{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559035588582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559035588582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 21:26:28 2019 " "Processing started: Tue May 28 21:26:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559035588582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559035588582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flabbybird -c flabbybird " "Command: quartus_map --read_settings_files=on --write_settings_files=off flabbybird -c flabbybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559035588583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1559035589205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_training.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball_training.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core3 " "Found design unit 1: de0core3" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589667 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball_training-behavior " "Found design unit 2: ball_training-behavior" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589667 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_training " "Found entity 1: ball_training" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_over.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball_over.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core2 " "Found design unit 1: de0core2" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589672 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball_over-behavior " "Found design unit 2: ball_over-behavior" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589672 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_over " "Found entity 1: ball_over" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_menu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball_menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core1 " "Found design unit 1: de0core1" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball_menu-behavior " "Found design unit 2: ball_menu-behavior" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589678 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_menu " "Found entity 1: ball_menu" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_game-yeet " "Found design unit 1: fsm_game-yeet" {  } { { "fsm_game.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/fsm_game.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589683 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_game " "Found entity 1: fsm_game" {  } { { "fsm_game.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/fsm_game.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behaviour1 " "Found design unit 1: debouncer-behaviour1" {  } { { "debounce.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589688 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debounce.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-rtl " "Found design unit 1: seven_seg_decoder-rtl" {  } { { "sevenseg.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/sevenseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589693 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "sevenseg.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/sevenseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589698 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589704 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589709 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core " "Found design unit 1: de0core" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589714 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball-behavior " "Found design unit 2: ball-behavior" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589714 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flabbybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flabbybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flabbybird " "Found entity 1: flabbybird" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589724 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behaviour " "Found design unit 1: lfsr-behaviour" {  } { { "lfsr.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/lfsr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589729 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/lfsr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaysel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaysel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_sel-selector " "Found design unit 1: display_sel-selector" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589734 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_sel " "Found entity 1: display_sel" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe-piper " "Found design unit 1: pipe-piper" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589739 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035589739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035589739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flabbybird " "Elaborating entity \"flabbybird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559035589861 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue " "Converted elements in bus name \"blue\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[3..0\] blue3..0 " "Converted element name(s) from \"blue\[3..0\]\" to \"blue3..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589863 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589863 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue0 " "Converted elements in bus name \"blue0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue0\[3..0\] blue03..0 " "Converted element name(s) from \"blue0\[3..0\]\" to \"blue03..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589863 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589863 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue1 " "Converted elements in bus name \"blue1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue1\[3..0\] blue13..0 " "Converted element name(s) from \"blue1\[3..0\]\" to \"blue13..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589863 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589863 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue2 " "Converted elements in bus name \"blue2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue2\[3..0\] blue23..0 " "Converted element name(s) from \"blue2\[3..0\]\" to \"blue23..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589863 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589863 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue3 " "Converted elements in bus name \"blue3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue3\[3..0\] blue33..0 " "Converted element name(s) from \"blue3\[3..0\]\" to \"blue33..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589863 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589863 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green " "Converted elements in bus name \"green\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[3..0\] green3..0 " "Converted element name(s) from \"green\[3..0\]\" to \"green3..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589863 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589863 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green0 " "Converted elements in bus name \"green0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green0\[3..0\] green03..0 " "Converted element name(s) from \"green0\[3..0\]\" to \"green03..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589863 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589863 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green1 " "Converted elements in bus name \"green1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green1\[3..0\] green13..0 " "Converted element name(s) from \"green1\[3..0\]\" to \"green13..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589864 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green2 " "Converted elements in bus name \"green2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green2\[3..0\] green23..0 " "Converted element name(s) from \"green2\[3..0\]\" to \"green23..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589864 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green3 " "Converted elements in bus name \"green3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green3\[3..0\] green33..0 " "Converted element name(s) from \"green3\[3..0\]\" to \"green33..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589864 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red " "Converted elements in bus name \"red\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[3..0\] red3..0 " "Converted element name(s) from \"red\[3..0\]\" to \"red3..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589864 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red0 " "Converted elements in bus name \"red0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red0\[3..0\] red03..0 " "Converted element name(s) from \"red0\[3..0\]\" to \"red03..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589864 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red1 " "Converted elements in bus name \"red1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red1\[3..0\] red13..0 " "Converted element name(s) from \"red1\[3..0\]\" to \"red13..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589864 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red2 " "Converted elements in bus name \"red2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red2\[3..0\] red23..0 " "Converted element name(s) from \"red2\[3..0\]\" to \"red23..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589864 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red3 " "Converted elements in bus name \"red3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red3\[3..0\] red33..0 " "Converted element name(s) from \"red3\[3..0\]\" to \"red33..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589864 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559035589864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_sel display_sel:inst21 " "Elaborating entity \"display_sel\" for hierarchy \"display_sel:inst21\"" {  } { { "flabbybird.bdf" "inst21" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -96 1328 1528 304 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589867 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red0 displaysel.vhd(38) " "VHDL Process Statement warning at displaysel.vhd(38): signal \"red0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green0 displaysel.vhd(39) " "VHDL Process Statement warning at displaysel.vhd(39): signal \"green0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue0 displaysel.vhd(40) " "VHDL Process Statement warning at displaysel.vhd(40): signal \"blue0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz0 displaysel.vhd(41) " "VHDL Process Statement warning at displaysel.vhd(41): signal \"horiz0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert0 displaysel.vhd(42) " "VHDL Process Statement warning at displaysel.vhd(42): signal \"vert0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red1 displaysel.vhd(44) " "VHDL Process Statement warning at displaysel.vhd(44): signal \"red1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green1 displaysel.vhd(45) " "VHDL Process Statement warning at displaysel.vhd(45): signal \"green1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue1 displaysel.vhd(46) " "VHDL Process Statement warning at displaysel.vhd(46): signal \"blue1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz1 displaysel.vhd(47) " "VHDL Process Statement warning at displaysel.vhd(47): signal \"horiz1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert1 displaysel.vhd(48) " "VHDL Process Statement warning at displaysel.vhd(48): signal \"vert1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red2 displaysel.vhd(50) " "VHDL Process Statement warning at displaysel.vhd(50): signal \"red2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green2 displaysel.vhd(51) " "VHDL Process Statement warning at displaysel.vhd(51): signal \"green2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue2 displaysel.vhd(52) " "VHDL Process Statement warning at displaysel.vhd(52): signal \"blue2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz2 displaysel.vhd(53) " "VHDL Process Statement warning at displaysel.vhd(53): signal \"horiz2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert2 displaysel.vhd(54) " "VHDL Process Statement warning at displaysel.vhd(54): signal \"vert2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red3 displaysel.vhd(56) " "VHDL Process Statement warning at displaysel.vhd(56): signal \"red3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green3 displaysel.vhd(57) " "VHDL Process Statement warning at displaysel.vhd(57): signal \"green3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue3 displaysel.vhd(58) " "VHDL Process Statement warning at displaysel.vhd(58): signal \"blue3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz3 displaysel.vhd(59) " "VHDL Process Statement warning at displaysel.vhd(59): signal \"horiz3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589869 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert3 displaysel.vhd(60) " "VHDL Process Statement warning at displaysel.vhd(60): signal \"vert3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589870 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red0 displaysel.vhd(62) " "VHDL Process Statement warning at displaysel.vhd(62): signal \"red0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589870 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green0 displaysel.vhd(63) " "VHDL Process Statement warning at displaysel.vhd(63): signal \"green0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589870 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue0 displaysel.vhd(64) " "VHDL Process Statement warning at displaysel.vhd(64): signal \"blue0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589870 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horiz0 displaysel.vhd(65) " "VHDL Process Statement warning at displaysel.vhd(65): signal \"horiz0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589870 "|flabbybird|display_sel:inst21"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert0 displaysel.vhd(66) " "VHDL Process Statement warning at displaysel.vhd(66): signal \"vert0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035589870 "|flabbybird|display_sel:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst4 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst4\"" {  } { { "flabbybird.bdf" "inst4" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 56 -120 120 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559035589934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035589935 ""}  } { { "PLL.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559035589935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035590004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035590004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_menu ball_menu:inst17 " "Elaborating entity \"ball_menu\" for hierarchy \"ball_menu:inst17\"" {  } { { "flabbybird.bdf" "inst17" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -80 320 496 64 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590013 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball_menu.vhd(89) " "VHDL Process Statement warning at ball_menu.vhd(89): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_sel ball_menu.vhd(89) " "VHDL Process Statement warning at ball_menu.vhd(89): inferring latch(es) for signal or variable \"char_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_sel ball_menu.vhd(89) " "VHDL Process Statement warning at ball_menu.vhd(89): inferring latch(es) for signal or variable \"row_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_sel ball_menu.vhd(89) " "VHDL Process Statement warning at ball_menu.vhd(89): inferring latch(es) for signal or variable \"col_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] ball_menu.vhd(89) " "Inferred latch for \"col_sel\[0\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] ball_menu.vhd(89) " "Inferred latch for \"col_sel\[1\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] ball_menu.vhd(89) " "Inferred latch for \"col_sel\[2\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] ball_menu.vhd(89) " "Inferred latch for \"row_sel\[0\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] ball_menu.vhd(89) " "Inferred latch for \"row_sel\[1\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] ball_menu.vhd(89) " "Inferred latch for \"row_sel\[2\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[0\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[0\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590014 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[1\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[1\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590015 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[2\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[2\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590015 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[3\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[3\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590015 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[4\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[4\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590015 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[5\] ball_menu.vhd(89) " "Inferred latch for \"char_sel\[5\]\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590015 "|flabbybird|ball_menu:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball_menu.vhd(89) " "Inferred latch for \"Ball_on\" at ball_menu.vhd(89)" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590015 "|flabbybird|ball_menu:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC ball_menu:inst17\|VGA_SYNC:SYNC " "Elaborating entity \"VGA_SYNC\" for hierarchy \"ball_menu:inst17\|VGA_SYNC:SYNC\"" {  } { { "ball_menu.vhd" "SYNC" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom ball_menu:inst17\|char_rom:CHAR " "Elaborating entity \"char_rom\" for hierarchy \"ball_menu:inst17\|char_rom:CHAR\"" {  } { { "ball_menu.vhd" "CHAR" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component " "Instantiated megafunction \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590077 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559035590077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559035590140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559035590140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "flabbybird.bdf" "inst1" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 376 1288 1552 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590149 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.VHD(25) " "Verilog HDL or VHDL warning at mouse.VHD(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559035590151 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(151) " "VHDL Process Statement warning at mouse.VHD(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590151 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(155) " "VHDL Process Statement warning at mouse.VHD(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590151 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(156) " "VHDL Process Statement warning at mouse.VHD(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590151 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(157) " "VHDL Process Statement warning at mouse.VHD(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590151 "|flabbybird|MOUSE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst8 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst8\"" {  } { { "flabbybird.bdf" "inst8" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 264 -232 -88 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:inst2 " "Elaborating entity \"ball\" for hierarchy \"ball:inst2\"" {  } { { "flabbybird.bdf" "inst2" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 248 816 1032 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590159 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Red_Data ball.vhd(103) " "VHDL Process Statement warning at ball.vhd(103): inferring latch(es) for signal or variable \"Red_Data\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590162 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Green_Data ball.vhd(103) " "VHDL Process Statement warning at ball.vhd(103): inferring latch(es) for signal or variable \"Green_Data\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590163 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Blue_Data ball.vhd(103) " "VHDL Process Statement warning at ball.vhd(103): inferring latch(es) for signal or variable \"Blue_Data\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590163 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball.vhd(131) " "VHDL Process Statement warning at ball.vhd(131): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590164 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap1 ball.vhd(131) " "VHDL Process Statement warning at ball.vhd(131): signal \"pipe_gap1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590164 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball.vhd(131) " "VHDL Process Statement warning at ball.vhd(131): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590164 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball.vhd(133) " "VHDL Process Statement warning at ball.vhd(133): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590164 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap2 ball.vhd(133) " "VHDL Process Statement warning at ball.vhd(133): signal \"pipe_gap2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590165 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball.vhd(133) " "VHDL Process Statement warning at ball.vhd(133): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590165 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball.vhd(135) " "VHDL Process Statement warning at ball.vhd(135): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590165 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap3 ball.vhd(135) " "VHDL Process Statement warning at ball.vhd(135): signal \"pipe_gap3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590166 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball.vhd(135) " "VHDL Process Statement warning at ball.vhd(135): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590166 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590168 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Pipe_on ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"Pipe_on\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590168 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_sel ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"char_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590168 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_sel ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"row_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590168 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_sel ball.vhd(121) " "VHDL Process Statement warning at ball.vhd(121): inferring latch(es) for signal or variable \"col_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590168 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] ball.vhd(121) " "Inferred latch for \"col_sel\[0\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590173 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] ball.vhd(121) " "Inferred latch for \"col_sel\[1\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590173 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] ball.vhd(121) " "Inferred latch for \"col_sel\[2\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590173 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] ball.vhd(121) " "Inferred latch for \"row_sel\[0\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590173 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] ball.vhd(121) " "Inferred latch for \"row_sel\[1\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590174 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] ball.vhd(121) " "Inferred latch for \"row_sel\[2\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590174 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[0\] ball.vhd(121) " "Inferred latch for \"char_sel\[0\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590174 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[1\] ball.vhd(121) " "Inferred latch for \"char_sel\[1\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590174 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[2\] ball.vhd(121) " "Inferred latch for \"char_sel\[2\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590174 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[3\] ball.vhd(121) " "Inferred latch for \"char_sel\[3\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590174 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[4\] ball.vhd(121) " "Inferred latch for \"char_sel\[4\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590174 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[5\] ball.vhd(121) " "Inferred latch for \"char_sel\[5\]\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590174 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pipe_on ball.vhd(121) " "Inferred latch for \"Pipe_on\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590174 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball.vhd(121) " "Inferred latch for \"Ball_on\" at ball.vhd(121)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue_Data\[0\] ball.vhd(103) " "Inferred latch for \"Blue_Data\[0\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue_Data\[1\] ball.vhd(103) " "Inferred latch for \"Blue_Data\[1\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue_Data\[2\] ball.vhd(103) " "Inferred latch for \"Blue_Data\[2\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue_Data\[3\] ball.vhd(103) " "Inferred latch for \"Blue_Data\[3\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green_Data\[0\] ball.vhd(103) " "Inferred latch for \"Green_Data\[0\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green_Data\[1\] ball.vhd(103) " "Inferred latch for \"Green_Data\[1\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green_Data\[2\] ball.vhd(103) " "Inferred latch for \"Green_Data\[2\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green_Data\[3\] ball.vhd(103) " "Inferred latch for \"Green_Data\[3\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red_Data\[0\] ball.vhd(103) " "Inferred latch for \"Red_Data\[0\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red_Data\[1\] ball.vhd(103) " "Inferred latch for \"Red_Data\[1\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red_Data\[2\] ball.vhd(103) " "Inferred latch for \"Red_Data\[2\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red_Data\[3\] ball.vhd(103) " "Inferred latch for \"Red_Data\[3\]\" at ball.vhd(103)" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590175 "|flabbybird|ball:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:inst13 " "Elaborating entity \"pipe\" for hierarchy \"pipe:inst13\"" {  } { { "flabbybird.bdf" "inst13" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 200 392 608 344 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590211 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_X_pos pipe.vhd(51) " "VHDL Process Statement warning at pipe.vhd(51): signal \"Pipe_X_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590212 "|flabbybird|pipe:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_on pipe.vhd(52) " "VHDL Process Statement warning at pipe.vhd(52): signal \"Pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590212 "|flabbybird|pipe:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_gap_pos pipe.vhd(68) " "VHDL Process Statement warning at pipe.vhd(68): signal \"Pipe_gap_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559035590212 "|flabbybird|pipe:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pipe_gap pipe.vhd(56) " "VHDL Process Statement warning at pipe.vhd(56): inferring latch(es) for signal or variable \"pipe_gap\", which holds its previous value in one or more paths through the process" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[0\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[0\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[1\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[1\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[2\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[2\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[3\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[3\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[4\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[4\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[5\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[5\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[6\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[6\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[7\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[7\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[8\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[8\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[9\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[9\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[10\] pipe.vhd(56) " "Inferred latch for \"pipe_gap\[10\]\" at pipe.vhd(56)" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590213 "|flabbybird|pipe:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst16 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst16\"" {  } { { "flabbybird.bdf" "inst16" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 264 128 296 344 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_training ball_training:inst18 " "Elaborating entity \"ball_training\" for hierarchy \"ball_training:inst18\"" {  } { { "flabbybird.bdf" "inst18" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 832 536 712 976 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590230 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball_training.vhd(89) " "VHDL Process Statement warning at ball_training.vhd(89): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_sel ball_training.vhd(89) " "VHDL Process Statement warning at ball_training.vhd(89): inferring latch(es) for signal or variable \"char_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_sel ball_training.vhd(89) " "VHDL Process Statement warning at ball_training.vhd(89): inferring latch(es) for signal or variable \"row_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_sel ball_training.vhd(89) " "VHDL Process Statement warning at ball_training.vhd(89): inferring latch(es) for signal or variable \"col_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] ball_training.vhd(89) " "Inferred latch for \"col_sel\[0\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] ball_training.vhd(89) " "Inferred latch for \"col_sel\[1\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] ball_training.vhd(89) " "Inferred latch for \"col_sel\[2\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] ball_training.vhd(89) " "Inferred latch for \"row_sel\[0\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] ball_training.vhd(89) " "Inferred latch for \"row_sel\[1\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] ball_training.vhd(89) " "Inferred latch for \"row_sel\[2\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590232 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[0\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[0\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590233 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[1\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[1\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590233 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[2\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[2\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590233 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[3\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[3\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590233 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[4\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[4\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590233 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[5\] ball_training.vhd(89) " "Inferred latch for \"char_sel\[5\]\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590233 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball_training.vhd(89) " "Inferred latch for \"Ball_on\" at ball_training.vhd(89)" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590233 "|flabbybird|ball_training:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_over ball_over:inst19 " "Elaborating entity \"ball_over\" for hierarchy \"ball_over:inst19\"" {  } { { "flabbybird.bdf" "inst19" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -72 800 976 72 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590249 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball_over.vhd(89) " "VHDL Process Statement warning at ball_over.vhd(89): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_sel ball_over.vhd(89) " "VHDL Process Statement warning at ball_over.vhd(89): inferring latch(es) for signal or variable \"char_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_sel ball_over.vhd(89) " "VHDL Process Statement warning at ball_over.vhd(89): inferring latch(es) for signal or variable \"row_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_sel ball_over.vhd(89) " "VHDL Process Statement warning at ball_over.vhd(89): inferring latch(es) for signal or variable \"col_sel\", which holds its previous value in one or more paths through the process" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] ball_over.vhd(89) " "Inferred latch for \"col_sel\[0\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] ball_over.vhd(89) " "Inferred latch for \"col_sel\[1\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] ball_over.vhd(89) " "Inferred latch for \"col_sel\[2\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] ball_over.vhd(89) " "Inferred latch for \"row_sel\[0\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] ball_over.vhd(89) " "Inferred latch for \"row_sel\[1\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] ball_over.vhd(89) " "Inferred latch for \"row_sel\[2\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590251 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[0\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[0\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590252 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[1\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[1\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590252 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[2\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[2\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590252 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[3\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[3\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590252 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[4\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[4\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590252 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_sel\[5\] ball_over.vhd(89) " "Inferred latch for \"char_sel\[5\]\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590252 "|flabbybird|ball_over:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball_over.vhd(89) " "Inferred latch for \"Ball_on\" at ball_over.vhd(89)" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559035590252 "|flabbybird|ball_over:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_game fsm_game:inst22 " "Elaborating entity \"fsm_game\" for hierarchy \"fsm_game:inst22\"" {  } { { "flabbybird.bdf" "inst22" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -144 -88 104 0 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst6 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst6\"" {  } { { "flabbybird.bdf" "inst6" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 560 1352 1552 640 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559035590277 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "display_sel:inst21\|Mux13 " "Found clock multiplexer display_sel:inst21\|Mux13" {  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1559035590522 "|flabbybird|display_sel:inst21|Mux13"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1559035590522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|Ball_on " "Latch ball_over:inst19\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591448 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|col_sel\[1\] " "Latch ball_over:inst19\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591448 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|col_sel\[0\] " "Latch ball_over:inst19\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591448 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|col_sel\[2\] " "Latch ball_over:inst19\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591448 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|Ball_on " "Latch ball_training:inst18\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591449 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|col_sel\[1\] " "Latch ball_training:inst18\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591449 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|col_sel\[0\] " "Latch ball_training:inst18\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591449 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|col_sel\[2\] " "Latch ball_training:inst18\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591449 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|Ball_on " "Latch ball_menu:inst17\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591449 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|col_sel\[1\] " "Latch ball_menu:inst17\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591449 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|col_sel\[0\] " "Latch ball_menu:inst17\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591449 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|col_sel\[2\] " "Latch ball_menu:inst17\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591449 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|row_sel\[0\] " "Latch ball_over:inst19\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591450 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|row_sel\[1\] " "Latch ball_over:inst19\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591450 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|row_sel\[2\] " "Latch ball_over:inst19\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591450 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[0\] " "Latch ball_over:inst19\|char_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591450 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[1\] " "Latch ball_over:inst19\|char_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591450 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[2\] " "Latch ball_over:inst19\|char_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591450 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[3\] " "Latch ball_over:inst19\|char_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591450 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_over:inst19\|char_sel\[4\] " "Latch ball_over:inst19\|char_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|row_sel\[0\] " "Latch ball_training:inst18\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|row_sel\[1\] " "Latch ball_training:inst18\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|row_sel\[2\] " "Latch ball_training:inst18\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[0\] " "Latch ball_training:inst18\|char_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[1\] " "Latch ball_training:inst18\|char_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[2\] " "Latch ball_training:inst18\|char_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[3\] " "Latch ball_training:inst18\|char_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|char_sel\[4\] " "Latch ball_training:inst18\|char_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|Ball_on " "Latch ball:inst2\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591451 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|Pipe_on " "Latch ball:inst2\|Pipe_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591452 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|col_sel\[1\] " "Latch ball:inst2\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591452 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|col_sel\[0\] " "Latch ball:inst2\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591452 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|col_sel\[2\] " "Latch ball:inst2\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591452 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|row_sel\[0\] " "Latch ball_menu:inst17\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591452 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|row_sel\[1\] " "Latch ball_menu:inst17\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591452 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|row_sel\[2\] " "Latch ball_menu:inst17\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591452 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[0\] " "Latch ball_menu:inst17\|char_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591452 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[1\] " "Latch ball_menu:inst17\|char_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591452 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[2\] " "Latch ball_menu:inst17\|char_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591453 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[3\] " "Latch ball_menu:inst17\|char_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591453 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_menu:inst17\|char_sel\[4\] " "Latch ball_menu:inst17\|char_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591453 ""}  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|row_sel\[0\] " "Latch ball:inst2\|row_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591453 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|row_sel\[1\] " "Latch ball:inst2\|row_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591453 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|row_sel\[2\] " "Latch ball:inst2\|row_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591453 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[0\] " "Latch ball:inst2\|char_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591453 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[1\] " "Latch ball:inst2\|char_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591453 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[2\] " "Latch ball:inst2\|char_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591454 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[3\] " "Latch ball:inst2\|char_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591454 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|char_sel\[4\] " "Latch ball:inst2\|char_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\] " "Ports D and ENA on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_row\[8\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559035591454 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559035591454 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 37 -1 0 } } { "lfsr.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/lfsr.vhd" 24 -1 0 } } { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1559035591457 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1559035591457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[2\] GND " "Pin \"blue_out\[2\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 40 1664 1840 56 "blue_out\[0\]" "" } { 56 1664 1840 72 "blue_out\[1\]" "" } { 72 1664 1840 88 "blue_out\[2\]" "" } { 88 1664 1840 104 "blue_out\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559035591662 "|flabbybird|blue_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[0\] GND " "Pin \"blue_out\[0\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 40 1664 1840 56 "blue_out\[0\]" "" } { 56 1664 1840 72 "blue_out\[1\]" "" } { 72 1664 1840 88 "blue_out\[2\]" "" } { 88 1664 1840 104 "blue_out\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559035591662 "|flabbybird|blue_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 896 1728 1904 912 "ledg\[3\]" "" } { 824 1728 1904 840 "ledg\[0\]" "" } { 848 1728 1904 864 "ledg\[1\]" "" } { 872 1728 1904 888 "ledg\[2\]" "" } { 920 1728 1904 936 "ledg\[4\]" "" } { 944 1728 1904 960 "ledg\[5\]" "" } { 968 1728 1904 984 "ledg\[6\]" "" } { 992 1728 1904 1008 "ledg\[7\]" "" } { 1016 1728 1904 1032 "ledg\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559035591662 "|flabbybird|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 896 1728 1904 912 "ledg\[3\]" "" } { 824 1728 1904 840 "ledg\[0\]" "" } { 848 1728 1904 864 "ledg\[1\]" "" } { 872 1728 1904 888 "ledg\[2\]" "" } { 920 1728 1904 936 "ledg\[4\]" "" } { 944 1728 1904 960 "ledg\[5\]" "" } { 968 1728 1904 984 "ledg\[6\]" "" } { 992 1728 1904 1008 "ledg\[7\]" "" } { 1016 1728 1904 1032 "ledg\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559035591662 "|flabbybird|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 896 1728 1904 912 "ledg\[3\]" "" } { 824 1728 1904 840 "ledg\[0\]" "" } { 848 1728 1904 864 "ledg\[1\]" "" } { 872 1728 1904 888 "ledg\[2\]" "" } { 920 1728 1904 936 "ledg\[4\]" "" } { 944 1728 1904 960 "ledg\[5\]" "" } { 968 1728 1904 984 "ledg\[6\]" "" } { 992 1728 1904 1008 "ledg\[7\]" "" } { 1016 1728 1904 1032 "ledg\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559035591662 "|flabbybird|ledg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559035591662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559035591836 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ball_training:inst18\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ball_training:inst18\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } } { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 69 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 832 536 712 976 "inst18" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559035592261 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ball_over:inst19\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ball_over:inst19\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } } { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 69 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -72 800 976 72 "inst19" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559035592261 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } } { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 69 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -80 320 496 64 "inst17" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559035592262 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ball:inst2\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ball:inst2\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } } { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 82 0 0 } } { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 248 816 1032 520 "inst2" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559035592262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559035592576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559035592576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1102 " "Implemented 1102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559035592769 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559035592769 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1559035592769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1023 " "Implemented 1023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559035592769 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559035592769 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1559035592769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559035592769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559035592807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 21:26:32 2019 " "Processing ended: Tue May 28 21:26:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559035592807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559035592807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559035592807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559035592807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559035594370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559035594371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 21:26:33 2019 " "Processing started: Tue May 28 21:26:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559035594371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559035594371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flabbybird -c flabbybird " "Command: quartus_fit --read_settings_files=off --write_settings_files=off flabbybird -c flabbybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559035594371 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1559035594583 ""}
{ "Info" "0" "" "Project  = flabbybird" {  } {  } 0 0 "Project  = flabbybird" 0 0 "Fitter" 0 0 1559035594583 ""}
{ "Info" "0" "" "Revision = flabbybird" {  } {  } 0 0 "Revision = flabbybird" 0 0 "Fitter" 0 0 1559035594583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559035594683 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "flabbybird EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"flabbybird\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559035594768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559035594829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559035594829 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559035594887 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559035594887 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559035595001 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559035595364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559035595364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559035595364 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559035595364 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559035595367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559035595367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559035595367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559035595367 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559035595367 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559035595368 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559035595371 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1559035596513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flabbybird.sdc " "Synopsys Design Constraints File file not found: 'flabbybird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559035596515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559035596515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559035596519 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst19\|RGB_Display~0  from: datab  to: combout " "Cell: inst19\|RGB_Display~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559035596525 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Mux13  from: datac  to: combout " "Cell: inst21\|Mux13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559035596525 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559035596525 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559035596529 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559035596530 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559035596531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596581 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 112 -424 -248 128 "clk" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 2626 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596581 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst4|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst1\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst1\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst1\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst1\|MOUSE_CLK_FILTER~1" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 962 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst1\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst1\|MOUSE_CLK_FILTER~2" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst1\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst1\|MOUSE_CLK_FILTER~3" {  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596581 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559035596581 ""}  } { { "mouse.VHD" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:inst2\|col_sel\[1\]~0  " "Automatically promoted node ball:inst2\|col_sel\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596582 ""}  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 121 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|col_sel[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 1984 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball_menu:inst17\|RGB_Display~6  " "Automatically promoted node ball_menu:inst17\|RGB_Display~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_on " "Destination node ball_menu:inst17\|Ball_on" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559035596583 ""}  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|RGB_Display~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 1198 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball_over:inst19\|RGB_Display~3  " "Automatically promoted node ball_over:inst19\|RGB_Display~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_on " "Destination node ball_over:inst19\|Ball_on" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559035596583 ""}  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|RGB_Display~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 1119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball_training:inst18\|RGB_Display~1  " "Automatically promoted node ball_training:inst18\|RGB_Display~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_on " "Destination node ball_training:inst18\|Ball_on" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559035596584 ""}  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|RGB_Display~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 1064 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_sel:inst21\|Mux13  " "Automatically promoted node display_sel:inst21\|Mux13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst15\|Pipe_X_pos\[4\] " "Destination node pipe:inst15\|Pipe_X_pos\[4\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst15|Pipe_X_pos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst15\|Pipe_X_pos\[5\] " "Destination node pipe:inst15\|Pipe_X_pos\[5\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst15|Pipe_X_pos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst15\|Pipe_X_pos\[6\] " "Destination node pipe:inst15\|Pipe_X_pos\[6\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst15|Pipe_X_pos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst15\|Pipe_X_pos\[7\] " "Destination node pipe:inst15\|Pipe_X_pos\[7\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst15|Pipe_X_pos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 721 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst15\|Pipe_X_pos\[8\] " "Destination node pipe:inst15\|Pipe_X_pos\[8\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst15|Pipe_X_pos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 720 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst15\|Pipe_X_pos\[9\] " "Destination node pipe:inst15\|Pipe_X_pos\[9\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst15|Pipe_X_pos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst15\|Pipe_X_pos\[10\] " "Destination node pipe:inst15\|Pipe_X_pos\[10\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst15|Pipe_X_pos[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst14\|Pipe_X_pos\[4\] " "Destination node pipe:inst14\|Pipe_X_pos\[4\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst14|Pipe_X_pos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst14\|Pipe_X_pos\[5\] " "Destination node pipe:inst14\|Pipe_X_pos\[5\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst14|Pipe_X_pos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipe:inst14\|Pipe_X_pos\[6\] " "Destination node pipe:inst14\|Pipe_X_pos\[6\]" {  } { { "pipe.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipe:inst14|Pipe_X_pos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596584 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1559035596584 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559035596584 ""}  } { { "displaysel.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 36 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_sel:inst21|Mux13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "Automatically promoted node ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[9\] " "Destination node ball:inst2\|Ball_Y_pos\[9\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[8\] " "Destination node ball:inst2\|Ball_Y_pos\[8\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[0\] " "Destination node ball:inst2\|Ball_Y_pos\[0\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[1\] " "Destination node ball:inst2\|Ball_Y_pos\[1\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[2\] " "Destination node ball:inst2\|Ball_Y_pos\[2\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[3\] " "Destination node ball:inst2\|Ball_Y_pos\[3\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[4\] " "Destination node ball:inst2\|Ball_Y_pos\[4\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[5\] " "Destination node ball:inst2\|Ball_Y_pos\[5\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[6\] " "Destination node ball:inst2\|Ball_Y_pos\[6\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:inst2\|Ball_Y_pos\[7\] " "Destination node ball:inst2\|Ball_Y_pos\[7\]" {  } { { "ball.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 217 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|Ball_Y_pos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1559035596585 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559035596585 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:inst2|VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "Automatically promoted node ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[9\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[9\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[8\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[8\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[0\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[0\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[1\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[1\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[2\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[2\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[3\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[3\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[4\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[4\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[5\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[5\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[6\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[6\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_menu:inst17\|Ball_Y_pos\[7\] " "Destination node ball_menu:inst17\|Ball_Y_pos\[7\]" {  } { { "ball_menu.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|Ball_Y_pos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1559035596587 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559035596587 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_menu:inst17|VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "Automatically promoted node ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[9\] " "Destination node ball_over:inst19\|Ball_Y_pos\[9\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[8\] " "Destination node ball_over:inst19\|Ball_Y_pos\[8\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[0\] " "Destination node ball_over:inst19\|Ball_Y_pos\[0\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[1\] " "Destination node ball_over:inst19\|Ball_Y_pos\[1\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[2\] " "Destination node ball_over:inst19\|Ball_Y_pos\[2\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[3\] " "Destination node ball_over:inst19\|Ball_Y_pos\[3\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[4\] " "Destination node ball_over:inst19\|Ball_Y_pos\[4\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[5\] " "Destination node ball_over:inst19\|Ball_Y_pos\[5\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[6\] " "Destination node ball_over:inst19\|Ball_Y_pos\[6\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_over:inst19\|Ball_Y_pos\[7\] " "Destination node ball_over:inst19\|Ball_Y_pos\[7\]" {  } { { "ball_over.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|Ball_Y_pos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1559035596588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559035596588 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_over:inst19|VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "Automatically promoted node ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[9\] " "Destination node ball_training:inst18\|Ball_Y_pos\[9\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[8\] " "Destination node ball_training:inst18\|Ball_Y_pos\[8\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[0\] " "Destination node ball_training:inst18\|Ball_Y_pos\[0\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[1\] " "Destination node ball_training:inst18\|Ball_Y_pos\[1\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[2\] " "Destination node ball_training:inst18\|Ball_Y_pos\[2\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[3\] " "Destination node ball_training:inst18\|Ball_Y_pos\[3\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[4\] " "Destination node ball_training:inst18\|Ball_Y_pos\[4\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[5\] " "Destination node ball_training:inst18\|Ball_Y_pos\[5\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[6\] " "Destination node ball_training:inst18\|Ball_Y_pos\[6\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball_training:inst18\|Ball_Y_pos\[7\] " "Destination node ball_training:inst18\|Ball_Y_pos\[7\]" {  } { { "ball_training.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 132 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|Ball_Y_pos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559035596589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1559035596589 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559035596589 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball_training:inst18|VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 0 { 0 ""} 0 715 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559035596589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559035596859 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559035596861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559035596861 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559035596863 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559035596865 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559035596866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559035596866 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559035596868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559035596950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559035596952 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559035596952 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue_out " "Node \"blue_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green_out " "Node \"green_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "green_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ledg\[9\] " "Node \"ledg\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red_out " "Node \"red_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[2\] " "Node \"sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[4\] " "Node \"sw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[5\] " "Node \"sw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[6\] " "Node \"sw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[7\] " "Node \"sw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[8\] " "Node \"sw\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[9\] " "Node \"sw\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559035596994 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559035596994 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559035596995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559035597600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559035597908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559035597919 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559035599356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559035599356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559035599708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.1% " "3e+02 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1559035601359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559035601556 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559035601556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559035604939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559035604941 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559035604941 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.03 " "Total time spent on timing analysis during the Fitter is 2.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559035604965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559035604995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559035605320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559035605348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559035605510 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559035606001 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559035606877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/output_files/flabbybird.fit.smsg " "Generated suppressed messages file C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/output_files/flabbybird.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559035607016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1307 " "Peak virtual memory: 1307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559035607458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 21:26:47 2019 " "Processing ended: Tue May 28 21:26:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559035607458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559035607458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559035607458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559035607458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559035608911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559035608911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 21:26:48 2019 " "Processing started: Tue May 28 21:26:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559035608911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559035608911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off flabbybird -c flabbybird " "Command: quartus_asm --read_settings_files=off --write_settings_files=off flabbybird -c flabbybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559035608911 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559035609813 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559035609839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559035610280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 21:26:50 2019 " "Processing ended: Tue May 28 21:26:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559035610280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559035610280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559035610280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559035610280 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559035610902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559035611964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559035611965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 21:26:51 2019 " "Processing started: Tue May 28 21:26:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559035611965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559035611965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta flabbybird -c flabbybird " "Command: quartus_sta flabbybird -c flabbybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559035611966 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559035612192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1559035612508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559035612574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559035612574 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1559035612765 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flabbybird.sdc " "Synopsys Design Constraints File file not found: 'flabbybird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559035612814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559035612815 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612818 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612818 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559035612818 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " "create_clock -period 1.000 -name ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " "create_clock -period 1.000 -name ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " "create_clock -period 1.000 -name ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:inst2\|pipe_reset3 ball:inst2\|pipe_reset3 " "create_clock -period 1.000 -name ball:inst2\|pipe_reset3 ball:inst2\|pipe_reset3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:inst2\|pipe_reset1 ball:inst2\|pipe_reset1 " "create_clock -period 1.000 -name ball:inst2\|pipe_reset1 ball:inst2\|pipe_reset1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " "create_clock -period 1.000 -name ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:inst2\|pipe_reset2 ball:inst2\|pipe_reset2 " "create_clock -period 1.000 -name ball:inst2\|pipe_reset2 ball:inst2\|pipe_reset2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " "create_clock -period 1.000 -name ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612821 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst19\|RGB_Display~0  from: dataa  to: combout " "Cell: inst19\|RGB_Display~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Mux13  from: datad  to: combout " "Cell: inst21\|Mux13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559035612926 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1559035612930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559035612935 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559035612937 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1559035612949 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559035613065 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559035613065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.500 " "Worst-case setup slack is -7.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.500       -84.825 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.500       -84.825 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.009       -36.191 ball:inst2\|pipe_reset1  " "   -5.009       -36.191 ball:inst2\|pipe_reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.953       -35.857 ball:inst2\|pipe_reset3  " "   -4.953       -35.857 ball:inst2\|pipe_reset3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.788       -36.531 ball:inst2\|pipe_reset2  " "   -4.788       -36.531 ball:inst2\|pipe_reset2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.281      -180.902 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -4.281      -180.902 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.990      -154.198 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -3.990      -154.198 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.720       -79.476 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]  " "   -3.720       -79.476 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.507      -131.294 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -3.507      -131.294 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.147      -122.306 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -3.147      -122.306 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.114      -164.475 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -2.114      -164.475 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.982         0.000 clk  " "   15.982         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035613069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.900 " "Worst-case hold slack is -3.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.900       -95.416 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]  " "   -3.900       -95.416 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.609       -24.390 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.609       -24.390 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466       -19.292 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.466       -19.292 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703        -4.415 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.703        -4.415 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400        -2.249 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.400        -2.249 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193        -0.193 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.193        -0.193 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072        -0.072 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.072        -0.072 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 clk  " "    0.358         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766         0.000 ball:inst2\|pipe_reset3  " "    2.766         0.000 ball:inst2\|pipe_reset3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.962         0.000 ball:inst2\|pipe_reset2  " "    2.962         0.000 ball:inst2\|pipe_reset2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.033         0.000 ball:inst2\|pipe_reset1  " "    3.033         0.000 ball:inst2\|pipe_reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035613087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.089 " "Worst-case recovery slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089        -1.375 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.089        -1.375 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038        -0.418 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.038        -0.418 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202         0.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "    0.202         0.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949         0.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "    0.949         0.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088         0.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "    1.088         0.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.806         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.806         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035613092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.001 " "Worst-case removal slack is -3.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.001       -44.008 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -3.001       -44.008 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.858       -38.860 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -2.858       -38.860 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.095       -11.392 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -2.095       -11.392 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.792        -4.158 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.792        -4.158 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038        -0.190 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.038        -0.190 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.497         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.497         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035613097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -92.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.000       -92.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -63.000 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -63.000 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -57.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -57.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -57.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709       -34.795 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]  " "   -0.709       -34.795 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 ball:inst2\|pipe_reset1  " "    0.411         0.000 ball:inst2\|pipe_reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421         0.000 ball:inst2\|pipe_reset3  " "    0.421         0.000 ball:inst2\|pipe_reset3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 ball:inst2\|pipe_reset2  " "    0.424         0.000 ball:inst2\|pipe_reset2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.687         0.000 clk  " "    9.687         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.735         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035613101 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1559035613694 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1559035613719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1559035614119 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst19\|RGB_Display~0  from: dataa  to: combout " "Cell: inst19\|RGB_Display~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Mux13  from: datad  to: combout " "Cell: inst21\|Mux13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614197 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559035614197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614202 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559035614249 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559035614249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.561 " "Worst-case setup slack is -6.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.561       -71.087 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.561       -71.087 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.496       -32.507 ball:inst2\|pipe_reset1  " "   -4.496       -32.507 ball:inst2\|pipe_reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.455       -32.252 ball:inst2\|pipe_reset3  " "   -4.455       -32.252 ball:inst2\|pipe_reset3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.311       -32.852 ball:inst2\|pipe_reset2  " "   -4.311       -32.852 ball:inst2\|pipe_reset2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.747      -157.942 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -3.747      -157.942 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.481      -133.941 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -3.481      -133.941 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.375       -76.426 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]  " "   -3.375       -76.426 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.049      -112.303 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -3.049      -112.303 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.676      -103.692 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -2.676      -103.692 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800      -139.235 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.800      -139.235 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.380         0.000 clk  " "   16.380         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035614260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.422 " "Worst-case hold slack is -3.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.422       -77.677 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]  " "   -3.422       -77.677 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.364       -22.806 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.364       -22.806 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236       -17.919 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.236       -17.919 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508        -2.935 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.508        -2.935 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301        -0.301 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.301        -0.301 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230        -1.130 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.230        -1.130 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.157         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 clk  " "    0.313         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.545         0.000 ball:inst2\|pipe_reset3  " "    2.545         0.000 ball:inst2\|pipe_reset3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.733         0.000 ball:inst2\|pipe_reset2  " "    2.733         0.000 ball:inst2\|pipe_reset2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.803         0.000 ball:inst2\|pipe_reset1  " "    2.803         0.000 ball:inst2\|pipe_reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035614286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.108 " "Worst-case recovery slack is -0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -1.188 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.108        -1.188 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015        -0.165 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.015        -0.165 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "    0.251         0.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962         0.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "    0.962         0.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.086         0.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "    1.086         0.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.371         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.371         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035614299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.731 " "Worst-case removal slack is -2.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.731       -41.171 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -2.731       -41.171 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.603       -36.563 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -2.603       -36.563 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875       -10.355 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.875       -10.355 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597        -3.746 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.597        -3.746 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.172         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.349         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.349         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035614312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -92.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.000       -92.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -63.000 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -63.000 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -57.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -57.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -57.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494       -26.040 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]  " "   -0.494       -26.040 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 ball:inst2\|pipe_reset1  " "    0.433         0.000 ball:inst2\|pipe_reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 ball:inst2\|pipe_reset2  " "    0.455         0.000 ball:inst2\|pipe_reset2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 ball:inst2\|pipe_reset3  " "    0.455         0.000 ball:inst2\|pipe_reset3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.683         0.000 clk  " "    9.683         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.741         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.741         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035614323 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1559035615389 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst19\|RGB_Display~0  from: dataa  to: combout " "Cell: inst19\|RGB_Display~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst21\|Mux13  from: datad  to: combout " "Cell: inst21\|Mux13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615504 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559035615504 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559035615524 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559035615524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.099 " "Worst-case setup slack is -4.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.099       -41.961 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.099       -41.961 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577       -18.334 ball:inst2\|pipe_reset1  " "   -2.577       -18.334 ball:inst2\|pipe_reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.538       -18.099 ball:inst2\|pipe_reset3  " "   -2.538       -18.099 ball:inst2\|pipe_reset3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461       -18.553 ball:inst2\|pipe_reset2  " "   -2.461       -18.553 ball:inst2\|pipe_reset2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.013       -79.236 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -2.013       -79.236 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862       -67.860 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.862       -67.860 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.726       -44.752 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]  " "   -1.726       -44.752 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.578       -54.520 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.578       -54.520 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431       -50.380 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.431       -50.380 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755       -51.794 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.755       -51.794 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.732         0.000 clk  " "   17.732         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035615543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.208 " "Worst-case hold slack is -2.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.208       -50.763 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]  " "   -2.208       -50.763 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.921       -14.655 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.921       -14.655 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858       -12.538 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.858       -12.538 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420        -2.959 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.420        -2.959 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262        -2.094 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -0.262        -2.094 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141        -0.141 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.141        -0.141 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058        -0.222 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.058        -0.222 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 clk  " "    0.188         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.718         0.000 ball:inst2\|pipe_reset3  " "    1.718         0.000 ball:inst2\|pipe_reset3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.855         0.000 ball:inst2\|pipe_reset2  " "    1.855         0.000 ball:inst2\|pipe_reset2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.907         0.000 ball:inst2\|pipe_reset1  " "    1.907         0.000 ball:inst2\|pipe_reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035615576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.081 " "Worst-case recovery slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081         0.000 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "    0.081         0.000 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.185         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232         0.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "    0.232         0.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664         0.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "    0.664         0.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724         0.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "    0.724         0.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.874         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.874         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035615596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.724 " "Worst-case removal slack is -1.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724       -23.954 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.724       -23.954 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661       -21.686 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.661       -21.686 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223        -5.918 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.223        -5.918 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065        -2.386 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.065        -2.386 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.050         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.816         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035615617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -92.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.000       -92.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -63.000 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -63.000 ball:inst2\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -57.000 ball_menu:inst17\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -57.000 ball_over:inst19\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -57.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out  " "   -1.000       -57.000 ball_training:inst18\|VGA_SYNC:SYNC\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316        -1.987 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\]  " "   -0.316        -1.987 ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 ball:inst2\|pipe_reset2  " "    0.398         0.000 ball:inst2\|pipe_reset2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 ball:inst2\|pipe_reset1  " "    0.400         0.000 ball:inst2\|pipe_reset1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 ball:inst2\|pipe_reset3  " "    0.400         0.000 ball:inst2\|pipe_reset3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.444         0.000 clk  " "    9.444         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.748         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.748         0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559035615637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559035617144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559035617144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559035617425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 21:26:57 2019 " "Processing ended: Tue May 28 21:26:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559035617425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559035617425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559035617425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559035617425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559035618954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559035618955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 21:26:58 2019 " "Processing started: Tue May 28 21:26:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559035618955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559035618955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off flabbybird -c flabbybird " "Command: quartus_eda --read_settings_files=off --write_settings_files=off flabbybird -c flabbybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559035618955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flabbybird.vo C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/simulation/modelsim/ simulation " "Generated file flabbybird.vo in folder \"C:/Users/sshe325/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559035619623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559035619683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 21:26:59 2019 " "Processing ended: Tue May 28 21:26:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559035619683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559035619683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559035619683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559035619683 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 222 s " "Quartus II Full Compilation was successful. 0 errors, 222 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559035620326 ""}
