
f4_rtos_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013490  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006ac  08013640  08013640  00023640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013cec  08013cec  0003036c  2**0
                  CONTENTS
  4 .ARM          00000008  08013cec  08013cec  00023cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013cf4  08013cf4  0003036c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013cf4  08013cf4  00023cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013cf8  08013cf8  00023cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000036c  20000000  08013cfc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003036c  2**0
                  CONTENTS
 10 .bss          000072bc  20000370  20000370  00030370  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000762c  2000762c  00030370  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003036c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000499c5  00000000  00000000  0003039c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000070e3  00000000  00000000  00079d61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002b20  00000000  00000000  00080e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000028b0  00000000  00000000  00083968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e3fc  00000000  00000000  00086218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000315e9  00000000  00000000  000b4614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00102aac  00000000  00000000  000e5bfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001e86a9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000cf44  00000000  00000000  001e86fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000370 	.word	0x20000370
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08013628 	.word	0x08013628

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000374 	.word	0x20000374
 80001ec:	08013628 	.word	0x08013628

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <GPS_Poll>:
	CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));
}
#endif

void GPS_Poll(double *latitude, double *longitude, float *time)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08c      	sub	sp, #48	; 0x30
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 1000;
 8001018:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 8001022:	2300      	movs	r3, #0
 8001024:	62bb      	str	r3, [r7, #40]	; 0x28

	while(loop_count < max_loop_count && !done){
 8001026:	e088      	b.n	800113a <GPS_Poll+0x12e>
		HAL_UART_Receive(GPS_USART, (uint8_t*)&rx_current, 1, 100);
 8001028:	2364      	movs	r3, #100	; 0x64
 800102a:	2201      	movs	r2, #1
 800102c:	4949      	ldr	r1, [pc, #292]	; (8001154 <GPS_Poll+0x148>)
 800102e:	484a      	ldr	r0, [pc, #296]	; (8001158 <GPS_Poll+0x14c>)
 8001030:	f006 fb83 	bl	800773a <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart8, (uint8_t*)&rx_current, 1, 100);
		if(rx_current == '$'){
 8001034:	4b47      	ldr	r3, [pc, #284]	; (8001154 <GPS_Poll+0x148>)
 8001036:	881b      	ldrh	r3, [r3, #0]
 8001038:	2b24      	cmp	r3, #36	; 0x24
 800103a:	d114      	bne.n	8001066 <GPS_Poll+0x5a>
			rx_index = 0;
 800103c:	4b47      	ldr	r3, [pc, #284]	; (800115c <GPS_Poll+0x150>)
 800103e:	2200      	movs	r2, #0
 8001040:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 8001042:	224b      	movs	r2, #75	; 0x4b
 8001044:	2100      	movs	r1, #0
 8001046:	4846      	ldr	r0, [pc, #280]	; (8001160 <GPS_Poll+0x154>)
 8001048:	f00d fae3 	bl	800e612 <memset>
			rx_buffer[rx_index++] = rx_current;
 800104c:	4b41      	ldr	r3, [pc, #260]	; (8001154 <GPS_Poll+0x148>)
 800104e:	8819      	ldrh	r1, [r3, #0]
 8001050:	4b42      	ldr	r3, [pc, #264]	; (800115c <GPS_Poll+0x150>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	1c5a      	adds	r2, r3, #1
 8001056:	b2d0      	uxtb	r0, r2
 8001058:	4a40      	ldr	r2, [pc, #256]	; (800115c <GPS_Poll+0x150>)
 800105a:	7010      	strb	r0, [r2, #0]
 800105c:	461a      	mov	r2, r3
 800105e:	b2c9      	uxtb	r1, r1
 8001060:	4b3f      	ldr	r3, [pc, #252]	; (8001160 <GPS_Poll+0x154>)
 8001062:	5499      	strb	r1, [r3, r2]
 8001064:	e03a      	b.n	80010dc <GPS_Poll+0xd0>
		} else if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 8001066:	4b3b      	ldr	r3, [pc, #236]	; (8001154 <GPS_Poll+0x148>)
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	2b0a      	cmp	r3, #10
 800106c:	d010      	beq.n	8001090 <GPS_Poll+0x84>
 800106e:	4b3b      	ldr	r3, [pc, #236]	; (800115c <GPS_Poll+0x150>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b4a      	cmp	r3, #74	; 0x4a
 8001074:	d80c      	bhi.n	8001090 <GPS_Poll+0x84>
			rx_buffer[rx_index++] = rx_current;
 8001076:	4b37      	ldr	r3, [pc, #220]	; (8001154 <GPS_Poll+0x148>)
 8001078:	8819      	ldrh	r1, [r3, #0]
 800107a:	4b38      	ldr	r3, [pc, #224]	; (800115c <GPS_Poll+0x150>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	1c5a      	adds	r2, r3, #1
 8001080:	b2d0      	uxtb	r0, r2
 8001082:	4a36      	ldr	r2, [pc, #216]	; (800115c <GPS_Poll+0x150>)
 8001084:	7010      	strb	r0, [r2, #0]
 8001086:	461a      	mov	r2, r3
 8001088:	b2c9      	uxtb	r1, r1
 800108a:	4b35      	ldr	r3, [pc, #212]	; (8001160 <GPS_Poll+0x154>)
 800108c:	5499      	strb	r1, [r3, r2]
 800108e:	e025      	b.n	80010dc <GPS_Poll+0xd0>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 8001090:	4833      	ldr	r0, [pc, #204]	; (8001160 <GPS_Poll+0x154>)
 8001092:	f000 f869 	bl	8001168 <GPS_validate>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d017      	beq.n	80010cc <GPS_Poll+0xc0>
				if(GPS_parse((char*) rx_buffer)){
 800109c:	4830      	ldr	r0, [pc, #192]	; (8001160 <GPS_Poll+0x154>)
 800109e:	f000 f8c5 	bl	800122c <GPS_parse>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d011      	beq.n	80010cc <GPS_Poll+0xc0>
					//myprintf("%s\n",rx_buffer);
					*latitude = GPS.dec_latitude;
 80010a8:	4b2e      	ldr	r3, [pc, #184]	; (8001164 <GPS_Poll+0x158>)
 80010aa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80010ae:	68f9      	ldr	r1, [r7, #12]
 80010b0:	e9c1 2300 	strd	r2, r3, [r1]
					*longitude = GPS.dec_longitude;
 80010b4:	4b2b      	ldr	r3, [pc, #172]	; (8001164 <GPS_Poll+0x158>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	68b9      	ldr	r1, [r7, #8]
 80010bc:	e9c1 2300 	strd	r2, r3, [r1]
					*time = GPS.utc_time;
 80010c0:	4b28      	ldr	r3, [pc, #160]	; (8001164 <GPS_Poll+0x158>)
 80010c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	601a      	str	r2, [r3, #0]
					//myprintf("LATITUDE: %f, LONGITUDE: %f\n", GPS.dec_latitude, GPS.dec_longitude);
					done = 1;
 80010c8:	2301      	movs	r3, #1
 80010ca:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 80010cc:	4b23      	ldr	r3, [pc, #140]	; (800115c <GPS_Poll+0x150>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 80010d2:	224b      	movs	r2, #75	; 0x4b
 80010d4:	2100      	movs	r1, #0
 80010d6:	4822      	ldr	r0, [pc, #136]	; (8001160 <GPS_Poll+0x154>)
 80010d8:	f00d fa9b 	bl	800e612 <memset>
		// from f303 code
//		__HAL_UART_CLEAR_FLAG(GPS_USART, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS_USART);
 80010dc:	2300      	movs	r3, #0
 80010de:	623b      	str	r3, [r7, #32]
 80010e0:	4b1d      	ldr	r3, [pc, #116]	; (8001158 <GPS_Poll+0x14c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	623b      	str	r3, [r7, #32]
 80010e8:	4b1b      	ldr	r3, [pc, #108]	; (8001158 <GPS_Poll+0x14c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	623b      	str	r3, [r7, #32]
 80010f0:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS_USART);
 80010f2:	2300      	movs	r3, #0
 80010f4:	61fb      	str	r3, [r7, #28]
 80010f6:	4b18      	ldr	r3, [pc, #96]	; (8001158 <GPS_Poll+0x14c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	4b16      	ldr	r3, [pc, #88]	; (8001158 <GPS_Poll+0x14c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	61fb      	str	r3, [r7, #28]
 8001106:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS_USART);
 8001108:	2300      	movs	r3, #0
 800110a:	61bb      	str	r3, [r7, #24]
 800110c:	4b12      	ldr	r3, [pc, #72]	; (8001158 <GPS_Poll+0x14c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	61bb      	str	r3, [r7, #24]
 8001114:	4b10      	ldr	r3, [pc, #64]	; (8001158 <GPS_Poll+0x14c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	61bb      	str	r3, [r7, #24]
 800111c:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS_USART);
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
 8001122:	4b0d      	ldr	r3, [pc, #52]	; (8001158 <GPS_Poll+0x14c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <GPS_Poll+0x14c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	617b      	str	r3, [r7, #20]
 8001132:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 8001134:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001136:	3301      	adds	r3, #1
 8001138:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 800113a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800113c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800113e:	429a      	cmp	r2, r3
 8001140:	d203      	bcs.n	800114a <GPS_Poll+0x13e>
 8001142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001144:	2b00      	cmp	r3, #0
 8001146:	f43f af6f 	beq.w	8001028 <GPS_Poll+0x1c>
	}

}
 800114a:	bf00      	nop
 800114c:	3730      	adds	r7, #48	; 0x30
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	2000038c 	.word	0x2000038c
 8001158:	20005568 	.word	0x20005568
 800115c:	2000038e 	.word	0x2000038e
 8001160:	20005190 	.word	0x20005190
 8001164:	20005120 	.word	0x20005120

08001168 <GPS_validate>:

int GPS_validate(char *nmeastr){
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 8001174:	2300      	movs	r3, #0
 8001176:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$'){
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	4413      	add	r3, r2
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b24      	cmp	r3, #36	; 0x24
 8001182:	d103      	bne.n	800118c <GPS_validate+0x24>
        i++;
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	3301      	adds	r3, #1
 8001188:	617b      	str	r3, [r7, #20]
    } else {
        return 0;
    }

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 800118a:	e00c      	b.n	80011a6 <GPS_validate+0x3e>
        return 0;
 800118c:	2300      	movs	r3, #0
 800118e:	e047      	b.n	8001220 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	4413      	add	r3, r2
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	461a      	mov	r2, r3
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	4053      	eors	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        i++;
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	3301      	adds	r3, #1
 80011a4:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	4413      	add	r3, r2
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d008      	beq.n	80011c4 <GPS_validate+0x5c>
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	4413      	add	r3, r2
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b2a      	cmp	r3, #42	; 0x2a
 80011bc:	d002      	beq.n	80011c4 <GPS_validate+0x5c>
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	2b4a      	cmp	r3, #74	; 0x4a
 80011c2:	dde5      	ble.n	8001190 <GPS_validate+0x28>
    }

    if(i >= 75){
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	2b4a      	cmp	r3, #74	; 0x4a
 80011c8:	dd01      	ble.n	80011ce <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 80011ca:	2300      	movs	r3, #0
 80011cc:	e028      	b.n	8001220 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	4413      	add	r3, r2
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b2a      	cmp	r3, #42	; 0x2a
 80011d8:	d119      	bne.n	800120e <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	3301      	adds	r3, #1
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	3302      	adds	r3, #2
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	4413      	add	r3, r2
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 80011f6:	f107 0308 	add.w	r3, r7, #8
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	490a      	ldr	r1, [pc, #40]	; (8001228 <GPS_validate+0xc0>)
 80011fe:	4618      	mov	r0, r3
 8001200:	f00e f964 	bl	800f4cc <siprintf>
    return((checkcalcstr[0] == check[0])
 8001204:	7a3a      	ldrb	r2, [r7, #8]
 8001206:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001208:	429a      	cmp	r2, r3
 800120a:	d108      	bne.n	800121e <GPS_validate+0xb6>
 800120c:	e001      	b.n	8001212 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 800120e:	2300      	movs	r3, #0
 8001210:	e006      	b.n	8001220 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001212:	7a7a      	ldrb	r2, [r7, #9]
 8001214:	7b7b      	ldrb	r3, [r7, #13]
 8001216:	429a      	cmp	r2, r3
 8001218:	d101      	bne.n	800121e <GPS_validate+0xb6>
 800121a:	2301      	movs	r3, #1
 800121c:	e000      	b.n	8001220 <GPS_validate+0xb8>
 800121e:	2300      	movs	r3, #0
}
 8001220:	4618      	mov	r0, r3
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	08013640 	.word	0x08013640

0800122c <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 800122c:	b580      	push	{r7, lr}
 800122e:	b08a      	sub	sp, #40	; 0x28
 8001230:	af08      	add	r7, sp, #32
 8001232:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 8001234:	2206      	movs	r2, #6
 8001236:	497d      	ldr	r1, [pc, #500]	; (800142c <GPS_parse+0x200>)
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f00e f9d8 	bl	800f5ee <strncmp>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d143      	bne.n	80012cc <GPS_parse+0xa0>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%lf,%c,%lf,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001244:	4b7a      	ldr	r3, [pc, #488]	; (8001430 <GPS_parse+0x204>)
 8001246:	9307      	str	r3, [sp, #28]
 8001248:	4b7a      	ldr	r3, [pc, #488]	; (8001434 <GPS_parse+0x208>)
 800124a:	9306      	str	r3, [sp, #24]
 800124c:	4b7a      	ldr	r3, [pc, #488]	; (8001438 <GPS_parse+0x20c>)
 800124e:	9305      	str	r3, [sp, #20]
 8001250:	4b7a      	ldr	r3, [pc, #488]	; (800143c <GPS_parse+0x210>)
 8001252:	9304      	str	r3, [sp, #16]
 8001254:	4b7a      	ldr	r3, [pc, #488]	; (8001440 <GPS_parse+0x214>)
 8001256:	9303      	str	r3, [sp, #12]
 8001258:	4b7a      	ldr	r3, [pc, #488]	; (8001444 <GPS_parse+0x218>)
 800125a:	9302      	str	r3, [sp, #8]
 800125c:	4b7a      	ldr	r3, [pc, #488]	; (8001448 <GPS_parse+0x21c>)
 800125e:	9301      	str	r3, [sp, #4]
 8001260:	4b7a      	ldr	r3, [pc, #488]	; (800144c <GPS_parse+0x220>)
 8001262:	9300      	str	r3, [sp, #0]
 8001264:	4b7a      	ldr	r3, [pc, #488]	; (8001450 <GPS_parse+0x224>)
 8001266:	4a7b      	ldr	r2, [pc, #492]	; (8001454 <GPS_parse+0x228>)
 8001268:	497b      	ldr	r1, [pc, #492]	; (8001458 <GPS_parse+0x22c>)
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f00e f94e 	bl	800f50c <siscanf>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	f340 80d4 	ble.w	8001420 <GPS_parse+0x1f4>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001278:	4b78      	ldr	r3, [pc, #480]	; (800145c <GPS_parse+0x230>)
 800127a:	ed93 7b08 	vldr	d7, [r3, #32]
 800127e:	4b77      	ldr	r3, [pc, #476]	; (800145c <GPS_parse+0x230>)
 8001280:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001284:	4618      	mov	r0, r3
 8001286:	eeb0 0a47 	vmov.f32	s0, s14
 800128a:	eef0 0a67 	vmov.f32	s1, s15
 800128e:	f000 f909 	bl	80014a4 <GPS_nmea_to_dec>
 8001292:	eeb0 7a40 	vmov.f32	s14, s0
 8001296:	eef0 7a60 	vmov.f32	s15, s1
 800129a:	4b70      	ldr	r3, [pc, #448]	; (800145c <GPS_parse+0x230>)
 800129c:	ed83 7b02 	vstr	d7, [r3, #8]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80012a0:	4b6e      	ldr	r3, [pc, #440]	; (800145c <GPS_parse+0x230>)
 80012a2:	ed93 7b06 	vldr	d7, [r3, #24]
 80012a6:	4b6d      	ldr	r3, [pc, #436]	; (800145c <GPS_parse+0x230>)
 80012a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80012ac:	4618      	mov	r0, r3
 80012ae:	eeb0 0a47 	vmov.f32	s0, s14
 80012b2:	eef0 0a67 	vmov.f32	s1, s15
 80012b6:	f000 f8f5 	bl	80014a4 <GPS_nmea_to_dec>
 80012ba:	eeb0 7a40 	vmov.f32	s14, s0
 80012be:	eef0 7a60 	vmov.f32	s15, s1
 80012c2:	4b66      	ldr	r3, [pc, #408]	; (800145c <GPS_parse+0x230>)
 80012c4:	ed83 7b00 	vstr	d7, [r3]
    		return 1;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e0aa      	b.n	8001422 <GPS_parse+0x1f6>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 80012cc:	2206      	movs	r2, #6
 80012ce:	4964      	ldr	r1, [pc, #400]	; (8001460 <GPS_parse+0x234>)
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f00e f98c 	bl	800f5ee <strncmp>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d13f      	bne.n	800135c <GPS_parse+0x130>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%lf,%c,%lf,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 80012dc:	4b61      	ldr	r3, [pc, #388]	; (8001464 <GPS_parse+0x238>)
 80012de:	9305      	str	r3, [sp, #20]
 80012e0:	4b61      	ldr	r3, [pc, #388]	; (8001468 <GPS_parse+0x23c>)
 80012e2:	9304      	str	r3, [sp, #16]
 80012e4:	4b61      	ldr	r3, [pc, #388]	; (800146c <GPS_parse+0x240>)
 80012e6:	9303      	str	r3, [sp, #12]
 80012e8:	4b56      	ldr	r3, [pc, #344]	; (8001444 <GPS_parse+0x218>)
 80012ea:	9302      	str	r3, [sp, #8]
 80012ec:	4b56      	ldr	r3, [pc, #344]	; (8001448 <GPS_parse+0x21c>)
 80012ee:	9301      	str	r3, [sp, #4]
 80012f0:	4b56      	ldr	r3, [pc, #344]	; (800144c <GPS_parse+0x220>)
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	4b56      	ldr	r3, [pc, #344]	; (8001450 <GPS_parse+0x224>)
 80012f6:	4a57      	ldr	r2, [pc, #348]	; (8001454 <GPS_parse+0x228>)
 80012f8:	495d      	ldr	r1, [pc, #372]	; (8001470 <GPS_parse+0x244>)
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f00e f906 	bl	800f50c <siscanf>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	f340 808c 	ble.w	8001420 <GPS_parse+0x1f4>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001308:	4b54      	ldr	r3, [pc, #336]	; (800145c <GPS_parse+0x230>)
 800130a:	ed93 7b08 	vldr	d7, [r3, #32]
 800130e:	4b53      	ldr	r3, [pc, #332]	; (800145c <GPS_parse+0x230>)
 8001310:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001314:	4618      	mov	r0, r3
 8001316:	eeb0 0a47 	vmov.f32	s0, s14
 800131a:	eef0 0a67 	vmov.f32	s1, s15
 800131e:	f000 f8c1 	bl	80014a4 <GPS_nmea_to_dec>
 8001322:	eeb0 7a40 	vmov.f32	s14, s0
 8001326:	eef0 7a60 	vmov.f32	s15, s1
 800132a:	4b4c      	ldr	r3, [pc, #304]	; (800145c <GPS_parse+0x230>)
 800132c:	ed83 7b02 	vstr	d7, [r3, #8]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001330:	4b4a      	ldr	r3, [pc, #296]	; (800145c <GPS_parse+0x230>)
 8001332:	ed93 7b06 	vldr	d7, [r3, #24]
 8001336:	4b49      	ldr	r3, [pc, #292]	; (800145c <GPS_parse+0x230>)
 8001338:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800133c:	4618      	mov	r0, r3
 800133e:	eeb0 0a47 	vmov.f32	s0, s14
 8001342:	eef0 0a67 	vmov.f32	s1, s15
 8001346:	f000 f8ad 	bl	80014a4 <GPS_nmea_to_dec>
 800134a:	eeb0 7a40 	vmov.f32	s14, s0
 800134e:	eef0 7a60 	vmov.f32	s15, s1
 8001352:	4b42      	ldr	r3, [pc, #264]	; (800145c <GPS_parse+0x230>)
 8001354:	ed83 7b00 	vstr	d7, [r3]
    		return 1;
 8001358:	2301      	movs	r3, #1
 800135a:	e062      	b.n	8001422 <GPS_parse+0x1f6>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 800135c:	2206      	movs	r2, #6
 800135e:	4945      	ldr	r1, [pc, #276]	; (8001474 <GPS_parse+0x248>)
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f00e f944 	bl	800f5ee <strncmp>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d13a      	bne.n	80013e2 <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNGLL,%lf,%c,%lf,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 800136c:	4b42      	ldr	r3, [pc, #264]	; (8001478 <GPS_parse+0x24c>)
 800136e:	9303      	str	r3, [sp, #12]
 8001370:	4b38      	ldr	r3, [pc, #224]	; (8001454 <GPS_parse+0x228>)
 8001372:	9302      	str	r3, [sp, #8]
 8001374:	4b33      	ldr	r3, [pc, #204]	; (8001444 <GPS_parse+0x218>)
 8001376:	9301      	str	r3, [sp, #4]
 8001378:	4b33      	ldr	r3, [pc, #204]	; (8001448 <GPS_parse+0x21c>)
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	4b33      	ldr	r3, [pc, #204]	; (800144c <GPS_parse+0x220>)
 800137e:	4a34      	ldr	r2, [pc, #208]	; (8001450 <GPS_parse+0x224>)
 8001380:	493e      	ldr	r1, [pc, #248]	; (800147c <GPS_parse+0x250>)
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f00e f8c2 	bl	800f50c <siscanf>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	dd48      	ble.n	8001420 <GPS_parse+0x1f4>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 800138e:	4b33      	ldr	r3, [pc, #204]	; (800145c <GPS_parse+0x230>)
 8001390:	ed93 7b08 	vldr	d7, [r3, #32]
 8001394:	4b31      	ldr	r3, [pc, #196]	; (800145c <GPS_parse+0x230>)
 8001396:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800139a:	4618      	mov	r0, r3
 800139c:	eeb0 0a47 	vmov.f32	s0, s14
 80013a0:	eef0 0a67 	vmov.f32	s1, s15
 80013a4:	f000 f87e 	bl	80014a4 <GPS_nmea_to_dec>
 80013a8:	eeb0 7a40 	vmov.f32	s14, s0
 80013ac:	eef0 7a60 	vmov.f32	s15, s1
 80013b0:	4b2a      	ldr	r3, [pc, #168]	; (800145c <GPS_parse+0x230>)
 80013b2:	ed83 7b02 	vstr	d7, [r3, #8]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80013b6:	4b29      	ldr	r3, [pc, #164]	; (800145c <GPS_parse+0x230>)
 80013b8:	ed93 7b06 	vldr	d7, [r3, #24]
 80013bc:	4b27      	ldr	r3, [pc, #156]	; (800145c <GPS_parse+0x230>)
 80013be:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80013c2:	4618      	mov	r0, r3
 80013c4:	eeb0 0a47 	vmov.f32	s0, s14
 80013c8:	eef0 0a67 	vmov.f32	s1, s15
 80013cc:	f000 f86a 	bl	80014a4 <GPS_nmea_to_dec>
 80013d0:	eeb0 7a40 	vmov.f32	s14, s0
 80013d4:	eef0 7a60 	vmov.f32	s15, s1
 80013d8:	4b20      	ldr	r3, [pc, #128]	; (800145c <GPS_parse+0x230>)
 80013da:	ed83 7b00 	vstr	d7, [r3]
        	return 1;
 80013de:	2301      	movs	r3, #1
 80013e0:	e01f      	b.n	8001422 <GPS_parse+0x1f6>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 80013e2:	2206      	movs	r2, #6
 80013e4:	4926      	ldr	r1, [pc, #152]	; (8001480 <GPS_parse+0x254>)
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f00e f901 	bl	800f5ee <strncmp>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d116      	bne.n	8001420 <GPS_parse+0x1f4>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 80013f2:	4b24      	ldr	r3, [pc, #144]	; (8001484 <GPS_parse+0x258>)
 80013f4:	9305      	str	r3, [sp, #20]
 80013f6:	4b24      	ldr	r3, [pc, #144]	; (8001488 <GPS_parse+0x25c>)
 80013f8:	9304      	str	r3, [sp, #16]
 80013fa:	4b24      	ldr	r3, [pc, #144]	; (800148c <GPS_parse+0x260>)
 80013fc:	9303      	str	r3, [sp, #12]
 80013fe:	4b1b      	ldr	r3, [pc, #108]	; (800146c <GPS_parse+0x240>)
 8001400:	9302      	str	r3, [sp, #8]
 8001402:	4b23      	ldr	r3, [pc, #140]	; (8001490 <GPS_parse+0x264>)
 8001404:	9301      	str	r3, [sp, #4]
 8001406:	4b23      	ldr	r3, [pc, #140]	; (8001494 <GPS_parse+0x268>)
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	4b23      	ldr	r3, [pc, #140]	; (8001498 <GPS_parse+0x26c>)
 800140c:	4a23      	ldr	r2, [pc, #140]	; (800149c <GPS_parse+0x270>)
 800140e:	4924      	ldr	r1, [pc, #144]	; (80014a0 <GPS_parse+0x274>)
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f00e f87b 	bl	800f50c <siscanf>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	dd01      	ble.n	8001420 <GPS_parse+0x1f4>
            return 0;
 800141c:	2300      	movs	r3, #0
 800141e:	e000      	b.n	8001422 <GPS_parse+0x1f6>
    }
    return 0;
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	08013648 	.word	0x08013648
 8001430:	20005160 	.word	0x20005160
 8001434:	2000515c 	.word	0x2000515c
 8001438:	20005158 	.word	0x20005158
 800143c:	20005154 	.word	0x20005154
 8001440:	20005150 	.word	0x20005150
 8001444:	2000514d 	.word	0x2000514d
 8001448:	20005138 	.word	0x20005138
 800144c:	2000514c 	.word	0x2000514c
 8001450:	20005140 	.word	0x20005140
 8001454:	20005148 	.word	0x20005148
 8001458:	08013650 	.word	0x08013650
 800145c:	20005120 	.word	0x20005120
 8001460:	08013678 	.word	0x08013678
 8001464:	2000516c 	.word	0x2000516c
 8001468:	20005168 	.word	0x20005168
 800146c:	20005164 	.word	0x20005164
 8001470:	08013680 	.word	0x08013680
 8001474:	080136a4 	.word	0x080136a4
 8001478:	20005170 	.word	0x20005170
 800147c:	080136ac 	.word	0x080136ac
 8001480:	080136c8 	.word	0x080136c8
 8001484:	20005188 	.word	0x20005188
 8001488:	20005184 	.word	0x20005184
 800148c:	20005181 	.word	0x20005181
 8001490:	20005180 	.word	0x20005180
 8001494:	2000517c 	.word	0x2000517c
 8001498:	20005178 	.word	0x20005178
 800149c:	20005174 	.word	0x20005174
 80014a0:	080136d0 	.word	0x080136d0

080014a4 <GPS_nmea_to_dec>:

double GPS_nmea_to_dec(double deg_coord, char nsew) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08c      	sub	sp, #48	; 0x30
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	ed87 0b02 	vstr	d0, [r7, #8]
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
    int degree = (int)(deg_coord/100);
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	4b26      	ldr	r3, [pc, #152]	; (8001550 <GPS_nmea_to_dec+0xac>)
 80014b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014bc:	f7ff f9d6 	bl	800086c <__aeabi_ddiv>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f7ff fb56 	bl	8000b78 <__aeabi_d2iz>
 80014cc:	4603      	mov	r3, r0
 80014ce:	627b      	str	r3, [r7, #36]	; 0x24
    double minutes = deg_coord - degree*100;
 80014d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d2:	2264      	movs	r2, #100	; 0x64
 80014d4:	fb02 f303 	mul.w	r3, r2, r3
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff f833 	bl	8000544 <__aeabi_i2d>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014e6:	f7fe fedf 	bl	80002a8 <__aeabi_dsub>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double dec_deg = minutes / 60;
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	4b17      	ldr	r3, [pc, #92]	; (8001554 <GPS_nmea_to_dec+0xb0>)
 80014f8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80014fc:	f7ff f9b6 	bl	800086c <__aeabi_ddiv>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double decimal = degree + dec_deg;
 8001508:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800150a:	f7ff f81b 	bl	8000544 <__aeabi_i2d>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001516:	f7fe fec9 	bl	80002ac <__adddf3>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    if (nsew == 'S' || nsew == 'W') { // return negative
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	2b53      	cmp	r3, #83	; 0x53
 8001526:	d002      	beq.n	800152e <GPS_nmea_to_dec+0x8a>
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	2b57      	cmp	r3, #87	; 0x57
 800152c:	d105      	bne.n	800153a <GPS_nmea_to_dec+0x96>
        decimal *= -1;
 800152e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001530:	62bb      	str	r3, [r7, #40]	; 0x28
 8001532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001534:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001538:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    return decimal;
 800153a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800153e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001542:	eeb0 0a47 	vmov.f32	s0, s14
 8001546:	eef0 0a67 	vmov.f32	s1, s15
 800154a:	3730      	adds	r7, #48	; 0x30
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40590000 	.word	0x40590000
 8001554:	404e0000 	.word	0x404e0000

08001558 <lsm6dsl_init>:
                             uint16_t len);
static void platform_delay(uint32_t ms);

/* LSM6DSL Functions ---------------------------------------------------------*/

stmdev_ctx_t lsm6dsl_init(void){
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b087      	sub	sp, #28
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]

	stmdev_ctx_t dev_ctx_lsm6dsl;

	/* Initialize mems driver interface */
	dev_ctx_lsm6dsl.write_reg = lsm6dsl_write;
 8001560:	4b2f      	ldr	r3, [pc, #188]	; (8001620 <lsm6dsl_init+0xc8>)
 8001562:	60fb      	str	r3, [r7, #12]
	dev_ctx_lsm6dsl.read_reg = lsm6dsl_read;
 8001564:	4b2f      	ldr	r3, [pc, #188]	; (8001624 <lsm6dsl_init+0xcc>)
 8001566:	613b      	str	r3, [r7, #16]
	dev_ctx_lsm6dsl.handle = &SENSOR_BUS;
 8001568:	4b2f      	ldr	r3, [pc, #188]	; (8001628 <lsm6dsl_init+0xd0>)
 800156a:	617b      	str	r3, [r7, #20]

	/* Wait sensor boot time */
	platform_delay(BOOT_TIME);
 800156c:	200a      	movs	r0, #10
 800156e:	f000 f929 	bl	80017c4 <platform_delay>

	/* Check device ID */
	lsm6dsl_device_id_get(&dev_ctx_lsm6dsl, &whoamI_lsm6dsl);
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	492d      	ldr	r1, [pc, #180]	; (800162c <lsm6dsl_init+0xd4>)
 8001578:	4618      	mov	r0, r3
 800157a:	f000 fb15 	bl	8001ba8 <lsm6dsl_device_id_get>

	if (whoamI_lsm6dsl != LSM6DSL_ID){
 800157e:	4b2b      	ldr	r3, [pc, #172]	; (800162c <lsm6dsl_init+0xd4>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b6a      	cmp	r3, #106	; 0x6a
 8001584:	d005      	beq.n	8001592 <lsm6dsl_init+0x3a>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001586:	2201      	movs	r2, #1
 8001588:	2102      	movs	r1, #2
 800158a:	4829      	ldr	r0, [pc, #164]	; (8001630 <lsm6dsl_init+0xd8>)
 800158c:	f002 f980 	bl	8003890 <HAL_GPIO_WritePin>
		__BKPT();
 8001590:	be00      	bkpt	0x0000
//		Error_Handler();
	}

	/* Restore default configuration */
	lsm6dsl_reset_set(&dev_ctx_lsm6dsl, PROPERTY_ENABLE);
 8001592:	f107 030c 	add.w	r3, r7, #12
 8001596:	2101      	movs	r1, #1
 8001598:	4618      	mov	r0, r3
 800159a:	f000 fb16 	bl	8001bca <lsm6dsl_reset_set>

	do {
	lsm6dsl_reset_get(&dev_ctx_lsm6dsl, &rst_lsm6dsl);
 800159e:	f107 030c 	add.w	r3, r7, #12
 80015a2:	4924      	ldr	r1, [pc, #144]	; (8001634 <lsm6dsl_init+0xdc>)
 80015a4:	4618      	mov	r0, r3
 80015a6:	f000 fb36 	bl	8001c16 <lsm6dsl_reset_get>
	} while (rst_lsm6dsl);
 80015aa:	4b22      	ldr	r3, [pc, #136]	; (8001634 <lsm6dsl_init+0xdc>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1f5      	bne.n	800159e <lsm6dsl_init+0x46>

	/* Enable Block Data Update */
	lsm6dsl_block_data_update_set(&dev_ctx_lsm6dsl, PROPERTY_ENABLE);
 80015b2:	f107 030c 	add.w	r3, r7, #12
 80015b6:	2101      	movs	r1, #1
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 fa07 	bl	80019cc <lsm6dsl_block_data_update_set>

	/* Set Output Data Rate */
	lsm6dsl_xl_data_rate_set(&dev_ctx_lsm6dsl, LSM6DSL_XL_ODR_104Hz);
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	2104      	movs	r1, #4
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 f98f 	bl	80018e8 <lsm6dsl_xl_data_rate_set>
	lsm6dsl_gy_data_rate_set(&dev_ctx_lsm6dsl, LSM6DSL_GY_ODR_104Hz);
 80015ca:	f107 030c 	add.w	r3, r7, #12
 80015ce:	2104      	movs	r1, #4
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 f9d5 	bl	8001980 <lsm6dsl_gy_data_rate_set>

	/* Set full scale */
	lsm6dsl_xl_full_scale_set(&dev_ctx_lsm6dsl, LSM6DSL_8g);
 80015d6:	f107 030c 	add.w	r3, r7, #12
 80015da:	2103      	movs	r1, #3
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 f95d 	bl	800189c <lsm6dsl_xl_full_scale_set>
	lsm6dsl_gy_full_scale_set(&dev_ctx_lsm6dsl, LSM6DSL_2000dps);
 80015e2:	f107 030c 	add.w	r3, r7, #12
 80015e6:	2106      	movs	r1, #6
 80015e8:	4618      	mov	r0, r3
 80015ea:	f000 f9a3 	bl	8001934 <lsm6dsl_gy_full_scale_set>

	/* Configure filtering chain(No aux interface)
	* Accelerometer - LPF1 + LPF2 path
	*/
	lsm6dsl_xl_lp2_bandwidth_set(&dev_ctx_lsm6dsl, LSM6DSL_XL_LOW_NOISE_LP_ODR_DIV_100);
 80015ee:	f107 030c 	add.w	r3, r7, #12
 80015f2:	2111      	movs	r1, #17
 80015f4:	4618      	mov	r0, r3
 80015f6:	f000 fb27 	bl	8001c48 <lsm6dsl_xl_lp2_bandwidth_set>
	/* Accelerometer - High Pass / Slope path */
	//lsm6dsl_xl_reference_mode_set(&dev_ctx_lsm, PROPERTY_DISABLE);
	//lsm6dsl_xl_hp_bandwidth_set(&dev_ctx_lsm, LSM6DSL_XL_HP_ODR_DIV_100);
	/* Gyroscope - filtering chain */
	lsm6dsl_gy_band_pass_set(&dev_ctx_lsm6dsl, LSM6DSL_HP_260mHz_LP1_STRONG);
 80015fa:	f107 030c 	add.w	r3, r7, #12
 80015fe:	21a8      	movs	r1, #168	; 0xa8
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fb58 	bl	8001cb6 <lsm6dsl_gy_band_pass_set>

	return dev_ctx_lsm6dsl;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	461c      	mov	r4, r3
 800160a:	f107 030c 	add.w	r3, r7, #12
 800160e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001612:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	371c      	adds	r7, #28
 800161a:	46bd      	mov	sp, r7
 800161c:	bd90      	pop	{r4, r7, pc}
 800161e:	bf00      	nop
 8001620:	08001751 	.word	0x08001751
 8001624:	0800178b 	.word	0x0800178b
 8001628:	200051e4 	.word	0x200051e4
 800162c:	2000039e 	.word	0x2000039e
 8001630:	40020800 	.word	0x40020800
 8001634:	2000039f 	.word	0x2000039f

08001638 <get_acceleration>:

void get_acceleration(stmdev_ctx_t dev_ctx_lsm6dsl, float *acceleration_mg){
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b087      	sub	sp, #28
 800163c:	af00      	add	r7, sp, #0
 800163e:	1d3c      	adds	r4, r7, #4
 8001640:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001644:	603b      	str	r3, [r7, #0]

	uint8_t reg;

	/* Read output only if new xl value is available */
	lsm6dsl_xl_flag_data_ready_get(&dev_ctx_lsm6dsl, &reg);
 8001646:	f107 0217 	add.w	r2, r7, #23
 800164a:	1d3b      	adds	r3, r7, #4
 800164c:	4611      	mov	r1, r2
 800164e:	4618      	mov	r0, r3
 8001650:	f000 f9e2 	bl	8001a18 <lsm6dsl_xl_flag_data_ready_get>

	if (reg) {
 8001654:	7dfb      	ldrb	r3, [r7, #23]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d02d      	beq.n	80016b6 <get_acceleration+0x7e>
	  /* Read acceleration field data */
	  memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 800165a:	2206      	movs	r2, #6
 800165c:	2100      	movs	r1, #0
 800165e:	4818      	ldr	r0, [pc, #96]	; (80016c0 <get_acceleration+0x88>)
 8001660:	f00c ffd7 	bl	800e612 <memset>
	  lsm6dsl_acceleration_raw_get(&dev_ctx_lsm6dsl, data_raw_acceleration);
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	4916      	ldr	r1, [pc, #88]	; (80016c0 <get_acceleration+0x88>)
 8001668:	4618      	mov	r0, r3
 800166a:	f000 fa52 	bl	8001b12 <lsm6dsl_acceleration_raw_get>
	  acceleration_mg[0] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[0]);
 800166e:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <get_acceleration+0x88>)
 8001670:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001674:	4618      	mov	r0, r3
 8001676:	f000 f8e1 	bl	800183c <lsm6dsl_from_fs8g_to_mg>
 800167a:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[0] =
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	edc3 7a00 	vstr	s15, [r3]
	  acceleration_mg[1] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[1]);
 8001684:	4b0e      	ldr	r3, [pc, #56]	; (80016c0 <get_acceleration+0x88>)
 8001686:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  acceleration_mg[1] =
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	1d1c      	adds	r4, r3, #4
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[1]);
 800168e:	4610      	mov	r0, r2
 8001690:	f000 f8d4 	bl	800183c <lsm6dsl_from_fs8g_to_mg>
 8001694:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[1] =
 8001698:	edc4 7a00 	vstr	s15, [r4]
	  acceleration_mg[2] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[2]);
 800169c:	4b08      	ldr	r3, [pc, #32]	; (80016c0 <get_acceleration+0x88>)
 800169e:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  acceleration_mg[2] =
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	f103 0408 	add.w	r4, r3, #8
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[2]);
 80016a8:	4610      	mov	r0, r2
 80016aa:	f000 f8c7 	bl	800183c <lsm6dsl_from_fs8g_to_mg>
 80016ae:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[2] =
 80016b2:	edc4 7a00 	vstr	s15, [r4]
	}

}
 80016b6:	bf00      	nop
 80016b8:	371c      	adds	r7, #28
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd90      	pop	{r4, r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000390 	.word	0x20000390

080016c4 <get_angvelocity>:

void get_angvelocity(stmdev_ctx_t dev_ctx_lsm6dsl, float *angular_rate_mdps){
 80016c4:	b590      	push	{r4, r7, lr}
 80016c6:	b087      	sub	sp, #28
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	1d3c      	adds	r4, r7, #4
 80016cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80016d0:	603b      	str	r3, [r7, #0]
	uint8_t reg;

	/* Read output only if new gyro value is available*/
	lsm6dsl_gy_flag_data_ready_get(&dev_ctx_lsm6dsl, &reg);
 80016d2:	f107 0217 	add.w	r2, r7, #23
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	4611      	mov	r1, r2
 80016da:	4618      	mov	r0, r3
 80016dc:	f000 f9b5 	bl	8001a4a <lsm6dsl_gy_flag_data_ready_get>

	if (reg) {
 80016e0:	7dfb      	ldrb	r3, [r7, #23]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d02d      	beq.n	8001742 <get_angvelocity+0x7e>
	  /* Read angular rate field data */
	  memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 80016e6:	2206      	movs	r2, #6
 80016e8:	2100      	movs	r1, #0
 80016ea:	4818      	ldr	r0, [pc, #96]	; (800174c <get_angvelocity+0x88>)
 80016ec:	f00c ff91 	bl	800e612 <memset>
	  lsm6dsl_angular_rate_raw_get(&dev_ctx_lsm6dsl, data_raw_angular_rate);
 80016f0:	1d3b      	adds	r3, r7, #4
 80016f2:	4916      	ldr	r1, [pc, #88]	; (800174c <get_angvelocity+0x88>)
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 f9c1 	bl	8001a7c <lsm6dsl_angular_rate_raw_get>
	  angular_rate_mdps[0] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 80016fa:	4b14      	ldr	r3, [pc, #80]	; (800174c <get_angvelocity+0x88>)
 80016fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001700:	4618      	mov	r0, r3
 8001702:	f000 f8b3 	bl	800186c <lsm6dsl_from_fs2000dps_to_mdps>
 8001706:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[0] =
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	edc3 7a00 	vstr	s15, [r3]
	  angular_rate_mdps[1] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8001710:	4b0e      	ldr	r3, [pc, #56]	; (800174c <get_angvelocity+0x88>)
 8001712:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  angular_rate_mdps[1] =
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	1d1c      	adds	r4, r3, #4
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 800171a:	4610      	mov	r0, r2
 800171c:	f000 f8a6 	bl	800186c <lsm6dsl_from_fs2000dps_to_mdps>
 8001720:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[1] =
 8001724:	edc4 7a00 	vstr	s15, [r4]
	  angular_rate_mdps[2] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <get_angvelocity+0x88>)
 800172a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  angular_rate_mdps[2] =
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	f103 0408 	add.w	r4, r3, #8
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001734:	4610      	mov	r0, r2
 8001736:	f000 f899 	bl	800186c <lsm6dsl_from_fs2000dps_to_mdps>
 800173a:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[2] =
 800173e:	edc4 7a00 	vstr	s15, [r4]
	}
}
 8001742:	bf00      	nop
 8001744:	371c      	adds	r7, #28
 8001746:	46bd      	mov	sp, r7
 8001748:	bd90      	pop	{r4, r7, pc}
 800174a:	bf00      	nop
 800174c:	20000398 	.word	0x20000398

08001750 <lsm6dsl_write>:
 *
 */
static int32_t lsm6dsl_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b088      	sub	sp, #32
 8001754:	af04      	add	r7, sp, #16
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	607a      	str	r2, [r7, #4]
 800175a:	461a      	mov	r2, r3
 800175c:	460b      	mov	r3, r1
 800175e:	72fb      	strb	r3, [r7, #11]
 8001760:	4613      	mov	r3, r2
 8001762:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LSM6DSL_I2C_ADD_L, reg,
 8001764:	7afb      	ldrb	r3, [r7, #11]
 8001766:	b29a      	uxth	r2, r3
 8001768:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800176c:	9302      	str	r3, [sp, #8]
 800176e:	893b      	ldrh	r3, [r7, #8]
 8001770:	9301      	str	r3, [sp, #4]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	9300      	str	r3, [sp, #0]
 8001776:	2301      	movs	r3, #1
 8001778:	21d5      	movs	r1, #213	; 0xd5
 800177a:	68f8      	ldr	r0, [r7, #12]
 800177c:	f002 fa0a 	bl	8003b94 <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <lsm6dsl_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t lsm6dsl_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b088      	sub	sp, #32
 800178e:	af04      	add	r7, sp, #16
 8001790:	60f8      	str	r0, [r7, #12]
 8001792:	607a      	str	r2, [r7, #4]
 8001794:	461a      	mov	r2, r3
 8001796:	460b      	mov	r3, r1
 8001798:	72fb      	strb	r3, [r7, #11]
 800179a:	4613      	mov	r3, r2
 800179c:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Read(handle, LSM6DSL_I2C_ADD_L, reg,
 800179e:	7afb      	ldrb	r3, [r7, #11]
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017a6:	9302      	str	r3, [sp, #8]
 80017a8:	893b      	ldrh	r3, [r7, #8]
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2301      	movs	r3, #1
 80017b2:	21d5      	movs	r1, #213	; 0xd5
 80017b4:	68f8      	ldr	r0, [r7, #12]
 80017b6:	f002 fae7 	bl	8003d88 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f001 fb3b 	bl	8002e48 <HAL_Delay>
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80017da:	b590      	push	{r4, r7, lr}
 80017dc:	b087      	sub	sp, #28
 80017de:	af00      	add	r7, sp, #0
 80017e0:	60f8      	str	r0, [r7, #12]
 80017e2:	607a      	str	r2, [r7, #4]
 80017e4:	461a      	mov	r2, r3
 80017e6:	460b      	mov	r3, r1
 80017e8:	72fb      	strb	r3, [r7, #11]
 80017ea:	4613      	mov	r3, r2
 80017ec:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	685c      	ldr	r4, [r3, #4]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	6898      	ldr	r0, [r3, #8]
 80017f6:	893b      	ldrh	r3, [r7, #8]
 80017f8:	7af9      	ldrb	r1, [r7, #11]
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	47a0      	blx	r4
 80017fe:	6178      	str	r0, [r7, #20]

  return ret;
 8001800:	697b      	ldr	r3, [r7, #20]
}
 8001802:	4618      	mov	r0, r3
 8001804:	371c      	adds	r7, #28
 8001806:	46bd      	mov	sp, r7
 8001808:	bd90      	pop	{r4, r7, pc}

0800180a <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800180a:	b590      	push	{r4, r7, lr}
 800180c:	b087      	sub	sp, #28
 800180e:	af00      	add	r7, sp, #0
 8001810:	60f8      	str	r0, [r7, #12]
 8001812:	607a      	str	r2, [r7, #4]
 8001814:	461a      	mov	r2, r3
 8001816:	460b      	mov	r3, r1
 8001818:	72fb      	strb	r3, [r7, #11]
 800181a:	4613      	mov	r3, r2
 800181c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681c      	ldr	r4, [r3, #0]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6898      	ldr	r0, [r3, #8]
 8001826:	893b      	ldrh	r3, [r7, #8]
 8001828:	7af9      	ldrb	r1, [r7, #11]
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	47a0      	blx	r4
 800182e:	6178      	str	r0, [r7, #20]

  return ret;
 8001830:	697b      	ldr	r3, [r7, #20]
}
 8001832:	4618      	mov	r0, r3
 8001834:	371c      	adds	r7, #28
 8001836:	46bd      	mov	sp, r7
 8001838:	bd90      	pop	{r4, r7, pc}
	...

0800183c <lsm6dsl_from_fs8g_to_mg>:
{
  return ((float_t)lsb * 0.122f);
}

float_t lsm6dsl_from_fs8g_to_mg(int16_t lsb)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.244f);
 8001846:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800184a:	ee07 3a90 	vmov	s15, r3
 800184e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001852:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001868 <lsm6dsl_from_fs8g_to_mg+0x2c>
 8001856:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800185a:	eeb0 0a67 	vmov.f32	s0, s15
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	3e79db23 	.word	0x3e79db23

0800186c <lsm6dsl_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsl_from_fs2000dps_to_mdps(int16_t lsb)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8001876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001882:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001898 <lsm6dsl_from_fs2000dps_to_mdps+0x2c>
 8001886:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800188a:	eeb0 0a67 	vmov.f32	s0, s15
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	428c0000 	.word	0x428c0000

0800189c <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	460b      	mov	r3, r1
 80018a6:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80018a8:	f107 0208 	add.w	r2, r7, #8
 80018ac:	2301      	movs	r3, #1
 80018ae:	2110      	movs	r1, #16
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff ff92 	bl	80017da <lsm6dsl_read_reg>
 80018b6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d10f      	bne.n	80018de <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 80018be:	78fb      	ldrb	r3, [r7, #3]
 80018c0:	f003 0303 	and.w	r3, r3, #3
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	7a3b      	ldrb	r3, [r7, #8]
 80018c8:	f362 0383 	bfi	r3, r2, #2, #2
 80018cc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80018ce:	f107 0208 	add.w	r2, r7, #8
 80018d2:	2301      	movs	r3, #1
 80018d4:	2110      	movs	r1, #16
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7ff ff97 	bl	800180a <lsm6dsl_write_reg>
 80018dc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80018de:	68fb      	ldr	r3, [r7, #12]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	460b      	mov	r3, r1
 80018f2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80018f4:	f107 0208 	add.w	r2, r7, #8
 80018f8:	2301      	movs	r3, #1
 80018fa:	2110      	movs	r1, #16
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff ff6c 	bl	80017da <lsm6dsl_read_reg>
 8001902:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d10f      	bne.n	800192a <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 800190a:	78fb      	ldrb	r3, [r7, #3]
 800190c:	f003 030f 	and.w	r3, r3, #15
 8001910:	b2da      	uxtb	r2, r3
 8001912:	7a3b      	ldrb	r3, [r7, #8]
 8001914:	f362 1307 	bfi	r3, r2, #4, #4
 8001918:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800191a:	f107 0208 	add.w	r2, r7, #8
 800191e:	2301      	movs	r3, #1
 8001920:	2110      	movs	r1, #16
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff ff71 	bl	800180a <lsm6dsl_write_reg>
 8001928:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800192a:	68fb      	ldr	r3, [r7, #12]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	460b      	mov	r3, r1
 800193e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001940:	f107 0208 	add.w	r2, r7, #8
 8001944:	2301      	movs	r3, #1
 8001946:	2111      	movs	r1, #17
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff ff46 	bl	80017da <lsm6dsl_read_reg>
 800194e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d10f      	bne.n	8001976 <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 8001956:	78fb      	ldrb	r3, [r7, #3]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	b2da      	uxtb	r2, r3
 800195e:	7a3b      	ldrb	r3, [r7, #8]
 8001960:	f362 0343 	bfi	r3, r2, #1, #3
 8001964:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001966:	f107 0208 	add.w	r2, r7, #8
 800196a:	2301      	movs	r3, #1
 800196c:	2111      	movs	r1, #17
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff ff4b 	bl	800180a <lsm6dsl_write_reg>
 8001974:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001976:	68fb      	ldr	r3, [r7, #12]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800198c:	f107 0208 	add.w	r2, r7, #8
 8001990:	2301      	movs	r3, #1
 8001992:	2111      	movs	r1, #17
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff ff20 	bl	80017da <lsm6dsl_read_reg>
 800199a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d10f      	bne.n	80019c2 <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	f003 030f 	and.w	r3, r3, #15
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	7a3b      	ldrb	r3, [r7, #8]
 80019ac:	f362 1307 	bfi	r3, r2, #4, #4
 80019b0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80019b2:	f107 0208 	add.w	r2, r7, #8
 80019b6:	2301      	movs	r3, #1
 80019b8:	2111      	movs	r1, #17
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ff25 	bl	800180a <lsm6dsl_write_reg>
 80019c0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80019c2:	68fb      	ldr	r3, [r7, #12]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	460b      	mov	r3, r1
 80019d6:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80019d8:	f107 0208 	add.w	r2, r7, #8
 80019dc:	2301      	movs	r3, #1
 80019de:	2112      	movs	r1, #18
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f7ff fefa 	bl	80017da <lsm6dsl_read_reg>
 80019e6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d10f      	bne.n	8001a0e <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 80019ee:	78fb      	ldrb	r3, [r7, #3]
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	b2da      	uxtb	r2, r3
 80019f6:	7a3b      	ldrb	r3, [r7, #8]
 80019f8:	f362 1386 	bfi	r3, r2, #6, #1
 80019fc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80019fe:	f107 0208 	add.w	r2, r7, #8
 8001a02:	2301      	movs	r3, #1
 8001a04:	2112      	movs	r1, #18
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff feff 	bl	800180a <lsm6dsl_write_reg>
 8001a0c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <lsm6dsl_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  lsm6dsl_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_STATUS_REG,
 8001a22:	f107 0208 	add.w	r2, r7, #8
 8001a26:	2301      	movs	r3, #1
 8001a28:	211e      	movs	r1, #30
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff fed5 	bl	80017da <lsm6dsl_read_reg>
 8001a30:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 8001a32:	7a3b      	ldrb	r3, [r7, #8]
 8001a34:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	701a      	strb	r2, [r3, #0]

  return ret;
 8001a40:	68fb      	ldr	r3, [r7, #12]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <lsm6dsl_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b084      	sub	sp, #16
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
 8001a52:	6039      	str	r1, [r7, #0]
  lsm6dsl_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_STATUS_REG,
 8001a54:	f107 0208 	add.w	r2, r7, #8
 8001a58:	2301      	movs	r3, #1
 8001a5a:	211e      	movs	r1, #30
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff febc 	bl	80017da <lsm6dsl_read_reg>
 8001a62:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8001a64:	7a3b      	ldrb	r3, [r7, #8]
 8001a66:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	701a      	strb	r2, [r3, #0]

  return ret;
 8001a72:	68fb      	ldr	r3, [r7, #12]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3710      	adds	r7, #16
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8001a86:	f107 020c 	add.w	r2, r7, #12
 8001a8a:	2306      	movs	r3, #6
 8001a8c:	2122      	movs	r1, #34	; 0x22
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff fea3 	bl	80017da <lsm6dsl_read_reg>
 8001a94:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8001a96:	7b7b      	ldrb	r3, [r7, #13]
 8001a98:	b21a      	sxth	r2, r3
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	021b      	lsls	r3, r3, #8
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	7b3b      	ldrb	r3, [r7, #12]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	4413      	add	r3, r2
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	b21a      	sxth	r2, r3
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001ab8:	7bfa      	ldrb	r2, [r7, #15]
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	3302      	adds	r3, #2
 8001abe:	b212      	sxth	r2, r2
 8001ac0:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	3302      	adds	r3, #2
 8001ac6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	021b      	lsls	r3, r3, #8
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	7bbb      	ldrb	r3, [r7, #14]
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	4413      	add	r3, r2
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	3302      	adds	r3, #2
 8001adc:	b212      	sxth	r2, r2
 8001ade:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001ae0:	7c7a      	ldrb	r2, [r7, #17]
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	3304      	adds	r3, #4
 8001ae6:	b212      	sxth	r2, r2
 8001ae8:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	3304      	adds	r3, #4
 8001aee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	021b      	lsls	r3, r3, #8
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	7c3b      	ldrb	r3, [r7, #16]
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	4413      	add	r3, r2
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	3304      	adds	r3, #4
 8001b04:	b212      	sxth	r2, r2
 8001b06:	801a      	strh	r2, [r3, #0]

  return ret;
 8001b08:	697b      	ldr	r3, [r7, #20]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b086      	sub	sp, #24
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8001b1c:	f107 020c 	add.w	r2, r7, #12
 8001b20:	2306      	movs	r3, #6
 8001b22:	2128      	movs	r1, #40	; 0x28
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f7ff fe58 	bl	80017da <lsm6dsl_read_reg>
 8001b2a:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8001b2c:	7b7b      	ldrb	r3, [r7, #13]
 8001b2e:	b21a      	sxth	r2, r3
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	021b      	lsls	r3, r3, #8
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	7b3b      	ldrb	r3, [r7, #12]
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	4413      	add	r3, r2
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	b21a      	sxth	r2, r3
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001b4e:	7bfa      	ldrb	r2, [r7, #15]
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	3302      	adds	r3, #2
 8001b54:	b212      	sxth	r2, r2
 8001b56:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	3302      	adds	r3, #2
 8001b5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	021b      	lsls	r3, r3, #8
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	4413      	add	r3, r2
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	3302      	adds	r3, #2
 8001b72:	b212      	sxth	r2, r2
 8001b74:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001b76:	7c7a      	ldrb	r2, [r7, #17]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	3304      	adds	r3, #4
 8001b7c:	b212      	sxth	r2, r2
 8001b7e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	3304      	adds	r3, #4
 8001b84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	021b      	lsls	r3, r3, #8
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	7c3b      	ldrb	r3, [r7, #16]
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	4413      	add	r3, r2
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	3304      	adds	r3, #4
 8001b9a:	b212      	sxth	r2, r2
 8001b9c:	801a      	strh	r2, [r3, #0]

  return ret;
 8001b9e:	697b      	ldr	r3, [r7, #20]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3718      	adds	r7, #24
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	210f      	movs	r1, #15
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff fe0e 	bl	80017da <lsm6dsl_read_reg>
 8001bbe:	60f8      	str	r0, [r7, #12]

  return ret;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <lsm6dsl_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b084      	sub	sp, #16
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001bd6:	f107 0208 	add.w	r2, r7, #8
 8001bda:	2301      	movs	r3, #1
 8001bdc:	2112      	movs	r1, #18
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7ff fdfb 	bl	80017da <lsm6dsl_read_reg>
 8001be4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d10f      	bne.n	8001c0c <lsm6dsl_reset_set+0x42>
  {
    ctrl3_c.sw_reset = val;
 8001bec:	78fb      	ldrb	r3, [r7, #3]
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	7a3b      	ldrb	r3, [r7, #8]
 8001bf6:	f362 0300 	bfi	r3, r2, #0, #1
 8001bfa:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001bfc:	f107 0208 	add.w	r2, r7, #8
 8001c00:	2301      	movs	r3, #1
 8001c02:	2112      	movs	r1, #18
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f7ff fe00 	bl	800180a <lsm6dsl_write_reg>
 8001c0a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3710      	adds	r7, #16
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <lsm6dsl_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b084      	sub	sp, #16
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
 8001c1e:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001c20:	f107 0208 	add.w	r2, r7, #8
 8001c24:	2301      	movs	r3, #1
 8001c26:	2112      	movs	r1, #18
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f7ff fdd6 	bl	80017da <lsm6dsl_read_reg>
 8001c2e:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8001c30:	7a3b      	ldrb	r3, [r7, #8]
 8001c32:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	461a      	mov	r2, r3
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	701a      	strb	r2, [r3, #0]

  return ret;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3710      	adds	r7, #16
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <lsm6dsl_xl_lp2_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_lp2_bandwidth_set(stmdev_ctx_t *ctx,
                                     lsm6dsl_input_composite_t val)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8001c54:	f107 0208 	add.w	r2, r7, #8
 8001c58:	2301      	movs	r3, #1
 8001c5a:	2117      	movs	r1, #23
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff fdbc 	bl	80017da <lsm6dsl_read_reg>
 8001c62:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d120      	bne.n	8001cac <lsm6dsl_xl_lp2_bandwidth_set+0x64>
  {
    ctrl8_xl.input_composite = ((uint8_t) val & 0x10U) >> 4;
 8001c6a:	78fb      	ldrb	r3, [r7, #3]
 8001c6c:	091b      	lsrs	r3, r3, #4
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	7a3b      	ldrb	r3, [r7, #8]
 8001c76:	f362 03c3 	bfi	r3, r2, #3, #1
 8001c7a:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t) val & 0x03U;
 8001c7c:	78fb      	ldrb	r3, [r7, #3]
 8001c7e:	f003 0303 	and.w	r3, r3, #3
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	7a3b      	ldrb	r3, [r7, #8]
 8001c86:	f362 1346 	bfi	r3, r2, #5, #2
 8001c8a:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.lpf2_xl_en = 1;
 8001c8c:	7a3b      	ldrb	r3, [r7, #8]
 8001c8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c92:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_slope_xl_en = 0;
 8001c94:	7a3b      	ldrb	r3, [r7, #8]
 8001c96:	f36f 0382 	bfc	r3, #2, #1
 8001c9a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8001c9c:	f107 0208 	add.w	r2, r7, #8
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	2117      	movs	r1, #23
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff fdb0 	bl	800180a <lsm6dsl_write_reg>
 8001caa:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001cac:	68fb      	ldr	r3, [r7, #12]
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <lsm6dsl_gy_band_pass_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_band_pass_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_lpf1_sel_g_t val)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b086      	sub	sp, #24
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_ctrl6_c_t ctrl6_c;
  lsm6dsl_ctrl7_g_t ctrl7_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8001cc2:	f107 0208 	add.w	r2, r7, #8
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	2116      	movs	r1, #22
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f7ff fd85 	bl	80017da <lsm6dsl_read_reg>
 8001cd0:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d157      	bne.n	8001d88 <lsm6dsl_gy_band_pass_set+0xd2>
  {
    ctrl7_g.hpm_g  = ((uint8_t)val & 0x30U) >> 4;
 8001cd8:	78fb      	ldrb	r3, [r7, #3]
 8001cda:	091b      	lsrs	r3, r3, #4
 8001cdc:	f003 0303 	and.w	r3, r3, #3
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	7a3b      	ldrb	r3, [r7, #8]
 8001ce4:	f362 1305 	bfi	r3, r2, #4, #2
 8001ce8:	723b      	strb	r3, [r7, #8]
    ctrl7_g.hp_en_g = ((uint8_t)val & 0x80U) >> 7;
 8001cea:	78fb      	ldrb	r3, [r7, #3]
 8001cec:	09db      	lsrs	r3, r3, #7
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	7a3b      	ldrb	r3, [r7, #8]
 8001cf8:	f362 1386 	bfi	r3, r2, #6, #1
 8001cfc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8001cfe:	f107 0208 	add.w	r2, r7, #8
 8001d02:	2301      	movs	r3, #1
 8001d04:	2116      	movs	r1, #22
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff fd7f 	bl	800180a <lsm6dsl_write_reg>
 8001d0c:	6178      	str	r0, [r7, #20]

    if (ret == 0)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d139      	bne.n	8001d88 <lsm6dsl_gy_band_pass_set+0xd2>
    {
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8001d14:	f107 020c 	add.w	r2, r7, #12
 8001d18:	2301      	movs	r3, #1
 8001d1a:	2115      	movs	r1, #21
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff fd5c 	bl	80017da <lsm6dsl_read_reg>
 8001d22:	6178      	str	r0, [r7, #20]

      if (ret == 0)
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d12e      	bne.n	8001d88 <lsm6dsl_gy_band_pass_set+0xd2>
      {
        ctrl6_c.ftype = (uint8_t)val & 0x03U;
 8001d2a:	78fb      	ldrb	r3, [r7, #3]
 8001d2c:	f003 0303 	and.w	r3, r3, #3
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	7b3b      	ldrb	r3, [r7, #12]
 8001d34:	f362 0301 	bfi	r3, r2, #0, #2
 8001d38:	733b      	strb	r3, [r7, #12]
        ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8001d3a:	f107 020c 	add.w	r2, r7, #12
 8001d3e:	2301      	movs	r3, #1
 8001d40:	2115      	movs	r1, #21
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff fd61 	bl	800180a <lsm6dsl_write_reg>
 8001d48:	6178      	str	r0, [r7, #20]

        if (ret == 0)
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d11b      	bne.n	8001d88 <lsm6dsl_gy_band_pass_set+0xd2>
        {
          ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C,
 8001d50:	f107 0210 	add.w	r2, r7, #16
 8001d54:	2301      	movs	r3, #1
 8001d56:	2113      	movs	r1, #19
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff fd3e 	bl	80017da <lsm6dsl_read_reg>
 8001d5e:	6178      	str	r0, [r7, #20]
                                 (uint8_t *)&ctrl4_c, 1);

          if (ret == 0)
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d110      	bne.n	8001d88 <lsm6dsl_gy_band_pass_set+0xd2>
          {
            ctrl4_c.lpf1_sel_g = ((uint8_t)val & 0x08U) >> 3;
 8001d66:	78fb      	ldrb	r3, [r7, #3]
 8001d68:	08db      	lsrs	r3, r3, #3
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	7c3b      	ldrb	r3, [r7, #16]
 8001d72:	f362 0341 	bfi	r3, r2, #1, #1
 8001d76:	743b      	strb	r3, [r7, #16]
            ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C,
 8001d78:	f107 0210 	add.w	r2, r7, #16
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	2113      	movs	r1, #19
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff fd42 	bl	800180a <lsm6dsl_write_reg>
 8001d86:	6178      	str	r0, [r7, #20]
        }
      }
    }
  }

  return ret;
 8001d88:	697b      	ldr	r3, [r7, #20]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3718      	adds	r7, #24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d94:	b590      	push	{r4, r7, lr}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d9a:	f001 f813 	bl	8002dc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d9e:	f000 f84d 	bl	8001e3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001da2:	f000 fa7d 	bl	80022a0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001da6:	f000 f8b3 	bl	8001f10 <MX_ADC1_Init>
  MX_SPI4_Init();
 8001daa:	f000 f943 	bl	8002034 <MX_SPI4_Init>
  MX_TIM2_Init();
 8001dae:	f000 f9ad 	bl	800210c <MX_TIM2_Init>
  MX_SPI5_Init();
 8001db2:	f000 f975 	bl	80020a0 <MX_SPI5_Init>
  MX_FATFS_Init();
 8001db6:	f007 fb13 	bl	80093e0 <MX_FATFS_Init>
  MX_I2C3_Init();
 8001dba:	f000 f8fb 	bl	8001fb4 <MX_I2C3_Init>
  MX_USART6_UART_Init();
 8001dbe:	f000 fa45 	bl	800224c <MX_USART6_UART_Init>
  MX_UART8_Init();
 8001dc2:	f000 fa19 	bl	80021f8 <MX_UART8_Init>
  /* USER CODE BEGIN 2 */
  dev_ctx_lsm = lsm6dsl_init();
 8001dc6:	4c13      	ldr	r4, [pc, #76]	; (8001e14 <main+0x80>)
 8001dc8:	463b      	mov	r3, r7
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff fbc4 	bl	8001558 <lsm6dsl_init>
 8001dd0:	463b      	mov	r3, r7
 8001dd2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001dd6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  //dev_ctx_lps = lps22hh_init();
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001dda:	f009 f869 	bl	800aeb0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of printSensors */
  printSensorsHandle = osThreadNew(printSensorsFunc, NULL, &printSensors_attributes);
 8001dde:	4a0e      	ldr	r2, [pc, #56]	; (8001e18 <main+0x84>)
 8001de0:	2100      	movs	r1, #0
 8001de2:	480e      	ldr	r0, [pc, #56]	; (8001e1c <main+0x88>)
 8001de4:	f009 f8ae 	bl	800af44 <osThreadNew>
 8001de8:	4603      	mov	r3, r0
 8001dea:	4a0d      	ldr	r2, [pc, #52]	; (8001e20 <main+0x8c>)
 8001dec:	6013      	str	r3, [r2, #0]

  /* creation of pollSensors */
  pollSensorsHandle = osThreadNew(pollSensorsFunction, NULL, &pollSensors_attributes);
 8001dee:	4a0d      	ldr	r2, [pc, #52]	; (8001e24 <main+0x90>)
 8001df0:	2100      	movs	r1, #0
 8001df2:	480d      	ldr	r0, [pc, #52]	; (8001e28 <main+0x94>)
 8001df4:	f009 f8a6 	bl	800af44 <osThreadNew>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	4a0c      	ldr	r2, [pc, #48]	; (8001e2c <main+0x98>)
 8001dfc:	6013      	str	r3, [r2, #0]

  /* creation of saveData */
  saveDataHandle = osThreadNew(saveDataFunc, NULL, &saveData_attributes);
 8001dfe:	4a0c      	ldr	r2, [pc, #48]	; (8001e30 <main+0x9c>)
 8001e00:	2100      	movs	r1, #0
 8001e02:	480c      	ldr	r0, [pc, #48]	; (8001e34 <main+0xa0>)
 8001e04:	f009 f89e 	bl	800af44 <osThreadNew>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	4a0b      	ldr	r2, [pc, #44]	; (8001e38 <main+0xa4>)
 8001e0c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001e0e:	f009 f873 	bl	800aef8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001e12:	e7fe      	b.n	8001e12 <main+0x7e>
 8001e14:	20005600 	.word	0x20005600
 8001e18:	0801379c 	.word	0x0801379c
 8001e1c:	08002505 	.word	0x08002505
 8001e20:	20005290 	.word	0x20005290
 8001e24:	080137c0 	.word	0x080137c0
 8001e28:	0800251d 	.word	0x0800251d
 8001e2c:	200054c8 	.word	0x200054c8
 8001e30:	080137e4 	.word	0x080137e4
 8001e34:	08002595 	.word	0x08002595
 8001e38:	200051e0 	.word	0x200051e0

08001e3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b094      	sub	sp, #80	; 0x50
 8001e40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e42:	f107 0320 	add.w	r3, r7, #32
 8001e46:	2230      	movs	r2, #48	; 0x30
 8001e48:	2100      	movs	r1, #0
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f00c fbe1 	bl	800e612 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
 8001e5c:	60da      	str	r2, [r3, #12]
 8001e5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e60:	2300      	movs	r3, #0
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	4b28      	ldr	r3, [pc, #160]	; (8001f08 <SystemClock_Config+0xcc>)
 8001e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e68:	4a27      	ldr	r2, [pc, #156]	; (8001f08 <SystemClock_Config+0xcc>)
 8001e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e6e:	6413      	str	r3, [r2, #64]	; 0x40
 8001e70:	4b25      	ldr	r3, [pc, #148]	; (8001f08 <SystemClock_Config+0xcc>)
 8001e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	607b      	str	r3, [r7, #4]
 8001e80:	4b22      	ldr	r3, [pc, #136]	; (8001f0c <SystemClock_Config+0xd0>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001e88:	4a20      	ldr	r2, [pc, #128]	; (8001f0c <SystemClock_Config+0xd0>)
 8001e8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e8e:	6013      	str	r3, [r2, #0]
 8001e90:	4b1e      	ldr	r3, [pc, #120]	; (8001f0c <SystemClock_Config+0xd0>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e98:	607b      	str	r3, [r7, #4]
 8001e9a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ea0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ea4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001eaa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001eae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001eb0:	2308      	movs	r3, #8
 8001eb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001eb4:	2348      	movs	r3, #72	; 0x48
 8001eb6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ec0:	f107 0320 	add.w	r3, r7, #32
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f003 fedf 	bl	8005c88 <HAL_RCC_OscConfig>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ed0:	f000 fb80 	bl	80025d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ed4:	230f      	movs	r3, #15
 8001ed6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ee0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ee4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001eea:	f107 030c 	add.w	r3, r7, #12
 8001eee:	2102      	movs	r1, #2
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f004 f941 	bl	8006178 <HAL_RCC_ClockConfig>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001efc:	f000 fb6a 	bl	80025d4 <Error_Handler>
  }
}
 8001f00:	bf00      	nop
 8001f02:	3750      	adds	r7, #80	; 0x50
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40023800 	.word	0x40023800
 8001f0c:	40007000 	.word	0x40007000

08001f10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f16:	463b      	mov	r3, r7
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001f22:	4b21      	ldr	r3, [pc, #132]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f24:	4a21      	ldr	r2, [pc, #132]	; (8001fac <MX_ADC1_Init+0x9c>)
 8001f26:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f28:	4b1f      	ldr	r3, [pc, #124]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f3a:	4b1b      	ldr	r3, [pc, #108]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f40:	4b19      	ldr	r3, [pc, #100]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f48:	4b17      	ldr	r3, [pc, #92]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f4e:	4b16      	ldr	r3, [pc, #88]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f50:	4a17      	ldr	r2, [pc, #92]	; (8001fb0 <MX_ADC1_Init+0xa0>)
 8001f52:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f54:	4b14      	ldr	r3, [pc, #80]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001f5a:	4b13      	ldr	r3, [pc, #76]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f60:	4b11      	ldr	r3, [pc, #68]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f68:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f6e:	480e      	ldr	r0, [pc, #56]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f70:	f000 ff8e 	bl	8002e90 <HAL_ADC_Init>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001f7a:	f000 fb2b 	bl	80025d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001f7e:	2306      	movs	r3, #6
 8001f80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f82:	2301      	movs	r3, #1
 8001f84:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001f86:	2307      	movs	r3, #7
 8001f88:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f8a:	463b      	mov	r3, r7
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4806      	ldr	r0, [pc, #24]	; (8001fa8 <MX_ADC1_Init+0x98>)
 8001f90:	f000 ffc2 	bl	8002f18 <HAL_ADC_ConfigChannel>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001f9a:	f000 fb1b 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f9e:	bf00      	nop
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	200054cc 	.word	0x200054cc
 8001fac:	40012000 	.word	0x40012000
 8001fb0:	0f000001 	.word	0x0f000001

08001fb4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001fb8:	4b1b      	ldr	r3, [pc, #108]	; (8002028 <MX_I2C3_Init+0x74>)
 8001fba:	4a1c      	ldr	r2, [pc, #112]	; (800202c <MX_I2C3_Init+0x78>)
 8001fbc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001fbe:	4b1a      	ldr	r3, [pc, #104]	; (8002028 <MX_I2C3_Init+0x74>)
 8001fc0:	4a1b      	ldr	r2, [pc, #108]	; (8002030 <MX_I2C3_Init+0x7c>)
 8001fc2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fc4:	4b18      	ldr	r3, [pc, #96]	; (8002028 <MX_I2C3_Init+0x74>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001fca:	4b17      	ldr	r3, [pc, #92]	; (8002028 <MX_I2C3_Init+0x74>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fd0:	4b15      	ldr	r3, [pc, #84]	; (8002028 <MX_I2C3_Init+0x74>)
 8001fd2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fd6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fd8:	4b13      	ldr	r3, [pc, #76]	; (8002028 <MX_I2C3_Init+0x74>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001fde:	4b12      	ldr	r3, [pc, #72]	; (8002028 <MX_I2C3_Init+0x74>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fe4:	4b10      	ldr	r3, [pc, #64]	; (8002028 <MX_I2C3_Init+0x74>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fea:	4b0f      	ldr	r3, [pc, #60]	; (8002028 <MX_I2C3_Init+0x74>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001ff0:	480d      	ldr	r0, [pc, #52]	; (8002028 <MX_I2C3_Init+0x74>)
 8001ff2:	f001 fc8b 	bl	800390c <HAL_I2C_Init>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001ffc:	f000 faea 	bl	80025d4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002000:	2100      	movs	r1, #0
 8002002:	4809      	ldr	r0, [pc, #36]	; (8002028 <MX_I2C3_Init+0x74>)
 8002004:	f002 fc41 	bl	800488a <HAL_I2CEx_ConfigAnalogFilter>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800200e:	f000 fae1 	bl	80025d4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002012:	2100      	movs	r1, #0
 8002014:	4804      	ldr	r0, [pc, #16]	; (8002028 <MX_I2C3_Init+0x74>)
 8002016:	f002 fc74 	bl	8004902 <HAL_I2CEx_ConfigDigitalFilter>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8002020:	f000 fad8 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002024:	bf00      	nop
 8002026:	bd80      	pop	{r7, pc}
 8002028:	200051e4 	.word	0x200051e4
 800202c:	40005c00 	.word	0x40005c00
 8002030:	000186a0 	.word	0x000186a0

08002034 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8002038:	4b17      	ldr	r3, [pc, #92]	; (8002098 <MX_SPI4_Init+0x64>)
 800203a:	4a18      	ldr	r2, [pc, #96]	; (800209c <MX_SPI4_Init+0x68>)
 800203c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800203e:	4b16      	ldr	r3, [pc, #88]	; (8002098 <MX_SPI4_Init+0x64>)
 8002040:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002044:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002046:	4b14      	ldr	r3, [pc, #80]	; (8002098 <MX_SPI4_Init+0x64>)
 8002048:	2200      	movs	r2, #0
 800204a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800204c:	4b12      	ldr	r3, [pc, #72]	; (8002098 <MX_SPI4_Init+0x64>)
 800204e:	2200      	movs	r2, #0
 8002050:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002052:	4b11      	ldr	r3, [pc, #68]	; (8002098 <MX_SPI4_Init+0x64>)
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002058:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <MX_SPI4_Init+0x64>)
 800205a:	2200      	movs	r2, #0
 800205c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800205e:	4b0e      	ldr	r3, [pc, #56]	; (8002098 <MX_SPI4_Init+0x64>)
 8002060:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002064:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002066:	4b0c      	ldr	r3, [pc, #48]	; (8002098 <MX_SPI4_Init+0x64>)
 8002068:	2230      	movs	r2, #48	; 0x30
 800206a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800206c:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <MX_SPI4_Init+0x64>)
 800206e:	2200      	movs	r2, #0
 8002070:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002072:	4b09      	ldr	r3, [pc, #36]	; (8002098 <MX_SPI4_Init+0x64>)
 8002074:	2200      	movs	r2, #0
 8002076:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002078:	4b07      	ldr	r3, [pc, #28]	; (8002098 <MX_SPI4_Init+0x64>)
 800207a:	2200      	movs	r2, #0
 800207c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 800207e:	4b06      	ldr	r3, [pc, #24]	; (8002098 <MX_SPI4_Init+0x64>)
 8002080:	220a      	movs	r2, #10
 8002082:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002084:	4804      	ldr	r0, [pc, #16]	; (8002098 <MX_SPI4_Init+0x64>)
 8002086:	f004 faa3 	bl	80065d0 <HAL_SPI_Init>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8002090:	f000 faa0 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002094:	bf00      	nop
 8002096:	bd80      	pop	{r7, pc}
 8002098:	200050c8 	.word	0x200050c8
 800209c:	40013400 	.word	0x40013400

080020a0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80020a4:	4b17      	ldr	r3, [pc, #92]	; (8002104 <MX_SPI5_Init+0x64>)
 80020a6:	4a18      	ldr	r2, [pc, #96]	; (8002108 <MX_SPI5_Init+0x68>)
 80020a8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80020aa:	4b16      	ldr	r3, [pc, #88]	; (8002104 <MX_SPI5_Init+0x64>)
 80020ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020b0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80020b2:	4b14      	ldr	r3, [pc, #80]	; (8002104 <MX_SPI5_Init+0x64>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80020b8:	4b12      	ldr	r3, [pc, #72]	; (8002104 <MX_SPI5_Init+0x64>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020be:	4b11      	ldr	r3, [pc, #68]	; (8002104 <MX_SPI5_Init+0x64>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020c4:	4b0f      	ldr	r3, [pc, #60]	; (8002104 <MX_SPI5_Init+0x64>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80020ca:	4b0e      	ldr	r3, [pc, #56]	; (8002104 <MX_SPI5_Init+0x64>)
 80020cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020d0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80020d2:	4b0c      	ldr	r3, [pc, #48]	; (8002104 <MX_SPI5_Init+0x64>)
 80020d4:	2238      	movs	r2, #56	; 0x38
 80020d6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020d8:	4b0a      	ldr	r3, [pc, #40]	; (8002104 <MX_SPI5_Init+0x64>)
 80020da:	2200      	movs	r2, #0
 80020dc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80020de:	4b09      	ldr	r3, [pc, #36]	; (8002104 <MX_SPI5_Init+0x64>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020e4:	4b07      	ldr	r3, [pc, #28]	; (8002104 <MX_SPI5_Init+0x64>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80020ea:	4b06      	ldr	r3, [pc, #24]	; (8002104 <MX_SPI5_Init+0x64>)
 80020ec:	220a      	movs	r2, #10
 80020ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80020f0:	4804      	ldr	r0, [pc, #16]	; (8002104 <MX_SPI5_Init+0x64>)
 80020f2:	f004 fa6d 	bl	80065d0 <HAL_SPI_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80020fc:	f000 fa6a 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002100:	bf00      	nop
 8002102:	bd80      	pop	{r7, pc}
 8002104:	20005238 	.word	0x20005238
 8002108:	40015000 	.word	0x40015000

0800210c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08e      	sub	sp, #56	; 0x38
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002112:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	605a      	str	r2, [r3, #4]
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002120:	f107 0320 	add.w	r3, r7, #32
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800212a:	1d3b      	adds	r3, r7, #4
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
 8002138:	615a      	str	r2, [r3, #20]
 800213a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800213c:	4b2d      	ldr	r3, [pc, #180]	; (80021f4 <MX_TIM2_Init+0xe8>)
 800213e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002142:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50;
 8002144:	4b2b      	ldr	r3, [pc, #172]	; (80021f4 <MX_TIM2_Init+0xe8>)
 8002146:	2232      	movs	r2, #50	; 0x32
 8002148:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214a:	4b2a      	ldr	r3, [pc, #168]	; (80021f4 <MX_TIM2_Init+0xe8>)
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002150:	4b28      	ldr	r3, [pc, #160]	; (80021f4 <MX_TIM2_Init+0xe8>)
 8002152:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002156:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002158:	4b26      	ldr	r3, [pc, #152]	; (80021f4 <MX_TIM2_Init+0xe8>)
 800215a:	2200      	movs	r2, #0
 800215c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800215e:	4b25      	ldr	r3, [pc, #148]	; (80021f4 <MX_TIM2_Init+0xe8>)
 8002160:	2200      	movs	r2, #0
 8002162:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002164:	4823      	ldr	r0, [pc, #140]	; (80021f4 <MX_TIM2_Init+0xe8>)
 8002166:	f004 fabc 	bl	80066e2 <HAL_TIM_Base_Init>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002170:	f000 fa30 	bl	80025d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002174:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002178:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800217a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800217e:	4619      	mov	r1, r3
 8002180:	481c      	ldr	r0, [pc, #112]	; (80021f4 <MX_TIM2_Init+0xe8>)
 8002182:	f004 fd91 	bl	8006ca8 <HAL_TIM_ConfigClockSource>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800218c:	f000 fa22 	bl	80025d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002190:	4818      	ldr	r0, [pc, #96]	; (80021f4 <MX_TIM2_Init+0xe8>)
 8002192:	f004 fb65 	bl	8006860 <HAL_TIM_PWM_Init>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800219c:	f000 fa1a 	bl	80025d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80021a0:	2320      	movs	r3, #32
 80021a2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a4:	2300      	movs	r3, #0
 80021a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021a8:	f107 0320 	add.w	r3, r7, #32
 80021ac:	4619      	mov	r1, r3
 80021ae:	4811      	ldr	r0, [pc, #68]	; (80021f4 <MX_TIM2_Init+0xe8>)
 80021b0:	f005 f954 	bl	800745c <HAL_TIMEx_MasterConfigSynchronization>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80021ba:	f000 fa0b 	bl	80025d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021be:	2360      	movs	r3, #96	; 0x60
 80021c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 80021c2:	2364      	movs	r3, #100	; 0x64
 80021c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021ca:	2300      	movs	r3, #0
 80021cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021ce:	1d3b      	adds	r3, r7, #4
 80021d0:	2208      	movs	r2, #8
 80021d2:	4619      	mov	r1, r3
 80021d4:	4807      	ldr	r0, [pc, #28]	; (80021f4 <MX_TIM2_Init+0xe8>)
 80021d6:	f004 fca5 	bl	8006b24 <HAL_TIM_PWM_ConfigChannel>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80021e0:	f000 f9f8 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80021e4:	4803      	ldr	r0, [pc, #12]	; (80021f4 <MX_TIM2_Init+0xe8>)
 80021e6:	f000 fb9f 	bl	8002928 <HAL_TIM_MspPostInit>

}
 80021ea:	bf00      	nop
 80021ec:	3738      	adds	r7, #56	; 0x38
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	200055b8 	.word	0x200055b8

080021f8 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80021fc:	4b11      	ldr	r3, [pc, #68]	; (8002244 <MX_UART8_Init+0x4c>)
 80021fe:	4a12      	ldr	r2, [pc, #72]	; (8002248 <MX_UART8_Init+0x50>)
 8002200:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 9600;
 8002202:	4b10      	ldr	r3, [pc, #64]	; (8002244 <MX_UART8_Init+0x4c>)
 8002204:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002208:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800220a:	4b0e      	ldr	r3, [pc, #56]	; (8002244 <MX_UART8_Init+0x4c>)
 800220c:	2200      	movs	r2, #0
 800220e:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002210:	4b0c      	ldr	r3, [pc, #48]	; (8002244 <MX_UART8_Init+0x4c>)
 8002212:	2200      	movs	r2, #0
 8002214:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8002216:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <MX_UART8_Init+0x4c>)
 8002218:	2200      	movs	r2, #0
 800221a:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 800221c:	4b09      	ldr	r3, [pc, #36]	; (8002244 <MX_UART8_Init+0x4c>)
 800221e:	220c      	movs	r2, #12
 8002220:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002222:	4b08      	ldr	r3, [pc, #32]	; (8002244 <MX_UART8_Init+0x4c>)
 8002224:	2200      	movs	r2, #0
 8002226:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002228:	4b06      	ldr	r3, [pc, #24]	; (8002244 <MX_UART8_Init+0x4c>)
 800222a:	2200      	movs	r2, #0
 800222c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800222e:	4805      	ldr	r0, [pc, #20]	; (8002244 <MX_UART8_Init+0x4c>)
 8002230:	f005 f9a4 	bl	800757c <HAL_UART_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <MX_UART8_Init+0x46>
  {
    Error_Handler();
 800223a:	f000 f9cb 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20005524 	.word	0x20005524
 8002248:	40007c00 	.word	0x40007c00

0800224c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002250:	4b11      	ldr	r3, [pc, #68]	; (8002298 <MX_USART6_UART_Init+0x4c>)
 8002252:	4a12      	ldr	r2, [pc, #72]	; (800229c <MX_USART6_UART_Init+0x50>)
 8002254:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002256:	4b10      	ldr	r3, [pc, #64]	; (8002298 <MX_USART6_UART_Init+0x4c>)
 8002258:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800225c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800225e:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <MX_USART6_UART_Init+0x4c>)
 8002260:	2200      	movs	r2, #0
 8002262:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002264:	4b0c      	ldr	r3, [pc, #48]	; (8002298 <MX_USART6_UART_Init+0x4c>)
 8002266:	2200      	movs	r2, #0
 8002268:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800226a:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <MX_USART6_UART_Init+0x4c>)
 800226c:	2200      	movs	r2, #0
 800226e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002270:	4b09      	ldr	r3, [pc, #36]	; (8002298 <MX_USART6_UART_Init+0x4c>)
 8002272:	220c      	movs	r2, #12
 8002274:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002276:	4b08      	ldr	r3, [pc, #32]	; (8002298 <MX_USART6_UART_Init+0x4c>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800227c:	4b06      	ldr	r3, [pc, #24]	; (8002298 <MX_USART6_UART_Init+0x4c>)
 800227e:	2200      	movs	r2, #0
 8002280:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002282:	4805      	ldr	r0, [pc, #20]	; (8002298 <MX_USART6_UART_Init+0x4c>)
 8002284:	f005 f97a 	bl	800757c <HAL_UART_Init>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800228e:	f000 f9a1 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20005568 	.word	0x20005568
 800229c:	40011400 	.word	0x40011400

080022a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08c      	sub	sp, #48	; 0x30
 80022a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a6:	f107 031c 	add.w	r3, r7, #28
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	605a      	str	r2, [r3, #4]
 80022b0:	609a      	str	r2, [r3, #8]
 80022b2:	60da      	str	r2, [r3, #12]
 80022b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	61bb      	str	r3, [r7, #24]
 80022ba:	4b8b      	ldr	r3, [pc, #556]	; (80024e8 <MX_GPIO_Init+0x248>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022be:	4a8a      	ldr	r2, [pc, #552]	; (80024e8 <MX_GPIO_Init+0x248>)
 80022c0:	f043 0310 	orr.w	r3, r3, #16
 80022c4:	6313      	str	r3, [r2, #48]	; 0x30
 80022c6:	4b88      	ldr	r3, [pc, #544]	; (80024e8 <MX_GPIO_Init+0x248>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	f003 0310 	and.w	r3, r3, #16
 80022ce:	61bb      	str	r3, [r7, #24]
 80022d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022d2:	2300      	movs	r3, #0
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	4b84      	ldr	r3, [pc, #528]	; (80024e8 <MX_GPIO_Init+0x248>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022da:	4a83      	ldr	r2, [pc, #524]	; (80024e8 <MX_GPIO_Init+0x248>)
 80022dc:	f043 0304 	orr.w	r3, r3, #4
 80022e0:	6313      	str	r3, [r2, #48]	; 0x30
 80022e2:	4b81      	ldr	r3, [pc, #516]	; (80024e8 <MX_GPIO_Init+0x248>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e6:	f003 0304 	and.w	r3, r3, #4
 80022ea:	617b      	str	r3, [r7, #20]
 80022ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	613b      	str	r3, [r7, #16]
 80022f2:	4b7d      	ldr	r3, [pc, #500]	; (80024e8 <MX_GPIO_Init+0x248>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	4a7c      	ldr	r2, [pc, #496]	; (80024e8 <MX_GPIO_Init+0x248>)
 80022f8:	f043 0320 	orr.w	r3, r3, #32
 80022fc:	6313      	str	r3, [r2, #48]	; 0x30
 80022fe:	4b7a      	ldr	r3, [pc, #488]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002302:	f003 0320 	and.w	r3, r3, #32
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	4b76      	ldr	r3, [pc, #472]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	4a75      	ldr	r2, [pc, #468]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002318:	6313      	str	r3, [r2, #48]	; 0x30
 800231a:	4b73      	ldr	r3, [pc, #460]	; (80024e8 <MX_GPIO_Init+0x248>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	60bb      	str	r3, [r7, #8]
 800232a:	4b6f      	ldr	r3, [pc, #444]	; (80024e8 <MX_GPIO_Init+0x248>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	4a6e      	ldr	r2, [pc, #440]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	6313      	str	r3, [r2, #48]	; 0x30
 8002336:	4b6c      	ldr	r3, [pc, #432]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	60bb      	str	r3, [r7, #8]
 8002340:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	607b      	str	r3, [r7, #4]
 8002346:	4b68      	ldr	r3, [pc, #416]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	4a67      	ldr	r2, [pc, #412]	; (80024e8 <MX_GPIO_Init+0x248>)
 800234c:	f043 0302 	orr.w	r3, r3, #2
 8002350:	6313      	str	r3, [r2, #48]	; 0x30
 8002352:	4b65      	ldr	r3, [pc, #404]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	603b      	str	r3, [r7, #0]
 8002362:	4b61      	ldr	r3, [pc, #388]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	4a60      	ldr	r2, [pc, #384]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800236c:	6313      	str	r3, [r2, #48]	; 0x30
 800236e:	4b5e      	ldr	r3, [pc, #376]	; (80024e8 <MX_GPIO_Init+0x248>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002376:	603b      	str	r3, [r7, #0]
 8002378:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PM_12V_EN_Pin|Vent_Valve_EN_Pin|Payload_EN_Pin|TH_CS_1_Pin
 800237a:	2200      	movs	r2, #0
 800237c:	f640 6184 	movw	r1, #3716	; 0xe84
 8002380:	485a      	ldr	r0, [pc, #360]	; (80024ec <MX_GPIO_Init+0x24c>)
 8002382:	f001 fa85 	bl	8003890 <HAL_GPIO_WritePin>
                          |TH_CS_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SD_CS_Pin|Prop_Gate_2_Pin|Prop_Gate_1_Pin, GPIO_PIN_RESET);
 8002386:	2200      	movs	r2, #0
 8002388:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 800238c:	4858      	ldr	r0, [pc, #352]	; (80024f0 <MX_GPIO_Init+0x250>)
 800238e:	f001 fa7f 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin|VR_CTRL_PWR_Pin, GPIO_PIN_RESET);
 8002392:	2200      	movs	r2, #0
 8002394:	f240 410e 	movw	r1, #1038	; 0x40e
 8002398:	4856      	ldr	r0, [pc, #344]	; (80024f4 <MX_GPIO_Init+0x254>)
 800239a:	f001 fa79 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, Prop_Pyro_Arming_Pin|Rcov_Gate_Main_Pin|Rcov_Gate_Drogue_Pin|Rcov_Arm_Pin, GPIO_PIN_RESET);
 800239e:	2200      	movs	r2, #0
 80023a0:	f645 0102 	movw	r1, #22530	; 0x5802
 80023a4:	4854      	ldr	r0, [pc, #336]	; (80024f8 <MX_GPIO_Init+0x258>)
 80023a6:	f001 fa73 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, GPIO_PIN_RESET);
 80023aa:	2200      	movs	r2, #0
 80023ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023b0:	4852      	ldr	r0, [pc, #328]	; (80024fc <MX_GPIO_Init+0x25c>)
 80023b2:	f001 fa6d 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PM_12V_EN_Pin Vent_Valve_EN_Pin Payload_EN_Pin TH_CS_1_Pin
                           TH_CS_2_Pin */
  GPIO_InitStruct.Pin = PM_12V_EN_Pin|Vent_Valve_EN_Pin|Payload_EN_Pin|TH_CS_1_Pin
 80023b6:	f640 6384 	movw	r3, #3716	; 0xe84
 80023ba:	61fb      	str	r3, [r7, #28]
                          |TH_CS_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023bc:	2301      	movs	r3, #1
 80023be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c4:	2300      	movs	r3, #0
 80023c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023c8:	f107 031c 	add.w	r3, r7, #28
 80023cc:	4619      	mov	r1, r3
 80023ce:	4847      	ldr	r0, [pc, #284]	; (80024ec <MX_GPIO_Init+0x24c>)
 80023d0:	f001 f8b2 	bl	8003538 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80023d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023da:	2301      	movs	r3, #1
 80023dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023de:	2301      	movs	r3, #1
 80023e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e2:	2300      	movs	r3, #0
 80023e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80023e6:	f107 031c 	add.w	r3, r7, #28
 80023ea:	4619      	mov	r1, r3
 80023ec:	4840      	ldr	r0, [pc, #256]	; (80024f0 <MX_GPIO_Init+0x250>)
 80023ee:	f001 f8a3 	bl	8003538 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80023f2:	2301      	movs	r3, #1
 80023f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023f6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80023fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8002400:	f107 031c 	add.w	r3, r7, #28
 8002404:	4619      	mov	r1, r3
 8002406:	483b      	ldr	r0, [pc, #236]	; (80024f4 <MX_GPIO_Init+0x254>)
 8002408:	f001 f896 	bl	8003538 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin VR_CTRL_PWR_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|VR_CTRL_PWR_Pin;
 800240c:	f240 430e 	movw	r3, #1038	; 0x40e
 8002410:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002412:	2301      	movs	r3, #1
 8002414:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002416:	2300      	movs	r3, #0
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241a:	2300      	movs	r3, #0
 800241c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800241e:	f107 031c 	add.w	r3, r7, #28
 8002422:	4619      	mov	r1, r3
 8002424:	4833      	ldr	r0, [pc, #204]	; (80024f4 <MX_GPIO_Init+0x254>)
 8002426:	f001 f887 	bl	8003538 <HAL_GPIO_Init>

  /*Configure GPIO pin : Vent_Valve_FB_Pin */
  GPIO_InitStruct.Pin = Vent_Valve_FB_Pin;
 800242a:	2302      	movs	r3, #2
 800242c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800242e:	2300      	movs	r3, #0
 8002430:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Vent_Valve_FB_GPIO_Port, &GPIO_InitStruct);
 8002436:	f107 031c 	add.w	r3, r7, #28
 800243a:	4619      	mov	r1, r3
 800243c:	4830      	ldr	r0, [pc, #192]	; (8002500 <MX_GPIO_Init+0x260>)
 800243e:	f001 f87b 	bl	8003538 <HAL_GPIO_Init>

  /*Configure GPIO pin : Prop_Cont_2_Pin */
  GPIO_InitStruct.Pin = Prop_Cont_2_Pin;
 8002442:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002446:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002448:	2300      	movs	r3, #0
 800244a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Prop_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8002450:	f107 031c 	add.w	r3, r7, #28
 8002454:	4619      	mov	r1, r3
 8002456:	4826      	ldr	r0, [pc, #152]	; (80024f0 <MX_GPIO_Init+0x250>)
 8002458:	f001 f86e 	bl	8003538 <HAL_GPIO_Init>

  /*Configure GPIO pins : Prop_Gate_2_Pin Prop_Gate_1_Pin */
  GPIO_InitStruct.Pin = Prop_Gate_2_Pin|Prop_Gate_1_Pin;
 800245c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002460:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002462:	2301      	movs	r3, #1
 8002464:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246a:	2300      	movs	r3, #0
 800246c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800246e:	f107 031c 	add.w	r3, r7, #28
 8002472:	4619      	mov	r1, r3
 8002474:	481e      	ldr	r0, [pc, #120]	; (80024f0 <MX_GPIO_Init+0x250>)
 8002476:	f001 f85f 	bl	8003538 <HAL_GPIO_Init>

  /*Configure GPIO pins : Prop_Cont_1_Pin Rcov_Cont_Main_Pin Rcov_Cont_Drogue_Pin */
  GPIO_InitStruct.Pin = Prop_Cont_1_Pin|Rcov_Cont_Main_Pin|Rcov_Cont_Drogue_Pin;
 800247a:	f242 4301 	movw	r3, #9217	; 0x2401
 800247e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002480:	2300      	movs	r3, #0
 8002482:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002484:	2300      	movs	r3, #0
 8002486:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002488:	f107 031c 	add.w	r3, r7, #28
 800248c:	4619      	mov	r1, r3
 800248e:	481a      	ldr	r0, [pc, #104]	; (80024f8 <MX_GPIO_Init+0x258>)
 8002490:	f001 f852 	bl	8003538 <HAL_GPIO_Init>

  /*Configure GPIO pins : Prop_Pyro_Arming_Pin Rcov_Gate_Main_Pin Rcov_Gate_Drogue_Pin Rcov_Arm_Pin */
  GPIO_InitStruct.Pin = Prop_Pyro_Arming_Pin|Rcov_Gate_Main_Pin|Rcov_Gate_Drogue_Pin|Rcov_Arm_Pin;
 8002494:	f645 0302 	movw	r3, #22530	; 0x5802
 8002498:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800249a:	2301      	movs	r3, #1
 800249c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249e:	2300      	movs	r3, #0
 80024a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a2:	2300      	movs	r3, #0
 80024a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024a6:	f107 031c 	add.w	r3, r7, #28
 80024aa:	4619      	mov	r1, r3
 80024ac:	4812      	ldr	r0, [pc, #72]	; (80024f8 <MX_GPIO_Init+0x258>)
 80024ae:	f001 f843 	bl	8003538 <HAL_GPIO_Init>

  /*Configure GPIO pin : VR_CTRL_REC_Pin */
  GPIO_InitStruct.Pin = VR_CTRL_REC_Pin;
 80024b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b8:	2301      	movs	r3, #1
 80024ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024bc:	2300      	movs	r3, #0
 80024be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	2300      	movs	r3, #0
 80024c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(VR_CTRL_REC_GPIO_Port, &GPIO_InitStruct);
 80024c4:	f107 031c 	add.w	r3, r7, #28
 80024c8:	4619      	mov	r1, r3
 80024ca:	480c      	ldr	r0, [pc, #48]	; (80024fc <MX_GPIO_Init+0x25c>)
 80024cc:	f001 f834 	bl	8003538 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80024d0:	2200      	movs	r2, #0
 80024d2:	2105      	movs	r1, #5
 80024d4:	2006      	movs	r0, #6
 80024d6:	f001 f805 	bl	80034e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80024da:	2006      	movs	r0, #6
 80024dc:	f001 f81e 	bl	800351c <HAL_NVIC_EnableIRQ>

}
 80024e0:	bf00      	nop
 80024e2:	3730      	adds	r7, #48	; 0x30
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40021000 	.word	0x40021000
 80024f0:	40021400 	.word	0x40021400
 80024f4:	40020800 	.word	0x40020800
 80024f8:	40021800 	.word	0x40021800
 80024fc:	40020000 	.word	0x40020000
 8002500:	40020400 	.word	0x40020400

08002504 <printSensorsFunc>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_printSensorsFunc */
void printSensorsFunc(void *argument)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800250c:	f00b fa4e 	bl	800d9ac <MX_USB_DEVICE_Init>
  /* Infinite loop */
  for(;;)
  {
	//myprintf("ACCEL: %f, %f, %f\r\n", acceleration[0], acceleration[1], acceleration[2]);
	//myprintf("GPS: %lf, %lf, %f\r\n", latitude, longitude, time);
    osDelay(1000);
 8002510:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002514:	f008 fda8 	bl	800b068 <osDelay>
 8002518:	e7fa      	b.n	8002510 <printSensorsFunc+0xc>
	...

0800251c <pollSensorsFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pollSensorsFunction */
void pollSensorsFunction(void *argument)
{
 800251c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002520:	b086      	sub	sp, #24
 8002522:	af04      	add	r7, sp, #16
 8002524:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pollSensorsFunction */
  /* Infinite loop */
  for(;;)
  {
	get_acceleration(dev_ctx_lsm, acceleration);
 8002526:	4a14      	ldr	r2, [pc, #80]	; (8002578 <pollSensorsFunction+0x5c>)
 8002528:	4b14      	ldr	r3, [pc, #80]	; (800257c <pollSensorsFunction+0x60>)
 800252a:	ca07      	ldmia	r2, {r0, r1, r2}
 800252c:	f7ff f884 	bl	8001638 <get_acceleration>
	get_angvelocity(dev_ctx_lsm, angular_rate);
 8002530:	4a11      	ldr	r2, [pc, #68]	; (8002578 <pollSensorsFunction+0x5c>)
 8002532:	4b13      	ldr	r3, [pc, #76]	; (8002580 <pollSensorsFunction+0x64>)
 8002534:	ca07      	ldmia	r2, {r0, r1, r2}
 8002536:	f7ff f8c5 	bl	80016c4 <get_angvelocity>
	GPS_Poll(&latitude, &longitude, &time);
 800253a:	4a12      	ldr	r2, [pc, #72]	; (8002584 <pollSensorsFunction+0x68>)
 800253c:	4912      	ldr	r1, [pc, #72]	; (8002588 <pollSensorsFunction+0x6c>)
 800253e:	4813      	ldr	r0, [pc, #76]	; (800258c <pollSensorsFunction+0x70>)
 8002540:	f7fe fd64 	bl	800100c <GPS_Poll>
	myprintf("IN GPS: %lf, %lf, %f\r\n", latitude, longitude, time);
 8002544:	4b11      	ldr	r3, [pc, #68]	; (800258c <pollSensorsFunction+0x70>)
 8002546:	e9d3 8900 	ldrd	r8, r9, [r3]
 800254a:	4b0f      	ldr	r3, [pc, #60]	; (8002588 <pollSensorsFunction+0x6c>)
 800254c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002550:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <pollSensorsFunction+0x68>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f7fe f807 	bl	8000568 <__aeabi_f2d>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002562:	e9cd 4500 	strd	r4, r5, [sp]
 8002566:	4642      	mov	r2, r8
 8002568:	464b      	mov	r3, r9
 800256a:	4809      	ldr	r0, [pc, #36]	; (8002590 <pollSensorsFunction+0x74>)
 800256c:	f000 f838 	bl	80025e0 <myprintf>
    osDelay(100);
 8002570:	2064      	movs	r0, #100	; 0x64
 8002572:	f008 fd79 	bl	800b068 <osDelay>
	get_acceleration(dev_ctx_lsm, acceleration);
 8002576:	e7d6      	b.n	8002526 <pollSensorsFunction+0xa>
 8002578:	20005600 	.word	0x20005600
 800257c:	200003a0 	.word	0x200003a0
 8002580:	200003ac 	.word	0x200003ac
 8002584:	20005520 	.word	0x20005520
 8002588:	20005518 	.word	0x20005518
 800258c:	200055b0 	.word	0x200055b0
 8002590:	08013718 	.word	0x08013718

08002594 <saveDataFunc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_saveDataFunc */
void saveDataFunc(void *argument)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b09c      	sub	sp, #112	; 0x70
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN saveDataFunc */
  /* Infinite loop */
  HAL_Delay(1000);
 800259c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025a0:	f000 fc52 	bl	8002e48 <HAL_Delay>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
	  } else {
		myprintf("f_write error (%i)\r\n");
	  }
	  */
    osDelay(1000);
 80025a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025a8:	f008 fd5e 	bl	800b068 <osDelay>
 80025ac:	e7fa      	b.n	80025a4 <saveDataFunc+0x10>
	...

080025b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a04      	ldr	r2, [pc, #16]	; (80025d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d101      	bne.n	80025c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80025c2:	f000 fc21 	bl	8002e08 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40001000 	.word	0x40001000

080025d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025d8:	b672      	cpsid	i
}
 80025da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025dc:	e7fe      	b.n	80025dc <Error_Handler+0x8>
	...

080025e0 <myprintf>:
extern FIL fil;
uint8_t msg_buffer[1000];


// private functions
void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 80025e0:	b40f      	push	{r0, r1, r2, r3}
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b082      	sub	sp, #8
 80025e6:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 80025e8:	f107 0314 	add.w	r3, r7, #20
 80025ec:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025f6:	480a      	ldr	r0, [pc, #40]	; (8002620 <myprintf+0x40>)
 80025f8:	f00d feec 	bl	80103d4 <vsniprintf>
  va_end(args);

  //CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
  HAL_UART_Transmit(&huart8, (uint8_t*)buffer, strlen(buffer), -1);
 80025fc:	4808      	ldr	r0, [pc, #32]	; (8002620 <myprintf+0x40>)
 80025fe:	f7fd fdf7 	bl	80001f0 <strlen>
 8002602:	4603      	mov	r3, r0
 8002604:	b29a      	uxth	r2, r3
 8002606:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800260a:	4905      	ldr	r1, [pc, #20]	; (8002620 <myprintf+0x40>)
 800260c:	4805      	ldr	r0, [pc, #20]	; (8002624 <myprintf+0x44>)
 800260e:	f005 f802 	bl	8007616 <HAL_UART_Transmit>

}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800261c:	b004      	add	sp, #16
 800261e:	4770      	bx	lr
 8002620:	200003b8 	.word	0x200003b8
 8002624:	20005524 	.word	0x20005524

08002628 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	607b      	str	r3, [r7, #4]
 8002632:	4b12      	ldr	r3, [pc, #72]	; (800267c <HAL_MspInit+0x54>)
 8002634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002636:	4a11      	ldr	r2, [pc, #68]	; (800267c <HAL_MspInit+0x54>)
 8002638:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800263c:	6453      	str	r3, [r2, #68]	; 0x44
 800263e:	4b0f      	ldr	r3, [pc, #60]	; (800267c <HAL_MspInit+0x54>)
 8002640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002642:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002646:	607b      	str	r3, [r7, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	603b      	str	r3, [r7, #0]
 800264e:	4b0b      	ldr	r3, [pc, #44]	; (800267c <HAL_MspInit+0x54>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	4a0a      	ldr	r2, [pc, #40]	; (800267c <HAL_MspInit+0x54>)
 8002654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002658:	6413      	str	r3, [r2, #64]	; 0x40
 800265a:	4b08      	ldr	r3, [pc, #32]	; (800267c <HAL_MspInit+0x54>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002662:	603b      	str	r3, [r7, #0]
 8002664:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002666:	2200      	movs	r2, #0
 8002668:	210f      	movs	r1, #15
 800266a:	f06f 0001 	mvn.w	r0, #1
 800266e:	f000 ff39 	bl	80034e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40023800 	.word	0x40023800

08002680 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b08a      	sub	sp, #40	; 0x28
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002688:	f107 0314 	add.w	r3, r7, #20
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	605a      	str	r2, [r3, #4]
 8002692:	609a      	str	r2, [r3, #8]
 8002694:	60da      	str	r2, [r3, #12]
 8002696:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a17      	ldr	r2, [pc, #92]	; (80026fc <HAL_ADC_MspInit+0x7c>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d127      	bne.n	80026f2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	4b16      	ldr	r3, [pc, #88]	; (8002700 <HAL_ADC_MspInit+0x80>)
 80026a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026aa:	4a15      	ldr	r2, [pc, #84]	; (8002700 <HAL_ADC_MspInit+0x80>)
 80026ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026b0:	6453      	str	r3, [r2, #68]	; 0x44
 80026b2:	4b13      	ldr	r3, [pc, #76]	; (8002700 <HAL_ADC_MspInit+0x80>)
 80026b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ba:	613b      	str	r3, [r7, #16]
 80026bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	4b0f      	ldr	r3, [pc, #60]	; (8002700 <HAL_ADC_MspInit+0x80>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	4a0e      	ldr	r2, [pc, #56]	; (8002700 <HAL_ADC_MspInit+0x80>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	6313      	str	r3, [r2, #48]	; 0x30
 80026ce:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <HAL_ADC_MspInit+0x80>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80026da:	2340      	movs	r3, #64	; 0x40
 80026dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026de:	2303      	movs	r3, #3
 80026e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e6:	f107 0314 	add.w	r3, r7, #20
 80026ea:	4619      	mov	r1, r3
 80026ec:	4805      	ldr	r0, [pc, #20]	; (8002704 <HAL_ADC_MspInit+0x84>)
 80026ee:	f000 ff23 	bl	8003538 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026f2:	bf00      	nop
 80026f4:	3728      	adds	r7, #40	; 0x28
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40012000 	.word	0x40012000
 8002700:	40023800 	.word	0x40023800
 8002704:	40020000 	.word	0x40020000

08002708 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	; 0x28
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002710:	f107 0314 	add.w	r3, r7, #20
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	60da      	str	r2, [r3, #12]
 800271e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a29      	ldr	r2, [pc, #164]	; (80027cc <HAL_I2C_MspInit+0xc4>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d14b      	bne.n	80027c2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	4b28      	ldr	r3, [pc, #160]	; (80027d0 <HAL_I2C_MspInit+0xc8>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a27      	ldr	r2, [pc, #156]	; (80027d0 <HAL_I2C_MspInit+0xc8>)
 8002734:	f043 0304 	orr.w	r3, r3, #4
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b25      	ldr	r3, [pc, #148]	; (80027d0 <HAL_I2C_MspInit+0xc8>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	613b      	str	r3, [r7, #16]
 8002744:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	4b21      	ldr	r3, [pc, #132]	; (80027d0 <HAL_I2C_MspInit+0xc8>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a20      	ldr	r2, [pc, #128]	; (80027d0 <HAL_I2C_MspInit+0xc8>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b1e      	ldr	r3, [pc, #120]	; (80027d0 <HAL_I2C_MspInit+0xc8>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002762:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002768:	2312      	movs	r3, #18
 800276a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002770:	2303      	movs	r3, #3
 8002772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002774:	2304      	movs	r3, #4
 8002776:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002778:	f107 0314 	add.w	r3, r7, #20
 800277c:	4619      	mov	r1, r3
 800277e:	4815      	ldr	r0, [pc, #84]	; (80027d4 <HAL_I2C_MspInit+0xcc>)
 8002780:	f000 feda 	bl	8003538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002784:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800278a:	2312      	movs	r3, #18
 800278c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002792:	2303      	movs	r3, #3
 8002794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002796:	2304      	movs	r3, #4
 8002798:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279a:	f107 0314 	add.w	r3, r7, #20
 800279e:	4619      	mov	r1, r3
 80027a0:	480d      	ldr	r0, [pc, #52]	; (80027d8 <HAL_I2C_MspInit+0xd0>)
 80027a2:	f000 fec9 	bl	8003538 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	60bb      	str	r3, [r7, #8]
 80027aa:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <HAL_I2C_MspInit+0xc8>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	4a08      	ldr	r2, [pc, #32]	; (80027d0 <HAL_I2C_MspInit+0xc8>)
 80027b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027b4:	6413      	str	r3, [r2, #64]	; 0x40
 80027b6:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <HAL_I2C_MspInit+0xc8>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027be:	60bb      	str	r3, [r7, #8]
 80027c0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80027c2:	bf00      	nop
 80027c4:	3728      	adds	r7, #40	; 0x28
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	40005c00 	.word	0x40005c00
 80027d0:	40023800 	.word	0x40023800
 80027d4:	40020800 	.word	0x40020800
 80027d8:	40020000 	.word	0x40020000

080027dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b08c      	sub	sp, #48	; 0x30
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	f107 031c 	add.w	r3, r7, #28
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
 80027f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a33      	ldr	r2, [pc, #204]	; (80028c8 <HAL_SPI_MspInit+0xec>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d12d      	bne.n	800285a <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	61bb      	str	r3, [r7, #24]
 8002802:	4b32      	ldr	r3, [pc, #200]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002806:	4a31      	ldr	r2, [pc, #196]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 8002808:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800280c:	6453      	str	r3, [r2, #68]	; 0x44
 800280e:	4b2f      	ldr	r3, [pc, #188]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002816:	61bb      	str	r3, [r7, #24]
 8002818:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	617b      	str	r3, [r7, #20]
 800281e:	4b2b      	ldr	r3, [pc, #172]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	4a2a      	ldr	r2, [pc, #168]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 8002824:	f043 0310 	orr.w	r3, r3, #16
 8002828:	6313      	str	r3, [r2, #48]	; 0x30
 800282a:	4b28      	ldr	r3, [pc, #160]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	f003 0310 	and.w	r3, r3, #16
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	697b      	ldr	r3, [r7, #20]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE13     ------> SPI4_MISO
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002836:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800283a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283c:	2302      	movs	r3, #2
 800283e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002844:	2303      	movs	r3, #3
 8002846:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002848:	2305      	movs	r3, #5
 800284a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800284c:	f107 031c 	add.w	r3, r7, #28
 8002850:	4619      	mov	r1, r3
 8002852:	481f      	ldr	r0, [pc, #124]	; (80028d0 <HAL_SPI_MspInit+0xf4>)
 8002854:	f000 fe70 	bl	8003538 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002858:	e031      	b.n	80028be <HAL_SPI_MspInit+0xe2>
  else if(hspi->Instance==SPI5)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a1d      	ldr	r2, [pc, #116]	; (80028d4 <HAL_SPI_MspInit+0xf8>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d12c      	bne.n	80028be <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002864:	2300      	movs	r3, #0
 8002866:	613b      	str	r3, [r7, #16]
 8002868:	4b18      	ldr	r3, [pc, #96]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 800286a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286c:	4a17      	ldr	r2, [pc, #92]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 800286e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002872:	6453      	str	r3, [r2, #68]	; 0x44
 8002874:	4b15      	ldr	r3, [pc, #84]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 8002876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002878:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002880:	2300      	movs	r3, #0
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	4b11      	ldr	r3, [pc, #68]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 8002886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002888:	4a10      	ldr	r2, [pc, #64]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 800288a:	f043 0320 	orr.w	r3, r3, #32
 800288e:	6313      	str	r3, [r2, #48]	; 0x30
 8002890:	4b0e      	ldr	r3, [pc, #56]	; (80028cc <HAL_SPI_MspInit+0xf0>)
 8002892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002894:	f003 0320 	and.w	r3, r3, #32
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800289c:	f44f 7360 	mov.w	r3, #896	; 0x380
 80028a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a2:	2302      	movs	r3, #2
 80028a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028a6:	2301      	movs	r3, #1
 80028a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028aa:	2303      	movs	r3, #3
 80028ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80028ae:	2305      	movs	r3, #5
 80028b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80028b2:	f107 031c 	add.w	r3, r7, #28
 80028b6:	4619      	mov	r1, r3
 80028b8:	4807      	ldr	r0, [pc, #28]	; (80028d8 <HAL_SPI_MspInit+0xfc>)
 80028ba:	f000 fe3d 	bl	8003538 <HAL_GPIO_Init>
}
 80028be:	bf00      	nop
 80028c0:	3730      	adds	r7, #48	; 0x30
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40013400 	.word	0x40013400
 80028cc:	40023800 	.word	0x40023800
 80028d0:	40021000 	.word	0x40021000
 80028d4:	40015000 	.word	0x40015000
 80028d8:	40021400 	.word	0x40021400

080028dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ec:	d115      	bne.n	800291a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	4b0c      	ldr	r3, [pc, #48]	; (8002924 <HAL_TIM_Base_MspInit+0x48>)
 80028f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f6:	4a0b      	ldr	r2, [pc, #44]	; (8002924 <HAL_TIM_Base_MspInit+0x48>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6413      	str	r3, [r2, #64]	; 0x40
 80028fe:	4b09      	ldr	r3, [pc, #36]	; (8002924 <HAL_TIM_Base_MspInit+0x48>)
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800290a:	2200      	movs	r2, #0
 800290c:	2105      	movs	r1, #5
 800290e:	201c      	movs	r0, #28
 8002910:	f000 fde8 	bl	80034e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002914:	201c      	movs	r0, #28
 8002916:	f000 fe01 	bl	800351c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800291a:	bf00      	nop
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40023800 	.word	0x40023800

08002928 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002930:	f107 030c 	add.w	r3, r7, #12
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	605a      	str	r2, [r3, #4]
 800293a:	609a      	str	r2, [r3, #8]
 800293c:	60da      	str	r2, [r3, #12]
 800293e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002948:	d11d      	bne.n	8002986 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	4b10      	ldr	r3, [pc, #64]	; (8002990 <HAL_TIM_MspPostInit+0x68>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	4a0f      	ldr	r2, [pc, #60]	; (8002990 <HAL_TIM_MspPostInit+0x68>)
 8002954:	f043 0301 	orr.w	r3, r3, #1
 8002958:	6313      	str	r3, [r2, #48]	; 0x30
 800295a:	4b0d      	ldr	r3, [pc, #52]	; (8002990 <HAL_TIM_MspPostInit+0x68>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	60bb      	str	r3, [r7, #8]
 8002964:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002966:	2304      	movs	r3, #4
 8002968:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296a:	2302      	movs	r3, #2
 800296c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002972:	2300      	movs	r3, #0
 8002974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002976:	2301      	movs	r3, #1
 8002978:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800297a:	f107 030c 	add.w	r3, r7, #12
 800297e:	4619      	mov	r1, r3
 8002980:	4804      	ldr	r0, [pc, #16]	; (8002994 <HAL_TIM_MspPostInit+0x6c>)
 8002982:	f000 fdd9 	bl	8003538 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002986:	bf00      	nop
 8002988:	3720      	adds	r7, #32
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800
 8002994:	40020000 	.word	0x40020000

08002998 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b08c      	sub	sp, #48	; 0x30
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a0:	f107 031c 	add.w	r3, r7, #28
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	605a      	str	r2, [r3, #4]
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	60da      	str	r2, [r3, #12]
 80029ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a32      	ldr	r2, [pc, #200]	; (8002a80 <HAL_UART_MspInit+0xe8>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d12c      	bne.n	8002a14 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	61bb      	str	r3, [r7, #24]
 80029be:	4b31      	ldr	r3, [pc, #196]	; (8002a84 <HAL_UART_MspInit+0xec>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	4a30      	ldr	r2, [pc, #192]	; (8002a84 <HAL_UART_MspInit+0xec>)
 80029c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80029c8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ca:	4b2e      	ldr	r3, [pc, #184]	; (8002a84 <HAL_UART_MspInit+0xec>)
 80029cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80029d2:	61bb      	str	r3, [r7, #24]
 80029d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	617b      	str	r3, [r7, #20]
 80029da:	4b2a      	ldr	r3, [pc, #168]	; (8002a84 <HAL_UART_MspInit+0xec>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029de:	4a29      	ldr	r2, [pc, #164]	; (8002a84 <HAL_UART_MspInit+0xec>)
 80029e0:	f043 0310 	orr.w	r3, r3, #16
 80029e4:	6313      	str	r3, [r2, #48]	; 0x30
 80029e6:	4b27      	ldr	r3, [pc, #156]	; (8002a84 <HAL_UART_MspInit+0xec>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	f003 0310 	and.w	r3, r3, #16
 80029ee:	617b      	str	r3, [r7, #20]
 80029f0:	697b      	ldr	r3, [r7, #20]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80029f2:	2303      	movs	r3, #3
 80029f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f6:	2302      	movs	r3, #2
 80029f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fa:	2300      	movs	r3, #0
 80029fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029fe:	2303      	movs	r3, #3
 8002a00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002a02:	2308      	movs	r3, #8
 8002a04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a06:	f107 031c 	add.w	r3, r7, #28
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	481e      	ldr	r0, [pc, #120]	; (8002a88 <HAL_UART_MspInit+0xf0>)
 8002a0e:	f000 fd93 	bl	8003538 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a12:	e030      	b.n	8002a76 <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a1c      	ldr	r2, [pc, #112]	; (8002a8c <HAL_UART_MspInit+0xf4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d12b      	bne.n	8002a76 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a1e:	2300      	movs	r3, #0
 8002a20:	613b      	str	r3, [r7, #16]
 8002a22:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <HAL_UART_MspInit+0xec>)
 8002a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a26:	4a17      	ldr	r2, [pc, #92]	; (8002a84 <HAL_UART_MspInit+0xec>)
 8002a28:	f043 0320 	orr.w	r3, r3, #32
 8002a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a2e:	4b15      	ldr	r3, [pc, #84]	; (8002a84 <HAL_UART_MspInit+0xec>)
 8002a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a32:	f003 0320 	and.w	r3, r3, #32
 8002a36:	613b      	str	r3, [r7, #16]
 8002a38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60fb      	str	r3, [r7, #12]
 8002a3e:	4b11      	ldr	r3, [pc, #68]	; (8002a84 <HAL_UART_MspInit+0xec>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a42:	4a10      	ldr	r2, [pc, #64]	; (8002a84 <HAL_UART_MspInit+0xec>)
 8002a44:	f043 0304 	orr.w	r3, r3, #4
 8002a48:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4a:	4b0e      	ldr	r3, [pc, #56]	; (8002a84 <HAL_UART_MspInit+0xec>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a56:	23c0      	movs	r3, #192	; 0xc0
 8002a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a62:	2303      	movs	r3, #3
 8002a64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a66:	2308      	movs	r3, #8
 8002a68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6a:	f107 031c 	add.w	r3, r7, #28
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4807      	ldr	r0, [pc, #28]	; (8002a90 <HAL_UART_MspInit+0xf8>)
 8002a72:	f000 fd61 	bl	8003538 <HAL_GPIO_Init>
}
 8002a76:	bf00      	nop
 8002a78:	3730      	adds	r7, #48	; 0x30
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40007c00 	.word	0x40007c00
 8002a84:	40023800 	.word	0x40023800
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	40011400 	.word	0x40011400
 8002a90:	40020800 	.word	0x40020800

08002a94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b08c      	sub	sp, #48	; 0x30
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	6879      	ldr	r1, [r7, #4]
 8002aa8:	2036      	movs	r0, #54	; 0x36
 8002aaa:	f000 fd1b 	bl	80034e4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002aae:	2036      	movs	r0, #54	; 0x36
 8002ab0:	f000 fd34 	bl	800351c <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	4b1f      	ldr	r3, [pc, #124]	; (8002b38 <HAL_InitTick+0xa4>)
 8002aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abc:	4a1e      	ldr	r2, [pc, #120]	; (8002b38 <HAL_InitTick+0xa4>)
 8002abe:	f043 0310 	orr.w	r3, r3, #16
 8002ac2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac4:	4b1c      	ldr	r3, [pc, #112]	; (8002b38 <HAL_InitTick+0xa4>)
 8002ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac8:	f003 0310 	and.w	r3, r3, #16
 8002acc:	60fb      	str	r3, [r7, #12]
 8002ace:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ad0:	f107 0210 	add.w	r2, r7, #16
 8002ad4:	f107 0314 	add.w	r3, r7, #20
 8002ad8:	4611      	mov	r1, r2
 8002ada:	4618      	mov	r0, r3
 8002adc:	f003 fd46 	bl	800656c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002ae0:	f003 fd1c 	bl	800651c <HAL_RCC_GetPCLK1Freq>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aec:	4a13      	ldr	r2, [pc, #76]	; (8002b3c <HAL_InitTick+0xa8>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	0c9b      	lsrs	r3, r3, #18
 8002af4:	3b01      	subs	r3, #1
 8002af6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002af8:	4b11      	ldr	r3, [pc, #68]	; (8002b40 <HAL_InitTick+0xac>)
 8002afa:	4a12      	ldr	r2, [pc, #72]	; (8002b44 <HAL_InitTick+0xb0>)
 8002afc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002afe:	4b10      	ldr	r3, [pc, #64]	; (8002b40 <HAL_InitTick+0xac>)
 8002b00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b04:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002b06:	4a0e      	ldr	r2, [pc, #56]	; (8002b40 <HAL_InitTick+0xac>)
 8002b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b0a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002b0c:	4b0c      	ldr	r3, [pc, #48]	; (8002b40 <HAL_InitTick+0xac>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b12:	4b0b      	ldr	r3, [pc, #44]	; (8002b40 <HAL_InitTick+0xac>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002b18:	4809      	ldr	r0, [pc, #36]	; (8002b40 <HAL_InitTick+0xac>)
 8002b1a:	f003 fde2 	bl	80066e2 <HAL_TIM_Base_Init>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d104      	bne.n	8002b2e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002b24:	4806      	ldr	r0, [pc, #24]	; (8002b40 <HAL_InitTick+0xac>)
 8002b26:	f003 fe2b 	bl	8006780 <HAL_TIM_Base_Start_IT>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	e000      	b.n	8002b30 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3730      	adds	r7, #48	; 0x30
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40023800 	.word	0x40023800
 8002b3c:	431bde83 	.word	0x431bde83
 8002b40:	2000584c 	.word	0x2000584c
 8002b44:	40001000 	.word	0x40001000

08002b48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b4c:	e7fe      	b.n	8002b4c <NMI_Handler+0x4>

08002b4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b52:	e7fe      	b.n	8002b52 <HardFault_Handler+0x4>

08002b54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b58:	e7fe      	b.n	8002b58 <MemManage_Handler+0x4>

08002b5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b5e:	e7fe      	b.n	8002b5e <BusFault_Handler+0x4>

08002b60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b64:	e7fe      	b.n	8002b64 <UsageFault_Handler+0x4>

08002b66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b66:	b480      	push	{r7}
 8002b68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002b78:	2001      	movs	r0, #1
 8002b7a:	f000 fea3 	bl	80038c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
	...

08002b84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b88:	4802      	ldr	r0, [pc, #8]	; (8002b94 <TIM2_IRQHandler+0x10>)
 8002b8a:	f003 fec2 	bl	8006912 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b8e:	bf00      	nop
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	200055b8 	.word	0x200055b8

08002b98 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002b9c:	4802      	ldr	r0, [pc, #8]	; (8002ba8 <TIM6_DAC_IRQHandler+0x10>)
 8002b9e:	f003 feb8 	bl	8006912 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002ba2:	bf00      	nop
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	2000584c 	.word	0x2000584c

08002bac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002bb0:	4802      	ldr	r0, [pc, #8]	; (8002bbc <OTG_FS_IRQHandler+0x10>)
 8002bb2:	f002 f835 	bl	8004c20 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002bb6:	bf00      	nop
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20007214 	.word	0x20007214

08002bc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
	return 1;
 8002bc4:	2301      	movs	r3, #1
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <_kill>:

int _kill(int pid, int sig)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002bda:	f00b fbe9 	bl	800e3b0 <__errno>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2216      	movs	r2, #22
 8002be2:	601a      	str	r2, [r3, #0]
	return -1;
 8002be4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <_exit>:

void _exit (int status)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002bf8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f7ff ffe7 	bl	8002bd0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c02:	e7fe      	b.n	8002c02 <_exit+0x12>

08002c04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	e00a      	b.n	8002c2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002c16:	f3af 8000 	nop.w
 8002c1a:	4601      	mov	r1, r0
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	1c5a      	adds	r2, r3, #1
 8002c20:	60ba      	str	r2, [r7, #8]
 8002c22:	b2ca      	uxtb	r2, r1
 8002c24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	dbf0      	blt.n	8002c16 <_read+0x12>
	}

return len;
 8002c34:	687b      	ldr	r3, [r7, #4]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3718      	adds	r7, #24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b086      	sub	sp, #24
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	60f8      	str	r0, [r7, #12]
 8002c46:	60b9      	str	r1, [r7, #8]
 8002c48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	617b      	str	r3, [r7, #20]
 8002c4e:	e009      	b.n	8002c64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	1c5a      	adds	r2, r3, #1
 8002c54:	60ba      	str	r2, [r7, #8]
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	3301      	adds	r3, #1
 8002c62:	617b      	str	r3, [r7, #20]
 8002c64:	697a      	ldr	r2, [r7, #20]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	dbf1      	blt.n	8002c50 <_write+0x12>
	}
	return len;
 8002c6c:	687b      	ldr	r3, [r7, #4]
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3718      	adds	r7, #24
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <_close>:

int _close(int file)
{
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
	return -1;
 8002c7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b083      	sub	sp, #12
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
 8002c96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c9e:	605a      	str	r2, [r3, #4]
	return 0;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <_isatty>:

int _isatty(int file)
{
 8002cae:	b480      	push	{r7}
 8002cb0:	b083      	sub	sp, #12
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
	return 1;
 8002cb6:	2301      	movs	r3, #1
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
	return 0;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
	...

08002ce0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ce8:	4a14      	ldr	r2, [pc, #80]	; (8002d3c <_sbrk+0x5c>)
 8002cea:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <_sbrk+0x60>)
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cf4:	4b13      	ldr	r3, [pc, #76]	; (8002d44 <_sbrk+0x64>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d102      	bne.n	8002d02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cfc:	4b11      	ldr	r3, [pc, #68]	; (8002d44 <_sbrk+0x64>)
 8002cfe:	4a12      	ldr	r2, [pc, #72]	; (8002d48 <_sbrk+0x68>)
 8002d00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d02:	4b10      	ldr	r3, [pc, #64]	; (8002d44 <_sbrk+0x64>)
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4413      	add	r3, r2
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d207      	bcs.n	8002d20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d10:	f00b fb4e 	bl	800e3b0 <__errno>
 8002d14:	4603      	mov	r3, r0
 8002d16:	220c      	movs	r2, #12
 8002d18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d1e:	e009      	b.n	8002d34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d20:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <_sbrk+0x64>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d26:	4b07      	ldr	r3, [pc, #28]	; (8002d44 <_sbrk+0x64>)
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	4a05      	ldr	r2, [pc, #20]	; (8002d44 <_sbrk+0x64>)
 8002d30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d32:	68fb      	ldr	r3, [r7, #12]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3718      	adds	r7, #24
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	20030000 	.word	0x20030000
 8002d40:	00000400 	.word	0x00000400
 8002d44:	200004b8 	.word	0x200004b8
 8002d48:	20007630 	.word	0x20007630

08002d4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d50:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <SystemInit+0x20>)
 8002d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d56:	4a05      	ldr	r2, [pc, #20]	; (8002d6c <SystemInit+0x20>)
 8002d58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d60:	bf00      	nop
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	e000ed00 	.word	0xe000ed00

08002d70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002d70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002da8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d74:	480d      	ldr	r0, [pc, #52]	; (8002dac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d76:	490e      	ldr	r1, [pc, #56]	; (8002db0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d78:	4a0e      	ldr	r2, [pc, #56]	; (8002db4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d7c:	e002      	b.n	8002d84 <LoopCopyDataInit>

08002d7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d82:	3304      	adds	r3, #4

08002d84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d88:	d3f9      	bcc.n	8002d7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d8a:	4a0b      	ldr	r2, [pc, #44]	; (8002db8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d8c:	4c0b      	ldr	r4, [pc, #44]	; (8002dbc <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d90:	e001      	b.n	8002d96 <LoopFillZerobss>

08002d92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d94:	3204      	adds	r2, #4

08002d96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d98:	d3fb      	bcc.n	8002d92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d9a:	f7ff ffd7 	bl	8002d4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d9e:	f00b fc03 	bl	800e5a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002da2:	f7fe fff7 	bl	8001d94 <main>
  bx  lr    
 8002da6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002da8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002dac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002db0:	2000036c 	.word	0x2000036c
  ldr r2, =_sidata
 8002db4:	08013cfc 	.word	0x08013cfc
  ldr r2, =_sbss
 8002db8:	20000370 	.word	0x20000370
  ldr r4, =_ebss
 8002dbc:	2000762c 	.word	0x2000762c

08002dc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002dc0:	e7fe      	b.n	8002dc0 <ADC_IRQHandler>
	...

08002dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002dc8:	4b0e      	ldr	r3, [pc, #56]	; (8002e04 <HAL_Init+0x40>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a0d      	ldr	r2, [pc, #52]	; (8002e04 <HAL_Init+0x40>)
 8002dce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002dd4:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <HAL_Init+0x40>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a0a      	ldr	r2, [pc, #40]	; (8002e04 <HAL_Init+0x40>)
 8002dda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002de0:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <HAL_Init+0x40>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a07      	ldr	r2, [pc, #28]	; (8002e04 <HAL_Init+0x40>)
 8002de6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dec:	2003      	movs	r0, #3
 8002dee:	f000 fb6e 	bl	80034ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002df2:	200f      	movs	r0, #15
 8002df4:	f7ff fe4e 	bl	8002a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002df8:	f7ff fc16 	bl	8002628 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40023c00 	.word	0x40023c00

08002e08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e0c:	4b06      	ldr	r3, [pc, #24]	; (8002e28 <HAL_IncTick+0x20>)
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	461a      	mov	r2, r3
 8002e12:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <HAL_IncTick+0x24>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4413      	add	r3, r2
 8002e18:	4a04      	ldr	r2, [pc, #16]	; (8002e2c <HAL_IncTick+0x24>)
 8002e1a:	6013      	str	r3, [r2, #0]
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	20000008 	.word	0x20000008
 8002e2c:	20005894 	.word	0x20005894

08002e30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  return uwTick;
 8002e34:	4b03      	ldr	r3, [pc, #12]	; (8002e44 <HAL_GetTick+0x14>)
 8002e36:	681b      	ldr	r3, [r3, #0]
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	20005894 	.word	0x20005894

08002e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e50:	f7ff ffee 	bl	8002e30 <HAL_GetTick>
 8002e54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e60:	d005      	beq.n	8002e6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e62:	4b0a      	ldr	r3, [pc, #40]	; (8002e8c <HAL_Delay+0x44>)
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	461a      	mov	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e6e:	bf00      	nop
 8002e70:	f7ff ffde 	bl	8002e30 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d8f7      	bhi.n	8002e70 <HAL_Delay+0x28>
  {
  }
}
 8002e80:	bf00      	nop
 8002e82:	bf00      	nop
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	20000008 	.word	0x20000008

08002e90 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d101      	bne.n	8002ea6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e033      	b.n	8002f0e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d109      	bne.n	8002ec2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7ff fbe6 	bl	8002680 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	f003 0310 	and.w	r3, r3, #16
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d118      	bne.n	8002f00 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ed6:	f023 0302 	bic.w	r3, r3, #2
 8002eda:	f043 0202 	orr.w	r2, r3, #2
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 f94a 	bl	800317c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	f023 0303 	bic.w	r3, r3, #3
 8002ef6:	f043 0201 	orr.w	r2, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	641a      	str	r2, [r3, #64]	; 0x40
 8002efe:	e001      	b.n	8002f04 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3710      	adds	r7, #16
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
	...

08002f18 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f22:	2300      	movs	r3, #0
 8002f24:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x1c>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e113      	b.n	800315c <HAL_ADC_ConfigChannel+0x244>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2b09      	cmp	r3, #9
 8002f42:	d925      	bls.n	8002f90 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68d9      	ldr	r1, [r3, #12]
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	461a      	mov	r2, r3
 8002f52:	4613      	mov	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	3b1e      	subs	r3, #30
 8002f5a:	2207      	movs	r2, #7
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	43da      	mvns	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	400a      	ands	r2, r1
 8002f68:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68d9      	ldr	r1, [r3, #12]
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	4403      	add	r3, r0
 8002f82:	3b1e      	subs	r3, #30
 8002f84:	409a      	lsls	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	60da      	str	r2, [r3, #12]
 8002f8e:	e022      	b.n	8002fd6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6919      	ldr	r1, [r3, #16]
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	4413      	add	r3, r2
 8002fa4:	2207      	movs	r2, #7
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	43da      	mvns	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	400a      	ands	r2, r1
 8002fb2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6919      	ldr	r1, [r3, #16]
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	689a      	ldr	r2, [r3, #8]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	4403      	add	r3, r0
 8002fcc:	409a      	lsls	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2b06      	cmp	r3, #6
 8002fdc:	d824      	bhi.n	8003028 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	4413      	add	r3, r2
 8002fee:	3b05      	subs	r3, #5
 8002ff0:	221f      	movs	r2, #31
 8002ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff6:	43da      	mvns	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	400a      	ands	r2, r1
 8002ffe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	b29b      	uxth	r3, r3
 800300c:	4618      	mov	r0, r3
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	3b05      	subs	r3, #5
 800301a:	fa00 f203 	lsl.w	r2, r0, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	635a      	str	r2, [r3, #52]	; 0x34
 8003026:	e04c      	b.n	80030c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b0c      	cmp	r3, #12
 800302e:	d824      	bhi.n	800307a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	4613      	mov	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	4413      	add	r3, r2
 8003040:	3b23      	subs	r3, #35	; 0x23
 8003042:	221f      	movs	r2, #31
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43da      	mvns	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	400a      	ands	r2, r1
 8003050:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	b29b      	uxth	r3, r3
 800305e:	4618      	mov	r0, r3
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	3b23      	subs	r3, #35	; 0x23
 800306c:	fa00 f203 	lsl.w	r2, r0, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	631a      	str	r2, [r3, #48]	; 0x30
 8003078:	e023      	b.n	80030c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685a      	ldr	r2, [r3, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4413      	add	r3, r2
 800308a:	3b41      	subs	r3, #65	; 0x41
 800308c:	221f      	movs	r2, #31
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	43da      	mvns	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	400a      	ands	r2, r1
 800309a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	4618      	mov	r0, r3
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	4613      	mov	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	3b41      	subs	r3, #65	; 0x41
 80030b6:	fa00 f203 	lsl.w	r2, r0, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030c2:	4b29      	ldr	r3, [pc, #164]	; (8003168 <HAL_ADC_ConfigChannel+0x250>)
 80030c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a28      	ldr	r2, [pc, #160]	; (800316c <HAL_ADC_ConfigChannel+0x254>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d10f      	bne.n	80030f0 <HAL_ADC_ConfigChannel+0x1d8>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2b12      	cmp	r3, #18
 80030d6:	d10b      	bne.n	80030f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a1d      	ldr	r2, [pc, #116]	; (800316c <HAL_ADC_ConfigChannel+0x254>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d12b      	bne.n	8003152 <HAL_ADC_ConfigChannel+0x23a>
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a1c      	ldr	r2, [pc, #112]	; (8003170 <HAL_ADC_ConfigChannel+0x258>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d003      	beq.n	800310c <HAL_ADC_ConfigChannel+0x1f4>
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2b11      	cmp	r3, #17
 800310a:	d122      	bne.n	8003152 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a11      	ldr	r2, [pc, #68]	; (8003170 <HAL_ADC_ConfigChannel+0x258>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d111      	bne.n	8003152 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800312e:	4b11      	ldr	r3, [pc, #68]	; (8003174 <HAL_ADC_ConfigChannel+0x25c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a11      	ldr	r2, [pc, #68]	; (8003178 <HAL_ADC_ConfigChannel+0x260>)
 8003134:	fba2 2303 	umull	r2, r3, r2, r3
 8003138:	0c9a      	lsrs	r2, r3, #18
 800313a:	4613      	mov	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	4413      	add	r3, r2
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003144:	e002      	b.n	800314c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	3b01      	subs	r3, #1
 800314a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1f9      	bne.n	8003146 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3714      	adds	r7, #20
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	40012300 	.word	0x40012300
 800316c:	40012000 	.word	0x40012000
 8003170:	10000012 	.word	0x10000012
 8003174:	20000000 	.word	0x20000000
 8003178:	431bde83 	.word	0x431bde83

0800317c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003184:	4b79      	ldr	r3, [pc, #484]	; (800336c <ADC_Init+0x1f0>)
 8003186:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	685a      	ldr	r2, [r3, #4]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	431a      	orrs	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6859      	ldr	r1, [r3, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	021a      	lsls	r2, r3, #8
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80031d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6859      	ldr	r1, [r3, #4]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689a      	ldr	r2, [r3, #8]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	6899      	ldr	r1, [r3, #8]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68da      	ldr	r2, [r3, #12]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320e:	4a58      	ldr	r2, [pc, #352]	; (8003370 <ADC_Init+0x1f4>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d022      	beq.n	800325a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003222:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6899      	ldr	r1, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	430a      	orrs	r2, r1
 8003234:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003244:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6899      	ldr	r1, [r3, #8]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	430a      	orrs	r2, r1
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	e00f      	b.n	800327a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003268:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003278:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 0202 	bic.w	r2, r2, #2
 8003288:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	6899      	ldr	r1, [r3, #8]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	7e1b      	ldrb	r3, [r3, #24]
 8003294:	005a      	lsls	r2, r3, #1
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d01b      	beq.n	80032e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80032c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	6859      	ldr	r1, [r3, #4]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	3b01      	subs	r3, #1
 80032d4:	035a      	lsls	r2, r3, #13
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	430a      	orrs	r2, r1
 80032dc:	605a      	str	r2, [r3, #4]
 80032de:	e007      	b.n	80032f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80032fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	3b01      	subs	r3, #1
 800330c:	051a      	lsls	r2, r3, #20
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	430a      	orrs	r2, r1
 8003314:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003324:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	6899      	ldr	r1, [r3, #8]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003332:	025a      	lsls	r2, r3, #9
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689a      	ldr	r2, [r3, #8]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800334a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6899      	ldr	r1, [r3, #8]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	029a      	lsls	r2, r3, #10
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	430a      	orrs	r2, r1
 800335e:	609a      	str	r2, [r3, #8]
}
 8003360:	bf00      	nop
 8003362:	3714      	adds	r7, #20
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr
 800336c:	40012300 	.word	0x40012300
 8003370:	0f000001 	.word	0x0f000001

08003374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003374:	b480      	push	{r7}
 8003376:	b085      	sub	sp, #20
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003384:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <__NVIC_SetPriorityGrouping+0x44>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800338a:	68ba      	ldr	r2, [r7, #8]
 800338c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003390:	4013      	ands	r3, r2
 8003392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800339c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033a6:	4a04      	ldr	r2, [pc, #16]	; (80033b8 <__NVIC_SetPriorityGrouping+0x44>)
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	60d3      	str	r3, [r2, #12]
}
 80033ac:	bf00      	nop
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	e000ed00 	.word	0xe000ed00

080033bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033c0:	4b04      	ldr	r3, [pc, #16]	; (80033d4 <__NVIC_GetPriorityGrouping+0x18>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	0a1b      	lsrs	r3, r3, #8
 80033c6:	f003 0307 	and.w	r3, r3, #7
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	e000ed00 	.word	0xe000ed00

080033d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	db0b      	blt.n	8003402 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033ea:	79fb      	ldrb	r3, [r7, #7]
 80033ec:	f003 021f 	and.w	r2, r3, #31
 80033f0:	4907      	ldr	r1, [pc, #28]	; (8003410 <__NVIC_EnableIRQ+0x38>)
 80033f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	2001      	movs	r0, #1
 80033fa:	fa00 f202 	lsl.w	r2, r0, r2
 80033fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	e000e100 	.word	0xe000e100

08003414 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	4603      	mov	r3, r0
 800341c:	6039      	str	r1, [r7, #0]
 800341e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003424:	2b00      	cmp	r3, #0
 8003426:	db0a      	blt.n	800343e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	b2da      	uxtb	r2, r3
 800342c:	490c      	ldr	r1, [pc, #48]	; (8003460 <__NVIC_SetPriority+0x4c>)
 800342e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003432:	0112      	lsls	r2, r2, #4
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	440b      	add	r3, r1
 8003438:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800343c:	e00a      	b.n	8003454 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	b2da      	uxtb	r2, r3
 8003442:	4908      	ldr	r1, [pc, #32]	; (8003464 <__NVIC_SetPriority+0x50>)
 8003444:	79fb      	ldrb	r3, [r7, #7]
 8003446:	f003 030f 	and.w	r3, r3, #15
 800344a:	3b04      	subs	r3, #4
 800344c:	0112      	lsls	r2, r2, #4
 800344e:	b2d2      	uxtb	r2, r2
 8003450:	440b      	add	r3, r1
 8003452:	761a      	strb	r2, [r3, #24]
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	e000e100 	.word	0xe000e100
 8003464:	e000ed00 	.word	0xe000ed00

08003468 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003468:	b480      	push	{r7}
 800346a:	b089      	sub	sp, #36	; 0x24
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f003 0307 	and.w	r3, r3, #7
 800347a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	f1c3 0307 	rsb	r3, r3, #7
 8003482:	2b04      	cmp	r3, #4
 8003484:	bf28      	it	cs
 8003486:	2304      	movcs	r3, #4
 8003488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	3304      	adds	r3, #4
 800348e:	2b06      	cmp	r3, #6
 8003490:	d902      	bls.n	8003498 <NVIC_EncodePriority+0x30>
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	3b03      	subs	r3, #3
 8003496:	e000      	b.n	800349a <NVIC_EncodePriority+0x32>
 8003498:	2300      	movs	r3, #0
 800349a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800349c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	fa02 f303 	lsl.w	r3, r2, r3
 80034a6:	43da      	mvns	r2, r3
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	401a      	ands	r2, r3
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ba:	43d9      	mvns	r1, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c0:	4313      	orrs	r3, r2
         );
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3724      	adds	r7, #36	; 0x24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr

080034ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b082      	sub	sp, #8
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f7ff ff4c 	bl	8003374 <__NVIC_SetPriorityGrouping>
}
 80034dc:	bf00      	nop
 80034de:	3708      	adds	r7, #8
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	4603      	mov	r3, r0
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
 80034f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034f6:	f7ff ff61 	bl	80033bc <__NVIC_GetPriorityGrouping>
 80034fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	68b9      	ldr	r1, [r7, #8]
 8003500:	6978      	ldr	r0, [r7, #20]
 8003502:	f7ff ffb1 	bl	8003468 <NVIC_EncodePriority>
 8003506:	4602      	mov	r2, r0
 8003508:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800350c:	4611      	mov	r1, r2
 800350e:	4618      	mov	r0, r3
 8003510:	f7ff ff80 	bl	8003414 <__NVIC_SetPriority>
}
 8003514:	bf00      	nop
 8003516:	3718      	adds	r7, #24
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff ff54 	bl	80033d8 <__NVIC_EnableIRQ>
}
 8003530:	bf00      	nop
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003538:	b480      	push	{r7}
 800353a:	b089      	sub	sp, #36	; 0x24
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003542:	2300      	movs	r3, #0
 8003544:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003546:	2300      	movs	r3, #0
 8003548:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800354a:	2300      	movs	r3, #0
 800354c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800354e:	2300      	movs	r3, #0
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	e177      	b.n	8003844 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003554:	2201      	movs	r2, #1
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	697a      	ldr	r2, [r7, #20]
 8003564:	4013      	ands	r3, r2
 8003566:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003568:	693a      	ldr	r2, [r7, #16]
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	429a      	cmp	r2, r3
 800356e:	f040 8166 	bne.w	800383e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f003 0303 	and.w	r3, r3, #3
 800357a:	2b01      	cmp	r3, #1
 800357c:	d005      	beq.n	800358a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003586:	2b02      	cmp	r3, #2
 8003588:	d130      	bne.n	80035ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	2203      	movs	r2, #3
 8003596:	fa02 f303 	lsl.w	r3, r2, r3
 800359a:	43db      	mvns	r3, r3
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	4013      	ands	r3, r2
 80035a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	68da      	ldr	r2, [r3, #12]
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035c0:	2201      	movs	r2, #1
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	091b      	lsrs	r3, r3, #4
 80035d6:	f003 0201 	and.w	r2, r3, #1
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f003 0303 	and.w	r3, r3, #3
 80035f4:	2b03      	cmp	r3, #3
 80035f6:	d017      	beq.n	8003628 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	2203      	movs	r2, #3
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	43db      	mvns	r3, r3
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	4013      	ands	r3, r2
 800360e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4313      	orrs	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f003 0303 	and.w	r3, r3, #3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d123      	bne.n	800367c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	08da      	lsrs	r2, r3, #3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	3208      	adds	r2, #8
 800363c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003640:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	f003 0307 	and.w	r3, r3, #7
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	220f      	movs	r2, #15
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	43db      	mvns	r3, r3
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	4013      	ands	r3, r2
 8003656:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	691a      	ldr	r2, [r3, #16]
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	f003 0307 	and.w	r3, r3, #7
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	4313      	orrs	r3, r2
 800366c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	08da      	lsrs	r2, r3, #3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	3208      	adds	r2, #8
 8003676:	69b9      	ldr	r1, [r7, #24]
 8003678:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	2203      	movs	r2, #3
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	43db      	mvns	r3, r3
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	4013      	ands	r3, r2
 8003692:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f003 0203 	and.w	r2, r3, #3
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f000 80c0 	beq.w	800383e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036be:	2300      	movs	r3, #0
 80036c0:	60fb      	str	r3, [r7, #12]
 80036c2:	4b66      	ldr	r3, [pc, #408]	; (800385c <HAL_GPIO_Init+0x324>)
 80036c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c6:	4a65      	ldr	r2, [pc, #404]	; (800385c <HAL_GPIO_Init+0x324>)
 80036c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036cc:	6453      	str	r3, [r2, #68]	; 0x44
 80036ce:	4b63      	ldr	r3, [pc, #396]	; (800385c <HAL_GPIO_Init+0x324>)
 80036d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036da:	4a61      	ldr	r2, [pc, #388]	; (8003860 <HAL_GPIO_Init+0x328>)
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	089b      	lsrs	r3, r3, #2
 80036e0:	3302      	adds	r3, #2
 80036e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	f003 0303 	and.w	r3, r3, #3
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	220f      	movs	r2, #15
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	43db      	mvns	r3, r3
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	4013      	ands	r3, r2
 80036fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a58      	ldr	r2, [pc, #352]	; (8003864 <HAL_GPIO_Init+0x32c>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d037      	beq.n	8003776 <HAL_GPIO_Init+0x23e>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a57      	ldr	r2, [pc, #348]	; (8003868 <HAL_GPIO_Init+0x330>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d031      	beq.n	8003772 <HAL_GPIO_Init+0x23a>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a56      	ldr	r2, [pc, #344]	; (800386c <HAL_GPIO_Init+0x334>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d02b      	beq.n	800376e <HAL_GPIO_Init+0x236>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a55      	ldr	r2, [pc, #340]	; (8003870 <HAL_GPIO_Init+0x338>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d025      	beq.n	800376a <HAL_GPIO_Init+0x232>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a54      	ldr	r2, [pc, #336]	; (8003874 <HAL_GPIO_Init+0x33c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d01f      	beq.n	8003766 <HAL_GPIO_Init+0x22e>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a53      	ldr	r2, [pc, #332]	; (8003878 <HAL_GPIO_Init+0x340>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d019      	beq.n	8003762 <HAL_GPIO_Init+0x22a>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a52      	ldr	r2, [pc, #328]	; (800387c <HAL_GPIO_Init+0x344>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d013      	beq.n	800375e <HAL_GPIO_Init+0x226>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a51      	ldr	r2, [pc, #324]	; (8003880 <HAL_GPIO_Init+0x348>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d00d      	beq.n	800375a <HAL_GPIO_Init+0x222>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a50      	ldr	r2, [pc, #320]	; (8003884 <HAL_GPIO_Init+0x34c>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d007      	beq.n	8003756 <HAL_GPIO_Init+0x21e>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a4f      	ldr	r2, [pc, #316]	; (8003888 <HAL_GPIO_Init+0x350>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d101      	bne.n	8003752 <HAL_GPIO_Init+0x21a>
 800374e:	2309      	movs	r3, #9
 8003750:	e012      	b.n	8003778 <HAL_GPIO_Init+0x240>
 8003752:	230a      	movs	r3, #10
 8003754:	e010      	b.n	8003778 <HAL_GPIO_Init+0x240>
 8003756:	2308      	movs	r3, #8
 8003758:	e00e      	b.n	8003778 <HAL_GPIO_Init+0x240>
 800375a:	2307      	movs	r3, #7
 800375c:	e00c      	b.n	8003778 <HAL_GPIO_Init+0x240>
 800375e:	2306      	movs	r3, #6
 8003760:	e00a      	b.n	8003778 <HAL_GPIO_Init+0x240>
 8003762:	2305      	movs	r3, #5
 8003764:	e008      	b.n	8003778 <HAL_GPIO_Init+0x240>
 8003766:	2304      	movs	r3, #4
 8003768:	e006      	b.n	8003778 <HAL_GPIO_Init+0x240>
 800376a:	2303      	movs	r3, #3
 800376c:	e004      	b.n	8003778 <HAL_GPIO_Init+0x240>
 800376e:	2302      	movs	r3, #2
 8003770:	e002      	b.n	8003778 <HAL_GPIO_Init+0x240>
 8003772:	2301      	movs	r3, #1
 8003774:	e000      	b.n	8003778 <HAL_GPIO_Init+0x240>
 8003776:	2300      	movs	r3, #0
 8003778:	69fa      	ldr	r2, [r7, #28]
 800377a:	f002 0203 	and.w	r2, r2, #3
 800377e:	0092      	lsls	r2, r2, #2
 8003780:	4093      	lsls	r3, r2
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4313      	orrs	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003788:	4935      	ldr	r1, [pc, #212]	; (8003860 <HAL_GPIO_Init+0x328>)
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	089b      	lsrs	r3, r3, #2
 800378e:	3302      	adds	r3, #2
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003796:	4b3d      	ldr	r3, [pc, #244]	; (800388c <HAL_GPIO_Init+0x354>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	43db      	mvns	r3, r3
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	4013      	ands	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037ba:	4a34      	ldr	r2, [pc, #208]	; (800388c <HAL_GPIO_Init+0x354>)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80037c0:	4b32      	ldr	r3, [pc, #200]	; (800388c <HAL_GPIO_Init+0x354>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	43db      	mvns	r3, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037e4:	4a29      	ldr	r2, [pc, #164]	; (800388c <HAL_GPIO_Init+0x354>)
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037ea:	4b28      	ldr	r3, [pc, #160]	; (800388c <HAL_GPIO_Init+0x354>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	43db      	mvns	r3, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4013      	ands	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d003      	beq.n	800380e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003806:	69ba      	ldr	r2, [r7, #24]
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	4313      	orrs	r3, r2
 800380c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800380e:	4a1f      	ldr	r2, [pc, #124]	; (800388c <HAL_GPIO_Init+0x354>)
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003814:	4b1d      	ldr	r3, [pc, #116]	; (800388c <HAL_GPIO_Init+0x354>)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	43db      	mvns	r3, r3
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	4013      	ands	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4313      	orrs	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003838:	4a14      	ldr	r2, [pc, #80]	; (800388c <HAL_GPIO_Init+0x354>)
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	3301      	adds	r3, #1
 8003842:	61fb      	str	r3, [r7, #28]
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	2b0f      	cmp	r3, #15
 8003848:	f67f ae84 	bls.w	8003554 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800384c:	bf00      	nop
 800384e:	bf00      	nop
 8003850:	3724      	adds	r7, #36	; 0x24
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	40023800 	.word	0x40023800
 8003860:	40013800 	.word	0x40013800
 8003864:	40020000 	.word	0x40020000
 8003868:	40020400 	.word	0x40020400
 800386c:	40020800 	.word	0x40020800
 8003870:	40020c00 	.word	0x40020c00
 8003874:	40021000 	.word	0x40021000
 8003878:	40021400 	.word	0x40021400
 800387c:	40021800 	.word	0x40021800
 8003880:	40021c00 	.word	0x40021c00
 8003884:	40022000 	.word	0x40022000
 8003888:	40022400 	.word	0x40022400
 800388c:	40013c00 	.word	0x40013c00

08003890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	807b      	strh	r3, [r7, #2]
 800389c:	4613      	mov	r3, r2
 800389e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038a0:	787b      	ldrb	r3, [r7, #1]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038a6:	887a      	ldrh	r2, [r7, #2]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038ac:	e003      	b.n	80038b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038ae:	887b      	ldrh	r3, [r7, #2]
 80038b0:	041a      	lsls	r2, r3, #16
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	619a      	str	r2, [r3, #24]
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
	...

080038c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038ce:	4b08      	ldr	r3, [pc, #32]	; (80038f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038d0:	695a      	ldr	r2, [r3, #20]
 80038d2:	88fb      	ldrh	r3, [r7, #6]
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d006      	beq.n	80038e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038da:	4a05      	ldr	r2, [pc, #20]	; (80038f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038dc:	88fb      	ldrh	r3, [r7, #6]
 80038de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038e0:	88fb      	ldrh	r3, [r7, #6]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 f806 	bl	80038f4 <HAL_GPIO_EXTI_Callback>
  }
}
 80038e8:	bf00      	nop
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40013c00 	.word	0x40013c00

080038f4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	4603      	mov	r3, r0
 80038fc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80038fe:	bf00      	nop
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
	...

0800390c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e12b      	b.n	8003b76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d106      	bne.n	8003938 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f7fe fee8 	bl	8002708 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2224      	movs	r2, #36	; 0x24
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0201 	bic.w	r2, r2, #1
 800394e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800395e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800396e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003970:	f002 fdd4 	bl	800651c <HAL_RCC_GetPCLK1Freq>
 8003974:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	4a81      	ldr	r2, [pc, #516]	; (8003b80 <HAL_I2C_Init+0x274>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d807      	bhi.n	8003990 <HAL_I2C_Init+0x84>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	4a80      	ldr	r2, [pc, #512]	; (8003b84 <HAL_I2C_Init+0x278>)
 8003984:	4293      	cmp	r3, r2
 8003986:	bf94      	ite	ls
 8003988:	2301      	movls	r3, #1
 800398a:	2300      	movhi	r3, #0
 800398c:	b2db      	uxtb	r3, r3
 800398e:	e006      	b.n	800399e <HAL_I2C_Init+0x92>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	4a7d      	ldr	r2, [pc, #500]	; (8003b88 <HAL_I2C_Init+0x27c>)
 8003994:	4293      	cmp	r3, r2
 8003996:	bf94      	ite	ls
 8003998:	2301      	movls	r3, #1
 800399a:	2300      	movhi	r3, #0
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e0e7      	b.n	8003b76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4a78      	ldr	r2, [pc, #480]	; (8003b8c <HAL_I2C_Init+0x280>)
 80039aa:	fba2 2303 	umull	r2, r3, r2, r3
 80039ae:	0c9b      	lsrs	r3, r3, #18
 80039b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	4a6a      	ldr	r2, [pc, #424]	; (8003b80 <HAL_I2C_Init+0x274>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d802      	bhi.n	80039e0 <HAL_I2C_Init+0xd4>
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	3301      	adds	r3, #1
 80039de:	e009      	b.n	80039f4 <HAL_I2C_Init+0xe8>
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80039e6:	fb02 f303 	mul.w	r3, r2, r3
 80039ea:	4a69      	ldr	r2, [pc, #420]	; (8003b90 <HAL_I2C_Init+0x284>)
 80039ec:	fba2 2303 	umull	r2, r3, r2, r3
 80039f0:	099b      	lsrs	r3, r3, #6
 80039f2:	3301      	adds	r3, #1
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6812      	ldr	r2, [r2, #0]
 80039f8:	430b      	orrs	r3, r1
 80039fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003a06:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	495c      	ldr	r1, [pc, #368]	; (8003b80 <HAL_I2C_Init+0x274>)
 8003a10:	428b      	cmp	r3, r1
 8003a12:	d819      	bhi.n	8003a48 <HAL_I2C_Init+0x13c>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	1e59      	subs	r1, r3, #1
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a22:	1c59      	adds	r1, r3, #1
 8003a24:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003a28:	400b      	ands	r3, r1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <HAL_I2C_Init+0x138>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	1e59      	subs	r1, r3, #1
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a42:	e051      	b.n	8003ae8 <HAL_I2C_Init+0x1dc>
 8003a44:	2304      	movs	r3, #4
 8003a46:	e04f      	b.n	8003ae8 <HAL_I2C_Init+0x1dc>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d111      	bne.n	8003a74 <HAL_I2C_Init+0x168>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	1e58      	subs	r0, r3, #1
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6859      	ldr	r1, [r3, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	440b      	add	r3, r1
 8003a5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a62:	3301      	adds	r3, #1
 8003a64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	bf0c      	ite	eq
 8003a6c:	2301      	moveq	r3, #1
 8003a6e:	2300      	movne	r3, #0
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	e012      	b.n	8003a9a <HAL_I2C_Init+0x18e>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	1e58      	subs	r0, r3, #1
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6859      	ldr	r1, [r3, #4]
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	440b      	add	r3, r1
 8003a82:	0099      	lsls	r1, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	bf0c      	ite	eq
 8003a94:	2301      	moveq	r3, #1
 8003a96:	2300      	movne	r3, #0
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <HAL_I2C_Init+0x196>
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e022      	b.n	8003ae8 <HAL_I2C_Init+0x1dc>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10e      	bne.n	8003ac8 <HAL_I2C_Init+0x1bc>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	1e58      	subs	r0, r3, #1
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6859      	ldr	r1, [r3, #4]
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	005b      	lsls	r3, r3, #1
 8003ab6:	440b      	add	r3, r1
 8003ab8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003abc:	3301      	adds	r3, #1
 8003abe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ac2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ac6:	e00f      	b.n	8003ae8 <HAL_I2C_Init+0x1dc>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	1e58      	subs	r0, r3, #1
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6859      	ldr	r1, [r3, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	440b      	add	r3, r1
 8003ad6:	0099      	lsls	r1, r3, #2
 8003ad8:	440b      	add	r3, r1
 8003ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ade:	3301      	adds	r3, #1
 8003ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ae4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ae8:	6879      	ldr	r1, [r7, #4]
 8003aea:	6809      	ldr	r1, [r1, #0]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	69da      	ldr	r2, [r3, #28]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a1b      	ldr	r3, [r3, #32]
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003b16:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	6911      	ldr	r1, [r2, #16]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	68d2      	ldr	r2, [r2, #12]
 8003b22:	4311      	orrs	r1, r2
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	6812      	ldr	r2, [r2, #0]
 8003b28:	430b      	orrs	r3, r1
 8003b2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695a      	ldr	r2, [r3, #20]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	430a      	orrs	r2, r1
 8003b46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 0201 	orr.w	r2, r2, #1
 8003b56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2220      	movs	r2, #32
 8003b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	000186a0 	.word	0x000186a0
 8003b84:	001e847f 	.word	0x001e847f
 8003b88:	003d08ff 	.word	0x003d08ff
 8003b8c:	431bde83 	.word	0x431bde83
 8003b90:	10624dd3 	.word	0x10624dd3

08003b94 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b088      	sub	sp, #32
 8003b98:	af02      	add	r7, sp, #8
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	4608      	mov	r0, r1
 8003b9e:	4611      	mov	r1, r2
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	817b      	strh	r3, [r7, #10]
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	813b      	strh	r3, [r7, #8]
 8003baa:	4613      	mov	r3, r2
 8003bac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003bae:	f7ff f93f 	bl	8002e30 <HAL_GetTick>
 8003bb2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	f040 80d9 	bne.w	8003d74 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	2319      	movs	r3, #25
 8003bc8:	2201      	movs	r2, #1
 8003bca:	496d      	ldr	r1, [pc, #436]	; (8003d80 <HAL_I2C_Mem_Write+0x1ec>)
 8003bcc:	68f8      	ldr	r0, [r7, #12]
 8003bce:	f000 fc7f 	bl	80044d0 <I2C_WaitOnFlagUntilTimeout>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003bd8:	2302      	movs	r3, #2
 8003bda:	e0cc      	b.n	8003d76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d101      	bne.n	8003bea <HAL_I2C_Mem_Write+0x56>
 8003be6:	2302      	movs	r3, #2
 8003be8:	e0c5      	b.n	8003d76 <HAL_I2C_Mem_Write+0x1e2>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d007      	beq.n	8003c10 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f042 0201 	orr.w	r2, r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2221      	movs	r2, #33	; 0x21
 8003c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2240      	movs	r2, #64	; 0x40
 8003c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a3a      	ldr	r2, [r7, #32]
 8003c3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003c40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	4a4d      	ldr	r2, [pc, #308]	; (8003d84 <HAL_I2C_Mem_Write+0x1f0>)
 8003c50:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c52:	88f8      	ldrh	r0, [r7, #6]
 8003c54:	893a      	ldrh	r2, [r7, #8]
 8003c56:	8979      	ldrh	r1, [r7, #10]
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	9301      	str	r3, [sp, #4]
 8003c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	4603      	mov	r3, r0
 8003c62:	68f8      	ldr	r0, [r7, #12]
 8003c64:	f000 fab6 	bl	80041d4 <I2C_RequestMemoryWrite>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d052      	beq.n	8003d14 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e081      	b.n	8003d76 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 fd00 	bl	800467c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00d      	beq.n	8003c9e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	d107      	bne.n	8003c9a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e06b      	b.n	8003d76 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca2:	781a      	ldrb	r2, [r3, #0]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d11b      	bne.n	8003d14 <HAL_I2C_Mem_Write+0x180>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d017      	beq.n	8003d14 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce8:	781a      	ldrb	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf4:	1c5a      	adds	r2, r3, #1
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1aa      	bne.n	8003c72 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d20:	68f8      	ldr	r0, [r7, #12]
 8003d22:	f000 fcec 	bl	80046fe <I2C_WaitOnBTFFlagUntilTimeout>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00d      	beq.n	8003d48 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d30:	2b04      	cmp	r3, #4
 8003d32:	d107      	bne.n	8003d44 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d42:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e016      	b.n	8003d76 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2220      	movs	r2, #32
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	e000      	b.n	8003d76 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003d74:	2302      	movs	r3, #2
  }
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3718      	adds	r7, #24
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	00100002 	.word	0x00100002
 8003d84:	ffff0000 	.word	0xffff0000

08003d88 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b08c      	sub	sp, #48	; 0x30
 8003d8c:	af02      	add	r7, sp, #8
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	4608      	mov	r0, r1
 8003d92:	4611      	mov	r1, r2
 8003d94:	461a      	mov	r2, r3
 8003d96:	4603      	mov	r3, r0
 8003d98:	817b      	strh	r3, [r7, #10]
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	813b      	strh	r3, [r7, #8]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003da2:	f7ff f845 	bl	8002e30 <HAL_GetTick>
 8003da6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2b20      	cmp	r3, #32
 8003db2:	f040 8208 	bne.w	80041c6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db8:	9300      	str	r3, [sp, #0]
 8003dba:	2319      	movs	r3, #25
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	497b      	ldr	r1, [pc, #492]	; (8003fac <HAL_I2C_Mem_Read+0x224>)
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f000 fb85 	bl	80044d0 <I2C_WaitOnFlagUntilTimeout>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003dcc:	2302      	movs	r3, #2
 8003dce:	e1fb      	b.n	80041c8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d101      	bne.n	8003dde <HAL_I2C_Mem_Read+0x56>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	e1f4      	b.n	80041c8 <HAL_I2C_Mem_Read+0x440>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0301 	and.w	r3, r3, #1
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d007      	beq.n	8003e04 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f042 0201 	orr.w	r2, r2, #1
 8003e02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2222      	movs	r2, #34	; 0x22
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2240      	movs	r2, #64	; 0x40
 8003e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003e34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4a5b      	ldr	r2, [pc, #364]	; (8003fb0 <HAL_I2C_Mem_Read+0x228>)
 8003e44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e46:	88f8      	ldrh	r0, [r7, #6]
 8003e48:	893a      	ldrh	r2, [r7, #8]
 8003e4a:	8979      	ldrh	r1, [r7, #10]
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4e:	9301      	str	r3, [sp, #4]
 8003e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	4603      	mov	r3, r0
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 fa52 	bl	8004300 <I2C_RequestMemoryRead>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e1b0      	b.n	80041c8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d113      	bne.n	8003e96 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e6e:	2300      	movs	r3, #0
 8003e70:	623b      	str	r3, [r7, #32]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	623b      	str	r3, [r7, #32]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	623b      	str	r3, [r7, #32]
 8003e82:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e92:	601a      	str	r2, [r3, #0]
 8003e94:	e184      	b.n	80041a0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d11b      	bne.n	8003ed6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003eac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61fb      	str	r3, [r7, #28]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	61fb      	str	r3, [r7, #28]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	61fb      	str	r3, [r7, #28]
 8003ec2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	e164      	b.n	80041a0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d11b      	bne.n	8003f16 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003eec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003efc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003efe:	2300      	movs	r3, #0
 8003f00:	61bb      	str	r3, [r7, #24]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	61bb      	str	r3, [r7, #24]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	61bb      	str	r3, [r7, #24]
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	e144      	b.n	80041a0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f16:	2300      	movs	r3, #0
 8003f18:	617b      	str	r3, [r7, #20]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	617b      	str	r3, [r7, #20]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	699b      	ldr	r3, [r3, #24]
 8003f28:	617b      	str	r3, [r7, #20]
 8003f2a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003f2c:	e138      	b.n	80041a0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f32:	2b03      	cmp	r3, #3
 8003f34:	f200 80f1 	bhi.w	800411a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d123      	bne.n	8003f88 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f42:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 fc1b 	bl	8004780 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e139      	b.n	80041c8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691a      	ldr	r2, [r3, #16]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5e:	b2d2      	uxtb	r2, r2
 8003f60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f66:	1c5a      	adds	r2, r3, #1
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f70:	3b01      	subs	r3, #1
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f86:	e10b      	b.n	80041a0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d14e      	bne.n	800402e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f96:	2200      	movs	r2, #0
 8003f98:	4906      	ldr	r1, [pc, #24]	; (8003fb4 <HAL_I2C_Mem_Read+0x22c>)
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 fa98 	bl	80044d0 <I2C_WaitOnFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d008      	beq.n	8003fb8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e10e      	b.n	80041c8 <HAL_I2C_Mem_Read+0x440>
 8003faa:	bf00      	nop
 8003fac:	00100002 	.word	0x00100002
 8003fb0:	ffff0000 	.word	0xffff0000
 8003fb4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	691a      	ldr	r2, [r3, #16]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	691a      	ldr	r2, [r3, #16]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004004:	b2d2      	uxtb	r2, r2
 8004006:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400c:	1c5a      	adds	r2, r3, #1
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004016:	3b01      	subs	r3, #1
 8004018:	b29a      	uxth	r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004022:	b29b      	uxth	r3, r3
 8004024:	3b01      	subs	r3, #1
 8004026:	b29a      	uxth	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800402c:	e0b8      	b.n	80041a0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800402e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004034:	2200      	movs	r2, #0
 8004036:	4966      	ldr	r1, [pc, #408]	; (80041d0 <HAL_I2C_Mem_Read+0x448>)
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	f000 fa49 	bl	80044d0 <I2C_WaitOnFlagUntilTimeout>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d001      	beq.n	8004048 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e0bf      	b.n	80041c8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004056:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	691a      	ldr	r2, [r3, #16]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004062:	b2d2      	uxtb	r2, r2
 8004064:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	1c5a      	adds	r2, r3, #1
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004074:	3b01      	subs	r3, #1
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004080:	b29b      	uxth	r3, r3
 8004082:	3b01      	subs	r3, #1
 8004084:	b29a      	uxth	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800408a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408c:	9300      	str	r3, [sp, #0]
 800408e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004090:	2200      	movs	r2, #0
 8004092:	494f      	ldr	r1, [pc, #316]	; (80041d0 <HAL_I2C_Mem_Read+0x448>)
 8004094:	68f8      	ldr	r0, [r7, #12]
 8004096:	f000 fa1b 	bl	80044d0 <I2C_WaitOnFlagUntilTimeout>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e091      	b.n	80041c8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	691a      	ldr	r2, [r3, #16]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040be:	b2d2      	uxtb	r2, r2
 80040c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040d0:	3b01      	subs	r3, #1
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040dc:	b29b      	uxth	r3, r3
 80040de:	3b01      	subs	r3, #1
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	691a      	ldr	r2, [r3, #16]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f0:	b2d2      	uxtb	r2, r2
 80040f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f8:	1c5a      	adds	r2, r3, #1
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004102:	3b01      	subs	r3, #1
 8004104:	b29a      	uxth	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410e:	b29b      	uxth	r3, r3
 8004110:	3b01      	subs	r3, #1
 8004112:	b29a      	uxth	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004118:	e042      	b.n	80041a0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800411a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800411c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f000 fb2e 	bl	8004780 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e04c      	b.n	80041c8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	691a      	ldr	r2, [r3, #16]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004138:	b2d2      	uxtb	r2, r2
 800413a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004140:	1c5a      	adds	r2, r3, #1
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800414a:	3b01      	subs	r3, #1
 800414c:	b29a      	uxth	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	f003 0304 	and.w	r3, r3, #4
 800416a:	2b04      	cmp	r3, #4
 800416c:	d118      	bne.n	80041a0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	691a      	ldr	r2, [r3, #16]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004178:	b2d2      	uxtb	r2, r2
 800417a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004180:	1c5a      	adds	r2, r3, #1
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800418a:	3b01      	subs	r3, #1
 800418c:	b29a      	uxth	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004196:	b29b      	uxth	r3, r3
 8004198:	3b01      	subs	r3, #1
 800419a:	b29a      	uxth	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f47f aec2 	bne.w	8003f2e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2220      	movs	r2, #32
 80041ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80041c2:	2300      	movs	r3, #0
 80041c4:	e000      	b.n	80041c8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80041c6:	2302      	movs	r3, #2
  }
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3728      	adds	r7, #40	; 0x28
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	00010004 	.word	0x00010004

080041d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b088      	sub	sp, #32
 80041d8:	af02      	add	r7, sp, #8
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	4608      	mov	r0, r1
 80041de:	4611      	mov	r1, r2
 80041e0:	461a      	mov	r2, r3
 80041e2:	4603      	mov	r3, r0
 80041e4:	817b      	strh	r3, [r7, #10]
 80041e6:	460b      	mov	r3, r1
 80041e8:	813b      	strh	r3, [r7, #8]
 80041ea:	4613      	mov	r3, r2
 80041ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004200:	9300      	str	r3, [sp, #0]
 8004202:	6a3b      	ldr	r3, [r7, #32]
 8004204:	2200      	movs	r2, #0
 8004206:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f000 f960 	bl	80044d0 <I2C_WaitOnFlagUntilTimeout>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00d      	beq.n	8004232 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004220:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004224:	d103      	bne.n	800422e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f44f 7200 	mov.w	r2, #512	; 0x200
 800422c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e05f      	b.n	80042f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004232:	897b      	ldrh	r3, [r7, #10]
 8004234:	b2db      	uxtb	r3, r3
 8004236:	461a      	mov	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004240:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004244:	6a3a      	ldr	r2, [r7, #32]
 8004246:	492d      	ldr	r1, [pc, #180]	; (80042fc <I2C_RequestMemoryWrite+0x128>)
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f000 f998 	bl	800457e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e04c      	b.n	80042f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004258:	2300      	movs	r3, #0
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	617b      	str	r3, [r7, #20]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800426e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004270:	6a39      	ldr	r1, [r7, #32]
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	f000 fa02 	bl	800467c <I2C_WaitOnTXEFlagUntilTimeout>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00d      	beq.n	800429a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	2b04      	cmp	r3, #4
 8004284:	d107      	bne.n	8004296 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004294:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e02b      	b.n	80042f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800429a:	88fb      	ldrh	r3, [r7, #6]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d105      	bne.n	80042ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042a0:	893b      	ldrh	r3, [r7, #8]
 80042a2:	b2da      	uxtb	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	611a      	str	r2, [r3, #16]
 80042aa:	e021      	b.n	80042f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042ac:	893b      	ldrh	r3, [r7, #8]
 80042ae:	0a1b      	lsrs	r3, r3, #8
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	b2da      	uxtb	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042bc:	6a39      	ldr	r1, [r7, #32]
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f000 f9dc 	bl	800467c <I2C_WaitOnTXEFlagUntilTimeout>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00d      	beq.n	80042e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	d107      	bne.n	80042e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e005      	b.n	80042f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042e6:	893b      	ldrh	r3, [r7, #8]
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	00010002 	.word	0x00010002

08004300 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b088      	sub	sp, #32
 8004304:	af02      	add	r7, sp, #8
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	4608      	mov	r0, r1
 800430a:	4611      	mov	r1, r2
 800430c:	461a      	mov	r2, r3
 800430e:	4603      	mov	r3, r0
 8004310:	817b      	strh	r3, [r7, #10]
 8004312:	460b      	mov	r3, r1
 8004314:	813b      	strh	r3, [r7, #8]
 8004316:	4613      	mov	r3, r2
 8004318:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004328:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004338:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800433a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	2200      	movs	r2, #0
 8004342:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 f8c2 	bl	80044d0 <I2C_WaitOnFlagUntilTimeout>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00d      	beq.n	800436e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004360:	d103      	bne.n	800436a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004368:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e0aa      	b.n	80044c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800436e:	897b      	ldrh	r3, [r7, #10]
 8004370:	b2db      	uxtb	r3, r3
 8004372:	461a      	mov	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800437c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	6a3a      	ldr	r2, [r7, #32]
 8004382:	4952      	ldr	r1, [pc, #328]	; (80044cc <I2C_RequestMemoryRead+0x1cc>)
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f000 f8fa 	bl	800457e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d001      	beq.n	8004394 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e097      	b.n	80044c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004394:	2300      	movs	r3, #0
 8004396:	617b      	str	r3, [r7, #20]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	617b      	str	r3, [r7, #20]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	617b      	str	r3, [r7, #20]
 80043a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ac:	6a39      	ldr	r1, [r7, #32]
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f964 	bl	800467c <I2C_WaitOnTXEFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00d      	beq.n	80043d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	2b04      	cmp	r3, #4
 80043c0:	d107      	bne.n	80043d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e076      	b.n	80044c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043d6:	88fb      	ldrh	r3, [r7, #6]
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d105      	bne.n	80043e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043dc:	893b      	ldrh	r3, [r7, #8]
 80043de:	b2da      	uxtb	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	611a      	str	r2, [r3, #16]
 80043e6:	e021      	b.n	800442c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80043e8:	893b      	ldrh	r3, [r7, #8]
 80043ea:	0a1b      	lsrs	r3, r3, #8
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	b2da      	uxtb	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043f8:	6a39      	ldr	r1, [r7, #32]
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f000 f93e 	bl	800467c <I2C_WaitOnTXEFlagUntilTimeout>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00d      	beq.n	8004422 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440a:	2b04      	cmp	r3, #4
 800440c:	d107      	bne.n	800441e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800441c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e050      	b.n	80044c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004422:	893b      	ldrh	r3, [r7, #8]
 8004424:	b2da      	uxtb	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800442c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800442e:	6a39      	ldr	r1, [r7, #32]
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 f923 	bl	800467c <I2C_WaitOnTXEFlagUntilTimeout>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00d      	beq.n	8004458 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004440:	2b04      	cmp	r3, #4
 8004442:	d107      	bne.n	8004454 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004452:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e035      	b.n	80044c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004466:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	2200      	movs	r2, #0
 8004470:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f000 f82b 	bl	80044d0 <I2C_WaitOnFlagUntilTimeout>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00d      	beq.n	800449c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800448a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800448e:	d103      	bne.n	8004498 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004496:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e013      	b.n	80044c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800449c:	897b      	ldrh	r3, [r7, #10]
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	f043 0301 	orr.w	r3, r3, #1
 80044a4:	b2da      	uxtb	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	6a3a      	ldr	r2, [r7, #32]
 80044b0:	4906      	ldr	r1, [pc, #24]	; (80044cc <I2C_RequestMemoryRead+0x1cc>)
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 f863 	bl	800457e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e000      	b.n	80044c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	00010002 	.word	0x00010002

080044d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	603b      	str	r3, [r7, #0]
 80044dc:	4613      	mov	r3, r2
 80044de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044e0:	e025      	b.n	800452e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044e8:	d021      	beq.n	800452e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ea:	f7fe fca1 	bl	8002e30 <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	683a      	ldr	r2, [r7, #0]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d302      	bcc.n	8004500 <I2C_WaitOnFlagUntilTimeout+0x30>
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d116      	bne.n	800452e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2220      	movs	r2, #32
 800450a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451a:	f043 0220 	orr.w	r2, r3, #32
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e023      	b.n	8004576 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	0c1b      	lsrs	r3, r3, #16
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b01      	cmp	r3, #1
 8004536:	d10d      	bne.n	8004554 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	43da      	mvns	r2, r3
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	4013      	ands	r3, r2
 8004544:	b29b      	uxth	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	bf0c      	ite	eq
 800454a:	2301      	moveq	r3, #1
 800454c:	2300      	movne	r3, #0
 800454e:	b2db      	uxtb	r3, r3
 8004550:	461a      	mov	r2, r3
 8004552:	e00c      	b.n	800456e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	43da      	mvns	r2, r3
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	4013      	ands	r3, r2
 8004560:	b29b      	uxth	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	bf0c      	ite	eq
 8004566:	2301      	moveq	r3, #1
 8004568:	2300      	movne	r3, #0
 800456a:	b2db      	uxtb	r3, r3
 800456c:	461a      	mov	r2, r3
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	429a      	cmp	r2, r3
 8004572:	d0b6      	beq.n	80044e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}

0800457e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b084      	sub	sp, #16
 8004582:	af00      	add	r7, sp, #0
 8004584:	60f8      	str	r0, [r7, #12]
 8004586:	60b9      	str	r1, [r7, #8]
 8004588:	607a      	str	r2, [r7, #4]
 800458a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800458c:	e051      	b.n	8004632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	695b      	ldr	r3, [r3, #20]
 8004594:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004598:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800459c:	d123      	bne.n	80045e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045ac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045b6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d2:	f043 0204 	orr.w	r2, r3, #4
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e046      	b.n	8004674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045ec:	d021      	beq.n	8004632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045ee:	f7fe fc1f 	bl	8002e30 <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d302      	bcc.n	8004604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d116      	bne.n	8004632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2220      	movs	r2, #32
 800460e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461e:	f043 0220 	orr.w	r2, r3, #32
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e020      	b.n	8004674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	0c1b      	lsrs	r3, r3, #16
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b01      	cmp	r3, #1
 800463a:	d10c      	bne.n	8004656 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	43da      	mvns	r2, r3
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	4013      	ands	r3, r2
 8004648:	b29b      	uxth	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	bf14      	ite	ne
 800464e:	2301      	movne	r3, #1
 8004650:	2300      	moveq	r3, #0
 8004652:	b2db      	uxtb	r3, r3
 8004654:	e00b      	b.n	800466e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	43da      	mvns	r2, r3
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	4013      	ands	r3, r2
 8004662:	b29b      	uxth	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	bf14      	ite	ne
 8004668:	2301      	movne	r3, #1
 800466a:	2300      	moveq	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d18d      	bne.n	800458e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004688:	e02d      	b.n	80046e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f000 f8ce 	bl	800482c <I2C_IsAcknowledgeFailed>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d001      	beq.n	800469a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e02d      	b.n	80046f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046a0:	d021      	beq.n	80046e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046a2:	f7fe fbc5 	bl	8002e30 <HAL_GetTick>
 80046a6:	4602      	mov	r2, r0
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d302      	bcc.n	80046b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d116      	bne.n	80046e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2220      	movs	r2, #32
 80046c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d2:	f043 0220 	orr.w	r2, r3, #32
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e007      	b.n	80046f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	695b      	ldr	r3, [r3, #20]
 80046ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046f0:	2b80      	cmp	r3, #128	; 0x80
 80046f2:	d1ca      	bne.n	800468a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b084      	sub	sp, #16
 8004702:	af00      	add	r7, sp, #0
 8004704:	60f8      	str	r0, [r7, #12]
 8004706:	60b9      	str	r1, [r7, #8]
 8004708:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800470a:	e02d      	b.n	8004768 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 f88d 	bl	800482c <I2C_IsAcknowledgeFailed>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d001      	beq.n	800471c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e02d      	b.n	8004778 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004722:	d021      	beq.n	8004768 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004724:	f7fe fb84 	bl	8002e30 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	68ba      	ldr	r2, [r7, #8]
 8004730:	429a      	cmp	r2, r3
 8004732:	d302      	bcc.n	800473a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d116      	bne.n	8004768 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2220      	movs	r2, #32
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004754:	f043 0220 	orr.w	r2, r3, #32
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e007      	b.n	8004778 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	f003 0304 	and.w	r3, r3, #4
 8004772:	2b04      	cmp	r3, #4
 8004774:	d1ca      	bne.n	800470c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800478c:	e042      	b.n	8004814 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	695b      	ldr	r3, [r3, #20]
 8004794:	f003 0310 	and.w	r3, r3, #16
 8004798:	2b10      	cmp	r3, #16
 800479a:	d119      	bne.n	80047d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f06f 0210 	mvn.w	r2, #16
 80047a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2220      	movs	r2, #32
 80047b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e029      	b.n	8004824 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d0:	f7fe fb2e 	bl	8002e30 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d302      	bcc.n	80047e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d116      	bne.n	8004814 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004800:	f043 0220 	orr.w	r2, r3, #32
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e007      	b.n	8004824 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800481e:	2b40      	cmp	r3, #64	; 0x40
 8004820:	d1b5      	bne.n	800478e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004822:	2300      	movs	r3, #0
}
 8004824:	4618      	mov	r0, r3
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800483e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004842:	d11b      	bne.n	800487c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800484c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2220      	movs	r2, #32
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004868:	f043 0204 	orr.w	r2, r3, #4
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e000      	b.n	800487e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
 8004892:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b20      	cmp	r3, #32
 800489e:	d129      	bne.n	80048f4 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2224      	movs	r2, #36	; 0x24
 80048a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 0201 	bic.w	r2, r2, #1
 80048b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f022 0210 	bic.w	r2, r2, #16
 80048c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	683a      	ldr	r2, [r7, #0]
 80048d4:	430a      	orrs	r2, r1
 80048d6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f042 0201 	orr.w	r2, r2, #1
 80048e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2220      	movs	r2, #32
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80048f0:	2300      	movs	r3, #0
 80048f2:	e000      	b.n	80048f6 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80048f4:	2302      	movs	r3, #2
  }
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr

08004902 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004902:	b480      	push	{r7}
 8004904:	b085      	sub	sp, #20
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
 800490a:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800490c:	2300      	movs	r3, #0
 800490e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b20      	cmp	r3, #32
 800491a:	d12a      	bne.n	8004972 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2224      	movs	r2, #36	; 0x24
 8004920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f022 0201 	bic.w	r2, r2, #1
 8004932:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800493c:	89fb      	ldrh	r3, [r7, #14]
 800493e:	f023 030f 	bic.w	r3, r3, #15
 8004942:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	b29a      	uxth	r2, r3
 8004948:	89fb      	ldrh	r3, [r7, #14]
 800494a:	4313      	orrs	r3, r2
 800494c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	89fa      	ldrh	r2, [r7, #14]
 8004954:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 0201 	orr.w	r2, r2, #1
 8004964:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2220      	movs	r2, #32
 800496a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800496e:	2300      	movs	r3, #0
 8004970:	e000      	b.n	8004974 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004972:	2302      	movs	r3, #2
  }
}
 8004974:	4618      	mov	r0, r3
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004982:	b08f      	sub	sp, #60	; 0x3c
 8004984:	af0a      	add	r7, sp, #40	; 0x28
 8004986:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e10f      	b.n	8004bb2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d106      	bne.n	80049b2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f009 f9dd 	bl	800dd6c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2203      	movs	r2, #3
 80049b6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d102      	bne.n	80049cc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f003 faa0 	bl	8007f16 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	603b      	str	r3, [r7, #0]
 80049dc:	687e      	ldr	r6, [r7, #4]
 80049de:	466d      	mov	r5, sp
 80049e0:	f106 0410 	add.w	r4, r6, #16
 80049e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80049e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80049e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80049ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80049ec:	e894 0003 	ldmia.w	r4, {r0, r1}
 80049f0:	e885 0003 	stmia.w	r5, {r0, r1}
 80049f4:	1d33      	adds	r3, r6, #4
 80049f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049f8:	6838      	ldr	r0, [r7, #0]
 80049fa:	f003 f977 	bl	8007cec <USB_CoreInit>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d005      	beq.n	8004a10 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2202      	movs	r2, #2
 8004a08:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e0d0      	b.n	8004bb2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2100      	movs	r1, #0
 8004a16:	4618      	mov	r0, r3
 8004a18:	f003 fa8e 	bl	8007f38 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	73fb      	strb	r3, [r7, #15]
 8004a20:	e04a      	b.n	8004ab8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004a22:	7bfa      	ldrb	r2, [r7, #15]
 8004a24:	6879      	ldr	r1, [r7, #4]
 8004a26:	4613      	mov	r3, r2
 8004a28:	00db      	lsls	r3, r3, #3
 8004a2a:	1a9b      	subs	r3, r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	440b      	add	r3, r1
 8004a30:	333d      	adds	r3, #61	; 0x3d
 8004a32:	2201      	movs	r2, #1
 8004a34:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004a36:	7bfa      	ldrb	r2, [r7, #15]
 8004a38:	6879      	ldr	r1, [r7, #4]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	00db      	lsls	r3, r3, #3
 8004a3e:	1a9b      	subs	r3, r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	440b      	add	r3, r1
 8004a44:	333c      	adds	r3, #60	; 0x3c
 8004a46:	7bfa      	ldrb	r2, [r7, #15]
 8004a48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004a4a:	7bfa      	ldrb	r2, [r7, #15]
 8004a4c:	7bfb      	ldrb	r3, [r7, #15]
 8004a4e:	b298      	uxth	r0, r3
 8004a50:	6879      	ldr	r1, [r7, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	00db      	lsls	r3, r3, #3
 8004a56:	1a9b      	subs	r3, r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	3342      	adds	r3, #66	; 0x42
 8004a5e:	4602      	mov	r2, r0
 8004a60:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004a62:	7bfa      	ldrb	r2, [r7, #15]
 8004a64:	6879      	ldr	r1, [r7, #4]
 8004a66:	4613      	mov	r3, r2
 8004a68:	00db      	lsls	r3, r3, #3
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	440b      	add	r3, r1
 8004a70:	333f      	adds	r3, #63	; 0x3f
 8004a72:	2200      	movs	r2, #0
 8004a74:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004a76:	7bfa      	ldrb	r2, [r7, #15]
 8004a78:	6879      	ldr	r1, [r7, #4]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	00db      	lsls	r3, r3, #3
 8004a7e:	1a9b      	subs	r3, r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	440b      	add	r3, r1
 8004a84:	3344      	adds	r3, #68	; 0x44
 8004a86:	2200      	movs	r2, #0
 8004a88:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004a8a:	7bfa      	ldrb	r2, [r7, #15]
 8004a8c:	6879      	ldr	r1, [r7, #4]
 8004a8e:	4613      	mov	r3, r2
 8004a90:	00db      	lsls	r3, r3, #3
 8004a92:	1a9b      	subs	r3, r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	440b      	add	r3, r1
 8004a98:	3348      	adds	r3, #72	; 0x48
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004a9e:	7bfa      	ldrb	r2, [r7, #15]
 8004aa0:	6879      	ldr	r1, [r7, #4]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	00db      	lsls	r3, r3, #3
 8004aa6:	1a9b      	subs	r3, r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	440b      	add	r3, r1
 8004aac:	3350      	adds	r3, #80	; 0x50
 8004aae:	2200      	movs	r2, #0
 8004ab0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ab2:	7bfb      	ldrb	r3, [r7, #15]
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	73fb      	strb	r3, [r7, #15]
 8004ab8:	7bfa      	ldrb	r2, [r7, #15]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d3af      	bcc.n	8004a22 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	73fb      	strb	r3, [r7, #15]
 8004ac6:	e044      	b.n	8004b52 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004ac8:	7bfa      	ldrb	r2, [r7, #15]
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	4613      	mov	r3, r2
 8004ace:	00db      	lsls	r3, r3, #3
 8004ad0:	1a9b      	subs	r3, r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004ada:	2200      	movs	r2, #0
 8004adc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004ade:	7bfa      	ldrb	r2, [r7, #15]
 8004ae0:	6879      	ldr	r1, [r7, #4]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	1a9b      	subs	r3, r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	440b      	add	r3, r1
 8004aec:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004af0:	7bfa      	ldrb	r2, [r7, #15]
 8004af2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004af4:	7bfa      	ldrb	r2, [r7, #15]
 8004af6:	6879      	ldr	r1, [r7, #4]
 8004af8:	4613      	mov	r3, r2
 8004afa:	00db      	lsls	r3, r3, #3
 8004afc:	1a9b      	subs	r3, r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	440b      	add	r3, r1
 8004b02:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004b06:	2200      	movs	r2, #0
 8004b08:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004b0a:	7bfa      	ldrb	r2, [r7, #15]
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	00db      	lsls	r3, r3, #3
 8004b12:	1a9b      	subs	r3, r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	440b      	add	r3, r1
 8004b18:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004b20:	7bfa      	ldrb	r2, [r7, #15]
 8004b22:	6879      	ldr	r1, [r7, #4]
 8004b24:	4613      	mov	r3, r2
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	1a9b      	subs	r3, r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	440b      	add	r3, r1
 8004b2e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004b32:	2200      	movs	r2, #0
 8004b34:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004b36:	7bfa      	ldrb	r2, [r7, #15]
 8004b38:	6879      	ldr	r1, [r7, #4]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	00db      	lsls	r3, r3, #3
 8004b3e:	1a9b      	subs	r3, r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	440b      	add	r3, r1
 8004b44:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004b48:	2200      	movs	r2, #0
 8004b4a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
 8004b4e:	3301      	adds	r3, #1
 8004b50:	73fb      	strb	r3, [r7, #15]
 8004b52:	7bfa      	ldrb	r2, [r7, #15]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d3b5      	bcc.n	8004ac8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	603b      	str	r3, [r7, #0]
 8004b62:	687e      	ldr	r6, [r7, #4]
 8004b64:	466d      	mov	r5, sp
 8004b66:	f106 0410 	add.w	r4, r6, #16
 8004b6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b72:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004b76:	e885 0003 	stmia.w	r5, {r0, r1}
 8004b7a:	1d33      	adds	r3, r6, #4
 8004b7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b7e:	6838      	ldr	r0, [r7, #0]
 8004b80:	f003 fa26 	bl	8007fd0 <USB_DevInit>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d005      	beq.n	8004b96 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2202      	movs	r2, #2
 8004b8e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e00d      	b.n	8004bb2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f004 faa2 	bl	80090f4 <USB_DevDisconnect>

  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3714      	adds	r7, #20
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004bba <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004bba:	b580      	push	{r7, lr}
 8004bbc:	b084      	sub	sp, #16
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d101      	bne.n	8004bd6 <HAL_PCD_Start+0x1c>
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	e020      	b.n	8004c18 <HAL_PCD_Start+0x5e>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d109      	bne.n	8004bfa <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d005      	beq.n	8004bfa <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f003 f978 	bl	8007ef4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f004 fa52 	bl	80090b2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004c20:	b590      	push	{r4, r7, lr}
 8004c22:	b08d      	sub	sp, #52	; 0x34
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c2e:	6a3b      	ldr	r3, [r7, #32]
 8004c30:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f004 fb10 	bl	800925c <USB_GetMode>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	f040 839d 	bne.w	800537e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f004 fa74 	bl	8009136 <USB_ReadInterrupts>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 8393 	beq.w	800537c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f004 fa6b 	bl	8009136 <USB_ReadInterrupts>
 8004c60:	4603      	mov	r3, r0
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d107      	bne.n	8004c7a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	695a      	ldr	r2, [r3, #20]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f002 0202 	and.w	r2, r2, #2
 8004c78:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f004 fa59 	bl	8009136 <USB_ReadInterrupts>
 8004c84:	4603      	mov	r3, r0
 8004c86:	f003 0310 	and.w	r3, r3, #16
 8004c8a:	2b10      	cmp	r3, #16
 8004c8c:	d161      	bne.n	8004d52 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699a      	ldr	r2, [r3, #24]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 0210 	bic.w	r2, r2, #16
 8004c9c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004c9e:	6a3b      	ldr	r3, [r7, #32]
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	f003 020f 	and.w	r2, r3, #15
 8004caa:	4613      	mov	r3, r2
 8004cac:	00db      	lsls	r3, r3, #3
 8004cae:	1a9b      	subs	r3, r3, r2
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	4413      	add	r3, r2
 8004cba:	3304      	adds	r3, #4
 8004cbc:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	0c5b      	lsrs	r3, r3, #17
 8004cc2:	f003 030f 	and.w	r3, r3, #15
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d124      	bne.n	8004d14 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004cca:	69ba      	ldr	r2, [r7, #24]
 8004ccc:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d035      	beq.n	8004d42 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	091b      	lsrs	r3, r3, #4
 8004cde:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004ce0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	6a38      	ldr	r0, [r7, #32]
 8004cea:	f004 f890 	bl	8008e0e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	68da      	ldr	r2, [r3, #12]
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	091b      	lsrs	r3, r3, #4
 8004cf6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004cfa:	441a      	add	r2, r3
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	699a      	ldr	r2, [r3, #24]
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	091b      	lsrs	r3, r3, #4
 8004d08:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d0c:	441a      	add	r2, r3
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	619a      	str	r2, [r3, #24]
 8004d12:	e016      	b.n	8004d42 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	0c5b      	lsrs	r3, r3, #17
 8004d18:	f003 030f 	and.w	r3, r3, #15
 8004d1c:	2b06      	cmp	r3, #6
 8004d1e:	d110      	bne.n	8004d42 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004d26:	2208      	movs	r2, #8
 8004d28:	4619      	mov	r1, r3
 8004d2a:	6a38      	ldr	r0, [r7, #32]
 8004d2c:	f004 f86f 	bl	8008e0e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	699a      	ldr	r2, [r3, #24]
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	091b      	lsrs	r3, r3, #4
 8004d38:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d3c:	441a      	add	r2, r3
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	699a      	ldr	r2, [r3, #24]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f042 0210 	orr.w	r2, r2, #16
 8004d50:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f004 f9ed 	bl	8009136 <USB_ReadInterrupts>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d62:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004d66:	d16e      	bne.n	8004e46 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4618      	mov	r0, r3
 8004d72:	f004 f9f3 	bl	800915c <USB_ReadDevAllOutEpInterrupt>
 8004d76:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004d78:	e062      	b.n	8004e40 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d057      	beq.n	8004e34 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d8a:	b2d2      	uxtb	r2, r2
 8004d8c:	4611      	mov	r1, r2
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f004 fa18 	bl	80091c4 <USB_ReadDevOutEPInterrupt>
 8004d94:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00c      	beq.n	8004dba <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da2:	015a      	lsls	r2, r3, #5
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	4413      	add	r3, r2
 8004da8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dac:	461a      	mov	r2, r3
 8004dae:	2301      	movs	r3, #1
 8004db0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004db2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 fdb1 	bl	800591c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	f003 0308 	and.w	r3, r3, #8
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00c      	beq.n	8004dde <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc6:	015a      	lsls	r2, r3, #5
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	4413      	add	r3, r2
 8004dcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	2308      	movs	r3, #8
 8004dd4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004dd6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 feab 	bl	8005b34 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	f003 0310 	and.w	r3, r3, #16
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d008      	beq.n	8004dfa <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dea:	015a      	lsls	r2, r3, #5
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	4413      	add	r3, r2
 8004df0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004df4:	461a      	mov	r2, r3
 8004df6:	2310      	movs	r3, #16
 8004df8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	f003 0320 	and.w	r3, r3, #32
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e06:	015a      	lsls	r2, r3, #5
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e10:	461a      	mov	r2, r3
 8004e12:	2320      	movs	r3, #32
 8004e14:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d009      	beq.n	8004e34 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	015a      	lsls	r2, r3, #5
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	4413      	add	r3, r2
 8004e28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e32:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e36:	3301      	adds	r3, #1
 8004e38:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e3c:	085b      	lsrs	r3, r3, #1
 8004e3e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d199      	bne.n	8004d7a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f004 f973 	bl	8009136 <USB_ReadInterrupts>
 8004e50:	4603      	mov	r3, r0
 8004e52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e56:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e5a:	f040 80c0 	bne.w	8004fde <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4618      	mov	r0, r3
 8004e64:	f004 f994 	bl	8009190 <USB_ReadDevAllInEpInterrupt>
 8004e68:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004e6e:	e0b2      	b.n	8004fd6 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f000 80a7 	beq.w	8004fca <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e82:	b2d2      	uxtb	r2, r2
 8004e84:	4611      	mov	r1, r2
 8004e86:	4618      	mov	r0, r3
 8004e88:	f004 f9ba 	bl	8009200 <USB_ReadDevInEPInterrupt>
 8004e8c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f003 0301 	and.w	r3, r3, #1
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d057      	beq.n	8004f48 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9a:	f003 030f 	and.w	r3, r3, #15
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004eac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	43db      	mvns	r3, r3
 8004eb2:	69f9      	ldr	r1, [r7, #28]
 8004eb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004eb8:	4013      	ands	r3, r2
 8004eba:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebe:	015a      	lsls	r2, r3, #5
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ec8:	461a      	mov	r2, r3
 8004eca:	2301      	movs	r3, #1
 8004ecc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d132      	bne.n	8004f3c <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004ed6:	6879      	ldr	r1, [r7, #4]
 8004ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eda:	4613      	mov	r3, r2
 8004edc:	00db      	lsls	r3, r3, #3
 8004ede:	1a9b      	subs	r3, r3, r2
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	440b      	add	r3, r1
 8004ee4:	3348      	adds	r3, #72	; 0x48
 8004ee6:	6819      	ldr	r1, [r3, #0]
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eec:	4613      	mov	r3, r2
 8004eee:	00db      	lsls	r3, r3, #3
 8004ef0:	1a9b      	subs	r3, r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	4403      	add	r3, r0
 8004ef6:	3344      	adds	r3, #68	; 0x44
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4419      	add	r1, r3
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f00:	4613      	mov	r3, r2
 8004f02:	00db      	lsls	r3, r3, #3
 8004f04:	1a9b      	subs	r3, r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	4403      	add	r3, r0
 8004f0a:	3348      	adds	r3, #72	; 0x48
 8004f0c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d113      	bne.n	8004f3c <HAL_PCD_IRQHandler+0x31c>
 8004f14:	6879      	ldr	r1, [r7, #4]
 8004f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f18:	4613      	mov	r3, r2
 8004f1a:	00db      	lsls	r3, r3, #3
 8004f1c:	1a9b      	subs	r3, r3, r2
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	440b      	add	r3, r1
 8004f22:	3350      	adds	r3, #80	; 0x50
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d108      	bne.n	8004f3c <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6818      	ldr	r0, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004f34:	461a      	mov	r2, r3
 8004f36:	2101      	movs	r1, #1
 8004f38:	f004 f9c2 	bl	80092c0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	4619      	mov	r1, r3
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f008 ffa1 	bl	800de8a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	f003 0308 	and.w	r3, r3, #8
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d008      	beq.n	8004f64 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f54:	015a      	lsls	r2, r3, #5
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	4413      	add	r3, r2
 8004f5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f5e:	461a      	mov	r2, r3
 8004f60:	2308      	movs	r3, #8
 8004f62:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	f003 0310 	and.w	r3, r3, #16
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d008      	beq.n	8004f80 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f70:	015a      	lsls	r2, r3, #5
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	4413      	add	r3, r2
 8004f76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	2310      	movs	r3, #16
 8004f7e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d008      	beq.n	8004f9c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8c:	015a      	lsls	r2, r3, #5
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	4413      	add	r3, r2
 8004f92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f96:	461a      	mov	r2, r3
 8004f98:	2340      	movs	r3, #64	; 0x40
 8004f9a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d008      	beq.n	8004fb8 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa8:	015a      	lsls	r2, r3, #5
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	4413      	add	r3, r2
 8004fae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004fc2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 fc1b 	bl	8005800 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fcc:	3301      	adds	r3, #1
 8004fce:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd2:	085b      	lsrs	r3, r3, #1
 8004fd4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f47f af49 	bne.w	8004e70 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f004 f8a7 	bl	8009136 <USB_ReadInterrupts>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004fee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ff2:	d122      	bne.n	800503a <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	69fa      	ldr	r2, [r7, #28]
 8004ffe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005002:	f023 0301 	bic.w	r3, r3, #1
 8005006:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800500e:	2b01      	cmp	r3, #1
 8005010:	d108      	bne.n	8005024 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800501a:	2100      	movs	r1, #0
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 fe27 	bl	8005c70 <HAL_PCDEx_LPM_Callback>
 8005022:	e002      	b.n	800502a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f008 ffa7 	bl	800df78 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	695a      	ldr	r2, [r3, #20]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005038:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4618      	mov	r0, r3
 8005040:	f004 f879 	bl	8009136 <USB_ReadInterrupts>
 8005044:	4603      	mov	r3, r0
 8005046:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800504a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800504e:	d112      	bne.n	8005076 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b01      	cmp	r3, #1
 800505e:	d102      	bne.n	8005066 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f008 ff63 	bl	800df2c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	695a      	ldr	r2, [r3, #20]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005074:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4618      	mov	r0, r3
 800507c:	f004 f85b 	bl	8009136 <USB_ReadInterrupts>
 8005080:	4603      	mov	r3, r0
 8005082:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005086:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800508a:	f040 80c7 	bne.w	800521c <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	69fa      	ldr	r2, [r7, #28]
 8005098:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800509c:	f023 0301 	bic.w	r3, r3, #1
 80050a0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2110      	movs	r1, #16
 80050a8:	4618      	mov	r0, r3
 80050aa:	f003 f8f5 	bl	8008298 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050ae:	2300      	movs	r3, #0
 80050b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050b2:	e056      	b.n	8005162 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80050b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050b6:	015a      	lsls	r2, r3, #5
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	4413      	add	r3, r2
 80050bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050c0:	461a      	mov	r2, r3
 80050c2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80050c6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80050c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ca:	015a      	lsls	r2, r3, #5
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	4413      	add	r3, r2
 80050d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050d8:	0151      	lsls	r1, r2, #5
 80050da:	69fa      	ldr	r2, [r7, #28]
 80050dc:	440a      	add	r2, r1
 80050de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80050e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80050e6:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80050e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ea:	015a      	lsls	r2, r3, #5
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	4413      	add	r3, r2
 80050f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050f8:	0151      	lsls	r1, r2, #5
 80050fa:	69fa      	ldr	r2, [r7, #28]
 80050fc:	440a      	add	r2, r1
 80050fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005102:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005106:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800510a:	015a      	lsls	r2, r3, #5
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	4413      	add	r3, r2
 8005110:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005114:	461a      	mov	r2, r3
 8005116:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800511a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800511c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800511e:	015a      	lsls	r2, r3, #5
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	4413      	add	r3, r2
 8005124:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800512c:	0151      	lsls	r1, r2, #5
 800512e:	69fa      	ldr	r2, [r7, #28]
 8005130:	440a      	add	r2, r1
 8005132:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005136:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800513a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800513c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800513e:	015a      	lsls	r2, r3, #5
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	4413      	add	r3, r2
 8005144:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800514c:	0151      	lsls	r1, r2, #5
 800514e:	69fa      	ldr	r2, [r7, #28]
 8005150:	440a      	add	r2, r1
 8005152:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005156:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800515a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800515c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800515e:	3301      	adds	r3, #1
 8005160:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005168:	429a      	cmp	r2, r3
 800516a:	d3a3      	bcc.n	80050b4 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005172:	69db      	ldr	r3, [r3, #28]
 8005174:	69fa      	ldr	r2, [r7, #28]
 8005176:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800517a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800517e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005184:	2b00      	cmp	r3, #0
 8005186:	d016      	beq.n	80051b6 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800518e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005192:	69fa      	ldr	r2, [r7, #28]
 8005194:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005198:	f043 030b 	orr.w	r3, r3, #11
 800519c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051a8:	69fa      	ldr	r2, [r7, #28]
 80051aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80051ae:	f043 030b 	orr.w	r3, r3, #11
 80051b2:	6453      	str	r3, [r2, #68]	; 0x44
 80051b4:	e015      	b.n	80051e2 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	69fa      	ldr	r2, [r7, #28]
 80051c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80051c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80051c8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80051cc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	69fa      	ldr	r2, [r7, #28]
 80051d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80051dc:	f043 030b 	orr.w	r3, r3, #11
 80051e0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	69fa      	ldr	r2, [r7, #28]
 80051ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80051f0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80051f4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6818      	ldr	r0, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005206:	461a      	mov	r2, r3
 8005208:	f004 f85a 	bl	80092c0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695a      	ldr	r2, [r3, #20]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800521a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4618      	mov	r0, r3
 8005222:	f003 ff88 	bl	8009136 <USB_ReadInterrupts>
 8005226:	4603      	mov	r3, r0
 8005228:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800522c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005230:	d124      	bne.n	800527c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4618      	mov	r0, r3
 8005238:	f004 f81e 	bl	8009278 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4618      	mov	r0, r3
 8005242:	f003 f886 	bl	8008352 <USB_GetDevSpeed>
 8005246:	4603      	mov	r3, r0
 8005248:	461a      	mov	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681c      	ldr	r4, [r3, #0]
 8005252:	f001 f957 	bl	8006504 <HAL_RCC_GetHCLKFreq>
 8005256:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800525c:	b2db      	uxtb	r3, r3
 800525e:	461a      	mov	r2, r3
 8005260:	4620      	mov	r0, r4
 8005262:	f002 fda5 	bl	8007db0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f008 fe37 	bl	800deda <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	695a      	ldr	r2, [r3, #20]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800527a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4618      	mov	r0, r3
 8005282:	f003 ff58 	bl	8009136 <USB_ReadInterrupts>
 8005286:	4603      	mov	r3, r0
 8005288:	f003 0308 	and.w	r3, r3, #8
 800528c:	2b08      	cmp	r3, #8
 800528e:	d10a      	bne.n	80052a6 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f008 fe14 	bl	800debe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	695a      	ldr	r2, [r3, #20]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f002 0208 	and.w	r2, r2, #8
 80052a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f003 ff43 	bl	8009136 <USB_ReadInterrupts>
 80052b0:	4603      	mov	r3, r0
 80052b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052ba:	d10f      	bne.n	80052dc <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80052bc:	2300      	movs	r3, #0
 80052be:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80052c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	4619      	mov	r1, r3
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f008 fe76 	bl	800dfb8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	695a      	ldr	r2, [r3, #20]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80052da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f003 ff28 	bl	8009136 <USB_ReadInterrupts>
 80052e6:	4603      	mov	r3, r0
 80052e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052f0:	d10f      	bne.n	8005312 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80052f2:	2300      	movs	r3, #0
 80052f4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80052f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	4619      	mov	r1, r3
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f008 fe49 	bl	800df94 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	695a      	ldr	r2, [r3, #20]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005310:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4618      	mov	r0, r3
 8005318:	f003 ff0d 	bl	8009136 <USB_ReadInterrupts>
 800531c:	4603      	mov	r3, r0
 800531e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005326:	d10a      	bne.n	800533e <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f008 fe57 	bl	800dfdc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	695a      	ldr	r2, [r3, #20]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800533c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4618      	mov	r0, r3
 8005344:	f003 fef7 	bl	8009136 <USB_ReadInterrupts>
 8005348:	4603      	mov	r3, r0
 800534a:	f003 0304 	and.w	r3, r3, #4
 800534e:	2b04      	cmp	r3, #4
 8005350:	d115      	bne.n	800537e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b00      	cmp	r3, #0
 8005362:	d002      	beq.n	800536a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f008 fe47 	bl	800dff8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6859      	ldr	r1, [r3, #4]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	69ba      	ldr	r2, [r7, #24]
 8005376:	430a      	orrs	r2, r1
 8005378:	605a      	str	r2, [r3, #4]
 800537a:	e000      	b.n	800537e <HAL_PCD_IRQHandler+0x75e>
      return;
 800537c:	bf00      	nop
    }
  }
}
 800537e:	3734      	adds	r7, #52	; 0x34
 8005380:	46bd      	mov	sp, r7
 8005382:	bd90      	pop	{r4, r7, pc}

08005384 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	460b      	mov	r3, r1
 800538e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005396:	2b01      	cmp	r3, #1
 8005398:	d101      	bne.n	800539e <HAL_PCD_SetAddress+0x1a>
 800539a:	2302      	movs	r3, #2
 800539c:	e013      	b.n	80053c6 <HAL_PCD_SetAddress+0x42>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	78fa      	ldrb	r2, [r7, #3]
 80053aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	78fa      	ldrb	r2, [r7, #3]
 80053b4:	4611      	mov	r1, r2
 80053b6:	4618      	mov	r0, r3
 80053b8:	f003 fe55 	bl	8009066 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3708      	adds	r7, #8
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b084      	sub	sp, #16
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
 80053d6:	4608      	mov	r0, r1
 80053d8:	4611      	mov	r1, r2
 80053da:	461a      	mov	r2, r3
 80053dc:	4603      	mov	r3, r0
 80053de:	70fb      	strb	r3, [r7, #3]
 80053e0:	460b      	mov	r3, r1
 80053e2:	803b      	strh	r3, [r7, #0]
 80053e4:	4613      	mov	r3, r2
 80053e6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80053e8:	2300      	movs	r3, #0
 80053ea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80053ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	da0f      	bge.n	8005414 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053f4:	78fb      	ldrb	r3, [r7, #3]
 80053f6:	f003 020f 	and.w	r2, r3, #15
 80053fa:	4613      	mov	r3, r2
 80053fc:	00db      	lsls	r3, r3, #3
 80053fe:	1a9b      	subs	r3, r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	3338      	adds	r3, #56	; 0x38
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	4413      	add	r3, r2
 8005408:	3304      	adds	r3, #4
 800540a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2201      	movs	r2, #1
 8005410:	705a      	strb	r2, [r3, #1]
 8005412:	e00f      	b.n	8005434 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005414:	78fb      	ldrb	r3, [r7, #3]
 8005416:	f003 020f 	and.w	r2, r3, #15
 800541a:	4613      	mov	r3, r2
 800541c:	00db      	lsls	r3, r3, #3
 800541e:	1a9b      	subs	r3, r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	4413      	add	r3, r2
 800542a:	3304      	adds	r3, #4
 800542c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005434:	78fb      	ldrb	r3, [r7, #3]
 8005436:	f003 030f 	and.w	r3, r3, #15
 800543a:	b2da      	uxtb	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005440:	883a      	ldrh	r2, [r7, #0]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	78ba      	ldrb	r2, [r7, #2]
 800544a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	785b      	ldrb	r3, [r3, #1]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d004      	beq.n	800545e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	b29a      	uxth	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800545e:	78bb      	ldrb	r3, [r7, #2]
 8005460:	2b02      	cmp	r3, #2
 8005462:	d102      	bne.n	800546a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005470:	2b01      	cmp	r3, #1
 8005472:	d101      	bne.n	8005478 <HAL_PCD_EP_Open+0xaa>
 8005474:	2302      	movs	r3, #2
 8005476:	e00e      	b.n	8005496 <HAL_PCD_EP_Open+0xc8>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68f9      	ldr	r1, [r7, #12]
 8005486:	4618      	mov	r0, r3
 8005488:	f002 ff88 	bl	800839c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005494:	7afb      	ldrb	r3, [r7, #11]
}
 8005496:	4618      	mov	r0, r3
 8005498:	3710      	adds	r7, #16
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}

0800549e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800549e:	b580      	push	{r7, lr}
 80054a0:	b084      	sub	sp, #16
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	460b      	mov	r3, r1
 80054a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80054aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	da0f      	bge.n	80054d2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054b2:	78fb      	ldrb	r3, [r7, #3]
 80054b4:	f003 020f 	and.w	r2, r3, #15
 80054b8:	4613      	mov	r3, r2
 80054ba:	00db      	lsls	r3, r3, #3
 80054bc:	1a9b      	subs	r3, r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	3338      	adds	r3, #56	; 0x38
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	4413      	add	r3, r2
 80054c6:	3304      	adds	r3, #4
 80054c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2201      	movs	r2, #1
 80054ce:	705a      	strb	r2, [r3, #1]
 80054d0:	e00f      	b.n	80054f2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054d2:	78fb      	ldrb	r3, [r7, #3]
 80054d4:	f003 020f 	and.w	r2, r3, #15
 80054d8:	4613      	mov	r3, r2
 80054da:	00db      	lsls	r3, r3, #3
 80054dc:	1a9b      	subs	r3, r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	4413      	add	r3, r2
 80054e8:	3304      	adds	r3, #4
 80054ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80054f2:	78fb      	ldrb	r3, [r7, #3]
 80054f4:	f003 030f 	and.w	r3, r3, #15
 80054f8:	b2da      	uxtb	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005504:	2b01      	cmp	r3, #1
 8005506:	d101      	bne.n	800550c <HAL_PCD_EP_Close+0x6e>
 8005508:	2302      	movs	r3, #2
 800550a:	e00e      	b.n	800552a <HAL_PCD_EP_Close+0x8c>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68f9      	ldr	r1, [r7, #12]
 800551a:	4618      	mov	r0, r3
 800551c:	f002 ffc6 	bl	80084ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005528:	2300      	movs	r3, #0
}
 800552a:	4618      	mov	r0, r3
 800552c:	3710      	adds	r7, #16
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}

08005532 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005532:	b580      	push	{r7, lr}
 8005534:	b086      	sub	sp, #24
 8005536:	af00      	add	r7, sp, #0
 8005538:	60f8      	str	r0, [r7, #12]
 800553a:	607a      	str	r2, [r7, #4]
 800553c:	603b      	str	r3, [r7, #0]
 800553e:	460b      	mov	r3, r1
 8005540:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005542:	7afb      	ldrb	r3, [r7, #11]
 8005544:	f003 020f 	and.w	r2, r3, #15
 8005548:	4613      	mov	r3, r2
 800554a:	00db      	lsls	r3, r3, #3
 800554c:	1a9b      	subs	r3, r3, r2
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	4413      	add	r3, r2
 8005558:	3304      	adds	r3, #4
 800555a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	683a      	ldr	r2, [r7, #0]
 8005566:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	2200      	movs	r2, #0
 800556c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	2200      	movs	r2, #0
 8005572:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005574:	7afb      	ldrb	r3, [r7, #11]
 8005576:	f003 030f 	and.w	r3, r3, #15
 800557a:	b2da      	uxtb	r2, r3
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	691b      	ldr	r3, [r3, #16]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d102      	bne.n	800558e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800558e:	7afb      	ldrb	r3, [r7, #11]
 8005590:	f003 030f 	and.w	r3, r3, #15
 8005594:	2b00      	cmp	r3, #0
 8005596:	d109      	bne.n	80055ac <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6818      	ldr	r0, [r3, #0]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	461a      	mov	r2, r3
 80055a4:	6979      	ldr	r1, [r7, #20]
 80055a6:	f003 faa1 	bl	8008aec <USB_EP0StartXfer>
 80055aa:	e008      	b.n	80055be <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6818      	ldr	r0, [r3, #0]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	691b      	ldr	r3, [r3, #16]
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	461a      	mov	r2, r3
 80055b8:	6979      	ldr	r1, [r7, #20]
 80055ba:	f003 f853 	bl	8008664 <USB_EPStartXfer>
  }

  return HAL_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3718      	adds	r7, #24
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	460b      	mov	r3, r1
 80055d2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80055d4:	78fb      	ldrb	r3, [r7, #3]
 80055d6:	f003 020f 	and.w	r2, r3, #15
 80055da:	6879      	ldr	r1, [r7, #4]
 80055dc:	4613      	mov	r3, r2
 80055de:	00db      	lsls	r3, r3, #3
 80055e0:	1a9b      	subs	r3, r3, r2
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	440b      	add	r3, r1
 80055e6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80055ea:	681b      	ldr	r3, [r3, #0]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	607a      	str	r2, [r7, #4]
 8005602:	603b      	str	r3, [r7, #0]
 8005604:	460b      	mov	r3, r1
 8005606:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005608:	7afb      	ldrb	r3, [r7, #11]
 800560a:	f003 020f 	and.w	r2, r3, #15
 800560e:	4613      	mov	r3, r2
 8005610:	00db      	lsls	r3, r3, #3
 8005612:	1a9b      	subs	r3, r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	3338      	adds	r3, #56	; 0x38
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	4413      	add	r3, r2
 800561c:	3304      	adds	r3, #4
 800561e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2200      	movs	r2, #0
 8005630:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	2201      	movs	r2, #1
 8005636:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005638:	7afb      	ldrb	r3, [r7, #11]
 800563a:	f003 030f 	and.w	r3, r3, #15
 800563e:	b2da      	uxtb	r2, r3
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d102      	bne.n	8005652 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005652:	7afb      	ldrb	r3, [r7, #11]
 8005654:	f003 030f 	and.w	r3, r3, #15
 8005658:	2b00      	cmp	r3, #0
 800565a:	d109      	bne.n	8005670 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6818      	ldr	r0, [r3, #0]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	b2db      	uxtb	r3, r3
 8005666:	461a      	mov	r2, r3
 8005668:	6979      	ldr	r1, [r7, #20]
 800566a:	f003 fa3f 	bl	8008aec <USB_EP0StartXfer>
 800566e:	e008      	b.n	8005682 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6818      	ldr	r0, [r3, #0]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	691b      	ldr	r3, [r3, #16]
 8005678:	b2db      	uxtb	r3, r3
 800567a:	461a      	mov	r2, r3
 800567c:	6979      	ldr	r1, [r7, #20]
 800567e:	f002 fff1 	bl	8008664 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005682:	2300      	movs	r3, #0
}
 8005684:	4618      	mov	r0, r3
 8005686:	3718      	adds	r7, #24
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	460b      	mov	r3, r1
 8005696:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005698:	78fb      	ldrb	r3, [r7, #3]
 800569a:	f003 020f 	and.w	r2, r3, #15
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d901      	bls.n	80056aa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e050      	b.n	800574c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80056aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	da0f      	bge.n	80056d2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056b2:	78fb      	ldrb	r3, [r7, #3]
 80056b4:	f003 020f 	and.w	r2, r3, #15
 80056b8:	4613      	mov	r3, r2
 80056ba:	00db      	lsls	r3, r3, #3
 80056bc:	1a9b      	subs	r3, r3, r2
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	3338      	adds	r3, #56	; 0x38
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	4413      	add	r3, r2
 80056c6:	3304      	adds	r3, #4
 80056c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2201      	movs	r2, #1
 80056ce:	705a      	strb	r2, [r3, #1]
 80056d0:	e00d      	b.n	80056ee <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80056d2:	78fa      	ldrb	r2, [r7, #3]
 80056d4:	4613      	mov	r3, r2
 80056d6:	00db      	lsls	r3, r3, #3
 80056d8:	1a9b      	subs	r3, r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	4413      	add	r3, r2
 80056e4:	3304      	adds	r3, #4
 80056e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2200      	movs	r2, #0
 80056ec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2201      	movs	r2, #1
 80056f2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80056f4:	78fb      	ldrb	r3, [r7, #3]
 80056f6:	f003 030f 	and.w	r3, r3, #15
 80056fa:	b2da      	uxtb	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005706:	2b01      	cmp	r3, #1
 8005708:	d101      	bne.n	800570e <HAL_PCD_EP_SetStall+0x82>
 800570a:	2302      	movs	r3, #2
 800570c:	e01e      	b.n	800574c <HAL_PCD_EP_SetStall+0xc0>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68f9      	ldr	r1, [r7, #12]
 800571c:	4618      	mov	r0, r3
 800571e:	f003 fbce 	bl	8008ebe <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005722:	78fb      	ldrb	r3, [r7, #3]
 8005724:	f003 030f 	and.w	r3, r3, #15
 8005728:	2b00      	cmp	r3, #0
 800572a:	d10a      	bne.n	8005742 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6818      	ldr	r0, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	b2d9      	uxtb	r1, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800573c:	461a      	mov	r2, r3
 800573e:	f003 fdbf 	bl	80092c0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	460b      	mov	r3, r1
 800575e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005760:	78fb      	ldrb	r3, [r7, #3]
 8005762:	f003 020f 	and.w	r2, r3, #15
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	429a      	cmp	r2, r3
 800576c:	d901      	bls.n	8005772 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e042      	b.n	80057f8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005772:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005776:	2b00      	cmp	r3, #0
 8005778:	da0f      	bge.n	800579a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800577a:	78fb      	ldrb	r3, [r7, #3]
 800577c:	f003 020f 	and.w	r2, r3, #15
 8005780:	4613      	mov	r3, r2
 8005782:	00db      	lsls	r3, r3, #3
 8005784:	1a9b      	subs	r3, r3, r2
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	3338      	adds	r3, #56	; 0x38
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	4413      	add	r3, r2
 800578e:	3304      	adds	r3, #4
 8005790:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2201      	movs	r2, #1
 8005796:	705a      	strb	r2, [r3, #1]
 8005798:	e00f      	b.n	80057ba <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800579a:	78fb      	ldrb	r3, [r7, #3]
 800579c:	f003 020f 	and.w	r2, r3, #15
 80057a0:	4613      	mov	r3, r2
 80057a2:	00db      	lsls	r3, r3, #3
 80057a4:	1a9b      	subs	r3, r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80057ac:	687a      	ldr	r2, [r7, #4]
 80057ae:	4413      	add	r3, r2
 80057b0:	3304      	adds	r3, #4
 80057b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80057c0:	78fb      	ldrb	r3, [r7, #3]
 80057c2:	f003 030f 	and.w	r3, r3, #15
 80057c6:	b2da      	uxtb	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d101      	bne.n	80057da <HAL_PCD_EP_ClrStall+0x86>
 80057d6:	2302      	movs	r3, #2
 80057d8:	e00e      	b.n	80057f8 <HAL_PCD_EP_ClrStall+0xa4>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68f9      	ldr	r1, [r7, #12]
 80057e8:	4618      	mov	r0, r3
 80057ea:	f003 fbd6 	bl	8008f9a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b08a      	sub	sp, #40	; 0x28
 8005804:	af02      	add	r7, sp, #8
 8005806:	6078      	str	r0, [r7, #4]
 8005808:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	4613      	mov	r3, r2
 8005818:	00db      	lsls	r3, r3, #3
 800581a:	1a9b      	subs	r3, r3, r2
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	3338      	adds	r3, #56	; 0x38
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	4413      	add	r3, r2
 8005824:	3304      	adds	r3, #4
 8005826:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	699a      	ldr	r2, [r3, #24]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	429a      	cmp	r2, r3
 8005832:	d901      	bls.n	8005838 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e06c      	b.n	8005912 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	695a      	ldr	r2, [r3, #20]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	69fa      	ldr	r2, [r7, #28]
 800584a:	429a      	cmp	r2, r3
 800584c:	d902      	bls.n	8005854 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	3303      	adds	r3, #3
 8005858:	089b      	lsrs	r3, r3, #2
 800585a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800585c:	e02b      	b.n	80058b6 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	695a      	ldr	r2, [r3, #20]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	699b      	ldr	r3, [r3, #24]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	69fa      	ldr	r2, [r7, #28]
 8005870:	429a      	cmp	r2, r3
 8005872:	d902      	bls.n	800587a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	3303      	adds	r3, #3
 800587e:	089b      	lsrs	r3, r3, #2
 8005880:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	68d9      	ldr	r1, [r3, #12]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	b2da      	uxtb	r2, r3
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005892:	b2db      	uxtb	r3, r3
 8005894:	9300      	str	r3, [sp, #0]
 8005896:	4603      	mov	r3, r0
 8005898:	6978      	ldr	r0, [r7, #20]
 800589a:	f003 fa7a 	bl	8008d92 <USB_WritePacket>

    ep->xfer_buff  += len;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	68da      	ldr	r2, [r3, #12]
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	441a      	add	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	699a      	ldr	r2, [r3, #24]
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	441a      	add	r2, r3
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	015a      	lsls	r2, r3, #5
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	4413      	add	r3, r2
 80058be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d809      	bhi.n	80058e0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	699a      	ldr	r2, [r3, #24]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d203      	bcs.n	80058e0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1be      	bne.n	800585e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	695a      	ldr	r2, [r3, #20]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d811      	bhi.n	8005910 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	f003 030f 	and.w	r3, r3, #15
 80058f2:	2201      	movs	r2, #1
 80058f4:	fa02 f303 	lsl.w	r3, r2, r3
 80058f8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005900:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	43db      	mvns	r3, r3
 8005906:	6939      	ldr	r1, [r7, #16]
 8005908:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800590c:	4013      	ands	r3, r2
 800590e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	3720      	adds	r7, #32
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
	...

0800591c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	333c      	adds	r3, #60	; 0x3c
 8005934:	3304      	adds	r3, #4
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	015a      	lsls	r2, r3, #5
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	4413      	add	r3, r2
 8005942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	2b01      	cmp	r3, #1
 8005950:	f040 80a0 	bne.w	8005a94 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f003 0308 	and.w	r3, r3, #8
 800595a:	2b00      	cmp	r3, #0
 800595c:	d015      	beq.n	800598a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	4a72      	ldr	r2, [pc, #456]	; (8005b2c <PCD_EP_OutXfrComplete_int+0x210>)
 8005962:	4293      	cmp	r3, r2
 8005964:	f240 80dd 	bls.w	8005b22 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800596e:	2b00      	cmp	r3, #0
 8005970:	f000 80d7 	beq.w	8005b22 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	015a      	lsls	r2, r3, #5
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	4413      	add	r3, r2
 800597c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005980:	461a      	mov	r2, r3
 8005982:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005986:	6093      	str	r3, [r2, #8]
 8005988:	e0cb      	b.n	8005b22 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	f003 0320 	and.w	r3, r3, #32
 8005990:	2b00      	cmp	r3, #0
 8005992:	d009      	beq.n	80059a8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	015a      	lsls	r2, r3, #5
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	4413      	add	r3, r2
 800599c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059a0:	461a      	mov	r2, r3
 80059a2:	2320      	movs	r3, #32
 80059a4:	6093      	str	r3, [r2, #8]
 80059a6:	e0bc      	b.n	8005b22 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f040 80b7 	bne.w	8005b22 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	4a5d      	ldr	r2, [pc, #372]	; (8005b2c <PCD_EP_OutXfrComplete_int+0x210>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d90f      	bls.n	80059dc <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	015a      	lsls	r2, r3, #5
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	4413      	add	r3, r2
 80059ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059d2:	461a      	mov	r2, r3
 80059d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059d8:	6093      	str	r3, [r2, #8]
 80059da:	e0a2      	b.n	8005b22 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80059dc:	6879      	ldr	r1, [r7, #4]
 80059de:	683a      	ldr	r2, [r7, #0]
 80059e0:	4613      	mov	r3, r2
 80059e2:	00db      	lsls	r3, r3, #3
 80059e4:	1a9b      	subs	r3, r3, r2
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	440b      	add	r3, r1
 80059ea:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80059ee:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	0159      	lsls	r1, r3, #5
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	440b      	add	r3, r1
 80059f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005a02:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	1a9b      	subs	r3, r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4403      	add	r3, r0
 8005a12:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005a16:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005a18:	6879      	ldr	r1, [r7, #4]
 8005a1a:	683a      	ldr	r2, [r7, #0]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	00db      	lsls	r3, r3, #3
 8005a20:	1a9b      	subs	r3, r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	440b      	add	r3, r1
 8005a26:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005a2a:	6819      	ldr	r1, [r3, #0]
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	683a      	ldr	r2, [r7, #0]
 8005a30:	4613      	mov	r3, r2
 8005a32:	00db      	lsls	r3, r3, #3
 8005a34:	1a9b      	subs	r3, r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	4403      	add	r3, r0
 8005a3a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4419      	add	r1, r3
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	683a      	ldr	r2, [r7, #0]
 8005a46:	4613      	mov	r3, r2
 8005a48:	00db      	lsls	r3, r3, #3
 8005a4a:	1a9b      	subs	r3, r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4403      	add	r3, r0
 8005a50:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005a54:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d114      	bne.n	8005a86 <PCD_EP_OutXfrComplete_int+0x16a>
 8005a5c:	6879      	ldr	r1, [r7, #4]
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	4613      	mov	r3, r2
 8005a62:	00db      	lsls	r3, r3, #3
 8005a64:	1a9b      	subs	r3, r3, r2
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	440b      	add	r3, r1
 8005a6a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d108      	bne.n	8005a86 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6818      	ldr	r0, [r3, #0]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005a7e:	461a      	mov	r2, r3
 8005a80:	2101      	movs	r1, #1
 8005a82:	f003 fc1d 	bl	80092c0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f008 f9e1 	bl	800de54 <HAL_PCD_DataOutStageCallback>
 8005a92:	e046      	b.n	8005b22 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	4a26      	ldr	r2, [pc, #152]	; (8005b30 <PCD_EP_OutXfrComplete_int+0x214>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d124      	bne.n	8005ae6 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00a      	beq.n	8005abc <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	015a      	lsls	r2, r3, #5
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	4413      	add	r3, r2
 8005aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ab8:	6093      	str	r3, [r2, #8]
 8005aba:	e032      	b.n	8005b22 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	f003 0320 	and.w	r3, r3, #32
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d008      	beq.n	8005ad8 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	015a      	lsls	r2, r3, #5
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	4413      	add	r3, r2
 8005ace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	2320      	movs	r3, #32
 8005ad6:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	4619      	mov	r1, r3
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f008 f9b8 	bl	800de54 <HAL_PCD_DataOutStageCallback>
 8005ae4:	e01d      	b.n	8005b22 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d114      	bne.n	8005b16 <PCD_EP_OutXfrComplete_int+0x1fa>
 8005aec:	6879      	ldr	r1, [r7, #4]
 8005aee:	683a      	ldr	r2, [r7, #0]
 8005af0:	4613      	mov	r3, r2
 8005af2:	00db      	lsls	r3, r3, #3
 8005af4:	1a9b      	subs	r3, r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	440b      	add	r3, r1
 8005afa:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d108      	bne.n	8005b16 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6818      	ldr	r0, [r3, #0]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005b0e:	461a      	mov	r2, r3
 8005b10:	2100      	movs	r1, #0
 8005b12:	f003 fbd5 	bl	80092c0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f008 f999 	bl	800de54 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005b22:	2300      	movs	r3, #0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3718      	adds	r7, #24
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	4f54300a 	.word	0x4f54300a
 8005b30:	4f54310a 	.word	0x4f54310a

08005b34 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	333c      	adds	r3, #60	; 0x3c
 8005b4c:	3304      	adds	r3, #4
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	4a15      	ldr	r2, [pc, #84]	; (8005bbc <PCD_EP_OutSetupPacket_int+0x88>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d90e      	bls.n	8005b88 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d009      	beq.n	8005b88 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	015a      	lsls	r2, r3, #5
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b80:	461a      	mov	r2, r3
 8005b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b86:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f008 f951 	bl	800de30 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4a0a      	ldr	r2, [pc, #40]	; (8005bbc <PCD_EP_OutSetupPacket_int+0x88>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d90c      	bls.n	8005bb0 <PCD_EP_OutSetupPacket_int+0x7c>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d108      	bne.n	8005bb0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6818      	ldr	r0, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005ba8:	461a      	mov	r2, r3
 8005baa:	2101      	movs	r1, #1
 8005bac:	f003 fb88 	bl	80092c0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3718      	adds	r7, #24
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	4f54300a 	.word	0x4f54300a

08005bc0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	460b      	mov	r3, r1
 8005bca:	70fb      	strb	r3, [r7, #3]
 8005bcc:	4613      	mov	r3, r2
 8005bce:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005bd8:	78fb      	ldrb	r3, [r7, #3]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d107      	bne.n	8005bee <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005bde:	883b      	ldrh	r3, [r7, #0]
 8005be0:	0419      	lsls	r1, r3, #16
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	629a      	str	r2, [r3, #40]	; 0x28
 8005bec:	e028      	b.n	8005c40 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bf4:	0c1b      	lsrs	r3, r3, #16
 8005bf6:	68ba      	ldr	r2, [r7, #8]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	73fb      	strb	r3, [r7, #15]
 8005c00:	e00d      	b.n	8005c1e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	7bfb      	ldrb	r3, [r7, #15]
 8005c08:	3340      	adds	r3, #64	; 0x40
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	4413      	add	r3, r2
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	0c1b      	lsrs	r3, r3, #16
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	4413      	add	r3, r2
 8005c16:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005c18:	7bfb      	ldrb	r3, [r7, #15]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	73fb      	strb	r3, [r7, #15]
 8005c1e:	7bfa      	ldrb	r2, [r7, #15]
 8005c20:	78fb      	ldrb	r3, [r7, #3]
 8005c22:	3b01      	subs	r3, #1
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d3ec      	bcc.n	8005c02 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005c28:	883b      	ldrh	r3, [r7, #0]
 8005c2a:	0418      	lsls	r0, r3, #16
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6819      	ldr	r1, [r3, #0]
 8005c30:	78fb      	ldrb	r3, [r7, #3]
 8005c32:	3b01      	subs	r3, #1
 8005c34:	68ba      	ldr	r2, [r7, #8]
 8005c36:	4302      	orrs	r2, r0
 8005c38:	3340      	adds	r3, #64	; 0x40
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	440b      	add	r3, r1
 8005c3e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3714      	adds	r7, #20
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
 8005c56:	460b      	mov	r3, r1
 8005c58:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	887a      	ldrh	r2, [r7, #2]
 8005c60:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005c62:	2300      	movs	r3, #0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	460b      	mov	r3, r1
 8005c7a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b086      	sub	sp, #24
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d101      	bne.n	8005c9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e264      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0301 	and.w	r3, r3, #1
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d075      	beq.n	8005d92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ca6:	4ba3      	ldr	r3, [pc, #652]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f003 030c 	and.w	r3, r3, #12
 8005cae:	2b04      	cmp	r3, #4
 8005cb0:	d00c      	beq.n	8005ccc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cb2:	4ba0      	ldr	r3, [pc, #640]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005cba:	2b08      	cmp	r3, #8
 8005cbc:	d112      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cbe:	4b9d      	ldr	r3, [pc, #628]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cca:	d10b      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ccc:	4b99      	ldr	r3, [pc, #612]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d05b      	beq.n	8005d90 <HAL_RCC_OscConfig+0x108>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d157      	bne.n	8005d90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e23f      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cec:	d106      	bne.n	8005cfc <HAL_RCC_OscConfig+0x74>
 8005cee:	4b91      	ldr	r3, [pc, #580]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a90      	ldr	r2, [pc, #576]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005cf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cf8:	6013      	str	r3, [r2, #0]
 8005cfa:	e01d      	b.n	8005d38 <HAL_RCC_OscConfig+0xb0>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d04:	d10c      	bne.n	8005d20 <HAL_RCC_OscConfig+0x98>
 8005d06:	4b8b      	ldr	r3, [pc, #556]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a8a      	ldr	r2, [pc, #552]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d10:	6013      	str	r3, [r2, #0]
 8005d12:	4b88      	ldr	r3, [pc, #544]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a87      	ldr	r2, [pc, #540]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d1c:	6013      	str	r3, [r2, #0]
 8005d1e:	e00b      	b.n	8005d38 <HAL_RCC_OscConfig+0xb0>
 8005d20:	4b84      	ldr	r3, [pc, #528]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a83      	ldr	r2, [pc, #524]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d2a:	6013      	str	r3, [r2, #0]
 8005d2c:	4b81      	ldr	r3, [pc, #516]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a80      	ldr	r2, [pc, #512]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d013      	beq.n	8005d68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d40:	f7fd f876 	bl	8002e30 <HAL_GetTick>
 8005d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d46:	e008      	b.n	8005d5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d48:	f7fd f872 	bl	8002e30 <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	2b64      	cmp	r3, #100	; 0x64
 8005d54:	d901      	bls.n	8005d5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e204      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d5a:	4b76      	ldr	r3, [pc, #472]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d0f0      	beq.n	8005d48 <HAL_RCC_OscConfig+0xc0>
 8005d66:	e014      	b.n	8005d92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d68:	f7fd f862 	bl	8002e30 <HAL_GetTick>
 8005d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d6e:	e008      	b.n	8005d82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d70:	f7fd f85e 	bl	8002e30 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b64      	cmp	r3, #100	; 0x64
 8005d7c:	d901      	bls.n	8005d82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e1f0      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d82:	4b6c      	ldr	r3, [pc, #432]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1f0      	bne.n	8005d70 <HAL_RCC_OscConfig+0xe8>
 8005d8e:	e000      	b.n	8005d92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0302 	and.w	r3, r3, #2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d063      	beq.n	8005e66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d9e:	4b65      	ldr	r3, [pc, #404]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f003 030c 	and.w	r3, r3, #12
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00b      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005daa:	4b62      	ldr	r3, [pc, #392]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005db2:	2b08      	cmp	r3, #8
 8005db4:	d11c      	bne.n	8005df0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005db6:	4b5f      	ldr	r3, [pc, #380]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d116      	bne.n	8005df0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dc2:	4b5c      	ldr	r3, [pc, #368]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d005      	beq.n	8005dda <HAL_RCC_OscConfig+0x152>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d001      	beq.n	8005dda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e1c4      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dda:	4b56      	ldr	r3, [pc, #344]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	00db      	lsls	r3, r3, #3
 8005de8:	4952      	ldr	r1, [pc, #328]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005dea:	4313      	orrs	r3, r2
 8005dec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dee:	e03a      	b.n	8005e66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d020      	beq.n	8005e3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005df8:	4b4f      	ldr	r3, [pc, #316]	; (8005f38 <HAL_RCC_OscConfig+0x2b0>)
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dfe:	f7fd f817 	bl	8002e30 <HAL_GetTick>
 8005e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e04:	e008      	b.n	8005e18 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e06:	f7fd f813 	bl	8002e30 <HAL_GetTick>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	1ad3      	subs	r3, r2, r3
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d901      	bls.n	8005e18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e14:	2303      	movs	r3, #3
 8005e16:	e1a5      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e18:	4b46      	ldr	r3, [pc, #280]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0302 	and.w	r3, r3, #2
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d0f0      	beq.n	8005e06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e24:	4b43      	ldr	r3, [pc, #268]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	691b      	ldr	r3, [r3, #16]
 8005e30:	00db      	lsls	r3, r3, #3
 8005e32:	4940      	ldr	r1, [pc, #256]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005e34:	4313      	orrs	r3, r2
 8005e36:	600b      	str	r3, [r1, #0]
 8005e38:	e015      	b.n	8005e66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e3a:	4b3f      	ldr	r3, [pc, #252]	; (8005f38 <HAL_RCC_OscConfig+0x2b0>)
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e40:	f7fc fff6 	bl	8002e30 <HAL_GetTick>
 8005e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e46:	e008      	b.n	8005e5a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e48:	f7fc fff2 	bl	8002e30 <HAL_GetTick>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d901      	bls.n	8005e5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e184      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e5a:	4b36      	ldr	r3, [pc, #216]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0302 	and.w	r3, r3, #2
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d1f0      	bne.n	8005e48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0308 	and.w	r3, r3, #8
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d030      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d016      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e7a:	4b30      	ldr	r3, [pc, #192]	; (8005f3c <HAL_RCC_OscConfig+0x2b4>)
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e80:	f7fc ffd6 	bl	8002e30 <HAL_GetTick>
 8005e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e86:	e008      	b.n	8005e9a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e88:	f7fc ffd2 	bl	8002e30 <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d901      	bls.n	8005e9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e96:	2303      	movs	r3, #3
 8005e98:	e164      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e9a:	4b26      	ldr	r3, [pc, #152]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005e9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e9e:	f003 0302 	and.w	r3, r3, #2
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d0f0      	beq.n	8005e88 <HAL_RCC_OscConfig+0x200>
 8005ea6:	e015      	b.n	8005ed4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ea8:	4b24      	ldr	r3, [pc, #144]	; (8005f3c <HAL_RCC_OscConfig+0x2b4>)
 8005eaa:	2200      	movs	r2, #0
 8005eac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005eae:	f7fc ffbf 	bl	8002e30 <HAL_GetTick>
 8005eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eb4:	e008      	b.n	8005ec8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eb6:	f7fc ffbb 	bl	8002e30 <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d901      	bls.n	8005ec8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e14d      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ec8:	4b1a      	ldr	r3, [pc, #104]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005eca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ecc:	f003 0302 	and.w	r3, r3, #2
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1f0      	bne.n	8005eb6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0304 	and.w	r3, r3, #4
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	f000 80a0 	beq.w	8006022 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ee6:	4b13      	ldr	r3, [pc, #76]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10f      	bne.n	8005f12 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	60bb      	str	r3, [r7, #8]
 8005ef6:	4b0f      	ldr	r3, [pc, #60]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efa:	4a0e      	ldr	r2, [pc, #56]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005efc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f00:	6413      	str	r3, [r2, #64]	; 0x40
 8005f02:	4b0c      	ldr	r3, [pc, #48]	; (8005f34 <HAL_RCC_OscConfig+0x2ac>)
 8005f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f0a:	60bb      	str	r3, [r7, #8]
 8005f0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f12:	4b0b      	ldr	r3, [pc, #44]	; (8005f40 <HAL_RCC_OscConfig+0x2b8>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d121      	bne.n	8005f62 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f1e:	4b08      	ldr	r3, [pc, #32]	; (8005f40 <HAL_RCC_OscConfig+0x2b8>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a07      	ldr	r2, [pc, #28]	; (8005f40 <HAL_RCC_OscConfig+0x2b8>)
 8005f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f2a:	f7fc ff81 	bl	8002e30 <HAL_GetTick>
 8005f2e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f30:	e011      	b.n	8005f56 <HAL_RCC_OscConfig+0x2ce>
 8005f32:	bf00      	nop
 8005f34:	40023800 	.word	0x40023800
 8005f38:	42470000 	.word	0x42470000
 8005f3c:	42470e80 	.word	0x42470e80
 8005f40:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f44:	f7fc ff74 	bl	8002e30 <HAL_GetTick>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d901      	bls.n	8005f56 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	e106      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f56:	4b85      	ldr	r3, [pc, #532]	; (800616c <HAL_RCC_OscConfig+0x4e4>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d0f0      	beq.n	8005f44 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d106      	bne.n	8005f78 <HAL_RCC_OscConfig+0x2f0>
 8005f6a:	4b81      	ldr	r3, [pc, #516]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f6e:	4a80      	ldr	r2, [pc, #512]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005f70:	f043 0301 	orr.w	r3, r3, #1
 8005f74:	6713      	str	r3, [r2, #112]	; 0x70
 8005f76:	e01c      	b.n	8005fb2 <HAL_RCC_OscConfig+0x32a>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	2b05      	cmp	r3, #5
 8005f7e:	d10c      	bne.n	8005f9a <HAL_RCC_OscConfig+0x312>
 8005f80:	4b7b      	ldr	r3, [pc, #492]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f84:	4a7a      	ldr	r2, [pc, #488]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005f86:	f043 0304 	orr.w	r3, r3, #4
 8005f8a:	6713      	str	r3, [r2, #112]	; 0x70
 8005f8c:	4b78      	ldr	r3, [pc, #480]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f90:	4a77      	ldr	r2, [pc, #476]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005f92:	f043 0301 	orr.w	r3, r3, #1
 8005f96:	6713      	str	r3, [r2, #112]	; 0x70
 8005f98:	e00b      	b.n	8005fb2 <HAL_RCC_OscConfig+0x32a>
 8005f9a:	4b75      	ldr	r3, [pc, #468]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f9e:	4a74      	ldr	r2, [pc, #464]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005fa0:	f023 0301 	bic.w	r3, r3, #1
 8005fa4:	6713      	str	r3, [r2, #112]	; 0x70
 8005fa6:	4b72      	ldr	r3, [pc, #456]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005faa:	4a71      	ldr	r2, [pc, #452]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005fac:	f023 0304 	bic.w	r3, r3, #4
 8005fb0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d015      	beq.n	8005fe6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fba:	f7fc ff39 	bl	8002e30 <HAL_GetTick>
 8005fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fc0:	e00a      	b.n	8005fd8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fc2:	f7fc ff35 	bl	8002e30 <HAL_GetTick>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	1ad3      	subs	r3, r2, r3
 8005fcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d901      	bls.n	8005fd8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e0c5      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fd8:	4b65      	ldr	r3, [pc, #404]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8005fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fdc:	f003 0302 	and.w	r3, r3, #2
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d0ee      	beq.n	8005fc2 <HAL_RCC_OscConfig+0x33a>
 8005fe4:	e014      	b.n	8006010 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fe6:	f7fc ff23 	bl	8002e30 <HAL_GetTick>
 8005fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fec:	e00a      	b.n	8006004 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fee:	f7fc ff1f 	bl	8002e30 <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d901      	bls.n	8006004 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e0af      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006004:	4b5a      	ldr	r3, [pc, #360]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8006006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006008:	f003 0302 	and.w	r3, r3, #2
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1ee      	bne.n	8005fee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006010:	7dfb      	ldrb	r3, [r7, #23]
 8006012:	2b01      	cmp	r3, #1
 8006014:	d105      	bne.n	8006022 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006016:	4b56      	ldr	r3, [pc, #344]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8006018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800601a:	4a55      	ldr	r2, [pc, #340]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 800601c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006020:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 809b 	beq.w	8006162 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800602c:	4b50      	ldr	r3, [pc, #320]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	f003 030c 	and.w	r3, r3, #12
 8006034:	2b08      	cmp	r3, #8
 8006036:	d05c      	beq.n	80060f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	2b02      	cmp	r3, #2
 800603e:	d141      	bne.n	80060c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006040:	4b4c      	ldr	r3, [pc, #304]	; (8006174 <HAL_RCC_OscConfig+0x4ec>)
 8006042:	2200      	movs	r2, #0
 8006044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006046:	f7fc fef3 	bl	8002e30 <HAL_GetTick>
 800604a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800604c:	e008      	b.n	8006060 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800604e:	f7fc feef 	bl	8002e30 <HAL_GetTick>
 8006052:	4602      	mov	r2, r0
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	2b02      	cmp	r3, #2
 800605a:	d901      	bls.n	8006060 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e081      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006060:	4b43      	ldr	r3, [pc, #268]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1f0      	bne.n	800604e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	69da      	ldr	r2, [r3, #28]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	431a      	orrs	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607a:	019b      	lsls	r3, r3, #6
 800607c:	431a      	orrs	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006082:	085b      	lsrs	r3, r3, #1
 8006084:	3b01      	subs	r3, #1
 8006086:	041b      	lsls	r3, r3, #16
 8006088:	431a      	orrs	r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800608e:	061b      	lsls	r3, r3, #24
 8006090:	4937      	ldr	r1, [pc, #220]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8006092:	4313      	orrs	r3, r2
 8006094:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006096:	4b37      	ldr	r3, [pc, #220]	; (8006174 <HAL_RCC_OscConfig+0x4ec>)
 8006098:	2201      	movs	r2, #1
 800609a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800609c:	f7fc fec8 	bl	8002e30 <HAL_GetTick>
 80060a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060a2:	e008      	b.n	80060b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060a4:	f7fc fec4 	bl	8002e30 <HAL_GetTick>
 80060a8:	4602      	mov	r2, r0
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	d901      	bls.n	80060b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e056      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060b6:	4b2e      	ldr	r3, [pc, #184]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d0f0      	beq.n	80060a4 <HAL_RCC_OscConfig+0x41c>
 80060c2:	e04e      	b.n	8006162 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060c4:	4b2b      	ldr	r3, [pc, #172]	; (8006174 <HAL_RCC_OscConfig+0x4ec>)
 80060c6:	2200      	movs	r2, #0
 80060c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ca:	f7fc feb1 	bl	8002e30 <HAL_GetTick>
 80060ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060d0:	e008      	b.n	80060e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060d2:	f7fc fead 	bl	8002e30 <HAL_GetTick>
 80060d6:	4602      	mov	r2, r0
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	2b02      	cmp	r3, #2
 80060de:	d901      	bls.n	80060e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80060e0:	2303      	movs	r3, #3
 80060e2:	e03f      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060e4:	4b22      	ldr	r3, [pc, #136]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1f0      	bne.n	80060d2 <HAL_RCC_OscConfig+0x44a>
 80060f0:	e037      	b.n	8006162 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d101      	bne.n	80060fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e032      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060fe:	4b1c      	ldr	r3, [pc, #112]	; (8006170 <HAL_RCC_OscConfig+0x4e8>)
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	699b      	ldr	r3, [r3, #24]
 8006108:	2b01      	cmp	r3, #1
 800610a:	d028      	beq.n	800615e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006116:	429a      	cmp	r2, r3
 8006118:	d121      	bne.n	800615e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006124:	429a      	cmp	r2, r3
 8006126:	d11a      	bne.n	800615e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800612e:	4013      	ands	r3, r2
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006134:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006136:	4293      	cmp	r3, r2
 8006138:	d111      	bne.n	800615e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006144:	085b      	lsrs	r3, r3, #1
 8006146:	3b01      	subs	r3, #1
 8006148:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800614a:	429a      	cmp	r2, r3
 800614c:	d107      	bne.n	800615e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006158:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800615a:	429a      	cmp	r2, r3
 800615c:	d001      	beq.n	8006162 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e000      	b.n	8006164 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006162:	2300      	movs	r3, #0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3718      	adds	r7, #24
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	40007000 	.word	0x40007000
 8006170:	40023800 	.word	0x40023800
 8006174:	42470060 	.word	0x42470060

08006178 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
 8006180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e0cc      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800618c:	4b68      	ldr	r3, [pc, #416]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 030f 	and.w	r3, r3, #15
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	429a      	cmp	r2, r3
 8006198:	d90c      	bls.n	80061b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800619a:	4b65      	ldr	r3, [pc, #404]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 800619c:	683a      	ldr	r2, [r7, #0]
 800619e:	b2d2      	uxtb	r2, r2
 80061a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061a2:	4b63      	ldr	r3, [pc, #396]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 030f 	and.w	r3, r3, #15
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d001      	beq.n	80061b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e0b8      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0302 	and.w	r3, r3, #2
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d020      	beq.n	8006202 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0304 	and.w	r3, r3, #4
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d005      	beq.n	80061d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061cc:	4b59      	ldr	r3, [pc, #356]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	4a58      	ldr	r2, [pc, #352]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80061d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0308 	and.w	r3, r3, #8
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d005      	beq.n	80061f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061e4:	4b53      	ldr	r3, [pc, #332]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	4a52      	ldr	r2, [pc, #328]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80061ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061f0:	4b50      	ldr	r3, [pc, #320]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	494d      	ldr	r1, [pc, #308]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b00      	cmp	r3, #0
 800620c:	d044      	beq.n	8006298 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	2b01      	cmp	r3, #1
 8006214:	d107      	bne.n	8006226 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006216:	4b47      	ldr	r3, [pc, #284]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d119      	bne.n	8006256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e07f      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	2b02      	cmp	r3, #2
 800622c:	d003      	beq.n	8006236 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006232:	2b03      	cmp	r3, #3
 8006234:	d107      	bne.n	8006246 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006236:	4b3f      	ldr	r3, [pc, #252]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800623e:	2b00      	cmp	r3, #0
 8006240:	d109      	bne.n	8006256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e06f      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006246:	4b3b      	ldr	r3, [pc, #236]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e067      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006256:	4b37      	ldr	r3, [pc, #220]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f023 0203 	bic.w	r2, r3, #3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	4934      	ldr	r1, [pc, #208]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006264:	4313      	orrs	r3, r2
 8006266:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006268:	f7fc fde2 	bl	8002e30 <HAL_GetTick>
 800626c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800626e:	e00a      	b.n	8006286 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006270:	f7fc fdde 	bl	8002e30 <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	f241 3288 	movw	r2, #5000	; 0x1388
 800627e:	4293      	cmp	r3, r2
 8006280:	d901      	bls.n	8006286 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e04f      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006286:	4b2b      	ldr	r3, [pc, #172]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f003 020c 	and.w	r2, r3, #12
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	429a      	cmp	r2, r3
 8006296:	d1eb      	bne.n	8006270 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006298:	4b25      	ldr	r3, [pc, #148]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 030f 	and.w	r3, r3, #15
 80062a0:	683a      	ldr	r2, [r7, #0]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d20c      	bcs.n	80062c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062a6:	4b22      	ldr	r3, [pc, #136]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	b2d2      	uxtb	r2, r2
 80062ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ae:	4b20      	ldr	r3, [pc, #128]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 030f 	and.w	r3, r3, #15
 80062b6:	683a      	ldr	r2, [r7, #0]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d001      	beq.n	80062c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e032      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0304 	and.w	r3, r3, #4
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d008      	beq.n	80062de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062cc:	4b19      	ldr	r3, [pc, #100]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	4916      	ldr	r1, [pc, #88]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80062da:	4313      	orrs	r3, r2
 80062dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0308 	and.w	r3, r3, #8
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d009      	beq.n	80062fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062ea:	4b12      	ldr	r3, [pc, #72]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	00db      	lsls	r3, r3, #3
 80062f8:	490e      	ldr	r1, [pc, #56]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80062fa:	4313      	orrs	r3, r2
 80062fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80062fe:	f000 f821 	bl	8006344 <HAL_RCC_GetSysClockFreq>
 8006302:	4602      	mov	r2, r0
 8006304:	4b0b      	ldr	r3, [pc, #44]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	091b      	lsrs	r3, r3, #4
 800630a:	f003 030f 	and.w	r3, r3, #15
 800630e:	490a      	ldr	r1, [pc, #40]	; (8006338 <HAL_RCC_ClockConfig+0x1c0>)
 8006310:	5ccb      	ldrb	r3, [r1, r3]
 8006312:	fa22 f303 	lsr.w	r3, r2, r3
 8006316:	4a09      	ldr	r2, [pc, #36]	; (800633c <HAL_RCC_ClockConfig+0x1c4>)
 8006318:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800631a:	4b09      	ldr	r3, [pc, #36]	; (8006340 <HAL_RCC_ClockConfig+0x1c8>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4618      	mov	r0, r3
 8006320:	f7fc fbb8 	bl	8002a94 <HAL_InitTick>

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	40023c00 	.word	0x40023c00
 8006334:	40023800 	.word	0x40023800
 8006338:	08013808 	.word	0x08013808
 800633c:	20000000 	.word	0x20000000
 8006340:	20000004 	.word	0x20000004

08006344 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006344:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006348:	b084      	sub	sp, #16
 800634a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800634c:	2300      	movs	r3, #0
 800634e:	607b      	str	r3, [r7, #4]
 8006350:	2300      	movs	r3, #0
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	2300      	movs	r3, #0
 8006356:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006358:	2300      	movs	r3, #0
 800635a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800635c:	4b67      	ldr	r3, [pc, #412]	; (80064fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 030c 	and.w	r3, r3, #12
 8006364:	2b08      	cmp	r3, #8
 8006366:	d00d      	beq.n	8006384 <HAL_RCC_GetSysClockFreq+0x40>
 8006368:	2b08      	cmp	r3, #8
 800636a:	f200 80bd 	bhi.w	80064e8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800636e:	2b00      	cmp	r3, #0
 8006370:	d002      	beq.n	8006378 <HAL_RCC_GetSysClockFreq+0x34>
 8006372:	2b04      	cmp	r3, #4
 8006374:	d003      	beq.n	800637e <HAL_RCC_GetSysClockFreq+0x3a>
 8006376:	e0b7      	b.n	80064e8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006378:	4b61      	ldr	r3, [pc, #388]	; (8006500 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800637a:	60bb      	str	r3, [r7, #8]
       break;
 800637c:	e0b7      	b.n	80064ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800637e:	4b60      	ldr	r3, [pc, #384]	; (8006500 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006380:	60bb      	str	r3, [r7, #8]
      break;
 8006382:	e0b4      	b.n	80064ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006384:	4b5d      	ldr	r3, [pc, #372]	; (80064fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800638c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800638e:	4b5b      	ldr	r3, [pc, #364]	; (80064fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d04d      	beq.n	8006436 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800639a:	4b58      	ldr	r3, [pc, #352]	; (80064fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	099b      	lsrs	r3, r3, #6
 80063a0:	461a      	mov	r2, r3
 80063a2:	f04f 0300 	mov.w	r3, #0
 80063a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80063aa:	f04f 0100 	mov.w	r1, #0
 80063ae:	ea02 0800 	and.w	r8, r2, r0
 80063b2:	ea03 0901 	and.w	r9, r3, r1
 80063b6:	4640      	mov	r0, r8
 80063b8:	4649      	mov	r1, r9
 80063ba:	f04f 0200 	mov.w	r2, #0
 80063be:	f04f 0300 	mov.w	r3, #0
 80063c2:	014b      	lsls	r3, r1, #5
 80063c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80063c8:	0142      	lsls	r2, r0, #5
 80063ca:	4610      	mov	r0, r2
 80063cc:	4619      	mov	r1, r3
 80063ce:	ebb0 0008 	subs.w	r0, r0, r8
 80063d2:	eb61 0109 	sbc.w	r1, r1, r9
 80063d6:	f04f 0200 	mov.w	r2, #0
 80063da:	f04f 0300 	mov.w	r3, #0
 80063de:	018b      	lsls	r3, r1, #6
 80063e0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80063e4:	0182      	lsls	r2, r0, #6
 80063e6:	1a12      	subs	r2, r2, r0
 80063e8:	eb63 0301 	sbc.w	r3, r3, r1
 80063ec:	f04f 0000 	mov.w	r0, #0
 80063f0:	f04f 0100 	mov.w	r1, #0
 80063f4:	00d9      	lsls	r1, r3, #3
 80063f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80063fa:	00d0      	lsls	r0, r2, #3
 80063fc:	4602      	mov	r2, r0
 80063fe:	460b      	mov	r3, r1
 8006400:	eb12 0208 	adds.w	r2, r2, r8
 8006404:	eb43 0309 	adc.w	r3, r3, r9
 8006408:	f04f 0000 	mov.w	r0, #0
 800640c:	f04f 0100 	mov.w	r1, #0
 8006410:	0299      	lsls	r1, r3, #10
 8006412:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006416:	0290      	lsls	r0, r2, #10
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	4610      	mov	r0, r2
 800641e:	4619      	mov	r1, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	461a      	mov	r2, r3
 8006424:	f04f 0300 	mov.w	r3, #0
 8006428:	f7fa fc3e 	bl	8000ca8 <__aeabi_uldivmod>
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	4613      	mov	r3, r2
 8006432:	60fb      	str	r3, [r7, #12]
 8006434:	e04a      	b.n	80064cc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006436:	4b31      	ldr	r3, [pc, #196]	; (80064fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	099b      	lsrs	r3, r3, #6
 800643c:	461a      	mov	r2, r3
 800643e:	f04f 0300 	mov.w	r3, #0
 8006442:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006446:	f04f 0100 	mov.w	r1, #0
 800644a:	ea02 0400 	and.w	r4, r2, r0
 800644e:	ea03 0501 	and.w	r5, r3, r1
 8006452:	4620      	mov	r0, r4
 8006454:	4629      	mov	r1, r5
 8006456:	f04f 0200 	mov.w	r2, #0
 800645a:	f04f 0300 	mov.w	r3, #0
 800645e:	014b      	lsls	r3, r1, #5
 8006460:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006464:	0142      	lsls	r2, r0, #5
 8006466:	4610      	mov	r0, r2
 8006468:	4619      	mov	r1, r3
 800646a:	1b00      	subs	r0, r0, r4
 800646c:	eb61 0105 	sbc.w	r1, r1, r5
 8006470:	f04f 0200 	mov.w	r2, #0
 8006474:	f04f 0300 	mov.w	r3, #0
 8006478:	018b      	lsls	r3, r1, #6
 800647a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800647e:	0182      	lsls	r2, r0, #6
 8006480:	1a12      	subs	r2, r2, r0
 8006482:	eb63 0301 	sbc.w	r3, r3, r1
 8006486:	f04f 0000 	mov.w	r0, #0
 800648a:	f04f 0100 	mov.w	r1, #0
 800648e:	00d9      	lsls	r1, r3, #3
 8006490:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006494:	00d0      	lsls	r0, r2, #3
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	1912      	adds	r2, r2, r4
 800649c:	eb45 0303 	adc.w	r3, r5, r3
 80064a0:	f04f 0000 	mov.w	r0, #0
 80064a4:	f04f 0100 	mov.w	r1, #0
 80064a8:	0299      	lsls	r1, r3, #10
 80064aa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80064ae:	0290      	lsls	r0, r2, #10
 80064b0:	4602      	mov	r2, r0
 80064b2:	460b      	mov	r3, r1
 80064b4:	4610      	mov	r0, r2
 80064b6:	4619      	mov	r1, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	461a      	mov	r2, r3
 80064bc:	f04f 0300 	mov.w	r3, #0
 80064c0:	f7fa fbf2 	bl	8000ca8 <__aeabi_uldivmod>
 80064c4:	4602      	mov	r2, r0
 80064c6:	460b      	mov	r3, r1
 80064c8:	4613      	mov	r3, r2
 80064ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80064cc:	4b0b      	ldr	r3, [pc, #44]	; (80064fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	0c1b      	lsrs	r3, r3, #16
 80064d2:	f003 0303 	and.w	r3, r3, #3
 80064d6:	3301      	adds	r3, #1
 80064d8:	005b      	lsls	r3, r3, #1
 80064da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80064e4:	60bb      	str	r3, [r7, #8]
      break;
 80064e6:	e002      	b.n	80064ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064e8:	4b05      	ldr	r3, [pc, #20]	; (8006500 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80064ea:	60bb      	str	r3, [r7, #8]
      break;
 80064ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064ee:	68bb      	ldr	r3, [r7, #8]
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3710      	adds	r7, #16
 80064f4:	46bd      	mov	sp, r7
 80064f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80064fa:	bf00      	nop
 80064fc:	40023800 	.word	0x40023800
 8006500:	00f42400 	.word	0x00f42400

08006504 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006504:	b480      	push	{r7}
 8006506:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006508:	4b03      	ldr	r3, [pc, #12]	; (8006518 <HAL_RCC_GetHCLKFreq+0x14>)
 800650a:	681b      	ldr	r3, [r3, #0]
}
 800650c:	4618      	mov	r0, r3
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
 8006516:	bf00      	nop
 8006518:	20000000 	.word	0x20000000

0800651c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006520:	f7ff fff0 	bl	8006504 <HAL_RCC_GetHCLKFreq>
 8006524:	4602      	mov	r2, r0
 8006526:	4b05      	ldr	r3, [pc, #20]	; (800653c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	0a9b      	lsrs	r3, r3, #10
 800652c:	f003 0307 	and.w	r3, r3, #7
 8006530:	4903      	ldr	r1, [pc, #12]	; (8006540 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006532:	5ccb      	ldrb	r3, [r1, r3]
 8006534:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006538:	4618      	mov	r0, r3
 800653a:	bd80      	pop	{r7, pc}
 800653c:	40023800 	.word	0x40023800
 8006540:	08013818 	.word	0x08013818

08006544 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006548:	f7ff ffdc 	bl	8006504 <HAL_RCC_GetHCLKFreq>
 800654c:	4602      	mov	r2, r0
 800654e:	4b05      	ldr	r3, [pc, #20]	; (8006564 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	0b5b      	lsrs	r3, r3, #13
 8006554:	f003 0307 	and.w	r3, r3, #7
 8006558:	4903      	ldr	r1, [pc, #12]	; (8006568 <HAL_RCC_GetPCLK2Freq+0x24>)
 800655a:	5ccb      	ldrb	r3, [r1, r3]
 800655c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006560:	4618      	mov	r0, r3
 8006562:	bd80      	pop	{r7, pc}
 8006564:	40023800 	.word	0x40023800
 8006568:	08013818 	.word	0x08013818

0800656c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	220f      	movs	r2, #15
 800657a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800657c:	4b12      	ldr	r3, [pc, #72]	; (80065c8 <HAL_RCC_GetClockConfig+0x5c>)
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f003 0203 	and.w	r2, r3, #3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006588:	4b0f      	ldr	r3, [pc, #60]	; (80065c8 <HAL_RCC_GetClockConfig+0x5c>)
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006594:	4b0c      	ldr	r3, [pc, #48]	; (80065c8 <HAL_RCC_GetClockConfig+0x5c>)
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80065a0:	4b09      	ldr	r3, [pc, #36]	; (80065c8 <HAL_RCC_GetClockConfig+0x5c>)
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	08db      	lsrs	r3, r3, #3
 80065a6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80065ae:	4b07      	ldr	r3, [pc, #28]	; (80065cc <HAL_RCC_GetClockConfig+0x60>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 020f 	and.w	r2, r3, #15
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	601a      	str	r2, [r3, #0]
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	40023800 	.word	0x40023800
 80065cc:	40023c00 	.word	0x40023c00

080065d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d101      	bne.n	80065e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e07b      	b.n	80066da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d108      	bne.n	80065fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065f2:	d009      	beq.n	8006608 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	61da      	str	r2, [r3, #28]
 80065fa:	e005      	b.n	8006608 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006614:	b2db      	uxtb	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d106      	bne.n	8006628 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f7fc f8da 	bl	80027dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2202      	movs	r2, #2
 800662c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800663e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006650:	431a      	orrs	r2, r3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800665a:	431a      	orrs	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	f003 0302 	and.w	r3, r3, #2
 8006664:	431a      	orrs	r2, r3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	f003 0301 	and.w	r3, r3, #1
 800666e:	431a      	orrs	r2, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006678:	431a      	orrs	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	69db      	ldr	r3, [r3, #28]
 800667e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006682:	431a      	orrs	r2, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a1b      	ldr	r3, [r3, #32]
 8006688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800668c:	ea42 0103 	orr.w	r1, r2, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006694:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	430a      	orrs	r2, r1
 800669e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	699b      	ldr	r3, [r3, #24]
 80066a4:	0c1b      	lsrs	r3, r3, #16
 80066a6:	f003 0104 	and.w	r1, r3, #4
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ae:	f003 0210 	and.w	r2, r3, #16
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	430a      	orrs	r2, r1
 80066b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	69da      	ldr	r2, [r3, #28]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3708      	adds	r7, #8
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}

080066e2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066e2:	b580      	push	{r7, lr}
 80066e4:	b082      	sub	sp, #8
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d101      	bne.n	80066f4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e041      	b.n	8006778 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d106      	bne.n	800670e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f7fc f8e7 	bl	80028dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2202      	movs	r2, #2
 8006712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	3304      	adds	r3, #4
 800671e:	4619      	mov	r1, r3
 8006720:	4610      	mov	r0, r2
 8006722:	f000 fbb1 	bl	8006e88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2201      	movs	r2, #1
 800672a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2201      	movs	r2, #1
 8006752:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2201      	movs	r2, #1
 800675a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2201      	movs	r2, #1
 800676a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2201      	movs	r2, #1
 8006772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3708      	adds	r7, #8
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b01      	cmp	r3, #1
 8006792:	d001      	beq.n	8006798 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e04e      	b.n	8006836 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2202      	movs	r2, #2
 800679c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68da      	ldr	r2, [r3, #12]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f042 0201 	orr.w	r2, r2, #1
 80067ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a23      	ldr	r2, [pc, #140]	; (8006844 <HAL_TIM_Base_Start_IT+0xc4>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d022      	beq.n	8006800 <HAL_TIM_Base_Start_IT+0x80>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067c2:	d01d      	beq.n	8006800 <HAL_TIM_Base_Start_IT+0x80>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a1f      	ldr	r2, [pc, #124]	; (8006848 <HAL_TIM_Base_Start_IT+0xc8>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d018      	beq.n	8006800 <HAL_TIM_Base_Start_IT+0x80>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a1e      	ldr	r2, [pc, #120]	; (800684c <HAL_TIM_Base_Start_IT+0xcc>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d013      	beq.n	8006800 <HAL_TIM_Base_Start_IT+0x80>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a1c      	ldr	r2, [pc, #112]	; (8006850 <HAL_TIM_Base_Start_IT+0xd0>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d00e      	beq.n	8006800 <HAL_TIM_Base_Start_IT+0x80>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a1b      	ldr	r2, [pc, #108]	; (8006854 <HAL_TIM_Base_Start_IT+0xd4>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d009      	beq.n	8006800 <HAL_TIM_Base_Start_IT+0x80>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a19      	ldr	r2, [pc, #100]	; (8006858 <HAL_TIM_Base_Start_IT+0xd8>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d004      	beq.n	8006800 <HAL_TIM_Base_Start_IT+0x80>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a18      	ldr	r2, [pc, #96]	; (800685c <HAL_TIM_Base_Start_IT+0xdc>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d111      	bne.n	8006824 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f003 0307 	and.w	r3, r3, #7
 800680a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2b06      	cmp	r3, #6
 8006810:	d010      	beq.n	8006834 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f042 0201 	orr.w	r2, r2, #1
 8006820:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006822:	e007      	b.n	8006834 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f042 0201 	orr.w	r2, r2, #1
 8006832:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	3714      	adds	r7, #20
 800683a:	46bd      	mov	sp, r7
 800683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop
 8006844:	40010000 	.word	0x40010000
 8006848:	40000400 	.word	0x40000400
 800684c:	40000800 	.word	0x40000800
 8006850:	40000c00 	.word	0x40000c00
 8006854:	40010400 	.word	0x40010400
 8006858:	40014000 	.word	0x40014000
 800685c:	40001800 	.word	0x40001800

08006860 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b082      	sub	sp, #8
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d101      	bne.n	8006872 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e041      	b.n	80068f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006878:	b2db      	uxtb	r3, r3
 800687a:	2b00      	cmp	r3, #0
 800687c:	d106      	bne.n	800688c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f000 f839 	bl	80068fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2202      	movs	r2, #2
 8006890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	3304      	adds	r3, #4
 800689c:	4619      	mov	r1, r3
 800689e:	4610      	mov	r0, r2
 80068a0:	f000 faf2 	bl	8006e88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3708      	adds	r7, #8
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}

080068fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80068fe:	b480      	push	{r7}
 8006900:	b083      	sub	sp, #12
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006906:	bf00      	nop
 8006908:	370c      	adds	r7, #12
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006912:	b580      	push	{r7, lr}
 8006914:	b082      	sub	sp, #8
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	f003 0302 	and.w	r3, r3, #2
 8006924:	2b02      	cmp	r3, #2
 8006926:	d122      	bne.n	800696e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f003 0302 	and.w	r3, r3, #2
 8006932:	2b02      	cmp	r3, #2
 8006934:	d11b      	bne.n	800696e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f06f 0202 	mvn.w	r2, #2
 800693e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	f003 0303 	and.w	r3, r3, #3
 8006950:	2b00      	cmp	r3, #0
 8006952:	d003      	beq.n	800695c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 fa78 	bl	8006e4a <HAL_TIM_IC_CaptureCallback>
 800695a:	e005      	b.n	8006968 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 fa6a 	bl	8006e36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 fa7b 	bl	8006e5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	f003 0304 	and.w	r3, r3, #4
 8006978:	2b04      	cmp	r3, #4
 800697a:	d122      	bne.n	80069c2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	f003 0304 	and.w	r3, r3, #4
 8006986:	2b04      	cmp	r3, #4
 8006988:	d11b      	bne.n	80069c2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f06f 0204 	mvn.w	r2, #4
 8006992:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d003      	beq.n	80069b0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 fa4e 	bl	8006e4a <HAL_TIM_IC_CaptureCallback>
 80069ae:	e005      	b.n	80069bc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fa40 	bl	8006e36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 fa51 	bl	8006e5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	f003 0308 	and.w	r3, r3, #8
 80069cc:	2b08      	cmp	r3, #8
 80069ce:	d122      	bne.n	8006a16 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	f003 0308 	and.w	r3, r3, #8
 80069da:	2b08      	cmp	r3, #8
 80069dc:	d11b      	bne.n	8006a16 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f06f 0208 	mvn.w	r2, #8
 80069e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2204      	movs	r2, #4
 80069ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	69db      	ldr	r3, [r3, #28]
 80069f4:	f003 0303 	and.w	r3, r3, #3
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d003      	beq.n	8006a04 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 fa24 	bl	8006e4a <HAL_TIM_IC_CaptureCallback>
 8006a02:	e005      	b.n	8006a10 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 fa16 	bl	8006e36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 fa27 	bl	8006e5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	691b      	ldr	r3, [r3, #16]
 8006a1c:	f003 0310 	and.w	r3, r3, #16
 8006a20:	2b10      	cmp	r3, #16
 8006a22:	d122      	bne.n	8006a6a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68db      	ldr	r3, [r3, #12]
 8006a2a:	f003 0310 	and.w	r3, r3, #16
 8006a2e:	2b10      	cmp	r3, #16
 8006a30:	d11b      	bne.n	8006a6a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f06f 0210 	mvn.w	r2, #16
 8006a3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2208      	movs	r2, #8
 8006a40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	69db      	ldr	r3, [r3, #28]
 8006a48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d003      	beq.n	8006a58 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 f9fa 	bl	8006e4a <HAL_TIM_IC_CaptureCallback>
 8006a56:	e005      	b.n	8006a64 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 f9ec 	bl	8006e36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 f9fd 	bl	8006e5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	691b      	ldr	r3, [r3, #16]
 8006a70:	f003 0301 	and.w	r3, r3, #1
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d10e      	bne.n	8006a96 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	f003 0301 	and.w	r3, r3, #1
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d107      	bne.n	8006a96 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f06f 0201 	mvn.w	r2, #1
 8006a8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f7fb fd8d 	bl	80025b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	691b      	ldr	r3, [r3, #16]
 8006a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aa0:	2b80      	cmp	r3, #128	; 0x80
 8006aa2:	d10e      	bne.n	8006ac2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aae:	2b80      	cmp	r3, #128	; 0x80
 8006ab0:	d107      	bne.n	8006ac2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 fd53 	bl	8007568 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006acc:	2b40      	cmp	r3, #64	; 0x40
 8006ace:	d10e      	bne.n	8006aee <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ada:	2b40      	cmp	r3, #64	; 0x40
 8006adc:	d107      	bne.n	8006aee <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f000 f9c2 	bl	8006e72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	f003 0320 	and.w	r3, r3, #32
 8006af8:	2b20      	cmp	r3, #32
 8006afa:	d10e      	bne.n	8006b1a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	f003 0320 	and.w	r3, r3, #32
 8006b06:	2b20      	cmp	r3, #32
 8006b08:	d107      	bne.n	8006b1a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f06f 0220 	mvn.w	r2, #32
 8006b12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f000 fd1d 	bl	8007554 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b1a:	bf00      	nop
 8006b1c:	3708      	adds	r7, #8
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
	...

08006b24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b086      	sub	sp, #24
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	60f8      	str	r0, [r7, #12]
 8006b2c:	60b9      	str	r1, [r7, #8]
 8006b2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b30:	2300      	movs	r3, #0
 8006b32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d101      	bne.n	8006b42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006b3e:	2302      	movs	r3, #2
 8006b40:	e0ae      	b.n	8006ca0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2201      	movs	r2, #1
 8006b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2b0c      	cmp	r3, #12
 8006b4e:	f200 809f 	bhi.w	8006c90 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006b52:	a201      	add	r2, pc, #4	; (adr r2, 8006b58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b58:	08006b8d 	.word	0x08006b8d
 8006b5c:	08006c91 	.word	0x08006c91
 8006b60:	08006c91 	.word	0x08006c91
 8006b64:	08006c91 	.word	0x08006c91
 8006b68:	08006bcd 	.word	0x08006bcd
 8006b6c:	08006c91 	.word	0x08006c91
 8006b70:	08006c91 	.word	0x08006c91
 8006b74:	08006c91 	.word	0x08006c91
 8006b78:	08006c0f 	.word	0x08006c0f
 8006b7c:	08006c91 	.word	0x08006c91
 8006b80:	08006c91 	.word	0x08006c91
 8006b84:	08006c91 	.word	0x08006c91
 8006b88:	08006c4f 	.word	0x08006c4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68b9      	ldr	r1, [r7, #8]
 8006b92:	4618      	mov	r0, r3
 8006b94:	f000 fa18 	bl	8006fc8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	699a      	ldr	r2, [r3, #24]
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f042 0208 	orr.w	r2, r2, #8
 8006ba6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	699a      	ldr	r2, [r3, #24]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0204 	bic.w	r2, r2, #4
 8006bb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	6999      	ldr	r1, [r3, #24]
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	691a      	ldr	r2, [r3, #16]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	619a      	str	r2, [r3, #24]
      break;
 8006bca:	e064      	b.n	8006c96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68b9      	ldr	r1, [r7, #8]
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f000 fa68 	bl	80070a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	699a      	ldr	r2, [r3, #24]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006be6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	699a      	ldr	r2, [r3, #24]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	6999      	ldr	r1, [r3, #24]
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	021a      	lsls	r2, r3, #8
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	619a      	str	r2, [r3, #24]
      break;
 8006c0c:	e043      	b.n	8006c96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	68b9      	ldr	r1, [r7, #8]
 8006c14:	4618      	mov	r0, r3
 8006c16:	f000 fabd 	bl	8007194 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	69da      	ldr	r2, [r3, #28]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f042 0208 	orr.w	r2, r2, #8
 8006c28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	69da      	ldr	r2, [r3, #28]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 0204 	bic.w	r2, r2, #4
 8006c38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	69d9      	ldr	r1, [r3, #28]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	691a      	ldr	r2, [r3, #16]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	61da      	str	r2, [r3, #28]
      break;
 8006c4c:	e023      	b.n	8006c96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68b9      	ldr	r1, [r7, #8]
 8006c54:	4618      	mov	r0, r3
 8006c56:	f000 fb11 	bl	800727c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	69da      	ldr	r2, [r3, #28]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	69da      	ldr	r2, [r3, #28]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	69d9      	ldr	r1, [r3, #28]
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	021a      	lsls	r2, r3, #8
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	430a      	orrs	r2, r1
 8006c8c:	61da      	str	r2, [r3, #28]
      break;
 8006c8e:	e002      	b.n	8006c96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	75fb      	strb	r3, [r7, #23]
      break;
 8006c94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3718      	adds	r7, #24
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b084      	sub	sp, #16
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d101      	bne.n	8006cc4 <HAL_TIM_ConfigClockSource+0x1c>
 8006cc0:	2302      	movs	r3, #2
 8006cc2:	e0b4      	b.n	8006e2e <HAL_TIM_ConfigClockSource+0x186>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2202      	movs	r2, #2
 8006cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006ce2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cfc:	d03e      	beq.n	8006d7c <HAL_TIM_ConfigClockSource+0xd4>
 8006cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d02:	f200 8087 	bhi.w	8006e14 <HAL_TIM_ConfigClockSource+0x16c>
 8006d06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d0a:	f000 8086 	beq.w	8006e1a <HAL_TIM_ConfigClockSource+0x172>
 8006d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d12:	d87f      	bhi.n	8006e14 <HAL_TIM_ConfigClockSource+0x16c>
 8006d14:	2b70      	cmp	r3, #112	; 0x70
 8006d16:	d01a      	beq.n	8006d4e <HAL_TIM_ConfigClockSource+0xa6>
 8006d18:	2b70      	cmp	r3, #112	; 0x70
 8006d1a:	d87b      	bhi.n	8006e14 <HAL_TIM_ConfigClockSource+0x16c>
 8006d1c:	2b60      	cmp	r3, #96	; 0x60
 8006d1e:	d050      	beq.n	8006dc2 <HAL_TIM_ConfigClockSource+0x11a>
 8006d20:	2b60      	cmp	r3, #96	; 0x60
 8006d22:	d877      	bhi.n	8006e14 <HAL_TIM_ConfigClockSource+0x16c>
 8006d24:	2b50      	cmp	r3, #80	; 0x50
 8006d26:	d03c      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0xfa>
 8006d28:	2b50      	cmp	r3, #80	; 0x50
 8006d2a:	d873      	bhi.n	8006e14 <HAL_TIM_ConfigClockSource+0x16c>
 8006d2c:	2b40      	cmp	r3, #64	; 0x40
 8006d2e:	d058      	beq.n	8006de2 <HAL_TIM_ConfigClockSource+0x13a>
 8006d30:	2b40      	cmp	r3, #64	; 0x40
 8006d32:	d86f      	bhi.n	8006e14 <HAL_TIM_ConfigClockSource+0x16c>
 8006d34:	2b30      	cmp	r3, #48	; 0x30
 8006d36:	d064      	beq.n	8006e02 <HAL_TIM_ConfigClockSource+0x15a>
 8006d38:	2b30      	cmp	r3, #48	; 0x30
 8006d3a:	d86b      	bhi.n	8006e14 <HAL_TIM_ConfigClockSource+0x16c>
 8006d3c:	2b20      	cmp	r3, #32
 8006d3e:	d060      	beq.n	8006e02 <HAL_TIM_ConfigClockSource+0x15a>
 8006d40:	2b20      	cmp	r3, #32
 8006d42:	d867      	bhi.n	8006e14 <HAL_TIM_ConfigClockSource+0x16c>
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d05c      	beq.n	8006e02 <HAL_TIM_ConfigClockSource+0x15a>
 8006d48:	2b10      	cmp	r3, #16
 8006d4a:	d05a      	beq.n	8006e02 <HAL_TIM_ConfigClockSource+0x15a>
 8006d4c:	e062      	b.n	8006e14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6818      	ldr	r0, [r3, #0]
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	6899      	ldr	r1, [r3, #8]
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	685a      	ldr	r2, [r3, #4]
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	f000 fb5d 	bl	800741c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	68ba      	ldr	r2, [r7, #8]
 8006d78:	609a      	str	r2, [r3, #8]
      break;
 8006d7a:	e04f      	b.n	8006e1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6818      	ldr	r0, [r3, #0]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	6899      	ldr	r1, [r3, #8]
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	685a      	ldr	r2, [r3, #4]
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	68db      	ldr	r3, [r3, #12]
 8006d8c:	f000 fb46 	bl	800741c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	689a      	ldr	r2, [r3, #8]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d9e:	609a      	str	r2, [r3, #8]
      break;
 8006da0:	e03c      	b.n	8006e1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6818      	ldr	r0, [r3, #0]
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	6859      	ldr	r1, [r3, #4]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	461a      	mov	r2, r3
 8006db0:	f000 faba 	bl	8007328 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2150      	movs	r1, #80	; 0x50
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f000 fb13 	bl	80073e6 <TIM_ITRx_SetConfig>
      break;
 8006dc0:	e02c      	b.n	8006e1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6818      	ldr	r0, [r3, #0]
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	6859      	ldr	r1, [r3, #4]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	461a      	mov	r2, r3
 8006dd0:	f000 fad9 	bl	8007386 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	2160      	movs	r1, #96	; 0x60
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f000 fb03 	bl	80073e6 <TIM_ITRx_SetConfig>
      break;
 8006de0:	e01c      	b.n	8006e1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6818      	ldr	r0, [r3, #0]
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	6859      	ldr	r1, [r3, #4]
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	68db      	ldr	r3, [r3, #12]
 8006dee:	461a      	mov	r2, r3
 8006df0:	f000 fa9a 	bl	8007328 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2140      	movs	r1, #64	; 0x40
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f000 faf3 	bl	80073e6 <TIM_ITRx_SetConfig>
      break;
 8006e00:	e00c      	b.n	8006e1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	4610      	mov	r0, r2
 8006e0e:	f000 faea 	bl	80073e6 <TIM_ITRx_SetConfig>
      break;
 8006e12:	e003      	b.n	8006e1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	73fb      	strb	r3, [r7, #15]
      break;
 8006e18:	e000      	b.n	8006e1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006e1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3710      	adds	r7, #16
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e36:	b480      	push	{r7}
 8006e38:	b083      	sub	sp, #12
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e3e:	bf00      	nop
 8006e40:	370c      	adds	r7, #12
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr

08006e4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e4a:	b480      	push	{r7}
 8006e4c:	b083      	sub	sp, #12
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e52:	bf00      	nop
 8006e54:	370c      	adds	r7, #12
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr

08006e5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b083      	sub	sp, #12
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e66:	bf00      	nop
 8006e68:	370c      	adds	r7, #12
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr

08006e72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e72:	b480      	push	{r7}
 8006e74:	b083      	sub	sp, #12
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e7a:	bf00      	nop
 8006e7c:	370c      	adds	r7, #12
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
	...

08006e88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4a40      	ldr	r2, [pc, #256]	; (8006f9c <TIM_Base_SetConfig+0x114>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d013      	beq.n	8006ec8 <TIM_Base_SetConfig+0x40>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ea6:	d00f      	beq.n	8006ec8 <TIM_Base_SetConfig+0x40>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a3d      	ldr	r2, [pc, #244]	; (8006fa0 <TIM_Base_SetConfig+0x118>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d00b      	beq.n	8006ec8 <TIM_Base_SetConfig+0x40>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a3c      	ldr	r2, [pc, #240]	; (8006fa4 <TIM_Base_SetConfig+0x11c>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d007      	beq.n	8006ec8 <TIM_Base_SetConfig+0x40>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a3b      	ldr	r2, [pc, #236]	; (8006fa8 <TIM_Base_SetConfig+0x120>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d003      	beq.n	8006ec8 <TIM_Base_SetConfig+0x40>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4a3a      	ldr	r2, [pc, #232]	; (8006fac <TIM_Base_SetConfig+0x124>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d108      	bne.n	8006eda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ece:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a2f      	ldr	r2, [pc, #188]	; (8006f9c <TIM_Base_SetConfig+0x114>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d02b      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ee8:	d027      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	4a2c      	ldr	r2, [pc, #176]	; (8006fa0 <TIM_Base_SetConfig+0x118>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d023      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a2b      	ldr	r2, [pc, #172]	; (8006fa4 <TIM_Base_SetConfig+0x11c>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d01f      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a2a      	ldr	r2, [pc, #168]	; (8006fa8 <TIM_Base_SetConfig+0x120>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d01b      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a29      	ldr	r2, [pc, #164]	; (8006fac <TIM_Base_SetConfig+0x124>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d017      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a28      	ldr	r2, [pc, #160]	; (8006fb0 <TIM_Base_SetConfig+0x128>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d013      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a27      	ldr	r2, [pc, #156]	; (8006fb4 <TIM_Base_SetConfig+0x12c>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d00f      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4a26      	ldr	r2, [pc, #152]	; (8006fb8 <TIM_Base_SetConfig+0x130>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d00b      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a25      	ldr	r2, [pc, #148]	; (8006fbc <TIM_Base_SetConfig+0x134>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d007      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a24      	ldr	r2, [pc, #144]	; (8006fc0 <TIM_Base_SetConfig+0x138>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d003      	beq.n	8006f3a <TIM_Base_SetConfig+0xb2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a23      	ldr	r2, [pc, #140]	; (8006fc4 <TIM_Base_SetConfig+0x13c>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d108      	bne.n	8006f4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	695b      	ldr	r3, [r3, #20]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	689a      	ldr	r2, [r3, #8]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4a0a      	ldr	r2, [pc, #40]	; (8006f9c <TIM_Base_SetConfig+0x114>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d003      	beq.n	8006f80 <TIM_Base_SetConfig+0xf8>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a0c      	ldr	r2, [pc, #48]	; (8006fac <TIM_Base_SetConfig+0x124>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d103      	bne.n	8006f88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	691a      	ldr	r2, [r3, #16]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	615a      	str	r2, [r3, #20]
}
 8006f8e:	bf00      	nop
 8006f90:	3714      	adds	r7, #20
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop
 8006f9c:	40010000 	.word	0x40010000
 8006fa0:	40000400 	.word	0x40000400
 8006fa4:	40000800 	.word	0x40000800
 8006fa8:	40000c00 	.word	0x40000c00
 8006fac:	40010400 	.word	0x40010400
 8006fb0:	40014000 	.word	0x40014000
 8006fb4:	40014400 	.word	0x40014400
 8006fb8:	40014800 	.word	0x40014800
 8006fbc:	40001800 	.word	0x40001800
 8006fc0:	40001c00 	.word	0x40001c00
 8006fc4:	40002000 	.word	0x40002000

08006fc8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b087      	sub	sp, #28
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a1b      	ldr	r3, [r3, #32]
 8006fd6:	f023 0201 	bic.w	r2, r3, #1
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a1b      	ldr	r3, [r3, #32]
 8006fe2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f023 0303 	bic.w	r3, r3, #3
 8006ffe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	4313      	orrs	r3, r2
 8007008:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f023 0302 	bic.w	r3, r3, #2
 8007010:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	697a      	ldr	r2, [r7, #20]
 8007018:	4313      	orrs	r3, r2
 800701a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a20      	ldr	r2, [pc, #128]	; (80070a0 <TIM_OC1_SetConfig+0xd8>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d003      	beq.n	800702c <TIM_OC1_SetConfig+0x64>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a1f      	ldr	r2, [pc, #124]	; (80070a4 <TIM_OC1_SetConfig+0xdc>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d10c      	bne.n	8007046 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	f023 0308 	bic.w	r3, r3, #8
 8007032:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	697a      	ldr	r2, [r7, #20]
 800703a:	4313      	orrs	r3, r2
 800703c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f023 0304 	bic.w	r3, r3, #4
 8007044:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a15      	ldr	r2, [pc, #84]	; (80070a0 <TIM_OC1_SetConfig+0xd8>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d003      	beq.n	8007056 <TIM_OC1_SetConfig+0x8e>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a14      	ldr	r2, [pc, #80]	; (80070a4 <TIM_OC1_SetConfig+0xdc>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d111      	bne.n	800707a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800705c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	695b      	ldr	r3, [r3, #20]
 800706a:	693a      	ldr	r2, [r7, #16]
 800706c:	4313      	orrs	r3, r2
 800706e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	699b      	ldr	r3, [r3, #24]
 8007074:	693a      	ldr	r2, [r7, #16]
 8007076:	4313      	orrs	r3, r2
 8007078:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	693a      	ldr	r2, [r7, #16]
 800707e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	697a      	ldr	r2, [r7, #20]
 8007092:	621a      	str	r2, [r3, #32]
}
 8007094:	bf00      	nop
 8007096:	371c      	adds	r7, #28
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	40010000 	.word	0x40010000
 80070a4:	40010400 	.word	0x40010400

080070a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b087      	sub	sp, #28
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6a1b      	ldr	r3, [r3, #32]
 80070b6:	f023 0210 	bic.w	r2, r3, #16
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a1b      	ldr	r3, [r3, #32]
 80070c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	699b      	ldr	r3, [r3, #24]
 80070ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	021b      	lsls	r3, r3, #8
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	f023 0320 	bic.w	r3, r3, #32
 80070f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	011b      	lsls	r3, r3, #4
 80070fa:	697a      	ldr	r2, [r7, #20]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4a22      	ldr	r2, [pc, #136]	; (800718c <TIM_OC2_SetConfig+0xe4>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d003      	beq.n	8007110 <TIM_OC2_SetConfig+0x68>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a21      	ldr	r2, [pc, #132]	; (8007190 <TIM_OC2_SetConfig+0xe8>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d10d      	bne.n	800712c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007116:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	011b      	lsls	r3, r3, #4
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	4313      	orrs	r3, r2
 8007122:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800712a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a17      	ldr	r2, [pc, #92]	; (800718c <TIM_OC2_SetConfig+0xe4>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d003      	beq.n	800713c <TIM_OC2_SetConfig+0x94>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	4a16      	ldr	r2, [pc, #88]	; (8007190 <TIM_OC2_SetConfig+0xe8>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d113      	bne.n	8007164 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007142:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800714a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	695b      	ldr	r3, [r3, #20]
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	693a      	ldr	r2, [r7, #16]
 8007154:	4313      	orrs	r3, r2
 8007156:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	699b      	ldr	r3, [r3, #24]
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	4313      	orrs	r3, r2
 8007162:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	693a      	ldr	r2, [r7, #16]
 8007168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	685a      	ldr	r2, [r3, #4]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	697a      	ldr	r2, [r7, #20]
 800717c:	621a      	str	r2, [r3, #32]
}
 800717e:	bf00      	nop
 8007180:	371c      	adds	r7, #28
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop
 800718c:	40010000 	.word	0x40010000
 8007190:	40010400 	.word	0x40010400

08007194 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007194:	b480      	push	{r7}
 8007196:	b087      	sub	sp, #28
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a1b      	ldr	r3, [r3, #32]
 80071ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	69db      	ldr	r3, [r3, #28]
 80071ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f023 0303 	bic.w	r3, r3, #3
 80071ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	021b      	lsls	r3, r3, #8
 80071e4:	697a      	ldr	r2, [r7, #20]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a21      	ldr	r2, [pc, #132]	; (8007274 <TIM_OC3_SetConfig+0xe0>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d003      	beq.n	80071fa <TIM_OC3_SetConfig+0x66>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a20      	ldr	r2, [pc, #128]	; (8007278 <TIM_OC3_SetConfig+0xe4>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d10d      	bne.n	8007216 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007200:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	021b      	lsls	r3, r3, #8
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	4313      	orrs	r3, r2
 800720c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a16      	ldr	r2, [pc, #88]	; (8007274 <TIM_OC3_SetConfig+0xe0>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d003      	beq.n	8007226 <TIM_OC3_SetConfig+0x92>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a15      	ldr	r2, [pc, #84]	; (8007278 <TIM_OC3_SetConfig+0xe4>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d113      	bne.n	800724e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800722c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007234:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	011b      	lsls	r3, r3, #4
 800723c:	693a      	ldr	r2, [r7, #16]
 800723e:	4313      	orrs	r3, r2
 8007240:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	699b      	ldr	r3, [r3, #24]
 8007246:	011b      	lsls	r3, r3, #4
 8007248:	693a      	ldr	r2, [r7, #16]
 800724a:	4313      	orrs	r3, r2
 800724c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	68fa      	ldr	r2, [r7, #12]
 8007258:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	685a      	ldr	r2, [r3, #4]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	697a      	ldr	r2, [r7, #20]
 8007266:	621a      	str	r2, [r3, #32]
}
 8007268:	bf00      	nop
 800726a:	371c      	adds	r7, #28
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr
 8007274:	40010000 	.word	0x40010000
 8007278:	40010400 	.word	0x40010400

0800727c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800727c:	b480      	push	{r7}
 800727e:	b087      	sub	sp, #28
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a1b      	ldr	r3, [r3, #32]
 800728a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6a1b      	ldr	r3, [r3, #32]
 8007296:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	69db      	ldr	r3, [r3, #28]
 80072a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	021b      	lsls	r3, r3, #8
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	4313      	orrs	r3, r2
 80072be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	031b      	lsls	r3, r3, #12
 80072ce:	693a      	ldr	r2, [r7, #16]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4a12      	ldr	r2, [pc, #72]	; (8007320 <TIM_OC4_SetConfig+0xa4>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d003      	beq.n	80072e4 <TIM_OC4_SetConfig+0x68>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	4a11      	ldr	r2, [pc, #68]	; (8007324 <TIM_OC4_SetConfig+0xa8>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d109      	bne.n	80072f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	695b      	ldr	r3, [r3, #20]
 80072f0:	019b      	lsls	r3, r3, #6
 80072f2:	697a      	ldr	r2, [r7, #20]
 80072f4:	4313      	orrs	r3, r2
 80072f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	68fa      	ldr	r2, [r7, #12]
 8007302:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	685a      	ldr	r2, [r3, #4]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	693a      	ldr	r2, [r7, #16]
 8007310:	621a      	str	r2, [r3, #32]
}
 8007312:	bf00      	nop
 8007314:	371c      	adds	r7, #28
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop
 8007320:	40010000 	.word	0x40010000
 8007324:	40010400 	.word	0x40010400

08007328 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007328:	b480      	push	{r7}
 800732a:	b087      	sub	sp, #28
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6a1b      	ldr	r3, [r3, #32]
 8007338:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6a1b      	ldr	r3, [r3, #32]
 800733e:	f023 0201 	bic.w	r2, r3, #1
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	011b      	lsls	r3, r3, #4
 8007358:	693a      	ldr	r2, [r7, #16]
 800735a:	4313      	orrs	r3, r2
 800735c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	f023 030a 	bic.w	r3, r3, #10
 8007364:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	4313      	orrs	r3, r2
 800736c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	697a      	ldr	r2, [r7, #20]
 8007378:	621a      	str	r2, [r3, #32]
}
 800737a:	bf00      	nop
 800737c:	371c      	adds	r7, #28
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007386:	b480      	push	{r7}
 8007388:	b087      	sub	sp, #28
 800738a:	af00      	add	r7, sp, #0
 800738c:	60f8      	str	r0, [r7, #12]
 800738e:	60b9      	str	r1, [r7, #8]
 8007390:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	f023 0210 	bic.w	r2, r3, #16
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6a1b      	ldr	r3, [r3, #32]
 80073a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	031b      	lsls	r3, r3, #12
 80073b6:	697a      	ldr	r2, [r7, #20]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	011b      	lsls	r3, r3, #4
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	697a      	ldr	r2, [r7, #20]
 80073d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	621a      	str	r2, [r3, #32]
}
 80073da:	bf00      	nop
 80073dc:	371c      	adds	r7, #28
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073e6:	b480      	push	{r7}
 80073e8:	b085      	sub	sp, #20
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
 80073ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073fe:	683a      	ldr	r2, [r7, #0]
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	4313      	orrs	r3, r2
 8007404:	f043 0307 	orr.w	r3, r3, #7
 8007408:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	609a      	str	r2, [r3, #8]
}
 8007410:	bf00      	nop
 8007412:	3714      	adds	r7, #20
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800741c:	b480      	push	{r7}
 800741e:	b087      	sub	sp, #28
 8007420:	af00      	add	r7, sp, #0
 8007422:	60f8      	str	r0, [r7, #12]
 8007424:	60b9      	str	r1, [r7, #8]
 8007426:	607a      	str	r2, [r7, #4]
 8007428:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	689b      	ldr	r3, [r3, #8]
 800742e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007436:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	021a      	lsls	r2, r3, #8
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	431a      	orrs	r2, r3
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	4313      	orrs	r3, r2
 8007444:	697a      	ldr	r2, [r7, #20]
 8007446:	4313      	orrs	r3, r2
 8007448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	697a      	ldr	r2, [r7, #20]
 800744e:	609a      	str	r2, [r3, #8]
}
 8007450:	bf00      	nop
 8007452:	371c      	adds	r7, #28
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800746c:	2b01      	cmp	r3, #1
 800746e:	d101      	bne.n	8007474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007470:	2302      	movs	r3, #2
 8007472:	e05a      	b.n	800752a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2202      	movs	r2, #2
 8007480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800749a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a21      	ldr	r2, [pc, #132]	; (8007538 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d022      	beq.n	80074fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074c0:	d01d      	beq.n	80074fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a1d      	ldr	r2, [pc, #116]	; (800753c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d018      	beq.n	80074fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a1b      	ldr	r2, [pc, #108]	; (8007540 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d013      	beq.n	80074fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a1a      	ldr	r2, [pc, #104]	; (8007544 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d00e      	beq.n	80074fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a18      	ldr	r2, [pc, #96]	; (8007548 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d009      	beq.n	80074fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a17      	ldr	r2, [pc, #92]	; (800754c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d004      	beq.n	80074fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a15      	ldr	r2, [pc, #84]	; (8007550 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d10c      	bne.n	8007518 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007504:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	68ba      	ldr	r2, [r7, #8]
 800750c:	4313      	orrs	r3, r2
 800750e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68ba      	ldr	r2, [r7, #8]
 8007516:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3714      	adds	r7, #20
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	40010000 	.word	0x40010000
 800753c:	40000400 	.word	0x40000400
 8007540:	40000800 	.word	0x40000800
 8007544:	40000c00 	.word	0x40000c00
 8007548:	40010400 	.word	0x40010400
 800754c:	40014000 	.word	0x40014000
 8007550:	40001800 	.word	0x40001800

08007554 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007554:	b480      	push	{r7}
 8007556:	b083      	sub	sp, #12
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800755c:	bf00      	nop
 800755e:	370c      	adds	r7, #12
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr

08007568 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007570:	bf00      	nop
 8007572:	370c      	adds	r7, #12
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d101      	bne.n	800758e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e03f      	b.n	800760e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007594:	b2db      	uxtb	r3, r3
 8007596:	2b00      	cmp	r3, #0
 8007598:	d106      	bne.n	80075a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f7fb f9f8 	bl	8002998 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2224      	movs	r2, #36	; 0x24
 80075ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	68da      	ldr	r2, [r3, #12]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80075be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f000 f9cb 	bl	800795c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	691a      	ldr	r2, [r3, #16]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	695a      	ldr	r2, [r3, #20]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	68da      	ldr	r2, [r3, #12]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80075f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2220      	movs	r2, #32
 8007600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2220      	movs	r2, #32
 8007608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	3708      	adds	r7, #8
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}

08007616 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007616:	b580      	push	{r7, lr}
 8007618:	b08a      	sub	sp, #40	; 0x28
 800761a:	af02      	add	r7, sp, #8
 800761c:	60f8      	str	r0, [r7, #12]
 800761e:	60b9      	str	r1, [r7, #8]
 8007620:	603b      	str	r3, [r7, #0]
 8007622:	4613      	mov	r3, r2
 8007624:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007626:	2300      	movs	r3, #0
 8007628:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007630:	b2db      	uxtb	r3, r3
 8007632:	2b20      	cmp	r3, #32
 8007634:	d17c      	bne.n	8007730 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d002      	beq.n	8007642 <HAL_UART_Transmit+0x2c>
 800763c:	88fb      	ldrh	r3, [r7, #6]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d101      	bne.n	8007646 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e075      	b.n	8007732 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800764c:	2b01      	cmp	r3, #1
 800764e:	d101      	bne.n	8007654 <HAL_UART_Transmit+0x3e>
 8007650:	2302      	movs	r3, #2
 8007652:	e06e      	b.n	8007732 <HAL_UART_Transmit+0x11c>
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2201      	movs	r2, #1
 8007658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2221      	movs	r2, #33	; 0x21
 8007666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800766a:	f7fb fbe1 	bl	8002e30 <HAL_GetTick>
 800766e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	88fa      	ldrh	r2, [r7, #6]
 8007674:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	88fa      	ldrh	r2, [r7, #6]
 800767a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007684:	d108      	bne.n	8007698 <HAL_UART_Transmit+0x82>
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	691b      	ldr	r3, [r3, #16]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d104      	bne.n	8007698 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800768e:	2300      	movs	r3, #0
 8007690:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	61bb      	str	r3, [r7, #24]
 8007696:	e003      	b.n	80076a0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800769c:	2300      	movs	r3, #0
 800769e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80076a8:	e02a      	b.n	8007700 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	9300      	str	r3, [sp, #0]
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	2200      	movs	r2, #0
 80076b2:	2180      	movs	r1, #128	; 0x80
 80076b4:	68f8      	ldr	r0, [r7, #12]
 80076b6:	f000 f8e2 	bl	800787e <UART_WaitOnFlagUntilTimeout>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d001      	beq.n	80076c4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e036      	b.n	8007732 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80076c4:	69fb      	ldr	r3, [r7, #28]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10b      	bne.n	80076e2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80076ca:	69bb      	ldr	r3, [r7, #24]
 80076cc:	881b      	ldrh	r3, [r3, #0]
 80076ce:	461a      	mov	r2, r3
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80076da:	69bb      	ldr	r3, [r7, #24]
 80076dc:	3302      	adds	r3, #2
 80076de:	61bb      	str	r3, [r7, #24]
 80076e0:	e007      	b.n	80076f2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80076e2:	69fb      	ldr	r3, [r7, #28]
 80076e4:	781a      	ldrb	r2, [r3, #0]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80076ec:	69fb      	ldr	r3, [r7, #28]
 80076ee:	3301      	adds	r3, #1
 80076f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	3b01      	subs	r3, #1
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007704:	b29b      	uxth	r3, r3
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1cf      	bne.n	80076aa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	2200      	movs	r2, #0
 8007712:	2140      	movs	r1, #64	; 0x40
 8007714:	68f8      	ldr	r0, [r7, #12]
 8007716:	f000 f8b2 	bl	800787e <UART_WaitOnFlagUntilTimeout>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d001      	beq.n	8007724 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007720:	2303      	movs	r3, #3
 8007722:	e006      	b.n	8007732 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2220      	movs	r2, #32
 8007728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800772c:	2300      	movs	r3, #0
 800772e:	e000      	b.n	8007732 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007730:	2302      	movs	r3, #2
  }
}
 8007732:	4618      	mov	r0, r3
 8007734:	3720      	adds	r7, #32
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}

0800773a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800773a:	b580      	push	{r7, lr}
 800773c:	b08a      	sub	sp, #40	; 0x28
 800773e:	af02      	add	r7, sp, #8
 8007740:	60f8      	str	r0, [r7, #12]
 8007742:	60b9      	str	r1, [r7, #8]
 8007744:	603b      	str	r3, [r7, #0]
 8007746:	4613      	mov	r3, r2
 8007748:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800774a:	2300      	movs	r3, #0
 800774c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b20      	cmp	r3, #32
 8007758:	f040 808c 	bne.w	8007874 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d002      	beq.n	8007768 <HAL_UART_Receive+0x2e>
 8007762:	88fb      	ldrh	r3, [r7, #6]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d101      	bne.n	800776c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	e084      	b.n	8007876 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007772:	2b01      	cmp	r3, #1
 8007774:	d101      	bne.n	800777a <HAL_UART_Receive+0x40>
 8007776:	2302      	movs	r3, #2
 8007778:	e07d      	b.n	8007876 <HAL_UART_Receive+0x13c>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2201      	movs	r2, #1
 800777e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2200      	movs	r2, #0
 8007786:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2222      	movs	r2, #34	; 0x22
 800778c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2200      	movs	r2, #0
 8007794:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007796:	f7fb fb4b 	bl	8002e30 <HAL_GetTick>
 800779a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	88fa      	ldrh	r2, [r7, #6]
 80077a0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	88fa      	ldrh	r2, [r7, #6]
 80077a6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077b0:	d108      	bne.n	80077c4 <HAL_UART_Receive+0x8a>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d104      	bne.n	80077c4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80077ba:	2300      	movs	r3, #0
 80077bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	61bb      	str	r3, [r7, #24]
 80077c2:	e003      	b.n	80077cc <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80077c8:	2300      	movs	r3, #0
 80077ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80077d4:	e043      	b.n	800785e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	9300      	str	r3, [sp, #0]
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	2200      	movs	r2, #0
 80077de:	2120      	movs	r1, #32
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f000 f84c 	bl	800787e <UART_WaitOnFlagUntilTimeout>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d001      	beq.n	80077f0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e042      	b.n	8007876 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d10c      	bne.n	8007810 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007802:	b29a      	uxth	r2, r3
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	3302      	adds	r3, #2
 800780c:	61bb      	str	r3, [r7, #24]
 800780e:	e01f      	b.n	8007850 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007818:	d007      	beq.n	800782a <HAL_UART_Receive+0xf0>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10a      	bne.n	8007838 <HAL_UART_Receive+0xfe>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d106      	bne.n	8007838 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	b2da      	uxtb	r2, r3
 8007832:	69fb      	ldr	r3, [r7, #28]
 8007834:	701a      	strb	r2, [r3, #0]
 8007836:	e008      	b.n	800784a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	b2db      	uxtb	r3, r3
 8007840:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007844:	b2da      	uxtb	r2, r3
 8007846:	69fb      	ldr	r3, [r7, #28]
 8007848:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	3301      	adds	r3, #1
 800784e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007854:	b29b      	uxth	r3, r3
 8007856:	3b01      	subs	r3, #1
 8007858:	b29a      	uxth	r2, r3
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007862:	b29b      	uxth	r3, r3
 8007864:	2b00      	cmp	r3, #0
 8007866:	d1b6      	bne.n	80077d6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2220      	movs	r2, #32
 800786c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8007870:	2300      	movs	r3, #0
 8007872:	e000      	b.n	8007876 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8007874:	2302      	movs	r3, #2
  }
}
 8007876:	4618      	mov	r0, r3
 8007878:	3720      	adds	r7, #32
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}

0800787e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b090      	sub	sp, #64	; 0x40
 8007882:	af00      	add	r7, sp, #0
 8007884:	60f8      	str	r0, [r7, #12]
 8007886:	60b9      	str	r1, [r7, #8]
 8007888:	603b      	str	r3, [r7, #0]
 800788a:	4613      	mov	r3, r2
 800788c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800788e:	e050      	b.n	8007932 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007890:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007892:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007896:	d04c      	beq.n	8007932 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007898:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800789a:	2b00      	cmp	r3, #0
 800789c:	d007      	beq.n	80078ae <UART_WaitOnFlagUntilTimeout+0x30>
 800789e:	f7fb fac7 	bl	8002e30 <HAL_GetTick>
 80078a2:	4602      	mov	r2, r0
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	1ad3      	subs	r3, r2, r3
 80078a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d241      	bcs.n	8007932 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	330c      	adds	r3, #12
 80078b4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b8:	e853 3f00 	ldrex	r3, [r3]
 80078bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80078c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	330c      	adds	r3, #12
 80078cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80078ce:	637a      	str	r2, [r7, #52]	; 0x34
 80078d0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078d6:	e841 2300 	strex	r3, r2, [r1]
 80078da:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d1e5      	bne.n	80078ae <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	3314      	adds	r3, #20
 80078e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	e853 3f00 	ldrex	r3, [r3]
 80078f0:	613b      	str	r3, [r7, #16]
   return(result);
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	f023 0301 	bic.w	r3, r3, #1
 80078f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	3314      	adds	r3, #20
 8007900:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007902:	623a      	str	r2, [r7, #32]
 8007904:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007906:	69f9      	ldr	r1, [r7, #28]
 8007908:	6a3a      	ldr	r2, [r7, #32]
 800790a:	e841 2300 	strex	r3, r2, [r1]
 800790e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007910:	69bb      	ldr	r3, [r7, #24]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1e5      	bne.n	80078e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2220      	movs	r2, #32
 800791a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2220      	movs	r2, #32
 8007922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e00f      	b.n	8007952 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	4013      	ands	r3, r2
 800793c:	68ba      	ldr	r2, [r7, #8]
 800793e:	429a      	cmp	r2, r3
 8007940:	bf0c      	ite	eq
 8007942:	2301      	moveq	r3, #1
 8007944:	2300      	movne	r3, #0
 8007946:	b2db      	uxtb	r3, r3
 8007948:	461a      	mov	r2, r3
 800794a:	79fb      	ldrb	r3, [r7, #7]
 800794c:	429a      	cmp	r2, r3
 800794e:	d09f      	beq.n	8007890 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3740      	adds	r7, #64	; 0x40
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}
	...

0800795c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800795c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007960:	b09f      	sub	sp, #124	; 0x7c
 8007962:	af00      	add	r7, sp, #0
 8007964:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007966:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	691b      	ldr	r3, [r3, #16]
 800796c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007972:	68d9      	ldr	r1, [r3, #12]
 8007974:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	ea40 0301 	orr.w	r3, r0, r1
 800797c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800797e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007980:	689a      	ldr	r2, [r3, #8]
 8007982:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	431a      	orrs	r2, r3
 8007988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	431a      	orrs	r2, r3
 800798e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007990:	69db      	ldr	r3, [r3, #28]
 8007992:	4313      	orrs	r3, r2
 8007994:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007996:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80079a0:	f021 010c 	bic.w	r1, r1, #12
 80079a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80079aa:	430b      	orrs	r3, r1
 80079ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80079ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	695b      	ldr	r3, [r3, #20]
 80079b4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80079b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079ba:	6999      	ldr	r1, [r3, #24]
 80079bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	ea40 0301 	orr.w	r3, r0, r1
 80079c4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80079c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	4bc5      	ldr	r3, [pc, #788]	; (8007ce0 <UART_SetConfig+0x384>)
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d004      	beq.n	80079da <UART_SetConfig+0x7e>
 80079d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	4bc3      	ldr	r3, [pc, #780]	; (8007ce4 <UART_SetConfig+0x388>)
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d103      	bne.n	80079e2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80079da:	f7fe fdb3 	bl	8006544 <HAL_RCC_GetPCLK2Freq>
 80079de:	6778      	str	r0, [r7, #116]	; 0x74
 80079e0:	e002      	b.n	80079e8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80079e2:	f7fe fd9b 	bl	800651c <HAL_RCC_GetPCLK1Freq>
 80079e6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079ea:	69db      	ldr	r3, [r3, #28]
 80079ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079f0:	f040 80b6 	bne.w	8007b60 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80079f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079f6:	461c      	mov	r4, r3
 80079f8:	f04f 0500 	mov.w	r5, #0
 80079fc:	4622      	mov	r2, r4
 80079fe:	462b      	mov	r3, r5
 8007a00:	1891      	adds	r1, r2, r2
 8007a02:	6439      	str	r1, [r7, #64]	; 0x40
 8007a04:	415b      	adcs	r3, r3
 8007a06:	647b      	str	r3, [r7, #68]	; 0x44
 8007a08:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007a0c:	1912      	adds	r2, r2, r4
 8007a0e:	eb45 0303 	adc.w	r3, r5, r3
 8007a12:	f04f 0000 	mov.w	r0, #0
 8007a16:	f04f 0100 	mov.w	r1, #0
 8007a1a:	00d9      	lsls	r1, r3, #3
 8007a1c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007a20:	00d0      	lsls	r0, r2, #3
 8007a22:	4602      	mov	r2, r0
 8007a24:	460b      	mov	r3, r1
 8007a26:	1911      	adds	r1, r2, r4
 8007a28:	6639      	str	r1, [r7, #96]	; 0x60
 8007a2a:	416b      	adcs	r3, r5
 8007a2c:	667b      	str	r3, [r7, #100]	; 0x64
 8007a2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	461a      	mov	r2, r3
 8007a34:	f04f 0300 	mov.w	r3, #0
 8007a38:	1891      	adds	r1, r2, r2
 8007a3a:	63b9      	str	r1, [r7, #56]	; 0x38
 8007a3c:	415b      	adcs	r3, r3
 8007a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007a44:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007a48:	f7f9 f92e 	bl	8000ca8 <__aeabi_uldivmod>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	460b      	mov	r3, r1
 8007a50:	4ba5      	ldr	r3, [pc, #660]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007a52:	fba3 2302 	umull	r2, r3, r3, r2
 8007a56:	095b      	lsrs	r3, r3, #5
 8007a58:	011e      	lsls	r6, r3, #4
 8007a5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a5c:	461c      	mov	r4, r3
 8007a5e:	f04f 0500 	mov.w	r5, #0
 8007a62:	4622      	mov	r2, r4
 8007a64:	462b      	mov	r3, r5
 8007a66:	1891      	adds	r1, r2, r2
 8007a68:	6339      	str	r1, [r7, #48]	; 0x30
 8007a6a:	415b      	adcs	r3, r3
 8007a6c:	637b      	str	r3, [r7, #52]	; 0x34
 8007a6e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007a72:	1912      	adds	r2, r2, r4
 8007a74:	eb45 0303 	adc.w	r3, r5, r3
 8007a78:	f04f 0000 	mov.w	r0, #0
 8007a7c:	f04f 0100 	mov.w	r1, #0
 8007a80:	00d9      	lsls	r1, r3, #3
 8007a82:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007a86:	00d0      	lsls	r0, r2, #3
 8007a88:	4602      	mov	r2, r0
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	1911      	adds	r1, r2, r4
 8007a8e:	65b9      	str	r1, [r7, #88]	; 0x58
 8007a90:	416b      	adcs	r3, r5
 8007a92:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	461a      	mov	r2, r3
 8007a9a:	f04f 0300 	mov.w	r3, #0
 8007a9e:	1891      	adds	r1, r2, r2
 8007aa0:	62b9      	str	r1, [r7, #40]	; 0x28
 8007aa2:	415b      	adcs	r3, r3
 8007aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007aa6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007aaa:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007aae:	f7f9 f8fb 	bl	8000ca8 <__aeabi_uldivmod>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	4b8c      	ldr	r3, [pc, #560]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007ab8:	fba3 1302 	umull	r1, r3, r3, r2
 8007abc:	095b      	lsrs	r3, r3, #5
 8007abe:	2164      	movs	r1, #100	; 0x64
 8007ac0:	fb01 f303 	mul.w	r3, r1, r3
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	00db      	lsls	r3, r3, #3
 8007ac8:	3332      	adds	r3, #50	; 0x32
 8007aca:	4a87      	ldr	r2, [pc, #540]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007acc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ad0:	095b      	lsrs	r3, r3, #5
 8007ad2:	005b      	lsls	r3, r3, #1
 8007ad4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ad8:	441e      	add	r6, r3
 8007ada:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007adc:	4618      	mov	r0, r3
 8007ade:	f04f 0100 	mov.w	r1, #0
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	1894      	adds	r4, r2, r2
 8007ae8:	623c      	str	r4, [r7, #32]
 8007aea:	415b      	adcs	r3, r3
 8007aec:	627b      	str	r3, [r7, #36]	; 0x24
 8007aee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007af2:	1812      	adds	r2, r2, r0
 8007af4:	eb41 0303 	adc.w	r3, r1, r3
 8007af8:	f04f 0400 	mov.w	r4, #0
 8007afc:	f04f 0500 	mov.w	r5, #0
 8007b00:	00dd      	lsls	r5, r3, #3
 8007b02:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007b06:	00d4      	lsls	r4, r2, #3
 8007b08:	4622      	mov	r2, r4
 8007b0a:	462b      	mov	r3, r5
 8007b0c:	1814      	adds	r4, r2, r0
 8007b0e:	653c      	str	r4, [r7, #80]	; 0x50
 8007b10:	414b      	adcs	r3, r1
 8007b12:	657b      	str	r3, [r7, #84]	; 0x54
 8007b14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	461a      	mov	r2, r3
 8007b1a:	f04f 0300 	mov.w	r3, #0
 8007b1e:	1891      	adds	r1, r2, r2
 8007b20:	61b9      	str	r1, [r7, #24]
 8007b22:	415b      	adcs	r3, r3
 8007b24:	61fb      	str	r3, [r7, #28]
 8007b26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b2a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007b2e:	f7f9 f8bb 	bl	8000ca8 <__aeabi_uldivmod>
 8007b32:	4602      	mov	r2, r0
 8007b34:	460b      	mov	r3, r1
 8007b36:	4b6c      	ldr	r3, [pc, #432]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007b38:	fba3 1302 	umull	r1, r3, r3, r2
 8007b3c:	095b      	lsrs	r3, r3, #5
 8007b3e:	2164      	movs	r1, #100	; 0x64
 8007b40:	fb01 f303 	mul.w	r3, r1, r3
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	00db      	lsls	r3, r3, #3
 8007b48:	3332      	adds	r3, #50	; 0x32
 8007b4a:	4a67      	ldr	r2, [pc, #412]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b50:	095b      	lsrs	r3, r3, #5
 8007b52:	f003 0207 	and.w	r2, r3, #7
 8007b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4432      	add	r2, r6
 8007b5c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007b5e:	e0b9      	b.n	8007cd4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b62:	461c      	mov	r4, r3
 8007b64:	f04f 0500 	mov.w	r5, #0
 8007b68:	4622      	mov	r2, r4
 8007b6a:	462b      	mov	r3, r5
 8007b6c:	1891      	adds	r1, r2, r2
 8007b6e:	6139      	str	r1, [r7, #16]
 8007b70:	415b      	adcs	r3, r3
 8007b72:	617b      	str	r3, [r7, #20]
 8007b74:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007b78:	1912      	adds	r2, r2, r4
 8007b7a:	eb45 0303 	adc.w	r3, r5, r3
 8007b7e:	f04f 0000 	mov.w	r0, #0
 8007b82:	f04f 0100 	mov.w	r1, #0
 8007b86:	00d9      	lsls	r1, r3, #3
 8007b88:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007b8c:	00d0      	lsls	r0, r2, #3
 8007b8e:	4602      	mov	r2, r0
 8007b90:	460b      	mov	r3, r1
 8007b92:	eb12 0804 	adds.w	r8, r2, r4
 8007b96:	eb43 0905 	adc.w	r9, r3, r5
 8007b9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f04f 0100 	mov.w	r1, #0
 8007ba4:	f04f 0200 	mov.w	r2, #0
 8007ba8:	f04f 0300 	mov.w	r3, #0
 8007bac:	008b      	lsls	r3, r1, #2
 8007bae:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007bb2:	0082      	lsls	r2, r0, #2
 8007bb4:	4640      	mov	r0, r8
 8007bb6:	4649      	mov	r1, r9
 8007bb8:	f7f9 f876 	bl	8000ca8 <__aeabi_uldivmod>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	4b49      	ldr	r3, [pc, #292]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007bc2:	fba3 2302 	umull	r2, r3, r3, r2
 8007bc6:	095b      	lsrs	r3, r3, #5
 8007bc8:	011e      	lsls	r6, r3, #4
 8007bca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f04f 0100 	mov.w	r1, #0
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	1894      	adds	r4, r2, r2
 8007bd8:	60bc      	str	r4, [r7, #8]
 8007bda:	415b      	adcs	r3, r3
 8007bdc:	60fb      	str	r3, [r7, #12]
 8007bde:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007be2:	1812      	adds	r2, r2, r0
 8007be4:	eb41 0303 	adc.w	r3, r1, r3
 8007be8:	f04f 0400 	mov.w	r4, #0
 8007bec:	f04f 0500 	mov.w	r5, #0
 8007bf0:	00dd      	lsls	r5, r3, #3
 8007bf2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007bf6:	00d4      	lsls	r4, r2, #3
 8007bf8:	4622      	mov	r2, r4
 8007bfa:	462b      	mov	r3, r5
 8007bfc:	1814      	adds	r4, r2, r0
 8007bfe:	64bc      	str	r4, [r7, #72]	; 0x48
 8007c00:	414b      	adcs	r3, r1
 8007c02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f04f 0100 	mov.w	r1, #0
 8007c0e:	f04f 0200 	mov.w	r2, #0
 8007c12:	f04f 0300 	mov.w	r3, #0
 8007c16:	008b      	lsls	r3, r1, #2
 8007c18:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007c1c:	0082      	lsls	r2, r0, #2
 8007c1e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007c22:	f7f9 f841 	bl	8000ca8 <__aeabi_uldivmod>
 8007c26:	4602      	mov	r2, r0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	4b2f      	ldr	r3, [pc, #188]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007c2c:	fba3 1302 	umull	r1, r3, r3, r2
 8007c30:	095b      	lsrs	r3, r3, #5
 8007c32:	2164      	movs	r1, #100	; 0x64
 8007c34:	fb01 f303 	mul.w	r3, r1, r3
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	011b      	lsls	r3, r3, #4
 8007c3c:	3332      	adds	r3, #50	; 0x32
 8007c3e:	4a2a      	ldr	r2, [pc, #168]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007c40:	fba2 2303 	umull	r2, r3, r2, r3
 8007c44:	095b      	lsrs	r3, r3, #5
 8007c46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c4a:	441e      	add	r6, r3
 8007c4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f04f 0100 	mov.w	r1, #0
 8007c54:	4602      	mov	r2, r0
 8007c56:	460b      	mov	r3, r1
 8007c58:	1894      	adds	r4, r2, r2
 8007c5a:	603c      	str	r4, [r7, #0]
 8007c5c:	415b      	adcs	r3, r3
 8007c5e:	607b      	str	r3, [r7, #4]
 8007c60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c64:	1812      	adds	r2, r2, r0
 8007c66:	eb41 0303 	adc.w	r3, r1, r3
 8007c6a:	f04f 0400 	mov.w	r4, #0
 8007c6e:	f04f 0500 	mov.w	r5, #0
 8007c72:	00dd      	lsls	r5, r3, #3
 8007c74:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007c78:	00d4      	lsls	r4, r2, #3
 8007c7a:	4622      	mov	r2, r4
 8007c7c:	462b      	mov	r3, r5
 8007c7e:	eb12 0a00 	adds.w	sl, r2, r0
 8007c82:	eb43 0b01 	adc.w	fp, r3, r1
 8007c86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f04f 0100 	mov.w	r1, #0
 8007c90:	f04f 0200 	mov.w	r2, #0
 8007c94:	f04f 0300 	mov.w	r3, #0
 8007c98:	008b      	lsls	r3, r1, #2
 8007c9a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007c9e:	0082      	lsls	r2, r0, #2
 8007ca0:	4650      	mov	r0, sl
 8007ca2:	4659      	mov	r1, fp
 8007ca4:	f7f9 f800 	bl	8000ca8 <__aeabi_uldivmod>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	460b      	mov	r3, r1
 8007cac:	4b0e      	ldr	r3, [pc, #56]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007cae:	fba3 1302 	umull	r1, r3, r3, r2
 8007cb2:	095b      	lsrs	r3, r3, #5
 8007cb4:	2164      	movs	r1, #100	; 0x64
 8007cb6:	fb01 f303 	mul.w	r3, r1, r3
 8007cba:	1ad3      	subs	r3, r2, r3
 8007cbc:	011b      	lsls	r3, r3, #4
 8007cbe:	3332      	adds	r3, #50	; 0x32
 8007cc0:	4a09      	ldr	r2, [pc, #36]	; (8007ce8 <UART_SetConfig+0x38c>)
 8007cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc6:	095b      	lsrs	r3, r3, #5
 8007cc8:	f003 020f 	and.w	r2, r3, #15
 8007ccc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4432      	add	r2, r6
 8007cd2:	609a      	str	r2, [r3, #8]
}
 8007cd4:	bf00      	nop
 8007cd6:	377c      	adds	r7, #124	; 0x7c
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cde:	bf00      	nop
 8007ce0:	40011000 	.word	0x40011000
 8007ce4:	40011400 	.word	0x40011400
 8007ce8:	51eb851f 	.word	0x51eb851f

08007cec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007cec:	b084      	sub	sp, #16
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b084      	sub	sp, #16
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
 8007cf6:	f107 001c 	add.w	r0, r7, #28
 8007cfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d00:	2b01      	cmp	r3, #1
 8007d02:	d122      	bne.n	8007d4a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d08:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007d18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d1c:	687a      	ldr	r2, [r7, #4]
 8007d1e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d105      	bne.n	8007d3e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f001 fb1c 	bl	800937c <USB_CoreReset>
 8007d44:	4603      	mov	r3, r0
 8007d46:	73fb      	strb	r3, [r7, #15]
 8007d48:	e01a      	b.n	8007d80 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f001 fb10 	bl	800937c <USB_CoreReset>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007d60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d106      	bne.n	8007d74 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d6a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	639a      	str	r2, [r3, #56]	; 0x38
 8007d72:	e005      	b.n	8007d80 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d78:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	d10b      	bne.n	8007d9e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	f043 0206 	orr.w	r2, r3, #6
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	f043 0220 	orr.w	r2, r3, #32
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007daa:	b004      	add	sp, #16
 8007dac:	4770      	bx	lr
	...

08007db0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b087      	sub	sp, #28
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	4613      	mov	r3, r2
 8007dbc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007dbe:	79fb      	ldrb	r3, [r7, #7]
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d165      	bne.n	8007e90 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	4a41      	ldr	r2, [pc, #260]	; (8007ecc <USB_SetTurnaroundTime+0x11c>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d906      	bls.n	8007dda <USB_SetTurnaroundTime+0x2a>
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	4a40      	ldr	r2, [pc, #256]	; (8007ed0 <USB_SetTurnaroundTime+0x120>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d202      	bcs.n	8007dda <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007dd4:	230f      	movs	r3, #15
 8007dd6:	617b      	str	r3, [r7, #20]
 8007dd8:	e062      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	4a3c      	ldr	r2, [pc, #240]	; (8007ed0 <USB_SetTurnaroundTime+0x120>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d306      	bcc.n	8007df0 <USB_SetTurnaroundTime+0x40>
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	4a3b      	ldr	r2, [pc, #236]	; (8007ed4 <USB_SetTurnaroundTime+0x124>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d202      	bcs.n	8007df0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007dea:	230e      	movs	r3, #14
 8007dec:	617b      	str	r3, [r7, #20]
 8007dee:	e057      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	4a38      	ldr	r2, [pc, #224]	; (8007ed4 <USB_SetTurnaroundTime+0x124>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d306      	bcc.n	8007e06 <USB_SetTurnaroundTime+0x56>
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	4a37      	ldr	r2, [pc, #220]	; (8007ed8 <USB_SetTurnaroundTime+0x128>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d202      	bcs.n	8007e06 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007e00:	230d      	movs	r3, #13
 8007e02:	617b      	str	r3, [r7, #20]
 8007e04:	e04c      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	4a33      	ldr	r2, [pc, #204]	; (8007ed8 <USB_SetTurnaroundTime+0x128>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d306      	bcc.n	8007e1c <USB_SetTurnaroundTime+0x6c>
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	4a32      	ldr	r2, [pc, #200]	; (8007edc <USB_SetTurnaroundTime+0x12c>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d802      	bhi.n	8007e1c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007e16:	230c      	movs	r3, #12
 8007e18:	617b      	str	r3, [r7, #20]
 8007e1a:	e041      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	4a2f      	ldr	r2, [pc, #188]	; (8007edc <USB_SetTurnaroundTime+0x12c>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d906      	bls.n	8007e32 <USB_SetTurnaroundTime+0x82>
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	4a2e      	ldr	r2, [pc, #184]	; (8007ee0 <USB_SetTurnaroundTime+0x130>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d802      	bhi.n	8007e32 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007e2c:	230b      	movs	r3, #11
 8007e2e:	617b      	str	r3, [r7, #20]
 8007e30:	e036      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	4a2a      	ldr	r2, [pc, #168]	; (8007ee0 <USB_SetTurnaroundTime+0x130>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d906      	bls.n	8007e48 <USB_SetTurnaroundTime+0x98>
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	4a29      	ldr	r2, [pc, #164]	; (8007ee4 <USB_SetTurnaroundTime+0x134>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d802      	bhi.n	8007e48 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007e42:	230a      	movs	r3, #10
 8007e44:	617b      	str	r3, [r7, #20]
 8007e46:	e02b      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	4a26      	ldr	r2, [pc, #152]	; (8007ee4 <USB_SetTurnaroundTime+0x134>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d906      	bls.n	8007e5e <USB_SetTurnaroundTime+0xae>
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	4a25      	ldr	r2, [pc, #148]	; (8007ee8 <USB_SetTurnaroundTime+0x138>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d202      	bcs.n	8007e5e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007e58:	2309      	movs	r3, #9
 8007e5a:	617b      	str	r3, [r7, #20]
 8007e5c:	e020      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	4a21      	ldr	r2, [pc, #132]	; (8007ee8 <USB_SetTurnaroundTime+0x138>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d306      	bcc.n	8007e74 <USB_SetTurnaroundTime+0xc4>
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	4a20      	ldr	r2, [pc, #128]	; (8007eec <USB_SetTurnaroundTime+0x13c>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d802      	bhi.n	8007e74 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007e6e:	2308      	movs	r3, #8
 8007e70:	617b      	str	r3, [r7, #20]
 8007e72:	e015      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	4a1d      	ldr	r2, [pc, #116]	; (8007eec <USB_SetTurnaroundTime+0x13c>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d906      	bls.n	8007e8a <USB_SetTurnaroundTime+0xda>
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	4a1c      	ldr	r2, [pc, #112]	; (8007ef0 <USB_SetTurnaroundTime+0x140>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d202      	bcs.n	8007e8a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007e84:	2307      	movs	r3, #7
 8007e86:	617b      	str	r3, [r7, #20]
 8007e88:	e00a      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007e8a:	2306      	movs	r3, #6
 8007e8c:	617b      	str	r3, [r7, #20]
 8007e8e:	e007      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007e90:	79fb      	ldrb	r3, [r7, #7]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d102      	bne.n	8007e9c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007e96:	2309      	movs	r3, #9
 8007e98:	617b      	str	r3, [r7, #20]
 8007e9a:	e001      	b.n	8007ea0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007e9c:	2309      	movs	r3, #9
 8007e9e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	68da      	ldr	r2, [r3, #12]
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	029b      	lsls	r3, r3, #10
 8007eb4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007eb8:	431a      	orrs	r2, r3
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ebe:	2300      	movs	r3, #0
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	371c      	adds	r7, #28
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr
 8007ecc:	00d8acbf 	.word	0x00d8acbf
 8007ed0:	00e4e1c0 	.word	0x00e4e1c0
 8007ed4:	00f42400 	.word	0x00f42400
 8007ed8:	01067380 	.word	0x01067380
 8007edc:	011a499f 	.word	0x011a499f
 8007ee0:	01312cff 	.word	0x01312cff
 8007ee4:	014ca43f 	.word	0x014ca43f
 8007ee8:	016e3600 	.word	0x016e3600
 8007eec:	01a6ab1f 	.word	0x01a6ab1f
 8007ef0:	01e84800 	.word	0x01e84800

08007ef4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	f043 0201 	orr.w	r2, r3, #1
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	370c      	adds	r7, #12
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr

08007f16 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b083      	sub	sp, #12
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	689b      	ldr	r3, [r3, #8]
 8007f22:	f023 0201 	bic.w	r2, r3, #1
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f2a:	2300      	movs	r3, #0
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	460b      	mov	r3, r1
 8007f42:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007f44:	2300      	movs	r3, #0
 8007f46:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	68db      	ldr	r3, [r3, #12]
 8007f4c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007f54:	78fb      	ldrb	r3, [r7, #3]
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d115      	bne.n	8007f86 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007f66:	2001      	movs	r0, #1
 8007f68:	f7fa ff6e 	bl	8002e48 <HAL_Delay>
      ms++;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f001 f972 	bl	800925c <USB_GetMode>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d01e      	beq.n	8007fbc <USB_SetCurrentMode+0x84>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2b31      	cmp	r3, #49	; 0x31
 8007f82:	d9f0      	bls.n	8007f66 <USB_SetCurrentMode+0x2e>
 8007f84:	e01a      	b.n	8007fbc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007f86:	78fb      	ldrb	r3, [r7, #3]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d115      	bne.n	8007fb8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007f98:	2001      	movs	r0, #1
 8007f9a:	f7fa ff55 	bl	8002e48 <HAL_Delay>
      ms++;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f001 f959 	bl	800925c <USB_GetMode>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d005      	beq.n	8007fbc <USB_SetCurrentMode+0x84>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b31      	cmp	r3, #49	; 0x31
 8007fb4:	d9f0      	bls.n	8007f98 <USB_SetCurrentMode+0x60>
 8007fb6:	e001      	b.n	8007fbc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e005      	b.n	8007fc8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2b32      	cmp	r3, #50	; 0x32
 8007fc0:	d101      	bne.n	8007fc6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e000      	b.n	8007fc8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007fc6:	2300      	movs	r3, #0
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3710      	adds	r7, #16
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007fd0:	b084      	sub	sp, #16
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b086      	sub	sp, #24
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
 8007fda:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007fde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007fea:	2300      	movs	r3, #0
 8007fec:	613b      	str	r3, [r7, #16]
 8007fee:	e009      	b.n	8008004 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	3340      	adds	r3, #64	; 0x40
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	4413      	add	r3, r2
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	3301      	adds	r3, #1
 8008002:	613b      	str	r3, [r7, #16]
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	2b0e      	cmp	r3, #14
 8008008:	d9f2      	bls.n	8007ff0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800800a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800800c:	2b00      	cmp	r3, #0
 800800e:	d11c      	bne.n	800804a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	68fa      	ldr	r2, [r7, #12]
 800801a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800801e:	f043 0302 	orr.w	r3, r3, #2
 8008022:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008028:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008034:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008040:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	639a      	str	r2, [r3, #56]	; 0x38
 8008048:	e00b      	b.n	8008062 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800804e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800805a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008068:	461a      	mov	r2, r3
 800806a:	2300      	movs	r3, #0
 800806c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008074:	4619      	mov	r1, r3
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800807c:	461a      	mov	r2, r3
 800807e:	680b      	ldr	r3, [r1, #0]
 8008080:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008084:	2b01      	cmp	r3, #1
 8008086:	d10c      	bne.n	80080a2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800808a:	2b00      	cmp	r3, #0
 800808c:	d104      	bne.n	8008098 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800808e:	2100      	movs	r1, #0
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f945 	bl	8008320 <USB_SetDevSpeed>
 8008096:	e008      	b.n	80080aa <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008098:	2101      	movs	r1, #1
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 f940 	bl	8008320 <USB_SetDevSpeed>
 80080a0:	e003      	b.n	80080aa <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80080a2:	2103      	movs	r1, #3
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 f93b 	bl	8008320 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80080aa:	2110      	movs	r1, #16
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 f8f3 	bl	8008298 <USB_FlushTxFifo>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d001      	beq.n	80080bc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f000 f90f 	bl	80082e0 <USB_FlushRxFifo>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d001      	beq.n	80080cc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080d2:	461a      	mov	r2, r3
 80080d4:	2300      	movs	r3, #0
 80080d6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080de:	461a      	mov	r2, r3
 80080e0:	2300      	movs	r3, #0
 80080e2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080ea:	461a      	mov	r2, r3
 80080ec:	2300      	movs	r3, #0
 80080ee:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080f0:	2300      	movs	r3, #0
 80080f2:	613b      	str	r3, [r7, #16]
 80080f4:	e043      	b.n	800817e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	015a      	lsls	r2, r3, #5
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	4413      	add	r3, r2
 80080fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008108:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800810c:	d118      	bne.n	8008140 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d10a      	bne.n	800812a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	015a      	lsls	r2, r3, #5
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	4413      	add	r3, r2
 800811c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008120:	461a      	mov	r2, r3
 8008122:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	e013      	b.n	8008152 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	015a      	lsls	r2, r3, #5
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	4413      	add	r3, r2
 8008132:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008136:	461a      	mov	r2, r3
 8008138:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800813c:	6013      	str	r3, [r2, #0]
 800813e:	e008      	b.n	8008152 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	015a      	lsls	r2, r3, #5
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	4413      	add	r3, r2
 8008148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800814c:	461a      	mov	r2, r3
 800814e:	2300      	movs	r3, #0
 8008150:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	015a      	lsls	r2, r3, #5
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	4413      	add	r3, r2
 800815a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800815e:	461a      	mov	r2, r3
 8008160:	2300      	movs	r3, #0
 8008162:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	015a      	lsls	r2, r3, #5
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	4413      	add	r3, r2
 800816c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008170:	461a      	mov	r2, r3
 8008172:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008176:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	3301      	adds	r3, #1
 800817c:	613b      	str	r3, [r7, #16]
 800817e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008180:	693a      	ldr	r2, [r7, #16]
 8008182:	429a      	cmp	r2, r3
 8008184:	d3b7      	bcc.n	80080f6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008186:	2300      	movs	r3, #0
 8008188:	613b      	str	r3, [r7, #16]
 800818a:	e043      	b.n	8008214 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	015a      	lsls	r2, r3, #5
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	4413      	add	r3, r2
 8008194:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800819e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80081a2:	d118      	bne.n	80081d6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d10a      	bne.n	80081c0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	015a      	lsls	r2, r3, #5
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	4413      	add	r3, r2
 80081b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081b6:	461a      	mov	r2, r3
 80081b8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80081bc:	6013      	str	r3, [r2, #0]
 80081be:	e013      	b.n	80081e8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	015a      	lsls	r2, r3, #5
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	4413      	add	r3, r2
 80081c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081cc:	461a      	mov	r2, r3
 80081ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80081d2:	6013      	str	r3, [r2, #0]
 80081d4:	e008      	b.n	80081e8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	015a      	lsls	r2, r3, #5
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	4413      	add	r3, r2
 80081de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081e2:	461a      	mov	r2, r3
 80081e4:	2300      	movs	r3, #0
 80081e6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	015a      	lsls	r2, r3, #5
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	4413      	add	r3, r2
 80081f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f4:	461a      	mov	r2, r3
 80081f6:	2300      	movs	r3, #0
 80081f8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	015a      	lsls	r2, r3, #5
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	4413      	add	r3, r2
 8008202:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008206:	461a      	mov	r2, r3
 8008208:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800820c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800820e:	693b      	ldr	r3, [r7, #16]
 8008210:	3301      	adds	r3, #1
 8008212:	613b      	str	r3, [r7, #16]
 8008214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008216:	693a      	ldr	r2, [r7, #16]
 8008218:	429a      	cmp	r2, r3
 800821a:	d3b7      	bcc.n	800818c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	68fa      	ldr	r2, [r7, #12]
 8008226:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800822a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800822e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800823c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800823e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008240:	2b00      	cmp	r3, #0
 8008242:	d105      	bne.n	8008250 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	699b      	ldr	r3, [r3, #24]
 8008248:	f043 0210 	orr.w	r2, r3, #16
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	699a      	ldr	r2, [r3, #24]
 8008254:	4b0f      	ldr	r3, [pc, #60]	; (8008294 <USB_DevInit+0x2c4>)
 8008256:	4313      	orrs	r3, r2
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800825c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800825e:	2b00      	cmp	r3, #0
 8008260:	d005      	beq.n	800826e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	699b      	ldr	r3, [r3, #24]
 8008266:	f043 0208 	orr.w	r2, r3, #8
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800826e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008270:	2b01      	cmp	r3, #1
 8008272:	d107      	bne.n	8008284 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800827c:	f043 0304 	orr.w	r3, r3, #4
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008284:	7dfb      	ldrb	r3, [r7, #23]
}
 8008286:	4618      	mov	r0, r3
 8008288:	3718      	adds	r7, #24
 800828a:	46bd      	mov	sp, r7
 800828c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008290:	b004      	add	sp, #16
 8008292:	4770      	bx	lr
 8008294:	803c3800 	.word	0x803c3800

08008298 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008298:	b480      	push	{r7}
 800829a:	b085      	sub	sp, #20
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
 80082a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80082a2:	2300      	movs	r3, #0
 80082a4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	019b      	lsls	r3, r3, #6
 80082aa:	f043 0220 	orr.w	r2, r3, #32
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	3301      	adds	r3, #1
 80082b6:	60fb      	str	r3, [r7, #12]
 80082b8:	4a08      	ldr	r2, [pc, #32]	; (80082dc <USB_FlushTxFifo+0x44>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d901      	bls.n	80082c2 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80082be:	2303      	movs	r3, #3
 80082c0:	e006      	b.n	80082d0 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	691b      	ldr	r3, [r3, #16]
 80082c6:	f003 0320 	and.w	r3, r3, #32
 80082ca:	2b20      	cmp	r3, #32
 80082cc:	d0f1      	beq.n	80082b2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80082ce:	2300      	movs	r3, #0
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3714      	adds	r7, #20
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr
 80082dc:	00030d40 	.word	0x00030d40

080082e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082e8:	2300      	movs	r3, #0
 80082ea:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2210      	movs	r2, #16
 80082f0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	3301      	adds	r3, #1
 80082f6:	60fb      	str	r3, [r7, #12]
 80082f8:	4a08      	ldr	r2, [pc, #32]	; (800831c <USB_FlushRxFifo+0x3c>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d901      	bls.n	8008302 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e006      	b.n	8008310 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	691b      	ldr	r3, [r3, #16]
 8008306:	f003 0310 	and.w	r3, r3, #16
 800830a:	2b10      	cmp	r3, #16
 800830c:	d0f1      	beq.n	80082f2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	00030d40 	.word	0x00030d40

08008320 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008320:	b480      	push	{r7}
 8008322:	b085      	sub	sp, #20
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	460b      	mov	r3, r1
 800832a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	78fb      	ldrb	r3, [r7, #3]
 800833a:	68f9      	ldr	r1, [r7, #12]
 800833c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008340:	4313      	orrs	r3, r2
 8008342:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008344:	2300      	movs	r3, #0
}
 8008346:	4618      	mov	r0, r3
 8008348:	3714      	adds	r7, #20
 800834a:	46bd      	mov	sp, r7
 800834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008350:	4770      	bx	lr

08008352 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008352:	b480      	push	{r7}
 8008354:	b087      	sub	sp, #28
 8008356:	af00      	add	r7, sp, #0
 8008358:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	f003 0306 	and.w	r3, r3, #6
 800836a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d102      	bne.n	8008378 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008372:	2300      	movs	r3, #0
 8008374:	75fb      	strb	r3, [r7, #23]
 8008376:	e00a      	b.n	800838e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2b02      	cmp	r3, #2
 800837c:	d002      	beq.n	8008384 <USB_GetDevSpeed+0x32>
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2b06      	cmp	r3, #6
 8008382:	d102      	bne.n	800838a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008384:	2302      	movs	r3, #2
 8008386:	75fb      	strb	r3, [r7, #23]
 8008388:	e001      	b.n	800838e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800838a:	230f      	movs	r3, #15
 800838c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800838e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008390:	4618      	mov	r0, r3
 8008392:	371c      	adds	r7, #28
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800839c:	b480      	push	{r7}
 800839e:	b085      	sub	sp, #20
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	785b      	ldrb	r3, [r3, #1]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d13a      	bne.n	800842e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083be:	69da      	ldr	r2, [r3, #28]
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	f003 030f 	and.w	r3, r3, #15
 80083c8:	2101      	movs	r1, #1
 80083ca:	fa01 f303 	lsl.w	r3, r1, r3
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	68f9      	ldr	r1, [r7, #12]
 80083d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083d6:	4313      	orrs	r3, r2
 80083d8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	015a      	lsls	r2, r3, #5
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	4413      	add	r3, r2
 80083e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d155      	bne.n	800849c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	015a      	lsls	r2, r3, #5
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	78db      	ldrb	r3, [r3, #3]
 800840a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800840c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	059b      	lsls	r3, r3, #22
 8008412:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008414:	4313      	orrs	r3, r2
 8008416:	68ba      	ldr	r2, [r7, #8]
 8008418:	0151      	lsls	r1, r2, #5
 800841a:	68fa      	ldr	r2, [r7, #12]
 800841c:	440a      	add	r2, r1
 800841e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008422:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008426:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800842a:	6013      	str	r3, [r2, #0]
 800842c:	e036      	b.n	800849c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008434:	69da      	ldr	r2, [r3, #28]
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	f003 030f 	and.w	r3, r3, #15
 800843e:	2101      	movs	r1, #1
 8008440:	fa01 f303 	lsl.w	r3, r1, r3
 8008444:	041b      	lsls	r3, r3, #16
 8008446:	68f9      	ldr	r1, [r7, #12]
 8008448:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800844c:	4313      	orrs	r3, r2
 800844e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	015a      	lsls	r2, r3, #5
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	4413      	add	r3, r2
 8008458:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008462:	2b00      	cmp	r3, #0
 8008464:	d11a      	bne.n	800849c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	015a      	lsls	r2, r3, #5
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	4413      	add	r3, r2
 800846e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	78db      	ldrb	r3, [r3, #3]
 8008480:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008482:	430b      	orrs	r3, r1
 8008484:	4313      	orrs	r3, r2
 8008486:	68ba      	ldr	r2, [r7, #8]
 8008488:	0151      	lsls	r1, r2, #5
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	440a      	add	r2, r1
 800848e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008492:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008496:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800849a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3714      	adds	r7, #20
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr
	...

080084ac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b085      	sub	sp, #20
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	785b      	ldrb	r3, [r3, #1]
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d161      	bne.n	800858c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084de:	d11f      	bne.n	8008520 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	015a      	lsls	r2, r3, #5
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	4413      	add	r3, r2
 80084e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	68ba      	ldr	r2, [r7, #8]
 80084f0:	0151      	lsls	r1, r2, #5
 80084f2:	68fa      	ldr	r2, [r7, #12]
 80084f4:	440a      	add	r2, r1
 80084f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084fa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80084fe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	015a      	lsls	r2, r3, #5
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	4413      	add	r3, r2
 8008508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	0151      	lsls	r1, r2, #5
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	440a      	add	r2, r1
 8008516:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800851a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800851e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008526:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	f003 030f 	and.w	r3, r3, #15
 8008530:	2101      	movs	r1, #1
 8008532:	fa01 f303 	lsl.w	r3, r1, r3
 8008536:	b29b      	uxth	r3, r3
 8008538:	43db      	mvns	r3, r3
 800853a:	68f9      	ldr	r1, [r7, #12]
 800853c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008540:	4013      	ands	r3, r2
 8008542:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800854a:	69da      	ldr	r2, [r3, #28]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	f003 030f 	and.w	r3, r3, #15
 8008554:	2101      	movs	r1, #1
 8008556:	fa01 f303 	lsl.w	r3, r1, r3
 800855a:	b29b      	uxth	r3, r3
 800855c:	43db      	mvns	r3, r3
 800855e:	68f9      	ldr	r1, [r7, #12]
 8008560:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008564:	4013      	ands	r3, r2
 8008566:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	015a      	lsls	r2, r3, #5
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	4413      	add	r3, r2
 8008570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008574:	681a      	ldr	r2, [r3, #0]
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	0159      	lsls	r1, r3, #5
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	440b      	add	r3, r1
 800857e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008582:	4619      	mov	r1, r3
 8008584:	4b35      	ldr	r3, [pc, #212]	; (800865c <USB_DeactivateEndpoint+0x1b0>)
 8008586:	4013      	ands	r3, r2
 8008588:	600b      	str	r3, [r1, #0]
 800858a:	e060      	b.n	800864e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	015a      	lsls	r2, r3, #5
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	4413      	add	r3, r2
 8008594:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800859e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085a2:	d11f      	bne.n	80085e4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	015a      	lsls	r2, r3, #5
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	4413      	add	r3, r2
 80085ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	68ba      	ldr	r2, [r7, #8]
 80085b4:	0151      	lsls	r1, r2, #5
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	440a      	add	r2, r1
 80085ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085be:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80085c2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	015a      	lsls	r2, r3, #5
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	4413      	add	r3, r2
 80085cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	68ba      	ldr	r2, [r7, #8]
 80085d4:	0151      	lsls	r1, r2, #5
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	440a      	add	r2, r1
 80085da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80085e2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	f003 030f 	and.w	r3, r3, #15
 80085f4:	2101      	movs	r1, #1
 80085f6:	fa01 f303 	lsl.w	r3, r1, r3
 80085fa:	041b      	lsls	r3, r3, #16
 80085fc:	43db      	mvns	r3, r3
 80085fe:	68f9      	ldr	r1, [r7, #12]
 8008600:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008604:	4013      	ands	r3, r2
 8008606:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800860e:	69da      	ldr	r2, [r3, #28]
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	781b      	ldrb	r3, [r3, #0]
 8008614:	f003 030f 	and.w	r3, r3, #15
 8008618:	2101      	movs	r1, #1
 800861a:	fa01 f303 	lsl.w	r3, r1, r3
 800861e:	041b      	lsls	r3, r3, #16
 8008620:	43db      	mvns	r3, r3
 8008622:	68f9      	ldr	r1, [r7, #12]
 8008624:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008628:	4013      	ands	r3, r2
 800862a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	015a      	lsls	r2, r3, #5
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	4413      	add	r3, r2
 8008634:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	0159      	lsls	r1, r3, #5
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	440b      	add	r3, r1
 8008642:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008646:	4619      	mov	r1, r3
 8008648:	4b05      	ldr	r3, [pc, #20]	; (8008660 <USB_DeactivateEndpoint+0x1b4>)
 800864a:	4013      	ands	r3, r2
 800864c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	3714      	adds	r7, #20
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr
 800865c:	ec337800 	.word	0xec337800
 8008660:	eff37800 	.word	0xeff37800

08008664 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b08a      	sub	sp, #40	; 0x28
 8008668:	af02      	add	r7, sp, #8
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	4613      	mov	r3, r2
 8008670:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	781b      	ldrb	r3, [r3, #0]
 800867a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	785b      	ldrb	r3, [r3, #1]
 8008680:	2b01      	cmp	r3, #1
 8008682:	f040 815c 	bne.w	800893e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	695b      	ldr	r3, [r3, #20]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d132      	bne.n	80086f4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	015a      	lsls	r2, r3, #5
 8008692:	69fb      	ldr	r3, [r7, #28]
 8008694:	4413      	add	r3, r2
 8008696:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800869a:	691b      	ldr	r3, [r3, #16]
 800869c:	69ba      	ldr	r2, [r7, #24]
 800869e:	0151      	lsls	r1, r2, #5
 80086a0:	69fa      	ldr	r2, [r7, #28]
 80086a2:	440a      	add	r2, r1
 80086a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086a8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80086ac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80086b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	015a      	lsls	r2, r3, #5
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	4413      	add	r3, r2
 80086ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086be:	691b      	ldr	r3, [r3, #16]
 80086c0:	69ba      	ldr	r2, [r7, #24]
 80086c2:	0151      	lsls	r1, r2, #5
 80086c4:	69fa      	ldr	r2, [r7, #28]
 80086c6:	440a      	add	r2, r1
 80086c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80086d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	015a      	lsls	r2, r3, #5
 80086d6:	69fb      	ldr	r3, [r7, #28]
 80086d8:	4413      	add	r3, r2
 80086da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	69ba      	ldr	r2, [r7, #24]
 80086e2:	0151      	lsls	r1, r2, #5
 80086e4:	69fa      	ldr	r2, [r7, #28]
 80086e6:	440a      	add	r2, r1
 80086e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086ec:	0cdb      	lsrs	r3, r3, #19
 80086ee:	04db      	lsls	r3, r3, #19
 80086f0:	6113      	str	r3, [r2, #16]
 80086f2:	e074      	b.n	80087de <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80086f4:	69bb      	ldr	r3, [r7, #24]
 80086f6:	015a      	lsls	r2, r3, #5
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	4413      	add	r3, r2
 80086fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008700:	691b      	ldr	r3, [r3, #16]
 8008702:	69ba      	ldr	r2, [r7, #24]
 8008704:	0151      	lsls	r1, r2, #5
 8008706:	69fa      	ldr	r2, [r7, #28]
 8008708:	440a      	add	r2, r1
 800870a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800870e:	0cdb      	lsrs	r3, r3, #19
 8008710:	04db      	lsls	r3, r3, #19
 8008712:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008714:	69bb      	ldr	r3, [r7, #24]
 8008716:	015a      	lsls	r2, r3, #5
 8008718:	69fb      	ldr	r3, [r7, #28]
 800871a:	4413      	add	r3, r2
 800871c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008720:	691b      	ldr	r3, [r3, #16]
 8008722:	69ba      	ldr	r2, [r7, #24]
 8008724:	0151      	lsls	r1, r2, #5
 8008726:	69fa      	ldr	r2, [r7, #28]
 8008728:	440a      	add	r2, r1
 800872a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800872e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008732:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008736:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	015a      	lsls	r2, r3, #5
 800873c:	69fb      	ldr	r3, [r7, #28]
 800873e:	4413      	add	r3, r2
 8008740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008744:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	6959      	ldr	r1, [r3, #20]
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	440b      	add	r3, r1
 8008750:	1e59      	subs	r1, r3, #1
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	fbb1 f3f3 	udiv	r3, r1, r3
 800875a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800875c:	4b9d      	ldr	r3, [pc, #628]	; (80089d4 <USB_EPStartXfer+0x370>)
 800875e:	400b      	ands	r3, r1
 8008760:	69b9      	ldr	r1, [r7, #24]
 8008762:	0148      	lsls	r0, r1, #5
 8008764:	69f9      	ldr	r1, [r7, #28]
 8008766:	4401      	add	r1, r0
 8008768:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800876c:	4313      	orrs	r3, r2
 800876e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008770:	69bb      	ldr	r3, [r7, #24]
 8008772:	015a      	lsls	r2, r3, #5
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	4413      	add	r3, r2
 8008778:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800877c:	691a      	ldr	r2, [r3, #16]
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	695b      	ldr	r3, [r3, #20]
 8008782:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008786:	69b9      	ldr	r1, [r7, #24]
 8008788:	0148      	lsls	r0, r1, #5
 800878a:	69f9      	ldr	r1, [r7, #28]
 800878c:	4401      	add	r1, r0
 800878e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008792:	4313      	orrs	r3, r2
 8008794:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	78db      	ldrb	r3, [r3, #3]
 800879a:	2b01      	cmp	r3, #1
 800879c:	d11f      	bne.n	80087de <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800879e:	69bb      	ldr	r3, [r7, #24]
 80087a0:	015a      	lsls	r2, r3, #5
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	4413      	add	r3, r2
 80087a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087aa:	691b      	ldr	r3, [r3, #16]
 80087ac:	69ba      	ldr	r2, [r7, #24]
 80087ae:	0151      	lsls	r1, r2, #5
 80087b0:	69fa      	ldr	r2, [r7, #28]
 80087b2:	440a      	add	r2, r1
 80087b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087b8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80087bc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	015a      	lsls	r2, r3, #5
 80087c2:	69fb      	ldr	r3, [r7, #28]
 80087c4:	4413      	add	r3, r2
 80087c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087ca:	691b      	ldr	r3, [r3, #16]
 80087cc:	69ba      	ldr	r2, [r7, #24]
 80087ce:	0151      	lsls	r1, r2, #5
 80087d0:	69fa      	ldr	r2, [r7, #28]
 80087d2:	440a      	add	r2, r1
 80087d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80087dc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80087de:	79fb      	ldrb	r3, [r7, #7]
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d14b      	bne.n	800887c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d009      	beq.n	8008800 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	015a      	lsls	r2, r3, #5
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	4413      	add	r3, r2
 80087f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087f8:	461a      	mov	r2, r3
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	691b      	ldr	r3, [r3, #16]
 80087fe:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	78db      	ldrb	r3, [r3, #3]
 8008804:	2b01      	cmp	r3, #1
 8008806:	d128      	bne.n	800885a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008814:	2b00      	cmp	r3, #0
 8008816:	d110      	bne.n	800883a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008818:	69bb      	ldr	r3, [r7, #24]
 800881a:	015a      	lsls	r2, r3, #5
 800881c:	69fb      	ldr	r3, [r7, #28]
 800881e:	4413      	add	r3, r2
 8008820:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	69ba      	ldr	r2, [r7, #24]
 8008828:	0151      	lsls	r1, r2, #5
 800882a:	69fa      	ldr	r2, [r7, #28]
 800882c:	440a      	add	r2, r1
 800882e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008832:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008836:	6013      	str	r3, [r2, #0]
 8008838:	e00f      	b.n	800885a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	015a      	lsls	r2, r3, #5
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	4413      	add	r3, r2
 8008842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	69ba      	ldr	r2, [r7, #24]
 800884a:	0151      	lsls	r1, r2, #5
 800884c:	69fa      	ldr	r2, [r7, #28]
 800884e:	440a      	add	r2, r1
 8008850:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008858:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800885a:	69bb      	ldr	r3, [r7, #24]
 800885c:	015a      	lsls	r2, r3, #5
 800885e:	69fb      	ldr	r3, [r7, #28]
 8008860:	4413      	add	r3, r2
 8008862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	69ba      	ldr	r2, [r7, #24]
 800886a:	0151      	lsls	r1, r2, #5
 800886c:	69fa      	ldr	r2, [r7, #28]
 800886e:	440a      	add	r2, r1
 8008870:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008874:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008878:	6013      	str	r3, [r2, #0]
 800887a:	e12f      	b.n	8008adc <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800887c:	69bb      	ldr	r3, [r7, #24]
 800887e:	015a      	lsls	r2, r3, #5
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	4413      	add	r3, r2
 8008884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	69ba      	ldr	r2, [r7, #24]
 800888c:	0151      	lsls	r1, r2, #5
 800888e:	69fa      	ldr	r2, [r7, #28]
 8008890:	440a      	add	r2, r1
 8008892:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008896:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800889a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	78db      	ldrb	r3, [r3, #3]
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d015      	beq.n	80088d0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	695b      	ldr	r3, [r3, #20]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 8117 	beq.w	8008adc <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80088ae:	69fb      	ldr	r3, [r7, #28]
 80088b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	f003 030f 	and.w	r3, r3, #15
 80088be:	2101      	movs	r1, #1
 80088c0:	fa01 f303 	lsl.w	r3, r1, r3
 80088c4:	69f9      	ldr	r1, [r7, #28]
 80088c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80088ca:	4313      	orrs	r3, r2
 80088cc:	634b      	str	r3, [r1, #52]	; 0x34
 80088ce:	e105      	b.n	8008adc <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d110      	bne.n	8008902 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80088e0:	69bb      	ldr	r3, [r7, #24]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	69ba      	ldr	r2, [r7, #24]
 80088f0:	0151      	lsls	r1, r2, #5
 80088f2:	69fa      	ldr	r2, [r7, #28]
 80088f4:	440a      	add	r2, r1
 80088f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80088fe:	6013      	str	r3, [r2, #0]
 8008900:	e00f      	b.n	8008922 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008902:	69bb      	ldr	r3, [r7, #24]
 8008904:	015a      	lsls	r2, r3, #5
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	4413      	add	r3, r2
 800890a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	69ba      	ldr	r2, [r7, #24]
 8008912:	0151      	lsls	r1, r2, #5
 8008914:	69fa      	ldr	r2, [r7, #28]
 8008916:	440a      	add	r2, r1
 8008918:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800891c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008920:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	68d9      	ldr	r1, [r3, #12]
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	781a      	ldrb	r2, [r3, #0]
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	695b      	ldr	r3, [r3, #20]
 800892e:	b298      	uxth	r0, r3
 8008930:	79fb      	ldrb	r3, [r7, #7]
 8008932:	9300      	str	r3, [sp, #0]
 8008934:	4603      	mov	r3, r0
 8008936:	68f8      	ldr	r0, [r7, #12]
 8008938:	f000 fa2b 	bl	8008d92 <USB_WritePacket>
 800893c:	e0ce      	b.n	8008adc <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	015a      	lsls	r2, r3, #5
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	4413      	add	r3, r2
 8008946:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	69ba      	ldr	r2, [r7, #24]
 800894e:	0151      	lsls	r1, r2, #5
 8008950:	69fa      	ldr	r2, [r7, #28]
 8008952:	440a      	add	r2, r1
 8008954:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008958:	0cdb      	lsrs	r3, r3, #19
 800895a:	04db      	lsls	r3, r3, #19
 800895c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	015a      	lsls	r2, r3, #5
 8008962:	69fb      	ldr	r3, [r7, #28]
 8008964:	4413      	add	r3, r2
 8008966:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800896a:	691b      	ldr	r3, [r3, #16]
 800896c:	69ba      	ldr	r2, [r7, #24]
 800896e:	0151      	lsls	r1, r2, #5
 8008970:	69fa      	ldr	r2, [r7, #28]
 8008972:	440a      	add	r2, r1
 8008974:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008978:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800897c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008980:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	695b      	ldr	r3, [r3, #20]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d126      	bne.n	80089d8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800898a:	69bb      	ldr	r3, [r7, #24]
 800898c:	015a      	lsls	r2, r3, #5
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	4413      	add	r3, r2
 8008992:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008996:	691a      	ldr	r2, [r3, #16]
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089a0:	69b9      	ldr	r1, [r7, #24]
 80089a2:	0148      	lsls	r0, r1, #5
 80089a4:	69f9      	ldr	r1, [r7, #28]
 80089a6:	4401      	add	r1, r0
 80089a8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80089ac:	4313      	orrs	r3, r2
 80089ae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80089b0:	69bb      	ldr	r3, [r7, #24]
 80089b2:	015a      	lsls	r2, r3, #5
 80089b4:	69fb      	ldr	r3, [r7, #28]
 80089b6:	4413      	add	r3, r2
 80089b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089bc:	691b      	ldr	r3, [r3, #16]
 80089be:	69ba      	ldr	r2, [r7, #24]
 80089c0:	0151      	lsls	r1, r2, #5
 80089c2:	69fa      	ldr	r2, [r7, #28]
 80089c4:	440a      	add	r2, r1
 80089c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80089ce:	6113      	str	r3, [r2, #16]
 80089d0:	e036      	b.n	8008a40 <USB_EPStartXfer+0x3dc>
 80089d2:	bf00      	nop
 80089d4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	695a      	ldr	r2, [r3, #20]
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	4413      	add	r3, r2
 80089e2:	1e5a      	subs	r2, r3, #1
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	689b      	ldr	r3, [r3, #8]
 80089e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80089ec:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80089ee:	69bb      	ldr	r3, [r7, #24]
 80089f0:	015a      	lsls	r2, r3, #5
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	4413      	add	r3, r2
 80089f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089fa:	691a      	ldr	r2, [r3, #16]
 80089fc:	8afb      	ldrh	r3, [r7, #22]
 80089fe:	04d9      	lsls	r1, r3, #19
 8008a00:	4b39      	ldr	r3, [pc, #228]	; (8008ae8 <USB_EPStartXfer+0x484>)
 8008a02:	400b      	ands	r3, r1
 8008a04:	69b9      	ldr	r1, [r7, #24]
 8008a06:	0148      	lsls	r0, r1, #5
 8008a08:	69f9      	ldr	r1, [r7, #28]
 8008a0a:	4401      	add	r1, r0
 8008a0c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008a10:	4313      	orrs	r3, r2
 8008a12:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	015a      	lsls	r2, r3, #5
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	4413      	add	r3, r2
 8008a1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a20:	691a      	ldr	r2, [r3, #16]
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	8af9      	ldrh	r1, [r7, #22]
 8008a28:	fb01 f303 	mul.w	r3, r1, r3
 8008a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a30:	69b9      	ldr	r1, [r7, #24]
 8008a32:	0148      	lsls	r0, r1, #5
 8008a34:	69f9      	ldr	r1, [r7, #28]
 8008a36:	4401      	add	r1, r0
 8008a38:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008a40:	79fb      	ldrb	r3, [r7, #7]
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	d10d      	bne.n	8008a62 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	68db      	ldr	r3, [r3, #12]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d009      	beq.n	8008a62 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	68d9      	ldr	r1, [r3, #12]
 8008a52:	69bb      	ldr	r3, [r7, #24]
 8008a54:	015a      	lsls	r2, r3, #5
 8008a56:	69fb      	ldr	r3, [r7, #28]
 8008a58:	4413      	add	r3, r2
 8008a5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a5e:	460a      	mov	r2, r1
 8008a60:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	78db      	ldrb	r3, [r3, #3]
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d128      	bne.n	8008abc <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a6a:	69fb      	ldr	r3, [r7, #28]
 8008a6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d110      	bne.n	8008a9c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	015a      	lsls	r2, r3, #5
 8008a7e:	69fb      	ldr	r3, [r7, #28]
 8008a80:	4413      	add	r3, r2
 8008a82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	69ba      	ldr	r2, [r7, #24]
 8008a8a:	0151      	lsls	r1, r2, #5
 8008a8c:	69fa      	ldr	r2, [r7, #28]
 8008a8e:	440a      	add	r2, r1
 8008a90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a94:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008a98:	6013      	str	r3, [r2, #0]
 8008a9a:	e00f      	b.n	8008abc <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008a9c:	69bb      	ldr	r3, [r7, #24]
 8008a9e:	015a      	lsls	r2, r3, #5
 8008aa0:	69fb      	ldr	r3, [r7, #28]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	69ba      	ldr	r2, [r7, #24]
 8008aac:	0151      	lsls	r1, r2, #5
 8008aae:	69fa      	ldr	r2, [r7, #28]
 8008ab0:	440a      	add	r2, r1
 8008ab2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008aba:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008abc:	69bb      	ldr	r3, [r7, #24]
 8008abe:	015a      	lsls	r2, r3, #5
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	69ba      	ldr	r2, [r7, #24]
 8008acc:	0151      	lsls	r1, r2, #5
 8008ace:	69fa      	ldr	r2, [r7, #28]
 8008ad0:	440a      	add	r2, r1
 8008ad2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ad6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008ada:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008adc:	2300      	movs	r3, #0
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3720      	adds	r7, #32
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	1ff80000 	.word	0x1ff80000

08008aec <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b087      	sub	sp, #28
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	4613      	mov	r3, r2
 8008af8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	785b      	ldrb	r3, [r3, #1]
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	f040 80cd 	bne.w	8008ca8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	695b      	ldr	r3, [r3, #20]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d132      	bne.n	8008b7c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	015a      	lsls	r2, r3, #5
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b22:	691b      	ldr	r3, [r3, #16]
 8008b24:	693a      	ldr	r2, [r7, #16]
 8008b26:	0151      	lsls	r1, r2, #5
 8008b28:	697a      	ldr	r2, [r7, #20]
 8008b2a:	440a      	add	r2, r1
 8008b2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b30:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008b34:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008b38:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	015a      	lsls	r2, r3, #5
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	4413      	add	r3, r2
 8008b42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b46:	691b      	ldr	r3, [r3, #16]
 8008b48:	693a      	ldr	r2, [r7, #16]
 8008b4a:	0151      	lsls	r1, r2, #5
 8008b4c:	697a      	ldr	r2, [r7, #20]
 8008b4e:	440a      	add	r2, r1
 8008b50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b54:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b58:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	015a      	lsls	r2, r3, #5
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	4413      	add	r3, r2
 8008b62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b66:	691b      	ldr	r3, [r3, #16]
 8008b68:	693a      	ldr	r2, [r7, #16]
 8008b6a:	0151      	lsls	r1, r2, #5
 8008b6c:	697a      	ldr	r2, [r7, #20]
 8008b6e:	440a      	add	r2, r1
 8008b70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b74:	0cdb      	lsrs	r3, r3, #19
 8008b76:	04db      	lsls	r3, r3, #19
 8008b78:	6113      	str	r3, [r2, #16]
 8008b7a:	e04e      	b.n	8008c1a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008b7c:	693b      	ldr	r3, [r7, #16]
 8008b7e:	015a      	lsls	r2, r3, #5
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	4413      	add	r3, r2
 8008b84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	693a      	ldr	r2, [r7, #16]
 8008b8c:	0151      	lsls	r1, r2, #5
 8008b8e:	697a      	ldr	r2, [r7, #20]
 8008b90:	440a      	add	r2, r1
 8008b92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b96:	0cdb      	lsrs	r3, r3, #19
 8008b98:	04db      	lsls	r3, r3, #19
 8008b9a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b9c:	693b      	ldr	r3, [r7, #16]
 8008b9e:	015a      	lsls	r2, r3, #5
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	4413      	add	r3, r2
 8008ba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ba8:	691b      	ldr	r3, [r3, #16]
 8008baa:	693a      	ldr	r2, [r7, #16]
 8008bac:	0151      	lsls	r1, r2, #5
 8008bae:	697a      	ldr	r2, [r7, #20]
 8008bb0:	440a      	add	r2, r1
 8008bb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bb6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008bba:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008bbe:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	695a      	ldr	r2, [r3, #20]
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d903      	bls.n	8008bd4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	689a      	ldr	r2, [r3, #8]
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	015a      	lsls	r2, r3, #5
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	4413      	add	r3, r2
 8008bdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008be0:	691b      	ldr	r3, [r3, #16]
 8008be2:	693a      	ldr	r2, [r7, #16]
 8008be4:	0151      	lsls	r1, r2, #5
 8008be6:	697a      	ldr	r2, [r7, #20]
 8008be8:	440a      	add	r2, r1
 8008bea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008bf2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	015a      	lsls	r2, r3, #5
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	4413      	add	r3, r2
 8008bfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c00:	691a      	ldr	r2, [r3, #16]
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	695b      	ldr	r3, [r3, #20]
 8008c06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c0a:	6939      	ldr	r1, [r7, #16]
 8008c0c:	0148      	lsls	r0, r1, #5
 8008c0e:	6979      	ldr	r1, [r7, #20]
 8008c10:	4401      	add	r1, r0
 8008c12:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008c16:	4313      	orrs	r3, r2
 8008c18:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008c1a:	79fb      	ldrb	r3, [r7, #7]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d11e      	bne.n	8008c5e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	691b      	ldr	r3, [r3, #16]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d009      	beq.n	8008c3c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008c28:	693b      	ldr	r3, [r7, #16]
 8008c2a:	015a      	lsls	r2, r3, #5
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	4413      	add	r3, r2
 8008c30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c34:	461a      	mov	r2, r3
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	015a      	lsls	r2, r3, #5
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	4413      	add	r3, r2
 8008c44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	693a      	ldr	r2, [r7, #16]
 8008c4c:	0151      	lsls	r1, r2, #5
 8008c4e:	697a      	ldr	r2, [r7, #20]
 8008c50:	440a      	add	r2, r1
 8008c52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c56:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008c5a:	6013      	str	r3, [r2, #0]
 8008c5c:	e092      	b.n	8008d84 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	015a      	lsls	r2, r3, #5
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	4413      	add	r3, r2
 8008c66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	693a      	ldr	r2, [r7, #16]
 8008c6e:	0151      	lsls	r1, r2, #5
 8008c70:	697a      	ldr	r2, [r7, #20]
 8008c72:	440a      	add	r2, r1
 8008c74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c78:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008c7c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	695b      	ldr	r3, [r3, #20]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d07e      	beq.n	8008d84 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	f003 030f 	and.w	r3, r3, #15
 8008c96:	2101      	movs	r1, #1
 8008c98:	fa01 f303 	lsl.w	r3, r1, r3
 8008c9c:	6979      	ldr	r1, [r7, #20]
 8008c9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	634b      	str	r3, [r1, #52]	; 0x34
 8008ca6:	e06d      	b.n	8008d84 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	015a      	lsls	r2, r3, #5
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	4413      	add	r3, r2
 8008cb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cb4:	691b      	ldr	r3, [r3, #16]
 8008cb6:	693a      	ldr	r2, [r7, #16]
 8008cb8:	0151      	lsls	r1, r2, #5
 8008cba:	697a      	ldr	r2, [r7, #20]
 8008cbc:	440a      	add	r2, r1
 8008cbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cc2:	0cdb      	lsrs	r3, r3, #19
 8008cc4:	04db      	lsls	r3, r3, #19
 8008cc6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	015a      	lsls	r2, r3, #5
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	4413      	add	r3, r2
 8008cd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	693a      	ldr	r2, [r7, #16]
 8008cd8:	0151      	lsls	r1, r2, #5
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	440a      	add	r2, r1
 8008cde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ce2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008ce6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008cea:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	695b      	ldr	r3, [r3, #20]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d003      	beq.n	8008cfc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	689a      	ldr	r2, [r3, #8]
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	015a      	lsls	r2, r3, #5
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	4413      	add	r3, r2
 8008d04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d08:	691b      	ldr	r3, [r3, #16]
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	0151      	lsls	r1, r2, #5
 8008d0e:	697a      	ldr	r2, [r7, #20]
 8008d10:	440a      	add	r2, r1
 8008d12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d16:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008d1a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	015a      	lsls	r2, r3, #5
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	4413      	add	r3, r2
 8008d24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d28:	691a      	ldr	r2, [r3, #16]
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d32:	6939      	ldr	r1, [r7, #16]
 8008d34:	0148      	lsls	r0, r1, #5
 8008d36:	6979      	ldr	r1, [r7, #20]
 8008d38:	4401      	add	r1, r0
 8008d3a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008d42:	79fb      	ldrb	r3, [r7, #7]
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d10d      	bne.n	8008d64 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d009      	beq.n	8008d64 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	68d9      	ldr	r1, [r3, #12]
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	015a      	lsls	r2, r3, #5
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	4413      	add	r3, r2
 8008d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d60:	460a      	mov	r2, r1
 8008d62:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	015a      	lsls	r2, r3, #5
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	4413      	add	r3, r2
 8008d6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	693a      	ldr	r2, [r7, #16]
 8008d74:	0151      	lsls	r1, r2, #5
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	440a      	add	r2, r1
 8008d7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d7e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008d82:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	371c      	adds	r7, #28
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr

08008d92 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008d92:	b480      	push	{r7}
 8008d94:	b089      	sub	sp, #36	; 0x24
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	60f8      	str	r0, [r7, #12]
 8008d9a:	60b9      	str	r1, [r7, #8]
 8008d9c:	4611      	mov	r1, r2
 8008d9e:	461a      	mov	r2, r3
 8008da0:	460b      	mov	r3, r1
 8008da2:	71fb      	strb	r3, [r7, #7]
 8008da4:	4613      	mov	r3, r2
 8008da6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008db0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d123      	bne.n	8008e00 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008db8:	88bb      	ldrh	r3, [r7, #4]
 8008dba:	3303      	adds	r3, #3
 8008dbc:	089b      	lsrs	r3, r3, #2
 8008dbe:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	61bb      	str	r3, [r7, #24]
 8008dc4:	e018      	b.n	8008df8 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008dc6:	79fb      	ldrb	r3, [r7, #7]
 8008dc8:	031a      	lsls	r2, r3, #12
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	4413      	add	r3, r2
 8008dce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	69fb      	ldr	r3, [r7, #28]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008dda:	69fb      	ldr	r3, [r7, #28]
 8008ddc:	3301      	adds	r3, #1
 8008dde:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008de0:	69fb      	ldr	r3, [r7, #28]
 8008de2:	3301      	adds	r3, #1
 8008de4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008de6:	69fb      	ldr	r3, [r7, #28]
 8008de8:	3301      	adds	r3, #1
 8008dea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008dec:	69fb      	ldr	r3, [r7, #28]
 8008dee:	3301      	adds	r3, #1
 8008df0:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008df2:	69bb      	ldr	r3, [r7, #24]
 8008df4:	3301      	adds	r3, #1
 8008df6:	61bb      	str	r3, [r7, #24]
 8008df8:	69ba      	ldr	r2, [r7, #24]
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d3e2      	bcc.n	8008dc6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008e00:	2300      	movs	r3, #0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3724      	adds	r7, #36	; 0x24
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr

08008e0e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008e0e:	b480      	push	{r7}
 8008e10:	b08b      	sub	sp, #44	; 0x2c
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	60f8      	str	r0, [r7, #12]
 8008e16:	60b9      	str	r1, [r7, #8]
 8008e18:	4613      	mov	r3, r2
 8008e1a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008e24:	88fb      	ldrh	r3, [r7, #6]
 8008e26:	089b      	lsrs	r3, r3, #2
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008e2c:	88fb      	ldrh	r3, [r7, #6]
 8008e2e:	f003 0303 	and.w	r3, r3, #3
 8008e32:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008e34:	2300      	movs	r3, #0
 8008e36:	623b      	str	r3, [r7, #32]
 8008e38:	e014      	b.n	8008e64 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e40:	681a      	ldr	r2, [r3, #0]
 8008e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e44:	601a      	str	r2, [r3, #0]
    pDest++;
 8008e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e48:	3301      	adds	r3, #1
 8008e4a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4e:	3301      	adds	r3, #1
 8008e50:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e54:	3301      	adds	r3, #1
 8008e56:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008e5e:	6a3b      	ldr	r3, [r7, #32]
 8008e60:	3301      	adds	r3, #1
 8008e62:	623b      	str	r3, [r7, #32]
 8008e64:	6a3a      	ldr	r2, [r7, #32]
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d3e6      	bcc.n	8008e3a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008e6c:	8bfb      	ldrh	r3, [r7, #30]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d01e      	beq.n	8008eb0 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008e72:	2300      	movs	r3, #0
 8008e74:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008e76:	69bb      	ldr	r3, [r7, #24]
 8008e78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	f107 0310 	add.w	r3, r7, #16
 8008e82:	6812      	ldr	r2, [r2, #0]
 8008e84:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008e86:	693a      	ldr	r2, [r7, #16]
 8008e88:	6a3b      	ldr	r3, [r7, #32]
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	00db      	lsls	r3, r3, #3
 8008e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8008e92:	b2da      	uxtb	r2, r3
 8008e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e96:	701a      	strb	r2, [r3, #0]
      i++;
 8008e98:	6a3b      	ldr	r3, [r7, #32]
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	623b      	str	r3, [r7, #32]
      pDest++;
 8008e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008ea4:	8bfb      	ldrh	r3, [r7, #30]
 8008ea6:	3b01      	subs	r3, #1
 8008ea8:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008eaa:	8bfb      	ldrh	r3, [r7, #30]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1ea      	bne.n	8008e86 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	372c      	adds	r7, #44	; 0x2c
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr

08008ebe <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008ebe:	b480      	push	{r7}
 8008ec0:	b085      	sub	sp, #20
 8008ec2:	af00      	add	r7, sp, #0
 8008ec4:	6078      	str	r0, [r7, #4]
 8008ec6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	785b      	ldrb	r3, [r3, #1]
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d12c      	bne.n	8008f34 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	015a      	lsls	r2, r3, #5
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	4413      	add	r3, r2
 8008ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	db12      	blt.n	8008f12 <USB_EPSetStall+0x54>
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d00f      	beq.n	8008f12 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	015a      	lsls	r2, r3, #5
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	4413      	add	r3, r2
 8008efa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68ba      	ldr	r2, [r7, #8]
 8008f02:	0151      	lsls	r1, r2, #5
 8008f04:	68fa      	ldr	r2, [r7, #12]
 8008f06:	440a      	add	r2, r1
 8008f08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008f10:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	015a      	lsls	r2, r3, #5
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	4413      	add	r3, r2
 8008f1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68ba      	ldr	r2, [r7, #8]
 8008f22:	0151      	lsls	r1, r2, #5
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	440a      	add	r2, r1
 8008f28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008f30:	6013      	str	r3, [r2, #0]
 8008f32:	e02b      	b.n	8008f8c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	015a      	lsls	r2, r3, #5
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	4413      	add	r3, r2
 8008f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	db12      	blt.n	8008f6c <USB_EPSetStall+0xae>
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00f      	beq.n	8008f6c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	015a      	lsls	r2, r3, #5
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	4413      	add	r3, r2
 8008f54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	68ba      	ldr	r2, [r7, #8]
 8008f5c:	0151      	lsls	r1, r2, #5
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	440a      	add	r2, r1
 8008f62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f66:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008f6a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	015a      	lsls	r2, r3, #5
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	4413      	add	r3, r2
 8008f74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	0151      	lsls	r1, r2, #5
 8008f7e:	68fa      	ldr	r2, [r7, #12]
 8008f80:	440a      	add	r2, r1
 8008f82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008f8a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f8c:	2300      	movs	r3, #0
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3714      	adds	r7, #20
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr

08008f9a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008f9a:	b480      	push	{r7}
 8008f9c:	b085      	sub	sp, #20
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
 8008fa2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	785b      	ldrb	r3, [r3, #1]
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d128      	bne.n	8009008 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	015a      	lsls	r2, r3, #5
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	68ba      	ldr	r2, [r7, #8]
 8008fc6:	0151      	lsls	r1, r2, #5
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	440a      	add	r2, r1
 8008fcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fd0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008fd4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	78db      	ldrb	r3, [r3, #3]
 8008fda:	2b03      	cmp	r3, #3
 8008fdc:	d003      	beq.n	8008fe6 <USB_EPClearStall+0x4c>
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	78db      	ldrb	r3, [r3, #3]
 8008fe2:	2b02      	cmp	r3, #2
 8008fe4:	d138      	bne.n	8009058 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	015a      	lsls	r2, r3, #5
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	4413      	add	r3, r2
 8008fee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	68ba      	ldr	r2, [r7, #8]
 8008ff6:	0151      	lsls	r1, r2, #5
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	440a      	add	r2, r1
 8008ffc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009004:	6013      	str	r3, [r2, #0]
 8009006:	e027      	b.n	8009058 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	015a      	lsls	r2, r3, #5
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	4413      	add	r3, r2
 8009010:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	68ba      	ldr	r2, [r7, #8]
 8009018:	0151      	lsls	r1, r2, #5
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	440a      	add	r2, r1
 800901e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009022:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009026:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	78db      	ldrb	r3, [r3, #3]
 800902c:	2b03      	cmp	r3, #3
 800902e:	d003      	beq.n	8009038 <USB_EPClearStall+0x9e>
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	78db      	ldrb	r3, [r3, #3]
 8009034:	2b02      	cmp	r3, #2
 8009036:	d10f      	bne.n	8009058 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	015a      	lsls	r2, r3, #5
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	4413      	add	r3, r2
 8009040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	68ba      	ldr	r2, [r7, #8]
 8009048:	0151      	lsls	r1, r2, #5
 800904a:	68fa      	ldr	r2, [r7, #12]
 800904c:	440a      	add	r2, r1
 800904e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009056:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	3714      	adds	r7, #20
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr

08009066 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009066:	b480      	push	{r7}
 8009068:	b085      	sub	sp, #20
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
 800906e:	460b      	mov	r3, r1
 8009070:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	68fa      	ldr	r2, [r7, #12]
 8009080:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009084:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009088:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	78fb      	ldrb	r3, [r7, #3]
 8009094:	011b      	lsls	r3, r3, #4
 8009096:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800909a:	68f9      	ldr	r1, [r7, #12]
 800909c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80090a0:	4313      	orrs	r3, r2
 80090a2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3714      	adds	r7, #20
 80090aa:	46bd      	mov	sp, r7
 80090ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b0:	4770      	bx	lr

080090b2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80090b2:	b480      	push	{r7}
 80090b4:	b085      	sub	sp, #20
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80090cc:	f023 0303 	bic.w	r3, r3, #3
 80090d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	68fa      	ldr	r2, [r7, #12]
 80090dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090e0:	f023 0302 	bic.w	r3, r3, #2
 80090e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80090e6:	2300      	movs	r3, #0
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3714      	adds	r7, #20
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800910e:	f023 0303 	bic.w	r3, r3, #3
 8009112:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009122:	f043 0302 	orr.w	r3, r3, #2
 8009126:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009128:	2300      	movs	r3, #0
}
 800912a:	4618      	mov	r0, r3
 800912c:	3714      	adds	r7, #20
 800912e:	46bd      	mov	sp, r7
 8009130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009134:	4770      	bx	lr

08009136 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009136:	b480      	push	{r7}
 8009138:	b085      	sub	sp, #20
 800913a:	af00      	add	r7, sp, #0
 800913c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	695b      	ldr	r3, [r3, #20]
 8009142:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	699b      	ldr	r3, [r3, #24]
 8009148:	68fa      	ldr	r2, [r7, #12]
 800914a:	4013      	ands	r3, r2
 800914c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800914e:	68fb      	ldr	r3, [r7, #12]
}
 8009150:	4618      	mov	r0, r3
 8009152:	3714      	adds	r7, #20
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr

0800915c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800915c:	b480      	push	{r7}
 800915e:	b085      	sub	sp, #20
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800916e:	699b      	ldr	r3, [r3, #24]
 8009170:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009178:	69db      	ldr	r3, [r3, #28]
 800917a:	68ba      	ldr	r2, [r7, #8]
 800917c:	4013      	ands	r3, r2
 800917e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	0c1b      	lsrs	r3, r3, #16
}
 8009184:	4618      	mov	r0, r3
 8009186:	3714      	adds	r7, #20
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009190:	b480      	push	{r7}
 8009192:	b085      	sub	sp, #20
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091a2:	699b      	ldr	r3, [r3, #24]
 80091a4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091ac:	69db      	ldr	r3, [r3, #28]
 80091ae:	68ba      	ldr	r2, [r7, #8]
 80091b0:	4013      	ands	r3, r2
 80091b2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	b29b      	uxth	r3, r3
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3714      	adds	r7, #20
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr

080091c4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b085      	sub	sp, #20
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	460b      	mov	r3, r1
 80091ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80091d4:	78fb      	ldrb	r3, [r7, #3]
 80091d6:	015a      	lsls	r2, r3, #5
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4413      	add	r3, r2
 80091dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091ea:	695b      	ldr	r3, [r3, #20]
 80091ec:	68ba      	ldr	r2, [r7, #8]
 80091ee:	4013      	ands	r3, r2
 80091f0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80091f2:	68bb      	ldr	r3, [r7, #8]
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3714      	adds	r7, #20
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009200:	b480      	push	{r7}
 8009202:	b087      	sub	sp, #28
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
 8009208:	460b      	mov	r3, r1
 800920a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009216:	691b      	ldr	r3, [r3, #16]
 8009218:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009220:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009222:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009224:	78fb      	ldrb	r3, [r7, #3]
 8009226:	f003 030f 	and.w	r3, r3, #15
 800922a:	68fa      	ldr	r2, [r7, #12]
 800922c:	fa22 f303 	lsr.w	r3, r2, r3
 8009230:	01db      	lsls	r3, r3, #7
 8009232:	b2db      	uxtb	r3, r3
 8009234:	693a      	ldr	r2, [r7, #16]
 8009236:	4313      	orrs	r3, r2
 8009238:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800923a:	78fb      	ldrb	r3, [r7, #3]
 800923c:	015a      	lsls	r2, r3, #5
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	4413      	add	r3, r2
 8009242:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	693a      	ldr	r2, [r7, #16]
 800924a:	4013      	ands	r3, r2
 800924c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800924e:	68bb      	ldr	r3, [r7, #8]
}
 8009250:	4618      	mov	r0, r3
 8009252:	371c      	adds	r7, #28
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr

0800925c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800925c:	b480      	push	{r7}
 800925e:	b083      	sub	sp, #12
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	695b      	ldr	r3, [r3, #20]
 8009268:	f003 0301 	and.w	r3, r3, #1
}
 800926c:	4618      	mov	r0, r3
 800926e:	370c      	adds	r7, #12
 8009270:	46bd      	mov	sp, r7
 8009272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009276:	4770      	bx	lr

08009278 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009278:	b480      	push	{r7}
 800927a:	b085      	sub	sp, #20
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	68fa      	ldr	r2, [r7, #12]
 800928e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009292:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009296:	f023 0307 	bic.w	r3, r3, #7
 800929a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80092ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80092b0:	2300      	movs	r3, #0
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3714      	adds	r7, #20
 80092b6:	46bd      	mov	sp, r7
 80092b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092bc:	4770      	bx	lr
	...

080092c0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b087      	sub	sp, #28
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	60f8      	str	r0, [r7, #12]
 80092c8:	460b      	mov	r3, r1
 80092ca:	607a      	str	r2, [r7, #4]
 80092cc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	333c      	adds	r3, #60	; 0x3c
 80092d6:	3304      	adds	r3, #4
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	4a26      	ldr	r2, [pc, #152]	; (8009378 <USB_EP0_OutStart+0xb8>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d90a      	bls.n	80092fa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80092f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80092f4:	d101      	bne.n	80092fa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80092f6:	2300      	movs	r3, #0
 80092f8:	e037      	b.n	800936a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009300:	461a      	mov	r2, r3
 8009302:	2300      	movs	r3, #0
 8009304:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800930c:	691b      	ldr	r3, [r3, #16]
 800930e:	697a      	ldr	r2, [r7, #20]
 8009310:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009314:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009318:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009320:	691b      	ldr	r3, [r3, #16]
 8009322:	697a      	ldr	r2, [r7, #20]
 8009324:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009328:	f043 0318 	orr.w	r3, r3, #24
 800932c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009334:	691b      	ldr	r3, [r3, #16]
 8009336:	697a      	ldr	r2, [r7, #20]
 8009338:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800933c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009340:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009342:	7afb      	ldrb	r3, [r7, #11]
 8009344:	2b01      	cmp	r3, #1
 8009346:	d10f      	bne.n	8009368 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800934e:	461a      	mov	r2, r3
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	697a      	ldr	r2, [r7, #20]
 800935e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009362:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009366:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009368:	2300      	movs	r3, #0
}
 800936a:	4618      	mov	r0, r3
 800936c:	371c      	adds	r7, #28
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr
 8009376:	bf00      	nop
 8009378:	4f54300a 	.word	0x4f54300a

0800937c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800937c:	b480      	push	{r7}
 800937e:	b085      	sub	sp, #20
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009384:	2300      	movs	r3, #0
 8009386:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	3301      	adds	r3, #1
 800938c:	60fb      	str	r3, [r7, #12]
 800938e:	4a13      	ldr	r2, [pc, #76]	; (80093dc <USB_CoreReset+0x60>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d901      	bls.n	8009398 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8009394:	2303      	movs	r3, #3
 8009396:	e01a      	b.n	80093ce <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	691b      	ldr	r3, [r3, #16]
 800939c:	2b00      	cmp	r3, #0
 800939e:	daf3      	bge.n	8009388 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80093a0:	2300      	movs	r3, #0
 80093a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	691b      	ldr	r3, [r3, #16]
 80093a8:	f043 0201 	orr.w	r2, r3, #1
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	3301      	adds	r3, #1
 80093b4:	60fb      	str	r3, [r7, #12]
 80093b6:	4a09      	ldr	r2, [pc, #36]	; (80093dc <USB_CoreReset+0x60>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d901      	bls.n	80093c0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80093bc:	2303      	movs	r3, #3
 80093be:	e006      	b.n	80093ce <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	691b      	ldr	r3, [r3, #16]
 80093c4:	f003 0301 	and.w	r3, r3, #1
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d0f1      	beq.n	80093b0 <USB_CoreReset+0x34>

  return HAL_OK;
 80093cc:	2300      	movs	r3, #0
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	3714      	adds	r7, #20
 80093d2:	46bd      	mov	sp, r7
 80093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d8:	4770      	bx	lr
 80093da:	bf00      	nop
 80093dc:	00030d40 	.word	0x00030d40

080093e0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80093e4:	4904      	ldr	r1, [pc, #16]	; (80093f8 <MX_FATFS_Init+0x18>)
 80093e6:	4805      	ldr	r0, [pc, #20]	; (80093fc <MX_FATFS_Init+0x1c>)
 80093e8:	f001 fd0e 	bl	800ae08 <FATFS_LinkDriver>
 80093ec:	4603      	mov	r3, r0
 80093ee:	461a      	mov	r2, r3
 80093f0:	4b03      	ldr	r3, [pc, #12]	; (8009400 <MX_FATFS_Init+0x20>)
 80093f2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80093f4:	bf00      	nop
 80093f6:	bd80      	pop	{r7, pc}
 80093f8:	20005898 	.word	0x20005898
 80093fc:	2000000c 	.word	0x2000000c
 8009400:	2000589c 	.word	0x2000589c

08009404 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009404:	b480      	push	{r7}
 8009406:	b083      	sub	sp, #12
 8009408:	af00      	add	r7, sp, #0
 800940a:	4603      	mov	r3, r0
 800940c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800940e:	4b06      	ldr	r3, [pc, #24]	; (8009428 <USER_initialize+0x24>)
 8009410:	2201      	movs	r2, #1
 8009412:	701a      	strb	r2, [r3, #0]
    return Stat;
 8009414:	4b04      	ldr	r3, [pc, #16]	; (8009428 <USER_initialize+0x24>)
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800941a:	4618      	mov	r0, r3
 800941c:	370c      	adds	r7, #12
 800941e:	46bd      	mov	sp, r7
 8009420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009424:	4770      	bx	lr
 8009426:	bf00      	nop
 8009428:	20000009 	.word	0x20000009

0800942c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800942c:	b480      	push	{r7}
 800942e:	b083      	sub	sp, #12
 8009430:	af00      	add	r7, sp, #0
 8009432:	4603      	mov	r3, r0
 8009434:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8009436:	4b06      	ldr	r3, [pc, #24]	; (8009450 <USER_status+0x24>)
 8009438:	2201      	movs	r2, #1
 800943a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800943c:	4b04      	ldr	r3, [pc, #16]	; (8009450 <USER_status+0x24>)
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8009442:	4618      	mov	r0, r3
 8009444:	370c      	adds	r7, #12
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr
 800944e:	bf00      	nop
 8009450:	20000009 	.word	0x20000009

08009454 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009454:	b480      	push	{r7}
 8009456:	b085      	sub	sp, #20
 8009458:	af00      	add	r7, sp, #0
 800945a:	60b9      	str	r1, [r7, #8]
 800945c:	607a      	str	r2, [r7, #4]
 800945e:	603b      	str	r3, [r7, #0]
 8009460:	4603      	mov	r3, r0
 8009462:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8009464:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8009466:	4618      	mov	r0, r3
 8009468:	3714      	adds	r7, #20
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr

08009472 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009472:	b480      	push	{r7}
 8009474:	b085      	sub	sp, #20
 8009476:	af00      	add	r7, sp, #0
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	607a      	str	r2, [r7, #4]
 800947c:	603b      	str	r3, [r7, #0]
 800947e:	4603      	mov	r3, r0
 8009480:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8009482:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8009484:	4618      	mov	r0, r3
 8009486:	3714      	adds	r7, #20
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009490:	b480      	push	{r7}
 8009492:	b085      	sub	sp, #20
 8009494:	af00      	add	r7, sp, #0
 8009496:	4603      	mov	r3, r0
 8009498:	603a      	str	r2, [r7, #0]
 800949a:	71fb      	strb	r3, [r7, #7]
 800949c:	460b      	mov	r3, r1
 800949e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80094a0:	2301      	movs	r3, #1
 80094a2:	73fb      	strb	r3, [r7, #15]
    return res;
 80094a4:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3714      	adds	r7, #20
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr

080094b2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b084      	sub	sp, #16
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	6078      	str	r0, [r7, #4]
 80094ba:	460b      	mov	r3, r1
 80094bc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80094be:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80094c2:	f004 ff31 	bl	800e328 <USBD_static_malloc>
 80094c6:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d105      	bne.n	80094da <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80094d6:	2302      	movs	r3, #2
 80094d8:	e066      	b.n	80095a8 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	68fa      	ldr	r2, [r7, #12]
 80094de:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	7c1b      	ldrb	r3, [r3, #16]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d119      	bne.n	800951e <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80094ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80094ee:	2202      	movs	r2, #2
 80094f0:	2181      	movs	r1, #129	; 0x81
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f004 fdf5 	bl	800e0e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2201      	movs	r2, #1
 80094fc:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80094fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009502:	2202      	movs	r2, #2
 8009504:	2101      	movs	r1, #1
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f004 fdeb 	bl	800e0e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2201      	movs	r2, #1
 8009510:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2210      	movs	r2, #16
 8009518:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800951c:	e016      	b.n	800954c <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800951e:	2340      	movs	r3, #64	; 0x40
 8009520:	2202      	movs	r2, #2
 8009522:	2181      	movs	r1, #129	; 0x81
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f004 fddc 	bl	800e0e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2201      	movs	r2, #1
 800952e:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009530:	2340      	movs	r3, #64	; 0x40
 8009532:	2202      	movs	r2, #2
 8009534:	2101      	movs	r1, #1
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f004 fdd3 	bl	800e0e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2210      	movs	r2, #16
 8009548:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800954c:	2308      	movs	r3, #8
 800954e:	2203      	movs	r2, #3
 8009550:	2182      	movs	r1, #130	; 0x82
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f004 fdc5 	bl	800e0e2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2201      	movs	r2, #1
 800955c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	2200      	movs	r2, #0
 800956e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2200      	movs	r2, #0
 8009576:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	7c1b      	ldrb	r3, [r3, #16]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d109      	bne.n	8009596 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009588:	f44f 7300 	mov.w	r3, #512	; 0x200
 800958c:	2101      	movs	r1, #1
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f004 fe96 	bl	800e2c0 <USBD_LL_PrepareReceive>
 8009594:	e007      	b.n	80095a6 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800959c:	2340      	movs	r3, #64	; 0x40
 800959e:	2101      	movs	r1, #1
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f004 fe8d 	bl	800e2c0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80095a6:	2300      	movs	r3, #0
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3710      	adds	r7, #16
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b082      	sub	sp, #8
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
 80095b8:	460b      	mov	r3, r1
 80095ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80095bc:	2181      	movs	r1, #129	; 0x81
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f004 fdb5 	bl	800e12e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2200      	movs	r2, #0
 80095c8:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80095ca:	2101      	movs	r1, #1
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f004 fdae 	bl	800e12e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2200      	movs	r2, #0
 80095d6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80095da:	2182      	movs	r1, #130	; 0x82
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f004 fda6 	bl	800e12e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2200      	movs	r2, #0
 80095ee:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d00e      	beq.n	800961a <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800960c:	4618      	mov	r0, r3
 800960e:	f004 fe99 	bl	800e344 <USBD_static_free>
    pdev->pClassData = NULL;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2200      	movs	r2, #0
 8009616:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	3708      	adds	r7, #8
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b086      	sub	sp, #24
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009634:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009636:	2300      	movs	r3, #0
 8009638:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800963a:	2300      	movs	r3, #0
 800963c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800963e:	2300      	movs	r3, #0
 8009640:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d101      	bne.n	800964c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009648:	2303      	movs	r3, #3
 800964a:	e0af      	b.n	80097ac <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	781b      	ldrb	r3, [r3, #0]
 8009650:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009654:	2b00      	cmp	r3, #0
 8009656:	d03f      	beq.n	80096d8 <USBD_CDC_Setup+0xb4>
 8009658:	2b20      	cmp	r3, #32
 800965a:	f040 809f 	bne.w	800979c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	88db      	ldrh	r3, [r3, #6]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d02e      	beq.n	80096c4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	781b      	ldrb	r3, [r3, #0]
 800966a:	b25b      	sxtb	r3, r3
 800966c:	2b00      	cmp	r3, #0
 800966e:	da16      	bge.n	800969e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009676:	689b      	ldr	r3, [r3, #8]
 8009678:	683a      	ldr	r2, [r7, #0]
 800967a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800967c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800967e:	683a      	ldr	r2, [r7, #0]
 8009680:	88d2      	ldrh	r2, [r2, #6]
 8009682:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	88db      	ldrh	r3, [r3, #6]
 8009688:	2b07      	cmp	r3, #7
 800968a:	bf28      	it	cs
 800968c:	2307      	movcs	r3, #7
 800968e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	89fa      	ldrh	r2, [r7, #14]
 8009694:	4619      	mov	r1, r3
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f001 fae9 	bl	800ac6e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800969c:	e085      	b.n	80097aa <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	785a      	ldrb	r2, [r3, #1]
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	88db      	ldrh	r3, [r3, #6]
 80096ac:	b2da      	uxtb	r2, r3
 80096ae:	693b      	ldr	r3, [r7, #16]
 80096b0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80096b4:	6939      	ldr	r1, [r7, #16]
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	88db      	ldrh	r3, [r3, #6]
 80096ba:	461a      	mov	r2, r3
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f001 fb02 	bl	800acc6 <USBD_CtlPrepareRx>
      break;
 80096c2:	e072      	b.n	80097aa <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80096ca:	689b      	ldr	r3, [r3, #8]
 80096cc:	683a      	ldr	r2, [r7, #0]
 80096ce:	7850      	ldrb	r0, [r2, #1]
 80096d0:	2200      	movs	r2, #0
 80096d2:	6839      	ldr	r1, [r7, #0]
 80096d4:	4798      	blx	r3
      break;
 80096d6:	e068      	b.n	80097aa <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	785b      	ldrb	r3, [r3, #1]
 80096dc:	2b0b      	cmp	r3, #11
 80096de:	d852      	bhi.n	8009786 <USBD_CDC_Setup+0x162>
 80096e0:	a201      	add	r2, pc, #4	; (adr r2, 80096e8 <USBD_CDC_Setup+0xc4>)
 80096e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e6:	bf00      	nop
 80096e8:	08009719 	.word	0x08009719
 80096ec:	08009795 	.word	0x08009795
 80096f0:	08009787 	.word	0x08009787
 80096f4:	08009787 	.word	0x08009787
 80096f8:	08009787 	.word	0x08009787
 80096fc:	08009787 	.word	0x08009787
 8009700:	08009787 	.word	0x08009787
 8009704:	08009787 	.word	0x08009787
 8009708:	08009787 	.word	0x08009787
 800970c:	08009787 	.word	0x08009787
 8009710:	08009743 	.word	0x08009743
 8009714:	0800976d 	.word	0x0800976d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800971e:	b2db      	uxtb	r3, r3
 8009720:	2b03      	cmp	r3, #3
 8009722:	d107      	bne.n	8009734 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009724:	f107 030a 	add.w	r3, r7, #10
 8009728:	2202      	movs	r2, #2
 800972a:	4619      	mov	r1, r3
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f001 fa9e 	bl	800ac6e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009732:	e032      	b.n	800979a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009734:	6839      	ldr	r1, [r7, #0]
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f001 fa28 	bl	800ab8c <USBD_CtlError>
            ret = USBD_FAIL;
 800973c:	2303      	movs	r3, #3
 800973e:	75fb      	strb	r3, [r7, #23]
          break;
 8009740:	e02b      	b.n	800979a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009748:	b2db      	uxtb	r3, r3
 800974a:	2b03      	cmp	r3, #3
 800974c:	d107      	bne.n	800975e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800974e:	f107 030d 	add.w	r3, r7, #13
 8009752:	2201      	movs	r2, #1
 8009754:	4619      	mov	r1, r3
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f001 fa89 	bl	800ac6e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800975c:	e01d      	b.n	800979a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800975e:	6839      	ldr	r1, [r7, #0]
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f001 fa13 	bl	800ab8c <USBD_CtlError>
            ret = USBD_FAIL;
 8009766:	2303      	movs	r3, #3
 8009768:	75fb      	strb	r3, [r7, #23]
          break;
 800976a:	e016      	b.n	800979a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009772:	b2db      	uxtb	r3, r3
 8009774:	2b03      	cmp	r3, #3
 8009776:	d00f      	beq.n	8009798 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8009778:	6839      	ldr	r1, [r7, #0]
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f001 fa06 	bl	800ab8c <USBD_CtlError>
            ret = USBD_FAIL;
 8009780:	2303      	movs	r3, #3
 8009782:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009784:	e008      	b.n	8009798 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009786:	6839      	ldr	r1, [r7, #0]
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f001 f9ff 	bl	800ab8c <USBD_CtlError>
          ret = USBD_FAIL;
 800978e:	2303      	movs	r3, #3
 8009790:	75fb      	strb	r3, [r7, #23]
          break;
 8009792:	e002      	b.n	800979a <USBD_CDC_Setup+0x176>
          break;
 8009794:	bf00      	nop
 8009796:	e008      	b.n	80097aa <USBD_CDC_Setup+0x186>
          break;
 8009798:	bf00      	nop
      }
      break;
 800979a:	e006      	b.n	80097aa <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f001 f9f4 	bl	800ab8c <USBD_CtlError>
      ret = USBD_FAIL;
 80097a4:	2303      	movs	r3, #3
 80097a6:	75fb      	strb	r3, [r7, #23]
      break;
 80097a8:	bf00      	nop
  }

  return (uint8_t)ret;
 80097aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3718      	adds	r7, #24
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	460b      	mov	r3, r1
 80097be:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80097c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d101      	bne.n	80097d6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80097d2:	2303      	movs	r3, #3
 80097d4:	e04f      	b.n	8009876 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80097dc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80097de:	78fa      	ldrb	r2, [r7, #3]
 80097e0:	6879      	ldr	r1, [r7, #4]
 80097e2:	4613      	mov	r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	4413      	add	r3, r2
 80097e8:	009b      	lsls	r3, r3, #2
 80097ea:	440b      	add	r3, r1
 80097ec:	3318      	adds	r3, #24
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d029      	beq.n	8009848 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80097f4:	78fa      	ldrb	r2, [r7, #3]
 80097f6:	6879      	ldr	r1, [r7, #4]
 80097f8:	4613      	mov	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	4413      	add	r3, r2
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	440b      	add	r3, r1
 8009802:	3318      	adds	r3, #24
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	78f9      	ldrb	r1, [r7, #3]
 8009808:	68f8      	ldr	r0, [r7, #12]
 800980a:	460b      	mov	r3, r1
 800980c:	00db      	lsls	r3, r3, #3
 800980e:	1a5b      	subs	r3, r3, r1
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	4403      	add	r3, r0
 8009814:	3344      	adds	r3, #68	; 0x44
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	fbb2 f1f3 	udiv	r1, r2, r3
 800981c:	fb03 f301 	mul.w	r3, r3, r1
 8009820:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009822:	2b00      	cmp	r3, #0
 8009824:	d110      	bne.n	8009848 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8009826:	78fa      	ldrb	r2, [r7, #3]
 8009828:	6879      	ldr	r1, [r7, #4]
 800982a:	4613      	mov	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	4413      	add	r3, r2
 8009830:	009b      	lsls	r3, r3, #2
 8009832:	440b      	add	r3, r1
 8009834:	3318      	adds	r3, #24
 8009836:	2200      	movs	r2, #0
 8009838:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800983a:	78f9      	ldrb	r1, [r7, #3]
 800983c:	2300      	movs	r3, #0
 800983e:	2200      	movs	r2, #0
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f004 fd1c 	bl	800e27e <USBD_LL_Transmit>
 8009846:	e015      	b.n	8009874 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	2200      	movs	r2, #0
 800984c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009856:	691b      	ldr	r3, [r3, #16]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d00b      	beq.n	8009874 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009862:	691b      	ldr	r3, [r3, #16]
 8009864:	68ba      	ldr	r2, [r7, #8]
 8009866:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800986a:	68ba      	ldr	r2, [r7, #8]
 800986c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009870:	78fa      	ldrb	r2, [r7, #3]
 8009872:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009874:	2300      	movs	r3, #0
}
 8009876:	4618      	mov	r0, r3
 8009878:	3710      	adds	r7, #16
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}

0800987e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800987e:	b580      	push	{r7, lr}
 8009880:	b084      	sub	sp, #16
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
 8009886:	460b      	mov	r3, r1
 8009888:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009890:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009898:	2b00      	cmp	r3, #0
 800989a:	d101      	bne.n	80098a0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800989c:	2303      	movs	r3, #3
 800989e:	e015      	b.n	80098cc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80098a0:	78fb      	ldrb	r3, [r7, #3]
 80098a2:	4619      	mov	r1, r3
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f004 fd2c 	bl	800e302 <USBD_LL_GetRxDataSize>
 80098aa:	4602      	mov	r2, r0
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098b8:	68db      	ldr	r3, [r3, #12]
 80098ba:	68fa      	ldr	r2, [r7, #12]
 80098bc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80098c0:	68fa      	ldr	r2, [r7, #12]
 80098c2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80098c6:	4611      	mov	r1, r2
 80098c8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80098ca:	2300      	movs	r3, #0
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3710      	adds	r7, #16
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}

080098d4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b084      	sub	sp, #16
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80098e2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d101      	bne.n	80098ee <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80098ea:	2303      	movs	r3, #3
 80098ec:	e01b      	b.n	8009926 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d015      	beq.n	8009924 <USBD_CDC_EP0_RxReady+0x50>
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80098fe:	2bff      	cmp	r3, #255	; 0xff
 8009900:	d010      	beq.n	8009924 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	68fa      	ldr	r2, [r7, #12]
 800990c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8009910:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009912:	68fa      	ldr	r2, [r7, #12]
 8009914:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009918:	b292      	uxth	r2, r2
 800991a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	22ff      	movs	r2, #255	; 0xff
 8009920:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3710      	adds	r7, #16
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}
	...

08009930 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2243      	movs	r2, #67	; 0x43
 800993c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800993e:	4b03      	ldr	r3, [pc, #12]	; (800994c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009940:	4618      	mov	r0, r3
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr
 800994c:	200000a8 	.word	0x200000a8

08009950 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009950:	b480      	push	{r7}
 8009952:	b083      	sub	sp, #12
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2243      	movs	r2, #67	; 0x43
 800995c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800995e:	4b03      	ldr	r3, [pc, #12]	; (800996c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009960:	4618      	mov	r0, r3
 8009962:	370c      	adds	r7, #12
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr
 800996c:	20000064 	.word	0x20000064

08009970 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009970:	b480      	push	{r7}
 8009972:	b083      	sub	sp, #12
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2243      	movs	r2, #67	; 0x43
 800997c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800997e:	4b03      	ldr	r3, [pc, #12]	; (800998c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009980:	4618      	mov	r0, r3
 8009982:	370c      	adds	r7, #12
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr
 800998c:	200000ec 	.word	0x200000ec

08009990 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009990:	b480      	push	{r7}
 8009992:	b083      	sub	sp, #12
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	220a      	movs	r2, #10
 800999c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800999e:	4b03      	ldr	r3, [pc, #12]	; (80099ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	370c      	adds	r7, #12
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr
 80099ac:	20000020 	.word	0x20000020

080099b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
 80099b8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d101      	bne.n	80099c4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80099c0:	2303      	movs	r3, #3
 80099c2:	e004      	b.n	80099ce <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	683a      	ldr	r2, [r7, #0]
 80099c8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80099cc:	2300      	movs	r3, #0
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	370c      	adds	r7, #12
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr

080099da <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80099da:	b480      	push	{r7}
 80099dc:	b087      	sub	sp, #28
 80099de:	af00      	add	r7, sp, #0
 80099e0:	60f8      	str	r0, [r7, #12]
 80099e2:	60b9      	str	r1, [r7, #8]
 80099e4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80099ec:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d101      	bne.n	80099f8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80099f4:	2303      	movs	r3, #3
 80099f6:	e008      	b.n	8009a0a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	68ba      	ldr	r2, [r7, #8]
 80099fc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009a08:	2300      	movs	r3, #0
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	371c      	adds	r7, #28
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr

08009a16 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009a16:	b480      	push	{r7}
 8009a18:	b085      	sub	sp, #20
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	6078      	str	r0, [r7, #4]
 8009a1e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009a26:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d101      	bne.n	8009a32 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8009a2e:	2303      	movs	r3, #3
 8009a30:	e004      	b.n	8009a3c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	683a      	ldr	r2, [r7, #0]
 8009a36:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009a3a:	2300      	movs	r3, #0
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3714      	adds	r7, #20
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr

08009a48 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009a56:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d101      	bne.n	8009a66 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009a62:	2303      	movs	r3, #3
 8009a64:	e016      	b.n	8009a94 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	7c1b      	ldrb	r3, [r3, #16]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d109      	bne.n	8009a82 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009a74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a78:	2101      	movs	r1, #1
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f004 fc20 	bl	800e2c0 <USBD_LL_PrepareReceive>
 8009a80:	e007      	b.n	8009a92 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009a88:	2340      	movs	r3, #64	; 0x40
 8009a8a:	2101      	movs	r1, #1
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f004 fc17 	bl	800e2c0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009a92:	2300      	movs	r3, #0
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3710      	adds	r7, #16
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b086      	sub	sp, #24
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	4613      	mov	r3, r2
 8009aa8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d101      	bne.n	8009ab4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009ab0:	2303      	movs	r3, #3
 8009ab2:	e01f      	b.n	8009af4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d003      	beq.n	8009ada <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	68ba      	ldr	r2, [r7, #8]
 8009ad6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2201      	movs	r2, #1
 8009ade:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	79fa      	ldrb	r2, [r7, #7]
 8009ae6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009ae8:	68f8      	ldr	r0, [r7, #12]
 8009aea:	f004 fa93 	bl	800e014 <USBD_LL_Init>
 8009aee:	4603      	mov	r3, r0
 8009af0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3718      	adds	r7, #24
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}

08009afc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b084      	sub	sp, #16
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b06:	2300      	movs	r3, #0
 8009b08:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d101      	bne.n	8009b14 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e016      	b.n	8009b42 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	683a      	ldr	r2, [r7, #0]
 8009b18:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d00b      	beq.n	8009b40 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b30:	f107 020e 	add.w	r2, r7, #14
 8009b34:	4610      	mov	r0, r2
 8009b36:	4798      	blx	r3
 8009b38:	4602      	mov	r2, r0
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3710      	adds	r7, #16
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}

08009b4a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009b4a:	b580      	push	{r7, lr}
 8009b4c:	b082      	sub	sp, #8
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f004 faaa 	bl	800e0ac <USBD_LL_Start>
 8009b58:	4603      	mov	r3, r0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3708      	adds	r7, #8
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}

08009b62 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009b62:	b480      	push	{r7}
 8009b64:	b083      	sub	sp, #12
 8009b66:	af00      	add	r7, sp, #0
 8009b68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009b6a:	2300      	movs	r3, #0
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr

08009b78 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b084      	sub	sp, #16
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
 8009b80:	460b      	mov	r3, r1
 8009b82:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009b84:	2303      	movs	r3, #3
 8009b86:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d009      	beq.n	8009ba6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	78fa      	ldrb	r2, [r7, #3]
 8009b9c:	4611      	mov	r1, r2
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	4798      	blx	r3
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3710      	adds	r7, #16
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	460b      	mov	r3, r1
 8009bba:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d007      	beq.n	8009bd6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bcc:	685b      	ldr	r3, [r3, #4]
 8009bce:	78fa      	ldrb	r2, [r7, #3]
 8009bd0:	4611      	mov	r1, r2
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	4798      	blx	r3
  }

  return USBD_OK;
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3708      	adds	r7, #8
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b084      	sub	sp, #16
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009bf0:	6839      	ldr	r1, [r7, #0]
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f000 ff90 	bl	800ab18 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009c06:	461a      	mov	r2, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009c14:	f003 031f 	and.w	r3, r3, #31
 8009c18:	2b02      	cmp	r3, #2
 8009c1a:	d01a      	beq.n	8009c52 <USBD_LL_SetupStage+0x72>
 8009c1c:	2b02      	cmp	r3, #2
 8009c1e:	d822      	bhi.n	8009c66 <USBD_LL_SetupStage+0x86>
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d002      	beq.n	8009c2a <USBD_LL_SetupStage+0x4a>
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d00a      	beq.n	8009c3e <USBD_LL_SetupStage+0x5e>
 8009c28:	e01d      	b.n	8009c66 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c30:	4619      	mov	r1, r3
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 fa62 	bl	800a0fc <USBD_StdDevReq>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8009c3c:	e020      	b.n	8009c80 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c44:	4619      	mov	r1, r3
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f000 fac6 	bl	800a1d8 <USBD_StdItfReq>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	73fb      	strb	r3, [r7, #15]
      break;
 8009c50:	e016      	b.n	8009c80 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c58:	4619      	mov	r1, r3
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 fb05 	bl	800a26a <USBD_StdEPReq>
 8009c60:	4603      	mov	r3, r0
 8009c62:	73fb      	strb	r3, [r7, #15]
      break;
 8009c64:	e00c      	b.n	8009c80 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009c6c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	4619      	mov	r1, r3
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f004 fa79 	bl	800e16c <USBD_LL_StallEP>
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	73fb      	strb	r3, [r7, #15]
      break;
 8009c7e:	bf00      	nop
  }

  return ret;
 8009c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3710      	adds	r7, #16
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}

08009c8a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009c8a:	b580      	push	{r7, lr}
 8009c8c:	b086      	sub	sp, #24
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	60f8      	str	r0, [r7, #12]
 8009c92:	460b      	mov	r3, r1
 8009c94:	607a      	str	r2, [r7, #4]
 8009c96:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009c98:	7afb      	ldrb	r3, [r7, #11]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d138      	bne.n	8009d10 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009ca4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009cac:	2b03      	cmp	r3, #3
 8009cae:	d14a      	bne.n	8009d46 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	689a      	ldr	r2, [r3, #8]
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	68db      	ldr	r3, [r3, #12]
 8009cb8:	429a      	cmp	r2, r3
 8009cba:	d913      	bls.n	8009ce4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	689a      	ldr	r2, [r3, #8]
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	68db      	ldr	r3, [r3, #12]
 8009cc4:	1ad2      	subs	r2, r2, r3
 8009cc6:	693b      	ldr	r3, [r7, #16]
 8009cc8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	68da      	ldr	r2, [r3, #12]
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	689b      	ldr	r3, [r3, #8]
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	bf28      	it	cs
 8009cd6:	4613      	movcs	r3, r2
 8009cd8:	461a      	mov	r2, r3
 8009cda:	6879      	ldr	r1, [r7, #4]
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f001 f80f 	bl	800ad00 <USBD_CtlContinueRx>
 8009ce2:	e030      	b.n	8009d46 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	2b03      	cmp	r3, #3
 8009cee:	d10b      	bne.n	8009d08 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d005      	beq.n	8009d08 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d02:	691b      	ldr	r3, [r3, #16]
 8009d04:	68f8      	ldr	r0, [r7, #12]
 8009d06:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009d08:	68f8      	ldr	r0, [r7, #12]
 8009d0a:	f001 f80a 	bl	800ad22 <USBD_CtlSendStatus>
 8009d0e:	e01a      	b.n	8009d46 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d16:	b2db      	uxtb	r3, r3
 8009d18:	2b03      	cmp	r3, #3
 8009d1a:	d114      	bne.n	8009d46 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d22:	699b      	ldr	r3, [r3, #24]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d00e      	beq.n	8009d46 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d2e:	699b      	ldr	r3, [r3, #24]
 8009d30:	7afa      	ldrb	r2, [r7, #11]
 8009d32:	4611      	mov	r1, r2
 8009d34:	68f8      	ldr	r0, [r7, #12]
 8009d36:	4798      	blx	r3
 8009d38:	4603      	mov	r3, r0
 8009d3a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009d3c:	7dfb      	ldrb	r3, [r7, #23]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d001      	beq.n	8009d46 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8009d42:	7dfb      	ldrb	r3, [r7, #23]
 8009d44:	e000      	b.n	8009d48 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3718      	adds	r7, #24
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b086      	sub	sp, #24
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	460b      	mov	r3, r1
 8009d5a:	607a      	str	r2, [r7, #4]
 8009d5c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009d5e:	7afb      	ldrb	r3, [r7, #11]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d16b      	bne.n	8009e3c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	3314      	adds	r3, #20
 8009d68:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009d70:	2b02      	cmp	r3, #2
 8009d72:	d156      	bne.n	8009e22 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8009d74:	693b      	ldr	r3, [r7, #16]
 8009d76:	689a      	ldr	r2, [r3, #8]
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	d914      	bls.n	8009daa <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	689a      	ldr	r2, [r3, #8]
 8009d84:	693b      	ldr	r3, [r7, #16]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	1ad2      	subs	r2, r2, r3
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	689b      	ldr	r3, [r3, #8]
 8009d92:	461a      	mov	r2, r3
 8009d94:	6879      	ldr	r1, [r7, #4]
 8009d96:	68f8      	ldr	r0, [r7, #12]
 8009d98:	f000 ff84 	bl	800aca4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	2200      	movs	r2, #0
 8009da0:	2100      	movs	r1, #0
 8009da2:	68f8      	ldr	r0, [r7, #12]
 8009da4:	f004 fa8c 	bl	800e2c0 <USBD_LL_PrepareReceive>
 8009da8:	e03b      	b.n	8009e22 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	68da      	ldr	r2, [r3, #12]
 8009dae:	693b      	ldr	r3, [r7, #16]
 8009db0:	689b      	ldr	r3, [r3, #8]
 8009db2:	429a      	cmp	r2, r3
 8009db4:	d11c      	bne.n	8009df0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	685a      	ldr	r2, [r3, #4]
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d316      	bcc.n	8009df0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009dc2:	693b      	ldr	r3, [r7, #16]
 8009dc4:	685a      	ldr	r2, [r3, #4]
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d20f      	bcs.n	8009df0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f000 ff65 	bl	800aca4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009de2:	2300      	movs	r3, #0
 8009de4:	2200      	movs	r2, #0
 8009de6:	2100      	movs	r1, #0
 8009de8:	68f8      	ldr	r0, [r7, #12]
 8009dea:	f004 fa69 	bl	800e2c0 <USBD_LL_PrepareReceive>
 8009dee:	e018      	b.n	8009e22 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009df6:	b2db      	uxtb	r3, r3
 8009df8:	2b03      	cmp	r3, #3
 8009dfa:	d10b      	bne.n	8009e14 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d005      	beq.n	8009e14 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e0e:	68db      	ldr	r3, [r3, #12]
 8009e10:	68f8      	ldr	r0, [r7, #12]
 8009e12:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e14:	2180      	movs	r1, #128	; 0x80
 8009e16:	68f8      	ldr	r0, [r7, #12]
 8009e18:	f004 f9a8 	bl	800e16c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009e1c:	68f8      	ldr	r0, [r7, #12]
 8009e1e:	f000 ff93 	bl	800ad48 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009e28:	2b01      	cmp	r3, #1
 8009e2a:	d122      	bne.n	8009e72 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009e2c:	68f8      	ldr	r0, [r7, #12]
 8009e2e:	f7ff fe98 	bl	8009b62 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2200      	movs	r2, #0
 8009e36:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009e3a:	e01a      	b.n	8009e72 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e42:	b2db      	uxtb	r3, r3
 8009e44:	2b03      	cmp	r3, #3
 8009e46:	d114      	bne.n	8009e72 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e4e:	695b      	ldr	r3, [r3, #20]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d00e      	beq.n	8009e72 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e5a:	695b      	ldr	r3, [r3, #20]
 8009e5c:	7afa      	ldrb	r2, [r7, #11]
 8009e5e:	4611      	mov	r1, r2
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	4798      	blx	r3
 8009e64:	4603      	mov	r3, r0
 8009e66:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009e68:	7dfb      	ldrb	r3, [r7, #23]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d001      	beq.n	8009e72 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8009e6e:	7dfb      	ldrb	r3, [r7, #23]
 8009e70:	e000      	b.n	8009e74 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8009e72:	2300      	movs	r3, #0
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3718      	adds	r7, #24
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d101      	bne.n	8009eb0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8009eac:	2303      	movs	r3, #3
 8009eae:	e02f      	b.n	8009f10 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d00f      	beq.n	8009eda <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d009      	beq.n	8009eda <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	6852      	ldr	r2, [r2, #4]
 8009ed2:	b2d2      	uxtb	r2, r2
 8009ed4:	4611      	mov	r1, r2
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009eda:	2340      	movs	r3, #64	; 0x40
 8009edc:	2200      	movs	r2, #0
 8009ede:	2100      	movs	r1, #0
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f004 f8fe 	bl	800e0e2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2240      	movs	r2, #64	; 0x40
 8009ef2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ef6:	2340      	movs	r3, #64	; 0x40
 8009ef8:	2200      	movs	r2, #0
 8009efa:	2180      	movs	r1, #128	; 0x80
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f004 f8f0 	bl	800e0e2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2201      	movs	r2, #1
 8009f06:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2240      	movs	r2, #64	; 0x40
 8009f0c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009f0e:	2300      	movs	r3, #0
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3708      	adds	r7, #8
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b083      	sub	sp, #12
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	78fa      	ldrb	r2, [r7, #3]
 8009f28:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009f2a:	2300      	movs	r3, #0
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	370c      	adds	r7, #12
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr

08009f38 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b083      	sub	sp, #12
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f46:	b2da      	uxtb	r2, r3
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2204      	movs	r2, #4
 8009f52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009f56:	2300      	movs	r3, #0
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	370c      	adds	r7, #12
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr

08009f64 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	2b04      	cmp	r3, #4
 8009f76:	d106      	bne.n	8009f86 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009f7e:	b2da      	uxtb	r2, r3
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009f86:	2300      	movs	r3, #0
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	370c      	adds	r7, #12
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b082      	sub	sp, #8
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d101      	bne.n	8009faa <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8009fa6:	2303      	movs	r3, #3
 8009fa8:	e012      	b.n	8009fd0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fb0:	b2db      	uxtb	r3, r3
 8009fb2:	2b03      	cmp	r3, #3
 8009fb4:	d10b      	bne.n	8009fce <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fbc:	69db      	ldr	r3, [r3, #28]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d005      	beq.n	8009fce <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fc8:	69db      	ldr	r3, [r3, #28]
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3708      	adds	r7, #8
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b082      	sub	sp, #8
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d101      	bne.n	8009ff2 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8009fee:	2303      	movs	r3, #3
 8009ff0:	e014      	b.n	800a01c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ff8:	b2db      	uxtb	r3, r3
 8009ffa:	2b03      	cmp	r3, #3
 8009ffc:	d10d      	bne.n	800a01a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a004:	6a1b      	ldr	r3, [r3, #32]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d007      	beq.n	800a01a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a010:	6a1b      	ldr	r3, [r3, #32]
 800a012:	78fa      	ldrb	r2, [r7, #3]
 800a014:	4611      	mov	r1, r2
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a01a:	2300      	movs	r3, #0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3708      	adds	r7, #8
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	460b      	mov	r3, r1
 800a02e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a036:	2b00      	cmp	r3, #0
 800a038:	d101      	bne.n	800a03e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800a03a:	2303      	movs	r3, #3
 800a03c:	e014      	b.n	800a068 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a044:	b2db      	uxtb	r3, r3
 800a046:	2b03      	cmp	r3, #3
 800a048:	d10d      	bne.n	800a066 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a052:	2b00      	cmp	r3, #0
 800a054:	d007      	beq.n	800a066 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a05c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a05e:	78fa      	ldrb	r2, [r7, #3]
 800a060:	4611      	mov	r1, r2
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a066:	2300      	movs	r3, #0
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3708      	adds	r7, #8
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a070:	b480      	push	{r7}
 800a072:	b083      	sub	sp, #12
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a078:	2300      	movs	r3, #0
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	370c      	adds	r7, #12
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr

0800a086 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a086:	b580      	push	{r7, lr}
 800a088:	b082      	sub	sp, #8
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2201      	movs	r2, #1
 800a092:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d009      	beq.n	800a0b4 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	6852      	ldr	r2, [r2, #4]
 800a0ac:	b2d2      	uxtb	r2, r2
 800a0ae:	4611      	mov	r1, r2
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	4798      	blx	r3
  }

  return USBD_OK;
 800a0b4:	2300      	movs	r3, #0
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3708      	adds	r7, #8
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}

0800a0be <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b087      	sub	sp, #28
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	781b      	ldrb	r3, [r3, #0]
 800a0ce:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a0d0:	697b      	ldr	r3, [r7, #20]
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a0dc:	8a3b      	ldrh	r3, [r7, #16]
 800a0de:	021b      	lsls	r3, r3, #8
 800a0e0:	b21a      	sxth	r2, r3
 800a0e2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	b21b      	sxth	r3, r3
 800a0ea:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a0ec:	89fb      	ldrh	r3, [r7, #14]
}
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	371c      	adds	r7, #28
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f8:	4770      	bx	lr
	...

0800a0fc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b084      	sub	sp, #16
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
 800a104:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a106:	2300      	movs	r3, #0
 800a108:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a112:	2b40      	cmp	r3, #64	; 0x40
 800a114:	d005      	beq.n	800a122 <USBD_StdDevReq+0x26>
 800a116:	2b40      	cmp	r3, #64	; 0x40
 800a118:	d853      	bhi.n	800a1c2 <USBD_StdDevReq+0xc6>
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d00b      	beq.n	800a136 <USBD_StdDevReq+0x3a>
 800a11e:	2b20      	cmp	r3, #32
 800a120:	d14f      	bne.n	800a1c2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a128:	689b      	ldr	r3, [r3, #8]
 800a12a:	6839      	ldr	r1, [r7, #0]
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	4798      	blx	r3
 800a130:	4603      	mov	r3, r0
 800a132:	73fb      	strb	r3, [r7, #15]
      break;
 800a134:	e04a      	b.n	800a1cc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	785b      	ldrb	r3, [r3, #1]
 800a13a:	2b09      	cmp	r3, #9
 800a13c:	d83b      	bhi.n	800a1b6 <USBD_StdDevReq+0xba>
 800a13e:	a201      	add	r2, pc, #4	; (adr r2, 800a144 <USBD_StdDevReq+0x48>)
 800a140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a144:	0800a199 	.word	0x0800a199
 800a148:	0800a1ad 	.word	0x0800a1ad
 800a14c:	0800a1b7 	.word	0x0800a1b7
 800a150:	0800a1a3 	.word	0x0800a1a3
 800a154:	0800a1b7 	.word	0x0800a1b7
 800a158:	0800a177 	.word	0x0800a177
 800a15c:	0800a16d 	.word	0x0800a16d
 800a160:	0800a1b7 	.word	0x0800a1b7
 800a164:	0800a18f 	.word	0x0800a18f
 800a168:	0800a181 	.word	0x0800a181
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a16c:	6839      	ldr	r1, [r7, #0]
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 f9de 	bl	800a530 <USBD_GetDescriptor>
          break;
 800a174:	e024      	b.n	800a1c0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a176:	6839      	ldr	r1, [r7, #0]
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 fb43 	bl	800a804 <USBD_SetAddress>
          break;
 800a17e:	e01f      	b.n	800a1c0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a180:	6839      	ldr	r1, [r7, #0]
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fb82 	bl	800a88c <USBD_SetConfig>
 800a188:	4603      	mov	r3, r0
 800a18a:	73fb      	strb	r3, [r7, #15]
          break;
 800a18c:	e018      	b.n	800a1c0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a18e:	6839      	ldr	r1, [r7, #0]
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f000 fc21 	bl	800a9d8 <USBD_GetConfig>
          break;
 800a196:	e013      	b.n	800a1c0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a198:	6839      	ldr	r1, [r7, #0]
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f000 fc52 	bl	800aa44 <USBD_GetStatus>
          break;
 800a1a0:	e00e      	b.n	800a1c0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a1a2:	6839      	ldr	r1, [r7, #0]
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f000 fc81 	bl	800aaac <USBD_SetFeature>
          break;
 800a1aa:	e009      	b.n	800a1c0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 fc90 	bl	800aad4 <USBD_ClrFeature>
          break;
 800a1b4:	e004      	b.n	800a1c0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a1b6:	6839      	ldr	r1, [r7, #0]
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f000 fce7 	bl	800ab8c <USBD_CtlError>
          break;
 800a1be:	bf00      	nop
      }
      break;
 800a1c0:	e004      	b.n	800a1cc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800a1c2:	6839      	ldr	r1, [r7, #0]
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f000 fce1 	bl	800ab8c <USBD_CtlError>
      break;
 800a1ca:	bf00      	nop
  }

  return ret;
 800a1cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3710      	adds	r7, #16
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}
 800a1d6:	bf00      	nop

0800a1d8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b084      	sub	sp, #16
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a1ee:	2b40      	cmp	r3, #64	; 0x40
 800a1f0:	d005      	beq.n	800a1fe <USBD_StdItfReq+0x26>
 800a1f2:	2b40      	cmp	r3, #64	; 0x40
 800a1f4:	d82f      	bhi.n	800a256 <USBD_StdItfReq+0x7e>
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d001      	beq.n	800a1fe <USBD_StdItfReq+0x26>
 800a1fa:	2b20      	cmp	r3, #32
 800a1fc:	d12b      	bne.n	800a256 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a204:	b2db      	uxtb	r3, r3
 800a206:	3b01      	subs	r3, #1
 800a208:	2b02      	cmp	r3, #2
 800a20a:	d81d      	bhi.n	800a248 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	889b      	ldrh	r3, [r3, #4]
 800a210:	b2db      	uxtb	r3, r3
 800a212:	2b01      	cmp	r3, #1
 800a214:	d813      	bhi.n	800a23e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a21c:	689b      	ldr	r3, [r3, #8]
 800a21e:	6839      	ldr	r1, [r7, #0]
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	4798      	blx	r3
 800a224:	4603      	mov	r3, r0
 800a226:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	88db      	ldrh	r3, [r3, #6]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d110      	bne.n	800a252 <USBD_StdItfReq+0x7a>
 800a230:	7bfb      	ldrb	r3, [r7, #15]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10d      	bne.n	800a252 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f000 fd73 	bl	800ad22 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a23c:	e009      	b.n	800a252 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800a23e:	6839      	ldr	r1, [r7, #0]
 800a240:	6878      	ldr	r0, [r7, #4]
 800a242:	f000 fca3 	bl	800ab8c <USBD_CtlError>
          break;
 800a246:	e004      	b.n	800a252 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800a248:	6839      	ldr	r1, [r7, #0]
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f000 fc9e 	bl	800ab8c <USBD_CtlError>
          break;
 800a250:	e000      	b.n	800a254 <USBD_StdItfReq+0x7c>
          break;
 800a252:	bf00      	nop
      }
      break;
 800a254:	e004      	b.n	800a260 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 fc97 	bl	800ab8c <USBD_CtlError>
      break;
 800a25e:	bf00      	nop
  }

  return ret;
 800a260:	7bfb      	ldrb	r3, [r7, #15]
}
 800a262:	4618      	mov	r0, r3
 800a264:	3710      	adds	r7, #16
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}

0800a26a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	b084      	sub	sp, #16
 800a26e:	af00      	add	r7, sp, #0
 800a270:	6078      	str	r0, [r7, #4]
 800a272:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a274:	2300      	movs	r3, #0
 800a276:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	889b      	ldrh	r3, [r3, #4]
 800a27c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	781b      	ldrb	r3, [r3, #0]
 800a282:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a286:	2b40      	cmp	r3, #64	; 0x40
 800a288:	d007      	beq.n	800a29a <USBD_StdEPReq+0x30>
 800a28a:	2b40      	cmp	r3, #64	; 0x40
 800a28c:	f200 8145 	bhi.w	800a51a <USBD_StdEPReq+0x2b0>
 800a290:	2b00      	cmp	r3, #0
 800a292:	d00c      	beq.n	800a2ae <USBD_StdEPReq+0x44>
 800a294:	2b20      	cmp	r3, #32
 800a296:	f040 8140 	bne.w	800a51a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2a0:	689b      	ldr	r3, [r3, #8]
 800a2a2:	6839      	ldr	r1, [r7, #0]
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	4798      	blx	r3
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	73fb      	strb	r3, [r7, #15]
      break;
 800a2ac:	e13a      	b.n	800a524 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	785b      	ldrb	r3, [r3, #1]
 800a2b2:	2b03      	cmp	r3, #3
 800a2b4:	d007      	beq.n	800a2c6 <USBD_StdEPReq+0x5c>
 800a2b6:	2b03      	cmp	r3, #3
 800a2b8:	f300 8129 	bgt.w	800a50e <USBD_StdEPReq+0x2a4>
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d07f      	beq.n	800a3c0 <USBD_StdEPReq+0x156>
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d03c      	beq.n	800a33e <USBD_StdEPReq+0xd4>
 800a2c4:	e123      	b.n	800a50e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	2b02      	cmp	r3, #2
 800a2d0:	d002      	beq.n	800a2d8 <USBD_StdEPReq+0x6e>
 800a2d2:	2b03      	cmp	r3, #3
 800a2d4:	d016      	beq.n	800a304 <USBD_StdEPReq+0x9a>
 800a2d6:	e02c      	b.n	800a332 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a2d8:	7bbb      	ldrb	r3, [r7, #14]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d00d      	beq.n	800a2fa <USBD_StdEPReq+0x90>
 800a2de:	7bbb      	ldrb	r3, [r7, #14]
 800a2e0:	2b80      	cmp	r3, #128	; 0x80
 800a2e2:	d00a      	beq.n	800a2fa <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2e4:	7bbb      	ldrb	r3, [r7, #14]
 800a2e6:	4619      	mov	r1, r3
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f003 ff3f 	bl	800e16c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a2ee:	2180      	movs	r1, #128	; 0x80
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f003 ff3b 	bl	800e16c <USBD_LL_StallEP>
 800a2f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a2f8:	e020      	b.n	800a33c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800a2fa:	6839      	ldr	r1, [r7, #0]
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 fc45 	bl	800ab8c <USBD_CtlError>
              break;
 800a302:	e01b      	b.n	800a33c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	885b      	ldrh	r3, [r3, #2]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d10e      	bne.n	800a32a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a30c:	7bbb      	ldrb	r3, [r7, #14]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d00b      	beq.n	800a32a <USBD_StdEPReq+0xc0>
 800a312:	7bbb      	ldrb	r3, [r7, #14]
 800a314:	2b80      	cmp	r3, #128	; 0x80
 800a316:	d008      	beq.n	800a32a <USBD_StdEPReq+0xc0>
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	88db      	ldrh	r3, [r3, #6]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d104      	bne.n	800a32a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a320:	7bbb      	ldrb	r3, [r7, #14]
 800a322:	4619      	mov	r1, r3
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f003 ff21 	bl	800e16c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f000 fcf9 	bl	800ad22 <USBD_CtlSendStatus>

              break;
 800a330:	e004      	b.n	800a33c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800a332:	6839      	ldr	r1, [r7, #0]
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f000 fc29 	bl	800ab8c <USBD_CtlError>
              break;
 800a33a:	bf00      	nop
          }
          break;
 800a33c:	e0ec      	b.n	800a518 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a344:	b2db      	uxtb	r3, r3
 800a346:	2b02      	cmp	r3, #2
 800a348:	d002      	beq.n	800a350 <USBD_StdEPReq+0xe6>
 800a34a:	2b03      	cmp	r3, #3
 800a34c:	d016      	beq.n	800a37c <USBD_StdEPReq+0x112>
 800a34e:	e030      	b.n	800a3b2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a350:	7bbb      	ldrb	r3, [r7, #14]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00d      	beq.n	800a372 <USBD_StdEPReq+0x108>
 800a356:	7bbb      	ldrb	r3, [r7, #14]
 800a358:	2b80      	cmp	r3, #128	; 0x80
 800a35a:	d00a      	beq.n	800a372 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a35c:	7bbb      	ldrb	r3, [r7, #14]
 800a35e:	4619      	mov	r1, r3
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f003 ff03 	bl	800e16c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a366:	2180      	movs	r1, #128	; 0x80
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f003 feff 	bl	800e16c <USBD_LL_StallEP>
 800a36e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a370:	e025      	b.n	800a3be <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800a372:	6839      	ldr	r1, [r7, #0]
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f000 fc09 	bl	800ab8c <USBD_CtlError>
              break;
 800a37a:	e020      	b.n	800a3be <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	885b      	ldrh	r3, [r3, #2]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d11b      	bne.n	800a3bc <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a384:	7bbb      	ldrb	r3, [r7, #14]
 800a386:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d004      	beq.n	800a398 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a38e:	7bbb      	ldrb	r3, [r7, #14]
 800a390:	4619      	mov	r1, r3
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f003 ff09 	bl	800e1aa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f000 fcc2 	bl	800ad22 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3a4:	689b      	ldr	r3, [r3, #8]
 800a3a6:	6839      	ldr	r1, [r7, #0]
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	4798      	blx	r3
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800a3b0:	e004      	b.n	800a3bc <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800a3b2:	6839      	ldr	r1, [r7, #0]
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 fbe9 	bl	800ab8c <USBD_CtlError>
              break;
 800a3ba:	e000      	b.n	800a3be <USBD_StdEPReq+0x154>
              break;
 800a3bc:	bf00      	nop
          }
          break;
 800a3be:	e0ab      	b.n	800a518 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3c6:	b2db      	uxtb	r3, r3
 800a3c8:	2b02      	cmp	r3, #2
 800a3ca:	d002      	beq.n	800a3d2 <USBD_StdEPReq+0x168>
 800a3cc:	2b03      	cmp	r3, #3
 800a3ce:	d032      	beq.n	800a436 <USBD_StdEPReq+0x1cc>
 800a3d0:	e097      	b.n	800a502 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3d2:	7bbb      	ldrb	r3, [r7, #14]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d007      	beq.n	800a3e8 <USBD_StdEPReq+0x17e>
 800a3d8:	7bbb      	ldrb	r3, [r7, #14]
 800a3da:	2b80      	cmp	r3, #128	; 0x80
 800a3dc:	d004      	beq.n	800a3e8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800a3de:	6839      	ldr	r1, [r7, #0]
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 fbd3 	bl	800ab8c <USBD_CtlError>
                break;
 800a3e6:	e091      	b.n	800a50c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	da0b      	bge.n	800a408 <USBD_StdEPReq+0x19e>
 800a3f0:	7bbb      	ldrb	r3, [r7, #14]
 800a3f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a3f6:	4613      	mov	r3, r2
 800a3f8:	009b      	lsls	r3, r3, #2
 800a3fa:	4413      	add	r3, r2
 800a3fc:	009b      	lsls	r3, r3, #2
 800a3fe:	3310      	adds	r3, #16
 800a400:	687a      	ldr	r2, [r7, #4]
 800a402:	4413      	add	r3, r2
 800a404:	3304      	adds	r3, #4
 800a406:	e00b      	b.n	800a420 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a408:	7bbb      	ldrb	r3, [r7, #14]
 800a40a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a40e:	4613      	mov	r3, r2
 800a410:	009b      	lsls	r3, r3, #2
 800a412:	4413      	add	r3, r2
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	4413      	add	r3, r2
 800a41e:	3304      	adds	r3, #4
 800a420:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	2200      	movs	r2, #0
 800a426:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	2202      	movs	r2, #2
 800a42c:	4619      	mov	r1, r3
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 fc1d 	bl	800ac6e <USBD_CtlSendData>
              break;
 800a434:	e06a      	b.n	800a50c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a436:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	da11      	bge.n	800a462 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a43e:	7bbb      	ldrb	r3, [r7, #14]
 800a440:	f003 020f 	and.w	r2, r3, #15
 800a444:	6879      	ldr	r1, [r7, #4]
 800a446:	4613      	mov	r3, r2
 800a448:	009b      	lsls	r3, r3, #2
 800a44a:	4413      	add	r3, r2
 800a44c:	009b      	lsls	r3, r3, #2
 800a44e:	440b      	add	r3, r1
 800a450:	3324      	adds	r3, #36	; 0x24
 800a452:	881b      	ldrh	r3, [r3, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d117      	bne.n	800a488 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a458:	6839      	ldr	r1, [r7, #0]
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 fb96 	bl	800ab8c <USBD_CtlError>
                  break;
 800a460:	e054      	b.n	800a50c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a462:	7bbb      	ldrb	r3, [r7, #14]
 800a464:	f003 020f 	and.w	r2, r3, #15
 800a468:	6879      	ldr	r1, [r7, #4]
 800a46a:	4613      	mov	r3, r2
 800a46c:	009b      	lsls	r3, r3, #2
 800a46e:	4413      	add	r3, r2
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	440b      	add	r3, r1
 800a474:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a478:	881b      	ldrh	r3, [r3, #0]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d104      	bne.n	800a488 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a47e:	6839      	ldr	r1, [r7, #0]
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f000 fb83 	bl	800ab8c <USBD_CtlError>
                  break;
 800a486:	e041      	b.n	800a50c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a488:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	da0b      	bge.n	800a4a8 <USBD_StdEPReq+0x23e>
 800a490:	7bbb      	ldrb	r3, [r7, #14]
 800a492:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a496:	4613      	mov	r3, r2
 800a498:	009b      	lsls	r3, r3, #2
 800a49a:	4413      	add	r3, r2
 800a49c:	009b      	lsls	r3, r3, #2
 800a49e:	3310      	adds	r3, #16
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	4413      	add	r3, r2
 800a4a4:	3304      	adds	r3, #4
 800a4a6:	e00b      	b.n	800a4c0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a4a8:	7bbb      	ldrb	r3, [r7, #14]
 800a4aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4ae:	4613      	mov	r3, r2
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	4413      	add	r3, r2
 800a4b4:	009b      	lsls	r3, r3, #2
 800a4b6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a4ba:	687a      	ldr	r2, [r7, #4]
 800a4bc:	4413      	add	r3, r2
 800a4be:	3304      	adds	r3, #4
 800a4c0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a4c2:	7bbb      	ldrb	r3, [r7, #14]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d002      	beq.n	800a4ce <USBD_StdEPReq+0x264>
 800a4c8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ca:	2b80      	cmp	r3, #128	; 0x80
 800a4cc:	d103      	bne.n	800a4d6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	601a      	str	r2, [r3, #0]
 800a4d4:	e00e      	b.n	800a4f4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a4d6:	7bbb      	ldrb	r3, [r7, #14]
 800a4d8:	4619      	mov	r1, r3
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f003 fe84 	bl	800e1e8 <USBD_LL_IsStallEP>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d003      	beq.n	800a4ee <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	2201      	movs	r2, #1
 800a4ea:	601a      	str	r2, [r3, #0]
 800a4ec:	e002      	b.n	800a4f4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	2202      	movs	r2, #2
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 fbb7 	bl	800ac6e <USBD_CtlSendData>
              break;
 800a500:	e004      	b.n	800a50c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800a502:	6839      	ldr	r1, [r7, #0]
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f000 fb41 	bl	800ab8c <USBD_CtlError>
              break;
 800a50a:	bf00      	nop
          }
          break;
 800a50c:	e004      	b.n	800a518 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800a50e:	6839      	ldr	r1, [r7, #0]
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f000 fb3b 	bl	800ab8c <USBD_CtlError>
          break;
 800a516:	bf00      	nop
      }
      break;
 800a518:	e004      	b.n	800a524 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800a51a:	6839      	ldr	r1, [r7, #0]
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f000 fb35 	bl	800ab8c <USBD_CtlError>
      break;
 800a522:	bf00      	nop
  }

  return ret;
 800a524:	7bfb      	ldrb	r3, [r7, #15]
}
 800a526:	4618      	mov	r0, r3
 800a528:	3710      	adds	r7, #16
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
	...

0800a530 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b084      	sub	sp, #16
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a53a:	2300      	movs	r3, #0
 800a53c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a53e:	2300      	movs	r3, #0
 800a540:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a542:	2300      	movs	r3, #0
 800a544:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	885b      	ldrh	r3, [r3, #2]
 800a54a:	0a1b      	lsrs	r3, r3, #8
 800a54c:	b29b      	uxth	r3, r3
 800a54e:	3b01      	subs	r3, #1
 800a550:	2b06      	cmp	r3, #6
 800a552:	f200 8128 	bhi.w	800a7a6 <USBD_GetDescriptor+0x276>
 800a556:	a201      	add	r2, pc, #4	; (adr r2, 800a55c <USBD_GetDescriptor+0x2c>)
 800a558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a55c:	0800a579 	.word	0x0800a579
 800a560:	0800a591 	.word	0x0800a591
 800a564:	0800a5d1 	.word	0x0800a5d1
 800a568:	0800a7a7 	.word	0x0800a7a7
 800a56c:	0800a7a7 	.word	0x0800a7a7
 800a570:	0800a747 	.word	0x0800a747
 800a574:	0800a773 	.word	0x0800a773
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	687a      	ldr	r2, [r7, #4]
 800a582:	7c12      	ldrb	r2, [r2, #16]
 800a584:	f107 0108 	add.w	r1, r7, #8
 800a588:	4610      	mov	r0, r2
 800a58a:	4798      	blx	r3
 800a58c:	60f8      	str	r0, [r7, #12]
      break;
 800a58e:	e112      	b.n	800a7b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	7c1b      	ldrb	r3, [r3, #16]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d10d      	bne.n	800a5b4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a59e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5a0:	f107 0208 	add.w	r2, r7, #8
 800a5a4:	4610      	mov	r0, r2
 800a5a6:	4798      	blx	r3
 800a5a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	2202      	movs	r2, #2
 800a5b0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a5b2:	e100      	b.n	800a7b6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5bc:	f107 0208 	add.w	r2, r7, #8
 800a5c0:	4610      	mov	r0, r2
 800a5c2:	4798      	blx	r3
 800a5c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	3301      	adds	r3, #1
 800a5ca:	2202      	movs	r2, #2
 800a5cc:	701a      	strb	r2, [r3, #0]
      break;
 800a5ce:	e0f2      	b.n	800a7b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	885b      	ldrh	r3, [r3, #2]
 800a5d4:	b2db      	uxtb	r3, r3
 800a5d6:	2b05      	cmp	r3, #5
 800a5d8:	f200 80ac 	bhi.w	800a734 <USBD_GetDescriptor+0x204>
 800a5dc:	a201      	add	r2, pc, #4	; (adr r2, 800a5e4 <USBD_GetDescriptor+0xb4>)
 800a5de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5e2:	bf00      	nop
 800a5e4:	0800a5fd 	.word	0x0800a5fd
 800a5e8:	0800a631 	.word	0x0800a631
 800a5ec:	0800a665 	.word	0x0800a665
 800a5f0:	0800a699 	.word	0x0800a699
 800a5f4:	0800a6cd 	.word	0x0800a6cd
 800a5f8:	0800a701 	.word	0x0800a701
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d00b      	beq.n	800a620 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	687a      	ldr	r2, [r7, #4]
 800a612:	7c12      	ldrb	r2, [r2, #16]
 800a614:	f107 0108 	add.w	r1, r7, #8
 800a618:	4610      	mov	r0, r2
 800a61a:	4798      	blx	r3
 800a61c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a61e:	e091      	b.n	800a744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a620:	6839      	ldr	r1, [r7, #0]
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 fab2 	bl	800ab8c <USBD_CtlError>
            err++;
 800a628:	7afb      	ldrb	r3, [r7, #11]
 800a62a:	3301      	adds	r3, #1
 800a62c:	72fb      	strb	r3, [r7, #11]
          break;
 800a62e:	e089      	b.n	800a744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d00b      	beq.n	800a654 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	687a      	ldr	r2, [r7, #4]
 800a646:	7c12      	ldrb	r2, [r2, #16]
 800a648:	f107 0108 	add.w	r1, r7, #8
 800a64c:	4610      	mov	r0, r2
 800a64e:	4798      	blx	r3
 800a650:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a652:	e077      	b.n	800a744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a654:	6839      	ldr	r1, [r7, #0]
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 fa98 	bl	800ab8c <USBD_CtlError>
            err++;
 800a65c:	7afb      	ldrb	r3, [r7, #11]
 800a65e:	3301      	adds	r3, #1
 800a660:	72fb      	strb	r3, [r7, #11]
          break;
 800a662:	e06f      	b.n	800a744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a66a:	68db      	ldr	r3, [r3, #12]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d00b      	beq.n	800a688 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a676:	68db      	ldr	r3, [r3, #12]
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	7c12      	ldrb	r2, [r2, #16]
 800a67c:	f107 0108 	add.w	r1, r7, #8
 800a680:	4610      	mov	r0, r2
 800a682:	4798      	blx	r3
 800a684:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a686:	e05d      	b.n	800a744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a688:	6839      	ldr	r1, [r7, #0]
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f000 fa7e 	bl	800ab8c <USBD_CtlError>
            err++;
 800a690:	7afb      	ldrb	r3, [r7, #11]
 800a692:	3301      	adds	r3, #1
 800a694:	72fb      	strb	r3, [r7, #11]
          break;
 800a696:	e055      	b.n	800a744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a69e:	691b      	ldr	r3, [r3, #16]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d00b      	beq.n	800a6bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6aa:	691b      	ldr	r3, [r3, #16]
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	7c12      	ldrb	r2, [r2, #16]
 800a6b0:	f107 0108 	add.w	r1, r7, #8
 800a6b4:	4610      	mov	r0, r2
 800a6b6:	4798      	blx	r3
 800a6b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6ba:	e043      	b.n	800a744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6bc:	6839      	ldr	r1, [r7, #0]
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 fa64 	bl	800ab8c <USBD_CtlError>
            err++;
 800a6c4:	7afb      	ldrb	r3, [r7, #11]
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	72fb      	strb	r3, [r7, #11]
          break;
 800a6ca:	e03b      	b.n	800a744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6d2:	695b      	ldr	r3, [r3, #20]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d00b      	beq.n	800a6f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6de:	695b      	ldr	r3, [r3, #20]
 800a6e0:	687a      	ldr	r2, [r7, #4]
 800a6e2:	7c12      	ldrb	r2, [r2, #16]
 800a6e4:	f107 0108 	add.w	r1, r7, #8
 800a6e8:	4610      	mov	r0, r2
 800a6ea:	4798      	blx	r3
 800a6ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6ee:	e029      	b.n	800a744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6f0:	6839      	ldr	r1, [r7, #0]
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f000 fa4a 	bl	800ab8c <USBD_CtlError>
            err++;
 800a6f8:	7afb      	ldrb	r3, [r7, #11]
 800a6fa:	3301      	adds	r3, #1
 800a6fc:	72fb      	strb	r3, [r7, #11]
          break;
 800a6fe:	e021      	b.n	800a744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a706:	699b      	ldr	r3, [r3, #24]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d00b      	beq.n	800a724 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a712:	699b      	ldr	r3, [r3, #24]
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	7c12      	ldrb	r2, [r2, #16]
 800a718:	f107 0108 	add.w	r1, r7, #8
 800a71c:	4610      	mov	r0, r2
 800a71e:	4798      	blx	r3
 800a720:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a722:	e00f      	b.n	800a744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a724:	6839      	ldr	r1, [r7, #0]
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 fa30 	bl	800ab8c <USBD_CtlError>
            err++;
 800a72c:	7afb      	ldrb	r3, [r7, #11]
 800a72e:	3301      	adds	r3, #1
 800a730:	72fb      	strb	r3, [r7, #11]
          break;
 800a732:	e007      	b.n	800a744 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a734:	6839      	ldr	r1, [r7, #0]
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f000 fa28 	bl	800ab8c <USBD_CtlError>
          err++;
 800a73c:	7afb      	ldrb	r3, [r7, #11]
 800a73e:	3301      	adds	r3, #1
 800a740:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800a742:	bf00      	nop
      }
      break;
 800a744:	e037      	b.n	800a7b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	7c1b      	ldrb	r3, [r3, #16]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d109      	bne.n	800a762 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a756:	f107 0208 	add.w	r2, r7, #8
 800a75a:	4610      	mov	r0, r2
 800a75c:	4798      	blx	r3
 800a75e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a760:	e029      	b.n	800a7b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a762:	6839      	ldr	r1, [r7, #0]
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f000 fa11 	bl	800ab8c <USBD_CtlError>
        err++;
 800a76a:	7afb      	ldrb	r3, [r7, #11]
 800a76c:	3301      	adds	r3, #1
 800a76e:	72fb      	strb	r3, [r7, #11]
      break;
 800a770:	e021      	b.n	800a7b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	7c1b      	ldrb	r3, [r3, #16]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d10d      	bne.n	800a796 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a782:	f107 0208 	add.w	r2, r7, #8
 800a786:	4610      	mov	r0, r2
 800a788:	4798      	blx	r3
 800a78a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	3301      	adds	r3, #1
 800a790:	2207      	movs	r2, #7
 800a792:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a794:	e00f      	b.n	800a7b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a796:	6839      	ldr	r1, [r7, #0]
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f000 f9f7 	bl	800ab8c <USBD_CtlError>
        err++;
 800a79e:	7afb      	ldrb	r3, [r7, #11]
 800a7a0:	3301      	adds	r3, #1
 800a7a2:	72fb      	strb	r3, [r7, #11]
      break;
 800a7a4:	e007      	b.n	800a7b6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a7a6:	6839      	ldr	r1, [r7, #0]
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 f9ef 	bl	800ab8c <USBD_CtlError>
      err++;
 800a7ae:	7afb      	ldrb	r3, [r7, #11]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	72fb      	strb	r3, [r7, #11]
      break;
 800a7b4:	bf00      	nop
  }

  if (err != 0U)
 800a7b6:	7afb      	ldrb	r3, [r7, #11]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d11e      	bne.n	800a7fa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	88db      	ldrh	r3, [r3, #6]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d016      	beq.n	800a7f2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a7c4:	893b      	ldrh	r3, [r7, #8]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d00e      	beq.n	800a7e8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	88da      	ldrh	r2, [r3, #6]
 800a7ce:	893b      	ldrh	r3, [r7, #8]
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	bf28      	it	cs
 800a7d4:	4613      	movcs	r3, r2
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7da:	893b      	ldrh	r3, [r7, #8]
 800a7dc:	461a      	mov	r2, r3
 800a7de:	68f9      	ldr	r1, [r7, #12]
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f000 fa44 	bl	800ac6e <USBD_CtlSendData>
 800a7e6:	e009      	b.n	800a7fc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a7e8:	6839      	ldr	r1, [r7, #0]
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	f000 f9ce 	bl	800ab8c <USBD_CtlError>
 800a7f0:	e004      	b.n	800a7fc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	f000 fa95 	bl	800ad22 <USBD_CtlSendStatus>
 800a7f8:	e000      	b.n	800a7fc <USBD_GetDescriptor+0x2cc>
    return;
 800a7fa:	bf00      	nop
  }
}
 800a7fc:	3710      	adds	r7, #16
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
 800a802:	bf00      	nop

0800a804 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b084      	sub	sp, #16
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
 800a80c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	889b      	ldrh	r3, [r3, #4]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d131      	bne.n	800a87a <USBD_SetAddress+0x76>
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	88db      	ldrh	r3, [r3, #6]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d12d      	bne.n	800a87a <USBD_SetAddress+0x76>
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	885b      	ldrh	r3, [r3, #2]
 800a822:	2b7f      	cmp	r3, #127	; 0x7f
 800a824:	d829      	bhi.n	800a87a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	885b      	ldrh	r3, [r3, #2]
 800a82a:	b2db      	uxtb	r3, r3
 800a82c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a830:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a838:	b2db      	uxtb	r3, r3
 800a83a:	2b03      	cmp	r3, #3
 800a83c:	d104      	bne.n	800a848 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a83e:	6839      	ldr	r1, [r7, #0]
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f000 f9a3 	bl	800ab8c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a846:	e01d      	b.n	800a884 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	7bfa      	ldrb	r2, [r7, #15]
 800a84c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a850:	7bfb      	ldrb	r3, [r7, #15]
 800a852:	4619      	mov	r1, r3
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f003 fcf3 	bl	800e240 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a85a:	6878      	ldr	r0, [r7, #4]
 800a85c:	f000 fa61 	bl	800ad22 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a860:	7bfb      	ldrb	r3, [r7, #15]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d004      	beq.n	800a870 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2202      	movs	r2, #2
 800a86a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a86e:	e009      	b.n	800a884 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2201      	movs	r2, #1
 800a874:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a878:	e004      	b.n	800a884 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a87a:	6839      	ldr	r1, [r7, #0]
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 f985 	bl	800ab8c <USBD_CtlError>
  }
}
 800a882:	bf00      	nop
 800a884:	bf00      	nop
 800a886:	3710      	adds	r7, #16
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b084      	sub	sp, #16
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a896:	2300      	movs	r3, #0
 800a898:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	885b      	ldrh	r3, [r3, #2]
 800a89e:	b2da      	uxtb	r2, r3
 800a8a0:	4b4c      	ldr	r3, [pc, #304]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a8a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a8a4:	4b4b      	ldr	r3, [pc, #300]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	2b01      	cmp	r3, #1
 800a8aa:	d905      	bls.n	800a8b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a8ac:	6839      	ldr	r1, [r7, #0]
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f000 f96c 	bl	800ab8c <USBD_CtlError>
    return USBD_FAIL;
 800a8b4:	2303      	movs	r3, #3
 800a8b6:	e088      	b.n	800a9ca <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8be:	b2db      	uxtb	r3, r3
 800a8c0:	2b02      	cmp	r3, #2
 800a8c2:	d002      	beq.n	800a8ca <USBD_SetConfig+0x3e>
 800a8c4:	2b03      	cmp	r3, #3
 800a8c6:	d025      	beq.n	800a914 <USBD_SetConfig+0x88>
 800a8c8:	e071      	b.n	800a9ae <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a8ca:	4b42      	ldr	r3, [pc, #264]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a8cc:	781b      	ldrb	r3, [r3, #0]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d01c      	beq.n	800a90c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800a8d2:	4b40      	ldr	r3, [pc, #256]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a8d4:	781b      	ldrb	r3, [r3, #0]
 800a8d6:	461a      	mov	r2, r3
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a8dc:	4b3d      	ldr	r3, [pc, #244]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a8de:	781b      	ldrb	r3, [r3, #0]
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f7ff f948 	bl	8009b78 <USBD_SetClassConfig>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a8ec:	7bfb      	ldrb	r3, [r7, #15]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d004      	beq.n	800a8fc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800a8f2:	6839      	ldr	r1, [r7, #0]
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 f949 	bl	800ab8c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a8fa:	e065      	b.n	800a9c8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 fa10 	bl	800ad22 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2203      	movs	r2, #3
 800a906:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a90a:	e05d      	b.n	800a9c8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f000 fa08 	bl	800ad22 <USBD_CtlSendStatus>
      break;
 800a912:	e059      	b.n	800a9c8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a914:	4b2f      	ldr	r3, [pc, #188]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d112      	bne.n	800a942 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2202      	movs	r2, #2
 800a920:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a924:	4b2b      	ldr	r3, [pc, #172]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a926:	781b      	ldrb	r3, [r3, #0]
 800a928:	461a      	mov	r2, r3
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a92e:	4b29      	ldr	r3, [pc, #164]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	4619      	mov	r1, r3
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f7ff f93b 	bl	8009bb0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 f9f1 	bl	800ad22 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a940:	e042      	b.n	800a9c8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800a942:	4b24      	ldr	r3, [pc, #144]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	461a      	mov	r2, r3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	685b      	ldr	r3, [r3, #4]
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d02a      	beq.n	800a9a6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	b2db      	uxtb	r3, r3
 800a956:	4619      	mov	r1, r3
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f7ff f929 	bl	8009bb0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a95e:	4b1d      	ldr	r3, [pc, #116]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	461a      	mov	r2, r3
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a968:	4b1a      	ldr	r3, [pc, #104]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	4619      	mov	r1, r3
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f7ff f902 	bl	8009b78 <USBD_SetClassConfig>
 800a974:	4603      	mov	r3, r0
 800a976:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a978:	7bfb      	ldrb	r3, [r7, #15]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00f      	beq.n	800a99e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800a97e:	6839      	ldr	r1, [r7, #0]
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f000 f903 	bl	800ab8c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	685b      	ldr	r3, [r3, #4]
 800a98a:	b2db      	uxtb	r3, r3
 800a98c:	4619      	mov	r1, r3
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f7ff f90e 	bl	8009bb0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2202      	movs	r2, #2
 800a998:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a99c:	e014      	b.n	800a9c8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f000 f9bf 	bl	800ad22 <USBD_CtlSendStatus>
      break;
 800a9a4:	e010      	b.n	800a9c8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 f9bb 	bl	800ad22 <USBD_CtlSendStatus>
      break;
 800a9ac:	e00c      	b.n	800a9c8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a9ae:	6839      	ldr	r1, [r7, #0]
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f000 f8eb 	bl	800ab8c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a9b6:	4b07      	ldr	r3, [pc, #28]	; (800a9d4 <USBD_SetConfig+0x148>)
 800a9b8:	781b      	ldrb	r3, [r3, #0]
 800a9ba:	4619      	mov	r1, r3
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f7ff f8f7 	bl	8009bb0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a9c2:	2303      	movs	r3, #3
 800a9c4:	73fb      	strb	r3, [r7, #15]
      break;
 800a9c6:	bf00      	nop
  }

  return ret;
 800a9c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3710      	adds	r7, #16
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}
 800a9d2:	bf00      	nop
 800a9d4:	200004bc 	.word	0x200004bc

0800a9d8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b082      	sub	sp, #8
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
 800a9e0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	88db      	ldrh	r3, [r3, #6]
 800a9e6:	2b01      	cmp	r3, #1
 800a9e8:	d004      	beq.n	800a9f4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a9ea:	6839      	ldr	r1, [r7, #0]
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f000 f8cd 	bl	800ab8c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a9f2:	e023      	b.n	800aa3c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9fa:	b2db      	uxtb	r3, r3
 800a9fc:	2b02      	cmp	r3, #2
 800a9fe:	dc02      	bgt.n	800aa06 <USBD_GetConfig+0x2e>
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	dc03      	bgt.n	800aa0c <USBD_GetConfig+0x34>
 800aa04:	e015      	b.n	800aa32 <USBD_GetConfig+0x5a>
 800aa06:	2b03      	cmp	r3, #3
 800aa08:	d00b      	beq.n	800aa22 <USBD_GetConfig+0x4a>
 800aa0a:	e012      	b.n	800aa32 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	3308      	adds	r3, #8
 800aa16:	2201      	movs	r2, #1
 800aa18:	4619      	mov	r1, r3
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f000 f927 	bl	800ac6e <USBD_CtlSendData>
        break;
 800aa20:	e00c      	b.n	800aa3c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	3304      	adds	r3, #4
 800aa26:	2201      	movs	r2, #1
 800aa28:	4619      	mov	r1, r3
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 f91f 	bl	800ac6e <USBD_CtlSendData>
        break;
 800aa30:	e004      	b.n	800aa3c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800aa32:	6839      	ldr	r1, [r7, #0]
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 f8a9 	bl	800ab8c <USBD_CtlError>
        break;
 800aa3a:	bf00      	nop
}
 800aa3c:	bf00      	nop
 800aa3e:	3708      	adds	r7, #8
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}

0800aa44 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	3b01      	subs	r3, #1
 800aa58:	2b02      	cmp	r3, #2
 800aa5a:	d81e      	bhi.n	800aa9a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	88db      	ldrh	r3, [r3, #6]
 800aa60:	2b02      	cmp	r3, #2
 800aa62:	d004      	beq.n	800aa6e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aa64:	6839      	ldr	r1, [r7, #0]
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f000 f890 	bl	800ab8c <USBD_CtlError>
        break;
 800aa6c:	e01a      	b.n	800aaa4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2201      	movs	r2, #1
 800aa72:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d005      	beq.n	800aa8a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	68db      	ldr	r3, [r3, #12]
 800aa82:	f043 0202 	orr.w	r2, r3, #2
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	330c      	adds	r3, #12
 800aa8e:	2202      	movs	r2, #2
 800aa90:	4619      	mov	r1, r3
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 f8eb 	bl	800ac6e <USBD_CtlSendData>
      break;
 800aa98:	e004      	b.n	800aaa4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800aa9a:	6839      	ldr	r1, [r7, #0]
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f000 f875 	bl	800ab8c <USBD_CtlError>
      break;
 800aaa2:	bf00      	nop
  }
}
 800aaa4:	bf00      	nop
 800aaa6:	3708      	adds	r7, #8
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b082      	sub	sp, #8
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	885b      	ldrh	r3, [r3, #2]
 800aaba:	2b01      	cmp	r3, #1
 800aabc:	d106      	bne.n	800aacc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2201      	movs	r2, #1
 800aac2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	f000 f92b 	bl	800ad22 <USBD_CtlSendStatus>
  }
}
 800aacc:	bf00      	nop
 800aace:	3708      	adds	r7, #8
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}

0800aad4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b082      	sub	sp, #8
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	3b01      	subs	r3, #1
 800aae8:	2b02      	cmp	r3, #2
 800aaea:	d80b      	bhi.n	800ab04 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	885b      	ldrh	r3, [r3, #2]
 800aaf0:	2b01      	cmp	r3, #1
 800aaf2:	d10c      	bne.n	800ab0e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 f910 	bl	800ad22 <USBD_CtlSendStatus>
      }
      break;
 800ab02:	e004      	b.n	800ab0e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ab04:	6839      	ldr	r1, [r7, #0]
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f000 f840 	bl	800ab8c <USBD_CtlError>
      break;
 800ab0c:	e000      	b.n	800ab10 <USBD_ClrFeature+0x3c>
      break;
 800ab0e:	bf00      	nop
  }
}
 800ab10:	bf00      	nop
 800ab12:	3708      	adds	r7, #8
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b084      	sub	sp, #16
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	781a      	ldrb	r2, [r3, #0]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	3301      	adds	r3, #1
 800ab32:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	781a      	ldrb	r2, [r3, #0]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ab42:	68f8      	ldr	r0, [r7, #12]
 800ab44:	f7ff fabb 	bl	800a0be <SWAPBYTE>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	3301      	adds	r3, #1
 800ab54:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	3301      	adds	r3, #1
 800ab5a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ab5c:	68f8      	ldr	r0, [r7, #12]
 800ab5e:	f7ff faae 	bl	800a0be <SWAPBYTE>
 800ab62:	4603      	mov	r3, r0
 800ab64:	461a      	mov	r2, r3
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	3301      	adds	r3, #1
 800ab6e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	3301      	adds	r3, #1
 800ab74:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ab76:	68f8      	ldr	r0, [r7, #12]
 800ab78:	f7ff faa1 	bl	800a0be <SWAPBYTE>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	461a      	mov	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	80da      	strh	r2, [r3, #6]
}
 800ab84:	bf00      	nop
 800ab86:	3710      	adds	r7, #16
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}

0800ab8c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b082      	sub	sp, #8
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab96:	2180      	movs	r1, #128	; 0x80
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f003 fae7 	bl	800e16c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ab9e:	2100      	movs	r1, #0
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f003 fae3 	bl	800e16c <USBD_LL_StallEP>
}
 800aba6:	bf00      	nop
 800aba8:	3708      	adds	r7, #8
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}

0800abae <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b086      	sub	sp, #24
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	60f8      	str	r0, [r7, #12]
 800abb6:	60b9      	str	r1, [r7, #8]
 800abb8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800abba:	2300      	movs	r3, #0
 800abbc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d036      	beq.n	800ac32 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800abc8:	6938      	ldr	r0, [r7, #16]
 800abca:	f000 f836 	bl	800ac3a <USBD_GetLen>
 800abce:	4603      	mov	r3, r0
 800abd0:	3301      	adds	r3, #1
 800abd2:	b29b      	uxth	r3, r3
 800abd4:	005b      	lsls	r3, r3, #1
 800abd6:	b29a      	uxth	r2, r3
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800abdc:	7dfb      	ldrb	r3, [r7, #23]
 800abde:	68ba      	ldr	r2, [r7, #8]
 800abe0:	4413      	add	r3, r2
 800abe2:	687a      	ldr	r2, [r7, #4]
 800abe4:	7812      	ldrb	r2, [r2, #0]
 800abe6:	701a      	strb	r2, [r3, #0]
  idx++;
 800abe8:	7dfb      	ldrb	r3, [r7, #23]
 800abea:	3301      	adds	r3, #1
 800abec:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800abee:	7dfb      	ldrb	r3, [r7, #23]
 800abf0:	68ba      	ldr	r2, [r7, #8]
 800abf2:	4413      	add	r3, r2
 800abf4:	2203      	movs	r2, #3
 800abf6:	701a      	strb	r2, [r3, #0]
  idx++;
 800abf8:	7dfb      	ldrb	r3, [r7, #23]
 800abfa:	3301      	adds	r3, #1
 800abfc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800abfe:	e013      	b.n	800ac28 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ac00:	7dfb      	ldrb	r3, [r7, #23]
 800ac02:	68ba      	ldr	r2, [r7, #8]
 800ac04:	4413      	add	r3, r2
 800ac06:	693a      	ldr	r2, [r7, #16]
 800ac08:	7812      	ldrb	r2, [r2, #0]
 800ac0a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	3301      	adds	r3, #1
 800ac10:	613b      	str	r3, [r7, #16]
    idx++;
 800ac12:	7dfb      	ldrb	r3, [r7, #23]
 800ac14:	3301      	adds	r3, #1
 800ac16:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ac18:	7dfb      	ldrb	r3, [r7, #23]
 800ac1a:	68ba      	ldr	r2, [r7, #8]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	2200      	movs	r2, #0
 800ac20:	701a      	strb	r2, [r3, #0]
    idx++;
 800ac22:	7dfb      	ldrb	r3, [r7, #23]
 800ac24:	3301      	adds	r3, #1
 800ac26:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	781b      	ldrb	r3, [r3, #0]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d1e7      	bne.n	800ac00 <USBD_GetString+0x52>
 800ac30:	e000      	b.n	800ac34 <USBD_GetString+0x86>
    return;
 800ac32:	bf00      	nop
  }
}
 800ac34:	3718      	adds	r7, #24
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}

0800ac3a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ac3a:	b480      	push	{r7}
 800ac3c:	b085      	sub	sp, #20
 800ac3e:	af00      	add	r7, sp, #0
 800ac40:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ac42:	2300      	movs	r3, #0
 800ac44:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ac4a:	e005      	b.n	800ac58 <USBD_GetLen+0x1e>
  {
    len++;
 800ac4c:	7bfb      	ldrb	r3, [r7, #15]
 800ac4e:	3301      	adds	r3, #1
 800ac50:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	3301      	adds	r3, #1
 800ac56:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d1f5      	bne.n	800ac4c <USBD_GetLen+0x12>
  }

  return len;
 800ac60:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3714      	adds	r7, #20
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr

0800ac6e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ac6e:	b580      	push	{r7, lr}
 800ac70:	b084      	sub	sp, #16
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	60f8      	str	r0, [r7, #12]
 800ac76:	60b9      	str	r1, [r7, #8]
 800ac78:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2202      	movs	r2, #2
 800ac7e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	687a      	ldr	r2, [r7, #4]
 800ac86:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	68ba      	ldr	r2, [r7, #8]
 800ac92:	2100      	movs	r1, #0
 800ac94:	68f8      	ldr	r0, [r7, #12]
 800ac96:	f003 faf2 	bl	800e27e <USBD_LL_Transmit>

  return USBD_OK;
 800ac9a:	2300      	movs	r3, #0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3710      	adds	r7, #16
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b084      	sub	sp, #16
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	60f8      	str	r0, [r7, #12]
 800acac:	60b9      	str	r1, [r7, #8]
 800acae:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	68ba      	ldr	r2, [r7, #8]
 800acb4:	2100      	movs	r1, #0
 800acb6:	68f8      	ldr	r0, [r7, #12]
 800acb8:	f003 fae1 	bl	800e27e <USBD_LL_Transmit>

  return USBD_OK;
 800acbc:	2300      	movs	r3, #0
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3710      	adds	r7, #16
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}

0800acc6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800acc6:	b580      	push	{r7, lr}
 800acc8:	b084      	sub	sp, #16
 800acca:	af00      	add	r7, sp, #0
 800accc:	60f8      	str	r0, [r7, #12]
 800acce:	60b9      	str	r1, [r7, #8]
 800acd0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	2203      	movs	r2, #3
 800acd6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	687a      	ldr	r2, [r7, #4]
 800acde:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	68ba      	ldr	r2, [r7, #8]
 800acee:	2100      	movs	r1, #0
 800acf0:	68f8      	ldr	r0, [r7, #12]
 800acf2:	f003 fae5 	bl	800e2c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acf6:	2300      	movs	r3, #0
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}

0800ad00 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b084      	sub	sp, #16
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	60f8      	str	r0, [r7, #12]
 800ad08:	60b9      	str	r1, [r7, #8]
 800ad0a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	68ba      	ldr	r2, [r7, #8]
 800ad10:	2100      	movs	r1, #0
 800ad12:	68f8      	ldr	r0, [r7, #12]
 800ad14:	f003 fad4 	bl	800e2c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad18:	2300      	movs	r3, #0
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3710      	adds	r7, #16
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}

0800ad22 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b082      	sub	sp, #8
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2204      	movs	r2, #4
 800ad2e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ad32:	2300      	movs	r3, #0
 800ad34:	2200      	movs	r2, #0
 800ad36:	2100      	movs	r1, #0
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f003 faa0 	bl	800e27e <USBD_LL_Transmit>

  return USBD_OK;
 800ad3e:	2300      	movs	r3, #0
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3708      	adds	r7, #8
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}

0800ad48 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b082      	sub	sp, #8
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2205      	movs	r2, #5
 800ad54:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad58:	2300      	movs	r3, #0
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	2100      	movs	r1, #0
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f003 faae 	bl	800e2c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad64:	2300      	movs	r3, #0
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3708      	adds	r7, #8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
	...

0800ad70 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b087      	sub	sp, #28
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	60f8      	str	r0, [r7, #12]
 800ad78:	60b9      	str	r1, [r7, #8]
 800ad7a:	4613      	mov	r3, r2
 800ad7c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ad7e:	2301      	movs	r3, #1
 800ad80:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ad82:	2300      	movs	r3, #0
 800ad84:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ad86:	4b1f      	ldr	r3, [pc, #124]	; (800ae04 <FATFS_LinkDriverEx+0x94>)
 800ad88:	7a5b      	ldrb	r3, [r3, #9]
 800ad8a:	b2db      	uxtb	r3, r3
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d131      	bne.n	800adf4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ad90:	4b1c      	ldr	r3, [pc, #112]	; (800ae04 <FATFS_LinkDriverEx+0x94>)
 800ad92:	7a5b      	ldrb	r3, [r3, #9]
 800ad94:	b2db      	uxtb	r3, r3
 800ad96:	461a      	mov	r2, r3
 800ad98:	4b1a      	ldr	r3, [pc, #104]	; (800ae04 <FATFS_LinkDriverEx+0x94>)
 800ad9a:	2100      	movs	r1, #0
 800ad9c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ad9e:	4b19      	ldr	r3, [pc, #100]	; (800ae04 <FATFS_LinkDriverEx+0x94>)
 800ada0:	7a5b      	ldrb	r3, [r3, #9]
 800ada2:	b2db      	uxtb	r3, r3
 800ada4:	4a17      	ldr	r2, [pc, #92]	; (800ae04 <FATFS_LinkDriverEx+0x94>)
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	4413      	add	r3, r2
 800adaa:	68fa      	ldr	r2, [r7, #12]
 800adac:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800adae:	4b15      	ldr	r3, [pc, #84]	; (800ae04 <FATFS_LinkDriverEx+0x94>)
 800adb0:	7a5b      	ldrb	r3, [r3, #9]
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	461a      	mov	r2, r3
 800adb6:	4b13      	ldr	r3, [pc, #76]	; (800ae04 <FATFS_LinkDriverEx+0x94>)
 800adb8:	4413      	add	r3, r2
 800adba:	79fa      	ldrb	r2, [r7, #7]
 800adbc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800adbe:	4b11      	ldr	r3, [pc, #68]	; (800ae04 <FATFS_LinkDriverEx+0x94>)
 800adc0:	7a5b      	ldrb	r3, [r3, #9]
 800adc2:	b2db      	uxtb	r3, r3
 800adc4:	1c5a      	adds	r2, r3, #1
 800adc6:	b2d1      	uxtb	r1, r2
 800adc8:	4a0e      	ldr	r2, [pc, #56]	; (800ae04 <FATFS_LinkDriverEx+0x94>)
 800adca:	7251      	strb	r1, [r2, #9]
 800adcc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800adce:	7dbb      	ldrb	r3, [r7, #22]
 800add0:	3330      	adds	r3, #48	; 0x30
 800add2:	b2da      	uxtb	r2, r3
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	3301      	adds	r3, #1
 800addc:	223a      	movs	r2, #58	; 0x3a
 800adde:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	3302      	adds	r3, #2
 800ade4:	222f      	movs	r2, #47	; 0x2f
 800ade6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	3303      	adds	r3, #3
 800adec:	2200      	movs	r2, #0
 800adee:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800adf0:	2300      	movs	r3, #0
 800adf2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800adf4:	7dfb      	ldrb	r3, [r7, #23]
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	371c      	adds	r7, #28
 800adfa:	46bd      	mov	sp, r7
 800adfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae00:	4770      	bx	lr
 800ae02:	bf00      	nop
 800ae04:	200004c0 	.word	0x200004c0

0800ae08 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b082      	sub	sp, #8
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
 800ae10:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ae12:	2200      	movs	r2, #0
 800ae14:	6839      	ldr	r1, [r7, #0]
 800ae16:	6878      	ldr	r0, [r7, #4]
 800ae18:	f7ff ffaa 	bl	800ad70 <FATFS_LinkDriverEx>
 800ae1c:	4603      	mov	r3, r0
}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	3708      	adds	r7, #8
 800ae22:	46bd      	mov	sp, r7
 800ae24:	bd80      	pop	{r7, pc}
	...

0800ae28 <__NVIC_SetPriority>:
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b083      	sub	sp, #12
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	4603      	mov	r3, r0
 800ae30:	6039      	str	r1, [r7, #0]
 800ae32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ae34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	db0a      	blt.n	800ae52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	b2da      	uxtb	r2, r3
 800ae40:	490c      	ldr	r1, [pc, #48]	; (800ae74 <__NVIC_SetPriority+0x4c>)
 800ae42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae46:	0112      	lsls	r2, r2, #4
 800ae48:	b2d2      	uxtb	r2, r2
 800ae4a:	440b      	add	r3, r1
 800ae4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ae50:	e00a      	b.n	800ae68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	b2da      	uxtb	r2, r3
 800ae56:	4908      	ldr	r1, [pc, #32]	; (800ae78 <__NVIC_SetPriority+0x50>)
 800ae58:	79fb      	ldrb	r3, [r7, #7]
 800ae5a:	f003 030f 	and.w	r3, r3, #15
 800ae5e:	3b04      	subs	r3, #4
 800ae60:	0112      	lsls	r2, r2, #4
 800ae62:	b2d2      	uxtb	r2, r2
 800ae64:	440b      	add	r3, r1
 800ae66:	761a      	strb	r2, [r3, #24]
}
 800ae68:	bf00      	nop
 800ae6a:	370c      	adds	r7, #12
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr
 800ae74:	e000e100 	.word	0xe000e100
 800ae78:	e000ed00 	.word	0xe000ed00

0800ae7c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ae80:	4b05      	ldr	r3, [pc, #20]	; (800ae98 <SysTick_Handler+0x1c>)
 800ae82:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ae84:	f001 fd28 	bl	800c8d8 <xTaskGetSchedulerState>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	2b01      	cmp	r3, #1
 800ae8c:	d001      	beq.n	800ae92 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ae8e:	f002 fb13 	bl	800d4b8 <xPortSysTickHandler>
  }
}
 800ae92:	bf00      	nop
 800ae94:	bd80      	pop	{r7, pc}
 800ae96:	bf00      	nop
 800ae98:	e000e010 	.word	0xe000e010

0800ae9c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800aea0:	2100      	movs	r1, #0
 800aea2:	f06f 0004 	mvn.w	r0, #4
 800aea6:	f7ff ffbf 	bl	800ae28 <__NVIC_SetPriority>
#endif
}
 800aeaa:	bf00      	nop
 800aeac:	bd80      	pop	{r7, pc}
	...

0800aeb0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800aeb0:	b480      	push	{r7}
 800aeb2:	b083      	sub	sp, #12
 800aeb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aeb6:	f3ef 8305 	mrs	r3, IPSR
 800aeba:	603b      	str	r3, [r7, #0]
  return(result);
 800aebc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d003      	beq.n	800aeca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800aec2:	f06f 0305 	mvn.w	r3, #5
 800aec6:	607b      	str	r3, [r7, #4]
 800aec8:	e00c      	b.n	800aee4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800aeca:	4b0a      	ldr	r3, [pc, #40]	; (800aef4 <osKernelInitialize+0x44>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d105      	bne.n	800aede <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aed2:	4b08      	ldr	r3, [pc, #32]	; (800aef4 <osKernelInitialize+0x44>)
 800aed4:	2201      	movs	r2, #1
 800aed6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aed8:	2300      	movs	r3, #0
 800aeda:	607b      	str	r3, [r7, #4]
 800aedc:	e002      	b.n	800aee4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800aede:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aee2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aee4:	687b      	ldr	r3, [r7, #4]
}
 800aee6:	4618      	mov	r0, r3
 800aee8:	370c      	adds	r7, #12
 800aeea:	46bd      	mov	sp, r7
 800aeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef0:	4770      	bx	lr
 800aef2:	bf00      	nop
 800aef4:	200004cc 	.word	0x200004cc

0800aef8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aefe:	f3ef 8305 	mrs	r3, IPSR
 800af02:	603b      	str	r3, [r7, #0]
  return(result);
 800af04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af06:	2b00      	cmp	r3, #0
 800af08:	d003      	beq.n	800af12 <osKernelStart+0x1a>
    stat = osErrorISR;
 800af0a:	f06f 0305 	mvn.w	r3, #5
 800af0e:	607b      	str	r3, [r7, #4]
 800af10:	e010      	b.n	800af34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800af12:	4b0b      	ldr	r3, [pc, #44]	; (800af40 <osKernelStart+0x48>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	2b01      	cmp	r3, #1
 800af18:	d109      	bne.n	800af2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800af1a:	f7ff ffbf 	bl	800ae9c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800af1e:	4b08      	ldr	r3, [pc, #32]	; (800af40 <osKernelStart+0x48>)
 800af20:	2202      	movs	r2, #2
 800af22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800af24:	f001 f87c 	bl	800c020 <vTaskStartScheduler>
      stat = osOK;
 800af28:	2300      	movs	r3, #0
 800af2a:	607b      	str	r3, [r7, #4]
 800af2c:	e002      	b.n	800af34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800af2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800af34:	687b      	ldr	r3, [r7, #4]
}
 800af36:	4618      	mov	r0, r3
 800af38:	3708      	adds	r7, #8
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}
 800af3e:	bf00      	nop
 800af40:	200004cc 	.word	0x200004cc

0800af44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800af44:	b580      	push	{r7, lr}
 800af46:	b08e      	sub	sp, #56	; 0x38
 800af48:	af04      	add	r7, sp, #16
 800af4a:	60f8      	str	r0, [r7, #12]
 800af4c:	60b9      	str	r1, [r7, #8]
 800af4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800af50:	2300      	movs	r3, #0
 800af52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af54:	f3ef 8305 	mrs	r3, IPSR
 800af58:	617b      	str	r3, [r7, #20]
  return(result);
 800af5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d17e      	bne.n	800b05e <osThreadNew+0x11a>
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d07b      	beq.n	800b05e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800af66:	2380      	movs	r3, #128	; 0x80
 800af68:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800af6a:	2318      	movs	r3, #24
 800af6c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800af6e:	2300      	movs	r3, #0
 800af70:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800af72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d045      	beq.n	800b00a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d002      	beq.n	800af8c <osThreadNew+0x48>
        name = attr->name;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	699b      	ldr	r3, [r3, #24]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d002      	beq.n	800af9a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	699b      	ldr	r3, [r3, #24]
 800af98:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800af9a:	69fb      	ldr	r3, [r7, #28]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d008      	beq.n	800afb2 <osThreadNew+0x6e>
 800afa0:	69fb      	ldr	r3, [r7, #28]
 800afa2:	2b38      	cmp	r3, #56	; 0x38
 800afa4:	d805      	bhi.n	800afb2 <osThreadNew+0x6e>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	685b      	ldr	r3, [r3, #4]
 800afaa:	f003 0301 	and.w	r3, r3, #1
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d001      	beq.n	800afb6 <osThreadNew+0x72>
        return (NULL);
 800afb2:	2300      	movs	r3, #0
 800afb4:	e054      	b.n	800b060 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	695b      	ldr	r3, [r3, #20]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d003      	beq.n	800afc6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	695b      	ldr	r3, [r3, #20]
 800afc2:	089b      	lsrs	r3, r3, #2
 800afc4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	689b      	ldr	r3, [r3, #8]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d00e      	beq.n	800afec <osThreadNew+0xa8>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	68db      	ldr	r3, [r3, #12]
 800afd2:	2bbb      	cmp	r3, #187	; 0xbb
 800afd4:	d90a      	bls.n	800afec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d006      	beq.n	800afec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	695b      	ldr	r3, [r3, #20]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d002      	beq.n	800afec <osThreadNew+0xa8>
        mem = 1;
 800afe6:	2301      	movs	r3, #1
 800afe8:	61bb      	str	r3, [r7, #24]
 800afea:	e010      	b.n	800b00e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	689b      	ldr	r3, [r3, #8]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d10c      	bne.n	800b00e <osThreadNew+0xca>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	68db      	ldr	r3, [r3, #12]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d108      	bne.n	800b00e <osThreadNew+0xca>
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	691b      	ldr	r3, [r3, #16]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d104      	bne.n	800b00e <osThreadNew+0xca>
          mem = 0;
 800b004:	2300      	movs	r3, #0
 800b006:	61bb      	str	r3, [r7, #24]
 800b008:	e001      	b.n	800b00e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b00a:	2300      	movs	r3, #0
 800b00c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b00e:	69bb      	ldr	r3, [r7, #24]
 800b010:	2b01      	cmp	r3, #1
 800b012:	d110      	bne.n	800b036 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b018:	687a      	ldr	r2, [r7, #4]
 800b01a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b01c:	9202      	str	r2, [sp, #8]
 800b01e:	9301      	str	r3, [sp, #4]
 800b020:	69fb      	ldr	r3, [r7, #28]
 800b022:	9300      	str	r3, [sp, #0]
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	6a3a      	ldr	r2, [r7, #32]
 800b028:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b02a:	68f8      	ldr	r0, [r7, #12]
 800b02c:	f000 fe0c 	bl	800bc48 <xTaskCreateStatic>
 800b030:	4603      	mov	r3, r0
 800b032:	613b      	str	r3, [r7, #16]
 800b034:	e013      	b.n	800b05e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b036:	69bb      	ldr	r3, [r7, #24]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d110      	bne.n	800b05e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b03c:	6a3b      	ldr	r3, [r7, #32]
 800b03e:	b29a      	uxth	r2, r3
 800b040:	f107 0310 	add.w	r3, r7, #16
 800b044:	9301      	str	r3, [sp, #4]
 800b046:	69fb      	ldr	r3, [r7, #28]
 800b048:	9300      	str	r3, [sp, #0]
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b04e:	68f8      	ldr	r0, [r7, #12]
 800b050:	f000 fe57 	bl	800bd02 <xTaskCreate>
 800b054:	4603      	mov	r3, r0
 800b056:	2b01      	cmp	r3, #1
 800b058:	d001      	beq.n	800b05e <osThreadNew+0x11a>
            hTask = NULL;
 800b05a:	2300      	movs	r3, #0
 800b05c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b05e:	693b      	ldr	r3, [r7, #16]
}
 800b060:	4618      	mov	r0, r3
 800b062:	3728      	adds	r7, #40	; 0x28
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b068:	b580      	push	{r7, lr}
 800b06a:	b084      	sub	sp, #16
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b070:	f3ef 8305 	mrs	r3, IPSR
 800b074:	60bb      	str	r3, [r7, #8]
  return(result);
 800b076:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d003      	beq.n	800b084 <osDelay+0x1c>
    stat = osErrorISR;
 800b07c:	f06f 0305 	mvn.w	r3, #5
 800b080:	60fb      	str	r3, [r7, #12]
 800b082:	e007      	b.n	800b094 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b084:	2300      	movs	r3, #0
 800b086:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d002      	beq.n	800b094 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f000 ff92 	bl	800bfb8 <vTaskDelay>
    }
  }

  return (stat);
 800b094:	68fb      	ldr	r3, [r7, #12]
}
 800b096:	4618      	mov	r0, r3
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}
	...

0800b0a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b0a0:	b480      	push	{r7}
 800b0a2:	b085      	sub	sp, #20
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	60f8      	str	r0, [r7, #12]
 800b0a8:	60b9      	str	r1, [r7, #8]
 800b0aa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	4a07      	ldr	r2, [pc, #28]	; (800b0cc <vApplicationGetIdleTaskMemory+0x2c>)
 800b0b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	4a06      	ldr	r2, [pc, #24]	; (800b0d0 <vApplicationGetIdleTaskMemory+0x30>)
 800b0b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2280      	movs	r2, #128	; 0x80
 800b0bc:	601a      	str	r2, [r3, #0]
}
 800b0be:	bf00      	nop
 800b0c0:	3714      	adds	r7, #20
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr
 800b0ca:	bf00      	nop
 800b0cc:	200004d0 	.word	0x200004d0
 800b0d0:	2000058c 	.word	0x2000058c

0800b0d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b0d4:	b480      	push	{r7}
 800b0d6:	b085      	sub	sp, #20
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	60f8      	str	r0, [r7, #12]
 800b0dc:	60b9      	str	r1, [r7, #8]
 800b0de:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	4a07      	ldr	r2, [pc, #28]	; (800b100 <vApplicationGetTimerTaskMemory+0x2c>)
 800b0e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	4a06      	ldr	r2, [pc, #24]	; (800b104 <vApplicationGetTimerTaskMemory+0x30>)
 800b0ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b0f2:	601a      	str	r2, [r3, #0]
}
 800b0f4:	bf00      	nop
 800b0f6:	3714      	adds	r7, #20
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr
 800b100:	2000078c 	.word	0x2000078c
 800b104:	20000848 	.word	0x20000848

0800b108 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b108:	b480      	push	{r7}
 800b10a:	b083      	sub	sp, #12
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f103 0208 	add.w	r2, r3, #8
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b120:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	f103 0208 	add.w	r2, r3, #8
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f103 0208 	add.w	r2, r3, #8
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2200      	movs	r2, #0
 800b13a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b13c:	bf00      	nop
 800b13e:	370c      	adds	r7, #12
 800b140:	46bd      	mov	sp, r7
 800b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b146:	4770      	bx	lr

0800b148 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b148:	b480      	push	{r7}
 800b14a:	b083      	sub	sp, #12
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b156:	bf00      	nop
 800b158:	370c      	adds	r7, #12
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr

0800b162 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b162:	b480      	push	{r7}
 800b164:	b085      	sub	sp, #20
 800b166:	af00      	add	r7, sp, #0
 800b168:	6078      	str	r0, [r7, #4]
 800b16a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	68fa      	ldr	r2, [r7, #12]
 800b176:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	689a      	ldr	r2, [r3, #8]
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	689b      	ldr	r3, [r3, #8]
 800b184:	683a      	ldr	r2, [r7, #0]
 800b186:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	683a      	ldr	r2, [r7, #0]
 800b18c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	1c5a      	adds	r2, r3, #1
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	601a      	str	r2, [r3, #0]
}
 800b19e:	bf00      	nop
 800b1a0:	3714      	adds	r7, #20
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr

0800b1aa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b1aa:	b480      	push	{r7}
 800b1ac:	b085      	sub	sp, #20
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
 800b1b2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b1c0:	d103      	bne.n	800b1ca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	691b      	ldr	r3, [r3, #16]
 800b1c6:	60fb      	str	r3, [r7, #12]
 800b1c8:	e00c      	b.n	800b1e4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	3308      	adds	r3, #8
 800b1ce:	60fb      	str	r3, [r7, #12]
 800b1d0:	e002      	b.n	800b1d8 <vListInsert+0x2e>
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	60fb      	str	r3, [r7, #12]
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	68ba      	ldr	r2, [r7, #8]
 800b1e0:	429a      	cmp	r2, r3
 800b1e2:	d2f6      	bcs.n	800b1d2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	685a      	ldr	r2, [r3, #4]
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	683a      	ldr	r2, [r7, #0]
 800b1f2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	68fa      	ldr	r2, [r7, #12]
 800b1f8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	683a      	ldr	r2, [r7, #0]
 800b1fe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	687a      	ldr	r2, [r7, #4]
 800b204:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	1c5a      	adds	r2, r3, #1
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	601a      	str	r2, [r3, #0]
}
 800b210:	bf00      	nop
 800b212:	3714      	adds	r7, #20
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr

0800b21c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b21c:	b480      	push	{r7}
 800b21e:	b085      	sub	sp, #20
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	691b      	ldr	r3, [r3, #16]
 800b228:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	685b      	ldr	r3, [r3, #4]
 800b22e:	687a      	ldr	r2, [r7, #4]
 800b230:	6892      	ldr	r2, [r2, #8]
 800b232:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	689b      	ldr	r3, [r3, #8]
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	6852      	ldr	r2, [r2, #4]
 800b23c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	687a      	ldr	r2, [r7, #4]
 800b244:	429a      	cmp	r2, r3
 800b246:	d103      	bne.n	800b250 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	689a      	ldr	r2, [r3, #8]
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2200      	movs	r2, #0
 800b254:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	1e5a      	subs	r2, r3, #1
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
}
 800b264:	4618      	mov	r0, r3
 800b266:	3714      	adds	r7, #20
 800b268:	46bd      	mov	sp, r7
 800b26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26e:	4770      	bx	lr

0800b270 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b084      	sub	sp, #16
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
 800b278:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d10a      	bne.n	800b29a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b284:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b288:	f383 8811 	msr	BASEPRI, r3
 800b28c:	f3bf 8f6f 	isb	sy
 800b290:	f3bf 8f4f 	dsb	sy
 800b294:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b296:	bf00      	nop
 800b298:	e7fe      	b.n	800b298 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b29a:	f002 f87b 	bl	800d394 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681a      	ldr	r2, [r3, #0]
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b2a6:	68f9      	ldr	r1, [r7, #12]
 800b2a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b2aa:	fb01 f303 	mul.w	r3, r1, r3
 800b2ae:	441a      	add	r2, r3
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681a      	ldr	r2, [r3, #0]
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	681a      	ldr	r2, [r3, #0]
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b2ca:	3b01      	subs	r3, #1
 800b2cc:	68f9      	ldr	r1, [r7, #12]
 800b2ce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b2d0:	fb01 f303 	mul.w	r3, r1, r3
 800b2d4:	441a      	add	r2, r3
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	22ff      	movs	r2, #255	; 0xff
 800b2de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	22ff      	movs	r2, #255	; 0xff
 800b2e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d114      	bne.n	800b31a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	691b      	ldr	r3, [r3, #16]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d01a      	beq.n	800b32e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	3310      	adds	r3, #16
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f001 f929 	bl	800c554 <xTaskRemoveFromEventList>
 800b302:	4603      	mov	r3, r0
 800b304:	2b00      	cmp	r3, #0
 800b306:	d012      	beq.n	800b32e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b308:	4b0c      	ldr	r3, [pc, #48]	; (800b33c <xQueueGenericReset+0xcc>)
 800b30a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b30e:	601a      	str	r2, [r3, #0]
 800b310:	f3bf 8f4f 	dsb	sy
 800b314:	f3bf 8f6f 	isb	sy
 800b318:	e009      	b.n	800b32e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	3310      	adds	r3, #16
 800b31e:	4618      	mov	r0, r3
 800b320:	f7ff fef2 	bl	800b108 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	3324      	adds	r3, #36	; 0x24
 800b328:	4618      	mov	r0, r3
 800b32a:	f7ff feed 	bl	800b108 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b32e:	f002 f861 	bl	800d3f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b332:	2301      	movs	r3, #1
}
 800b334:	4618      	mov	r0, r3
 800b336:	3710      	adds	r7, #16
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}
 800b33c:	e000ed04 	.word	0xe000ed04

0800b340 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b340:	b580      	push	{r7, lr}
 800b342:	b08e      	sub	sp, #56	; 0x38
 800b344:	af02      	add	r7, sp, #8
 800b346:	60f8      	str	r0, [r7, #12]
 800b348:	60b9      	str	r1, [r7, #8]
 800b34a:	607a      	str	r2, [r7, #4]
 800b34c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d10a      	bne.n	800b36a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b354:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b358:	f383 8811 	msr	BASEPRI, r3
 800b35c:	f3bf 8f6f 	isb	sy
 800b360:	f3bf 8f4f 	dsb	sy
 800b364:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b366:	bf00      	nop
 800b368:	e7fe      	b.n	800b368 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d10a      	bne.n	800b386 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b370:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b374:	f383 8811 	msr	BASEPRI, r3
 800b378:	f3bf 8f6f 	isb	sy
 800b37c:	f3bf 8f4f 	dsb	sy
 800b380:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b382:	bf00      	nop
 800b384:	e7fe      	b.n	800b384 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d002      	beq.n	800b392 <xQueueGenericCreateStatic+0x52>
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d001      	beq.n	800b396 <xQueueGenericCreateStatic+0x56>
 800b392:	2301      	movs	r3, #1
 800b394:	e000      	b.n	800b398 <xQueueGenericCreateStatic+0x58>
 800b396:	2300      	movs	r3, #0
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d10a      	bne.n	800b3b2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a0:	f383 8811 	msr	BASEPRI, r3
 800b3a4:	f3bf 8f6f 	isb	sy
 800b3a8:	f3bf 8f4f 	dsb	sy
 800b3ac:	623b      	str	r3, [r7, #32]
}
 800b3ae:	bf00      	nop
 800b3b0:	e7fe      	b.n	800b3b0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d102      	bne.n	800b3be <xQueueGenericCreateStatic+0x7e>
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d101      	bne.n	800b3c2 <xQueueGenericCreateStatic+0x82>
 800b3be:	2301      	movs	r3, #1
 800b3c0:	e000      	b.n	800b3c4 <xQueueGenericCreateStatic+0x84>
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d10a      	bne.n	800b3de <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b3c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3cc:	f383 8811 	msr	BASEPRI, r3
 800b3d0:	f3bf 8f6f 	isb	sy
 800b3d4:	f3bf 8f4f 	dsb	sy
 800b3d8:	61fb      	str	r3, [r7, #28]
}
 800b3da:	bf00      	nop
 800b3dc:	e7fe      	b.n	800b3dc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b3de:	2350      	movs	r3, #80	; 0x50
 800b3e0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b3e2:	697b      	ldr	r3, [r7, #20]
 800b3e4:	2b50      	cmp	r3, #80	; 0x50
 800b3e6:	d00a      	beq.n	800b3fe <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b3e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ec:	f383 8811 	msr	BASEPRI, r3
 800b3f0:	f3bf 8f6f 	isb	sy
 800b3f4:	f3bf 8f4f 	dsb	sy
 800b3f8:	61bb      	str	r3, [r7, #24]
}
 800b3fa:	bf00      	nop
 800b3fc:	e7fe      	b.n	800b3fc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b3fe:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b406:	2b00      	cmp	r3, #0
 800b408:	d00d      	beq.n	800b426 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b40a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b40c:	2201      	movs	r2, #1
 800b40e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b412:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b418:	9300      	str	r3, [sp, #0]
 800b41a:	4613      	mov	r3, r2
 800b41c:	687a      	ldr	r2, [r7, #4]
 800b41e:	68b9      	ldr	r1, [r7, #8]
 800b420:	68f8      	ldr	r0, [r7, #12]
 800b422:	f000 f805 	bl	800b430 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b428:	4618      	mov	r0, r3
 800b42a:	3730      	adds	r7, #48	; 0x30
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]
 800b43c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d103      	bne.n	800b44c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b444:	69bb      	ldr	r3, [r7, #24]
 800b446:	69ba      	ldr	r2, [r7, #24]
 800b448:	601a      	str	r2, [r3, #0]
 800b44a:	e002      	b.n	800b452 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b44c:	69bb      	ldr	r3, [r7, #24]
 800b44e:	687a      	ldr	r2, [r7, #4]
 800b450:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b452:	69bb      	ldr	r3, [r7, #24]
 800b454:	68fa      	ldr	r2, [r7, #12]
 800b456:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b458:	69bb      	ldr	r3, [r7, #24]
 800b45a:	68ba      	ldr	r2, [r7, #8]
 800b45c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b45e:	2101      	movs	r1, #1
 800b460:	69b8      	ldr	r0, [r7, #24]
 800b462:	f7ff ff05 	bl	800b270 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b466:	69bb      	ldr	r3, [r7, #24]
 800b468:	78fa      	ldrb	r2, [r7, #3]
 800b46a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b46e:	bf00      	nop
 800b470:	3710      	adds	r7, #16
 800b472:	46bd      	mov	sp, r7
 800b474:	bd80      	pop	{r7, pc}
	...

0800b478 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b08e      	sub	sp, #56	; 0x38
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	60f8      	str	r0, [r7, #12]
 800b480:	60b9      	str	r1, [r7, #8]
 800b482:	607a      	str	r2, [r7, #4]
 800b484:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b486:	2300      	movs	r3, #0
 800b488:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b490:	2b00      	cmp	r3, #0
 800b492:	d10a      	bne.n	800b4aa <xQueueGenericSend+0x32>
	__asm volatile
 800b494:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b498:	f383 8811 	msr	BASEPRI, r3
 800b49c:	f3bf 8f6f 	isb	sy
 800b4a0:	f3bf 8f4f 	dsb	sy
 800b4a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b4a6:	bf00      	nop
 800b4a8:	e7fe      	b.n	800b4a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d103      	bne.n	800b4b8 <xQueueGenericSend+0x40>
 800b4b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d101      	bne.n	800b4bc <xQueueGenericSend+0x44>
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	e000      	b.n	800b4be <xQueueGenericSend+0x46>
 800b4bc:	2300      	movs	r3, #0
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d10a      	bne.n	800b4d8 <xQueueGenericSend+0x60>
	__asm volatile
 800b4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c6:	f383 8811 	msr	BASEPRI, r3
 800b4ca:	f3bf 8f6f 	isb	sy
 800b4ce:	f3bf 8f4f 	dsb	sy
 800b4d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b4d4:	bf00      	nop
 800b4d6:	e7fe      	b.n	800b4d6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	2b02      	cmp	r3, #2
 800b4dc:	d103      	bne.n	800b4e6 <xQueueGenericSend+0x6e>
 800b4de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4e2:	2b01      	cmp	r3, #1
 800b4e4:	d101      	bne.n	800b4ea <xQueueGenericSend+0x72>
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	e000      	b.n	800b4ec <xQueueGenericSend+0x74>
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d10a      	bne.n	800b506 <xQueueGenericSend+0x8e>
	__asm volatile
 800b4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f4:	f383 8811 	msr	BASEPRI, r3
 800b4f8:	f3bf 8f6f 	isb	sy
 800b4fc:	f3bf 8f4f 	dsb	sy
 800b500:	623b      	str	r3, [r7, #32]
}
 800b502:	bf00      	nop
 800b504:	e7fe      	b.n	800b504 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b506:	f001 f9e7 	bl	800c8d8 <xTaskGetSchedulerState>
 800b50a:	4603      	mov	r3, r0
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d102      	bne.n	800b516 <xQueueGenericSend+0x9e>
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d101      	bne.n	800b51a <xQueueGenericSend+0xa2>
 800b516:	2301      	movs	r3, #1
 800b518:	e000      	b.n	800b51c <xQueueGenericSend+0xa4>
 800b51a:	2300      	movs	r3, #0
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d10a      	bne.n	800b536 <xQueueGenericSend+0xbe>
	__asm volatile
 800b520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b524:	f383 8811 	msr	BASEPRI, r3
 800b528:	f3bf 8f6f 	isb	sy
 800b52c:	f3bf 8f4f 	dsb	sy
 800b530:	61fb      	str	r3, [r7, #28]
}
 800b532:	bf00      	nop
 800b534:	e7fe      	b.n	800b534 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b536:	f001 ff2d 	bl	800d394 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b53c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b542:	429a      	cmp	r2, r3
 800b544:	d302      	bcc.n	800b54c <xQueueGenericSend+0xd4>
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	2b02      	cmp	r3, #2
 800b54a:	d129      	bne.n	800b5a0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b54c:	683a      	ldr	r2, [r7, #0]
 800b54e:	68b9      	ldr	r1, [r7, #8]
 800b550:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b552:	f000 fa0b 	bl	800b96c <prvCopyDataToQueue>
 800b556:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b55a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d010      	beq.n	800b582 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b562:	3324      	adds	r3, #36	; 0x24
 800b564:	4618      	mov	r0, r3
 800b566:	f000 fff5 	bl	800c554 <xTaskRemoveFromEventList>
 800b56a:	4603      	mov	r3, r0
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d013      	beq.n	800b598 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b570:	4b3f      	ldr	r3, [pc, #252]	; (800b670 <xQueueGenericSend+0x1f8>)
 800b572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b576:	601a      	str	r2, [r3, #0]
 800b578:	f3bf 8f4f 	dsb	sy
 800b57c:	f3bf 8f6f 	isb	sy
 800b580:	e00a      	b.n	800b598 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b584:	2b00      	cmp	r3, #0
 800b586:	d007      	beq.n	800b598 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b588:	4b39      	ldr	r3, [pc, #228]	; (800b670 <xQueueGenericSend+0x1f8>)
 800b58a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b58e:	601a      	str	r2, [r3, #0]
 800b590:	f3bf 8f4f 	dsb	sy
 800b594:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b598:	f001 ff2c 	bl	800d3f4 <vPortExitCritical>
				return pdPASS;
 800b59c:	2301      	movs	r3, #1
 800b59e:	e063      	b.n	800b668 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d103      	bne.n	800b5ae <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b5a6:	f001 ff25 	bl	800d3f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	e05c      	b.n	800b668 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b5ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d106      	bne.n	800b5c2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b5b4:	f107 0314 	add.w	r3, r7, #20
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f001 f82f 	bl	800c61c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b5be:	2301      	movs	r3, #1
 800b5c0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b5c2:	f001 ff17 	bl	800d3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b5c6:	f000 fd9b 	bl	800c100 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b5ca:	f001 fee3 	bl	800d394 <vPortEnterCritical>
 800b5ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b5d4:	b25b      	sxtb	r3, r3
 800b5d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b5da:	d103      	bne.n	800b5e4 <xQueueGenericSend+0x16c>
 800b5dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5de:	2200      	movs	r2, #0
 800b5e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b5e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b5ea:	b25b      	sxtb	r3, r3
 800b5ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b5f0:	d103      	bne.n	800b5fa <xQueueGenericSend+0x182>
 800b5f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5fa:	f001 fefb 	bl	800d3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b5fe:	1d3a      	adds	r2, r7, #4
 800b600:	f107 0314 	add.w	r3, r7, #20
 800b604:	4611      	mov	r1, r2
 800b606:	4618      	mov	r0, r3
 800b608:	f001 f81e 	bl	800c648 <xTaskCheckForTimeOut>
 800b60c:	4603      	mov	r3, r0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d124      	bne.n	800b65c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b612:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b614:	f000 faa2 	bl	800bb5c <prvIsQueueFull>
 800b618:	4603      	mov	r3, r0
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d018      	beq.n	800b650 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b61e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b620:	3310      	adds	r3, #16
 800b622:	687a      	ldr	r2, [r7, #4]
 800b624:	4611      	mov	r1, r2
 800b626:	4618      	mov	r0, r3
 800b628:	f000 ff44 	bl	800c4b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b62c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b62e:	f000 fa2d 	bl	800ba8c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b632:	f000 fd73 	bl	800c11c <xTaskResumeAll>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	f47f af7c 	bne.w	800b536 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b63e:	4b0c      	ldr	r3, [pc, #48]	; (800b670 <xQueueGenericSend+0x1f8>)
 800b640:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b644:	601a      	str	r2, [r3, #0]
 800b646:	f3bf 8f4f 	dsb	sy
 800b64a:	f3bf 8f6f 	isb	sy
 800b64e:	e772      	b.n	800b536 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b650:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b652:	f000 fa1b 	bl	800ba8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b656:	f000 fd61 	bl	800c11c <xTaskResumeAll>
 800b65a:	e76c      	b.n	800b536 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b65c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b65e:	f000 fa15 	bl	800ba8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b662:	f000 fd5b 	bl	800c11c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b666:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b668:	4618      	mov	r0, r3
 800b66a:	3738      	adds	r7, #56	; 0x38
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}
 800b670:	e000ed04 	.word	0xe000ed04

0800b674 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b090      	sub	sp, #64	; 0x40
 800b678:	af00      	add	r7, sp, #0
 800b67a:	60f8      	str	r0, [r7, #12]
 800b67c:	60b9      	str	r1, [r7, #8]
 800b67e:	607a      	str	r2, [r7, #4]
 800b680:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d10a      	bne.n	800b6a2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b690:	f383 8811 	msr	BASEPRI, r3
 800b694:	f3bf 8f6f 	isb	sy
 800b698:	f3bf 8f4f 	dsb	sy
 800b69c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b69e:	bf00      	nop
 800b6a0:	e7fe      	b.n	800b6a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d103      	bne.n	800b6b0 <xQueueGenericSendFromISR+0x3c>
 800b6a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d101      	bne.n	800b6b4 <xQueueGenericSendFromISR+0x40>
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	e000      	b.n	800b6b6 <xQueueGenericSendFromISR+0x42>
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d10a      	bne.n	800b6d0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6be:	f383 8811 	msr	BASEPRI, r3
 800b6c2:	f3bf 8f6f 	isb	sy
 800b6c6:	f3bf 8f4f 	dsb	sy
 800b6ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b6cc:	bf00      	nop
 800b6ce:	e7fe      	b.n	800b6ce <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	2b02      	cmp	r3, #2
 800b6d4:	d103      	bne.n	800b6de <xQueueGenericSendFromISR+0x6a>
 800b6d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6da:	2b01      	cmp	r3, #1
 800b6dc:	d101      	bne.n	800b6e2 <xQueueGenericSendFromISR+0x6e>
 800b6de:	2301      	movs	r3, #1
 800b6e0:	e000      	b.n	800b6e4 <xQueueGenericSendFromISR+0x70>
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d10a      	bne.n	800b6fe <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ec:	f383 8811 	msr	BASEPRI, r3
 800b6f0:	f3bf 8f6f 	isb	sy
 800b6f4:	f3bf 8f4f 	dsb	sy
 800b6f8:	623b      	str	r3, [r7, #32]
}
 800b6fa:	bf00      	nop
 800b6fc:	e7fe      	b.n	800b6fc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b6fe:	f001 ff2b 	bl	800d558 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b702:	f3ef 8211 	mrs	r2, BASEPRI
 800b706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b70a:	f383 8811 	msr	BASEPRI, r3
 800b70e:	f3bf 8f6f 	isb	sy
 800b712:	f3bf 8f4f 	dsb	sy
 800b716:	61fa      	str	r2, [r7, #28]
 800b718:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b71a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b71c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b71e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b720:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b726:	429a      	cmp	r2, r3
 800b728:	d302      	bcc.n	800b730 <xQueueGenericSendFromISR+0xbc>
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	2b02      	cmp	r3, #2
 800b72e:	d12f      	bne.n	800b790 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b732:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b736:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b73a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b73c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b73e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b740:	683a      	ldr	r2, [r7, #0]
 800b742:	68b9      	ldr	r1, [r7, #8]
 800b744:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b746:	f000 f911 	bl	800b96c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b74a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b74e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b752:	d112      	bne.n	800b77a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d016      	beq.n	800b78a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b75c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b75e:	3324      	adds	r3, #36	; 0x24
 800b760:	4618      	mov	r0, r3
 800b762:	f000 fef7 	bl	800c554 <xTaskRemoveFromEventList>
 800b766:	4603      	mov	r3, r0
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d00e      	beq.n	800b78a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d00b      	beq.n	800b78a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2201      	movs	r2, #1
 800b776:	601a      	str	r2, [r3, #0]
 800b778:	e007      	b.n	800b78a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b77a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b77e:	3301      	adds	r3, #1
 800b780:	b2db      	uxtb	r3, r3
 800b782:	b25a      	sxtb	r2, r3
 800b784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b786:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b78a:	2301      	movs	r3, #1
 800b78c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b78e:	e001      	b.n	800b794 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b790:	2300      	movs	r3, #0
 800b792:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b796:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b79e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b7a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3740      	adds	r7, #64	; 0x40
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
	...

0800b7ac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b08c      	sub	sp, #48	; 0x30
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	60f8      	str	r0, [r7, #12]
 800b7b4:	60b9      	str	r1, [r7, #8]
 800b7b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b7c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d10a      	bne.n	800b7dc <xQueueReceive+0x30>
	__asm volatile
 800b7c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ca:	f383 8811 	msr	BASEPRI, r3
 800b7ce:	f3bf 8f6f 	isb	sy
 800b7d2:	f3bf 8f4f 	dsb	sy
 800b7d6:	623b      	str	r3, [r7, #32]
}
 800b7d8:	bf00      	nop
 800b7da:	e7fe      	b.n	800b7da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d103      	bne.n	800b7ea <xQueueReceive+0x3e>
 800b7e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d101      	bne.n	800b7ee <xQueueReceive+0x42>
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	e000      	b.n	800b7f0 <xQueueReceive+0x44>
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d10a      	bne.n	800b80a <xQueueReceive+0x5e>
	__asm volatile
 800b7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7f8:	f383 8811 	msr	BASEPRI, r3
 800b7fc:	f3bf 8f6f 	isb	sy
 800b800:	f3bf 8f4f 	dsb	sy
 800b804:	61fb      	str	r3, [r7, #28]
}
 800b806:	bf00      	nop
 800b808:	e7fe      	b.n	800b808 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b80a:	f001 f865 	bl	800c8d8 <xTaskGetSchedulerState>
 800b80e:	4603      	mov	r3, r0
 800b810:	2b00      	cmp	r3, #0
 800b812:	d102      	bne.n	800b81a <xQueueReceive+0x6e>
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d101      	bne.n	800b81e <xQueueReceive+0x72>
 800b81a:	2301      	movs	r3, #1
 800b81c:	e000      	b.n	800b820 <xQueueReceive+0x74>
 800b81e:	2300      	movs	r3, #0
 800b820:	2b00      	cmp	r3, #0
 800b822:	d10a      	bne.n	800b83a <xQueueReceive+0x8e>
	__asm volatile
 800b824:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b828:	f383 8811 	msr	BASEPRI, r3
 800b82c:	f3bf 8f6f 	isb	sy
 800b830:	f3bf 8f4f 	dsb	sy
 800b834:	61bb      	str	r3, [r7, #24]
}
 800b836:	bf00      	nop
 800b838:	e7fe      	b.n	800b838 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b83a:	f001 fdab 	bl	800d394 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b83e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b842:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b846:	2b00      	cmp	r3, #0
 800b848:	d01f      	beq.n	800b88a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b84a:	68b9      	ldr	r1, [r7, #8]
 800b84c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b84e:	f000 f8f7 	bl	800ba40 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b854:	1e5a      	subs	r2, r3, #1
 800b856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b858:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b85a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b85c:	691b      	ldr	r3, [r3, #16]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d00f      	beq.n	800b882 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b864:	3310      	adds	r3, #16
 800b866:	4618      	mov	r0, r3
 800b868:	f000 fe74 	bl	800c554 <xTaskRemoveFromEventList>
 800b86c:	4603      	mov	r3, r0
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d007      	beq.n	800b882 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b872:	4b3d      	ldr	r3, [pc, #244]	; (800b968 <xQueueReceive+0x1bc>)
 800b874:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b878:	601a      	str	r2, [r3, #0]
 800b87a:	f3bf 8f4f 	dsb	sy
 800b87e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b882:	f001 fdb7 	bl	800d3f4 <vPortExitCritical>
				return pdPASS;
 800b886:	2301      	movs	r3, #1
 800b888:	e069      	b.n	800b95e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d103      	bne.n	800b898 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b890:	f001 fdb0 	bl	800d3f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b894:	2300      	movs	r3, #0
 800b896:	e062      	b.n	800b95e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d106      	bne.n	800b8ac <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b89e:	f107 0310 	add.w	r3, r7, #16
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f000 feba 	bl	800c61c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b8ac:	f001 fda2 	bl	800d3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b8b0:	f000 fc26 	bl	800c100 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b8b4:	f001 fd6e 	bl	800d394 <vPortEnterCritical>
 800b8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b8be:	b25b      	sxtb	r3, r3
 800b8c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b8c4:	d103      	bne.n	800b8ce <xQueueReceive+0x122>
 800b8c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b8ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b8d4:	b25b      	sxtb	r3, r3
 800b8d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b8da:	d103      	bne.n	800b8e4 <xQueueReceive+0x138>
 800b8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8de:	2200      	movs	r2, #0
 800b8e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b8e4:	f001 fd86 	bl	800d3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b8e8:	1d3a      	adds	r2, r7, #4
 800b8ea:	f107 0310 	add.w	r3, r7, #16
 800b8ee:	4611      	mov	r1, r2
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	f000 fea9 	bl	800c648 <xTaskCheckForTimeOut>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d123      	bne.n	800b944 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b8fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8fe:	f000 f917 	bl	800bb30 <prvIsQueueEmpty>
 800b902:	4603      	mov	r3, r0
 800b904:	2b00      	cmp	r3, #0
 800b906:	d017      	beq.n	800b938 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b90a:	3324      	adds	r3, #36	; 0x24
 800b90c:	687a      	ldr	r2, [r7, #4]
 800b90e:	4611      	mov	r1, r2
 800b910:	4618      	mov	r0, r3
 800b912:	f000 fdcf 	bl	800c4b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b916:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b918:	f000 f8b8 	bl	800ba8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b91c:	f000 fbfe 	bl	800c11c <xTaskResumeAll>
 800b920:	4603      	mov	r3, r0
 800b922:	2b00      	cmp	r3, #0
 800b924:	d189      	bne.n	800b83a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b926:	4b10      	ldr	r3, [pc, #64]	; (800b968 <xQueueReceive+0x1bc>)
 800b928:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b92c:	601a      	str	r2, [r3, #0]
 800b92e:	f3bf 8f4f 	dsb	sy
 800b932:	f3bf 8f6f 	isb	sy
 800b936:	e780      	b.n	800b83a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b938:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b93a:	f000 f8a7 	bl	800ba8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b93e:	f000 fbed 	bl	800c11c <xTaskResumeAll>
 800b942:	e77a      	b.n	800b83a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b944:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b946:	f000 f8a1 	bl	800ba8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b94a:	f000 fbe7 	bl	800c11c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b94e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b950:	f000 f8ee 	bl	800bb30 <prvIsQueueEmpty>
 800b954:	4603      	mov	r3, r0
 800b956:	2b00      	cmp	r3, #0
 800b958:	f43f af6f 	beq.w	800b83a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b95c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3730      	adds	r7, #48	; 0x30
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
 800b966:	bf00      	nop
 800b968:	e000ed04 	.word	0xe000ed04

0800b96c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b086      	sub	sp, #24
 800b970:	af00      	add	r7, sp, #0
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b978:	2300      	movs	r3, #0
 800b97a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b980:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b986:	2b00      	cmp	r3, #0
 800b988:	d10d      	bne.n	800b9a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d14d      	bne.n	800ba2e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	689b      	ldr	r3, [r3, #8]
 800b996:	4618      	mov	r0, r3
 800b998:	f000 ffbc 	bl	800c914 <xTaskPriorityDisinherit>
 800b99c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	609a      	str	r2, [r3, #8]
 800b9a4:	e043      	b.n	800ba2e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d119      	bne.n	800b9e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	6858      	ldr	r0, [r3, #4]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	68b9      	ldr	r1, [r7, #8]
 800b9b8:	f002 fe1d 	bl	800e5f6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	685a      	ldr	r2, [r3, #4]
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9c4:	441a      	add	r2, r3
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	685a      	ldr	r2, [r3, #4]
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	689b      	ldr	r3, [r3, #8]
 800b9d2:	429a      	cmp	r2, r3
 800b9d4:	d32b      	bcc.n	800ba2e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681a      	ldr	r2, [r3, #0]
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	605a      	str	r2, [r3, #4]
 800b9de:	e026      	b.n	800ba2e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	68d8      	ldr	r0, [r3, #12]
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	68b9      	ldr	r1, [r7, #8]
 800b9ec:	f002 fe03 	bl	800e5f6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	68da      	ldr	r2, [r3, #12]
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9f8:	425b      	negs	r3, r3
 800b9fa:	441a      	add	r2, r3
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	68da      	ldr	r2, [r3, #12]
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	d207      	bcs.n	800ba1c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	689a      	ldr	r2, [r3, #8]
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba14:	425b      	negs	r3, r3
 800ba16:	441a      	add	r2, r3
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2b02      	cmp	r3, #2
 800ba20:	d105      	bne.n	800ba2e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ba22:	693b      	ldr	r3, [r7, #16]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d002      	beq.n	800ba2e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ba28:	693b      	ldr	r3, [r7, #16]
 800ba2a:	3b01      	subs	r3, #1
 800ba2c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	1c5a      	adds	r2, r3, #1
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ba36:	697b      	ldr	r3, [r7, #20]
}
 800ba38:	4618      	mov	r0, r3
 800ba3a:	3718      	adds	r7, #24
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b082      	sub	sp, #8
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d018      	beq.n	800ba84 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	68da      	ldr	r2, [r3, #12]
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba5a:	441a      	add	r2, r3
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	68da      	ldr	r2, [r3, #12]
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	689b      	ldr	r3, [r3, #8]
 800ba68:	429a      	cmp	r2, r3
 800ba6a:	d303      	bcc.n	800ba74 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681a      	ldr	r2, [r3, #0]
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	68d9      	ldr	r1, [r3, #12]
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	6838      	ldr	r0, [r7, #0]
 800ba80:	f002 fdb9 	bl	800e5f6 <memcpy>
	}
}
 800ba84:	bf00      	nop
 800ba86:	3708      	adds	r7, #8
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	bd80      	pop	{r7, pc}

0800ba8c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b084      	sub	sp, #16
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ba94:	f001 fc7e 	bl	800d394 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba9e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800baa0:	e011      	b.n	800bac6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d012      	beq.n	800bad0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	3324      	adds	r3, #36	; 0x24
 800baae:	4618      	mov	r0, r3
 800bab0:	f000 fd50 	bl	800c554 <xTaskRemoveFromEventList>
 800bab4:	4603      	mov	r3, r0
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d001      	beq.n	800babe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800baba:	f000 fe27 	bl	800c70c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800babe:	7bfb      	ldrb	r3, [r7, #15]
 800bac0:	3b01      	subs	r3, #1
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	dce9      	bgt.n	800baa2 <prvUnlockQueue+0x16>
 800bace:	e000      	b.n	800bad2 <prvUnlockQueue+0x46>
					break;
 800bad0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	22ff      	movs	r2, #255	; 0xff
 800bad6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bada:	f001 fc8b 	bl	800d3f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bade:	f001 fc59 	bl	800d394 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bae8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800baea:	e011      	b.n	800bb10 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	691b      	ldr	r3, [r3, #16]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d012      	beq.n	800bb1a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	3310      	adds	r3, #16
 800baf8:	4618      	mov	r0, r3
 800bafa:	f000 fd2b 	bl	800c554 <xTaskRemoveFromEventList>
 800bafe:	4603      	mov	r3, r0
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d001      	beq.n	800bb08 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bb04:	f000 fe02 	bl	800c70c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bb08:	7bbb      	ldrb	r3, [r7, #14]
 800bb0a:	3b01      	subs	r3, #1
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bb10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	dce9      	bgt.n	800baec <prvUnlockQueue+0x60>
 800bb18:	e000      	b.n	800bb1c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bb1a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	22ff      	movs	r2, #255	; 0xff
 800bb20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bb24:	f001 fc66 	bl	800d3f4 <vPortExitCritical>
}
 800bb28:	bf00      	nop
 800bb2a:	3710      	adds	r7, #16
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd80      	pop	{r7, pc}

0800bb30 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b084      	sub	sp, #16
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb38:	f001 fc2c 	bl	800d394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d102      	bne.n	800bb4a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bb44:	2301      	movs	r3, #1
 800bb46:	60fb      	str	r3, [r7, #12]
 800bb48:	e001      	b.n	800bb4e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb4e:	f001 fc51 	bl	800d3f4 <vPortExitCritical>

	return xReturn;
 800bb52:	68fb      	ldr	r3, [r7, #12]
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	3710      	adds	r7, #16
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}

0800bb5c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b084      	sub	sp, #16
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb64:	f001 fc16 	bl	800d394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d102      	bne.n	800bb7a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bb74:	2301      	movs	r3, #1
 800bb76:	60fb      	str	r3, [r7, #12]
 800bb78:	e001      	b.n	800bb7e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb7e:	f001 fc39 	bl	800d3f4 <vPortExitCritical>

	return xReturn;
 800bb82:	68fb      	ldr	r3, [r7, #12]
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3710      	adds	r7, #16
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}

0800bb8c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b085      	sub	sp, #20
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
 800bb94:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb96:	2300      	movs	r3, #0
 800bb98:	60fb      	str	r3, [r7, #12]
 800bb9a:	e014      	b.n	800bbc6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bb9c:	4a0f      	ldr	r2, [pc, #60]	; (800bbdc <vQueueAddToRegistry+0x50>)
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d10b      	bne.n	800bbc0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bba8:	490c      	ldr	r1, [pc, #48]	; (800bbdc <vQueueAddToRegistry+0x50>)
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	683a      	ldr	r2, [r7, #0]
 800bbae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bbb2:	4a0a      	ldr	r2, [pc, #40]	; (800bbdc <vQueueAddToRegistry+0x50>)
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	00db      	lsls	r3, r3, #3
 800bbb8:	4413      	add	r3, r2
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bbbe:	e006      	b.n	800bbce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	3301      	adds	r3, #1
 800bbc4:	60fb      	str	r3, [r7, #12]
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	2b07      	cmp	r3, #7
 800bbca:	d9e7      	bls.n	800bb9c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bbcc:	bf00      	nop
 800bbce:	bf00      	nop
 800bbd0:	3714      	adds	r7, #20
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd8:	4770      	bx	lr
 800bbda:	bf00      	nop
 800bbdc:	20005d04 	.word	0x20005d04

0800bbe0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b086      	sub	sp, #24
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	60f8      	str	r0, [r7, #12]
 800bbe8:	60b9      	str	r1, [r7, #8]
 800bbea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bbf0:	f001 fbd0 	bl	800d394 <vPortEnterCritical>
 800bbf4:	697b      	ldr	r3, [r7, #20]
 800bbf6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbfa:	b25b      	sxtb	r3, r3
 800bbfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc00:	d103      	bne.n	800bc0a <vQueueWaitForMessageRestricted+0x2a>
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	2200      	movs	r2, #0
 800bc06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bc0a:	697b      	ldr	r3, [r7, #20]
 800bc0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc10:	b25b      	sxtb	r3, r3
 800bc12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc16:	d103      	bne.n	800bc20 <vQueueWaitForMessageRestricted+0x40>
 800bc18:	697b      	ldr	r3, [r7, #20]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bc20:	f001 fbe8 	bl	800d3f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bc24:	697b      	ldr	r3, [r7, #20]
 800bc26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d106      	bne.n	800bc3a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	3324      	adds	r3, #36	; 0x24
 800bc30:	687a      	ldr	r2, [r7, #4]
 800bc32:	68b9      	ldr	r1, [r7, #8]
 800bc34:	4618      	mov	r0, r3
 800bc36:	f000 fc61 	bl	800c4fc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bc3a:	6978      	ldr	r0, [r7, #20]
 800bc3c:	f7ff ff26 	bl	800ba8c <prvUnlockQueue>
	}
 800bc40:	bf00      	nop
 800bc42:	3718      	adds	r7, #24
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}

0800bc48 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b08e      	sub	sp, #56	; 0x38
 800bc4c:	af04      	add	r7, sp, #16
 800bc4e:	60f8      	str	r0, [r7, #12]
 800bc50:	60b9      	str	r1, [r7, #8]
 800bc52:	607a      	str	r2, [r7, #4]
 800bc54:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bc56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d10a      	bne.n	800bc72 <xTaskCreateStatic+0x2a>
	__asm volatile
 800bc5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc60:	f383 8811 	msr	BASEPRI, r3
 800bc64:	f3bf 8f6f 	isb	sy
 800bc68:	f3bf 8f4f 	dsb	sy
 800bc6c:	623b      	str	r3, [r7, #32]
}
 800bc6e:	bf00      	nop
 800bc70:	e7fe      	b.n	800bc70 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bc72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d10a      	bne.n	800bc8e <xTaskCreateStatic+0x46>
	__asm volatile
 800bc78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc7c:	f383 8811 	msr	BASEPRI, r3
 800bc80:	f3bf 8f6f 	isb	sy
 800bc84:	f3bf 8f4f 	dsb	sy
 800bc88:	61fb      	str	r3, [r7, #28]
}
 800bc8a:	bf00      	nop
 800bc8c:	e7fe      	b.n	800bc8c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bc8e:	23bc      	movs	r3, #188	; 0xbc
 800bc90:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bc92:	693b      	ldr	r3, [r7, #16]
 800bc94:	2bbc      	cmp	r3, #188	; 0xbc
 800bc96:	d00a      	beq.n	800bcae <xTaskCreateStatic+0x66>
	__asm volatile
 800bc98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc9c:	f383 8811 	msr	BASEPRI, r3
 800bca0:	f3bf 8f6f 	isb	sy
 800bca4:	f3bf 8f4f 	dsb	sy
 800bca8:	61bb      	str	r3, [r7, #24]
}
 800bcaa:	bf00      	nop
 800bcac:	e7fe      	b.n	800bcac <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bcae:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bcb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d01e      	beq.n	800bcf4 <xTaskCreateStatic+0xac>
 800bcb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d01b      	beq.n	800bcf4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bcbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcbe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bcc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcc2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bcc4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bcc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcc8:	2202      	movs	r2, #2
 800bcca:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bcce:	2300      	movs	r3, #0
 800bcd0:	9303      	str	r3, [sp, #12]
 800bcd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcd4:	9302      	str	r3, [sp, #8]
 800bcd6:	f107 0314 	add.w	r3, r7, #20
 800bcda:	9301      	str	r3, [sp, #4]
 800bcdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcde:	9300      	str	r3, [sp, #0]
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	687a      	ldr	r2, [r7, #4]
 800bce4:	68b9      	ldr	r1, [r7, #8]
 800bce6:	68f8      	ldr	r0, [r7, #12]
 800bce8:	f000 f850 	bl	800bd8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bcec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bcee:	f000 f8f3 	bl	800bed8 <prvAddNewTaskToReadyList>
 800bcf2:	e001      	b.n	800bcf8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bcf8:	697b      	ldr	r3, [r7, #20]
	}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3728      	adds	r7, #40	; 0x28
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bd80      	pop	{r7, pc}

0800bd02 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bd02:	b580      	push	{r7, lr}
 800bd04:	b08c      	sub	sp, #48	; 0x30
 800bd06:	af04      	add	r7, sp, #16
 800bd08:	60f8      	str	r0, [r7, #12]
 800bd0a:	60b9      	str	r1, [r7, #8]
 800bd0c:	603b      	str	r3, [r7, #0]
 800bd0e:	4613      	mov	r3, r2
 800bd10:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bd12:	88fb      	ldrh	r3, [r7, #6]
 800bd14:	009b      	lsls	r3, r3, #2
 800bd16:	4618      	mov	r0, r3
 800bd18:	f001 fc5e 	bl	800d5d8 <pvPortMalloc>
 800bd1c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d00e      	beq.n	800bd42 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bd24:	20bc      	movs	r0, #188	; 0xbc
 800bd26:	f001 fc57 	bl	800d5d8 <pvPortMalloc>
 800bd2a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bd2c:	69fb      	ldr	r3, [r7, #28]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d003      	beq.n	800bd3a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bd32:	69fb      	ldr	r3, [r7, #28]
 800bd34:	697a      	ldr	r2, [r7, #20]
 800bd36:	631a      	str	r2, [r3, #48]	; 0x30
 800bd38:	e005      	b.n	800bd46 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bd3a:	6978      	ldr	r0, [r7, #20]
 800bd3c:	f001 fd18 	bl	800d770 <vPortFree>
 800bd40:	e001      	b.n	800bd46 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bd42:	2300      	movs	r3, #0
 800bd44:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bd46:	69fb      	ldr	r3, [r7, #28]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d017      	beq.n	800bd7c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bd4c:	69fb      	ldr	r3, [r7, #28]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bd54:	88fa      	ldrh	r2, [r7, #6]
 800bd56:	2300      	movs	r3, #0
 800bd58:	9303      	str	r3, [sp, #12]
 800bd5a:	69fb      	ldr	r3, [r7, #28]
 800bd5c:	9302      	str	r3, [sp, #8]
 800bd5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd60:	9301      	str	r3, [sp, #4]
 800bd62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd64:	9300      	str	r3, [sp, #0]
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	68b9      	ldr	r1, [r7, #8]
 800bd6a:	68f8      	ldr	r0, [r7, #12]
 800bd6c:	f000 f80e 	bl	800bd8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bd70:	69f8      	ldr	r0, [r7, #28]
 800bd72:	f000 f8b1 	bl	800bed8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bd76:	2301      	movs	r3, #1
 800bd78:	61bb      	str	r3, [r7, #24]
 800bd7a:	e002      	b.n	800bd82 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bd7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bd80:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bd82:	69bb      	ldr	r3, [r7, #24]
	}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3720      	adds	r7, #32
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}

0800bd8c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b088      	sub	sp, #32
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	60f8      	str	r0, [r7, #12]
 800bd94:	60b9      	str	r1, [r7, #8]
 800bd96:	607a      	str	r2, [r7, #4]
 800bd98:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd9c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	461a      	mov	r2, r3
 800bda4:	21a5      	movs	r1, #165	; 0xa5
 800bda6:	f002 fc34 	bl	800e612 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bdaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bdb4:	3b01      	subs	r3, #1
 800bdb6:	009b      	lsls	r3, r3, #2
 800bdb8:	4413      	add	r3, r2
 800bdba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bdbc:	69bb      	ldr	r3, [r7, #24]
 800bdbe:	f023 0307 	bic.w	r3, r3, #7
 800bdc2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bdc4:	69bb      	ldr	r3, [r7, #24]
 800bdc6:	f003 0307 	and.w	r3, r3, #7
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d00a      	beq.n	800bde4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800bdce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd2:	f383 8811 	msr	BASEPRI, r3
 800bdd6:	f3bf 8f6f 	isb	sy
 800bdda:	f3bf 8f4f 	dsb	sy
 800bdde:	617b      	str	r3, [r7, #20]
}
 800bde0:	bf00      	nop
 800bde2:	e7fe      	b.n	800bde2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bde4:	68bb      	ldr	r3, [r7, #8]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d01f      	beq.n	800be2a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bdea:	2300      	movs	r3, #0
 800bdec:	61fb      	str	r3, [r7, #28]
 800bdee:	e012      	b.n	800be16 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bdf0:	68ba      	ldr	r2, [r7, #8]
 800bdf2:	69fb      	ldr	r3, [r7, #28]
 800bdf4:	4413      	add	r3, r2
 800bdf6:	7819      	ldrb	r1, [r3, #0]
 800bdf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdfa:	69fb      	ldr	r3, [r7, #28]
 800bdfc:	4413      	add	r3, r2
 800bdfe:	3334      	adds	r3, #52	; 0x34
 800be00:	460a      	mov	r2, r1
 800be02:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800be04:	68ba      	ldr	r2, [r7, #8]
 800be06:	69fb      	ldr	r3, [r7, #28]
 800be08:	4413      	add	r3, r2
 800be0a:	781b      	ldrb	r3, [r3, #0]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d006      	beq.n	800be1e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800be10:	69fb      	ldr	r3, [r7, #28]
 800be12:	3301      	adds	r3, #1
 800be14:	61fb      	str	r3, [r7, #28]
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	2b0f      	cmp	r3, #15
 800be1a:	d9e9      	bls.n	800bdf0 <prvInitialiseNewTask+0x64>
 800be1c:	e000      	b.n	800be20 <prvInitialiseNewTask+0x94>
			{
				break;
 800be1e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800be20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be22:	2200      	movs	r2, #0
 800be24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800be28:	e003      	b.n	800be32 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800be2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be2c:	2200      	movs	r2, #0
 800be2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800be32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be34:	2b37      	cmp	r3, #55	; 0x37
 800be36:	d901      	bls.n	800be3c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800be38:	2337      	movs	r3, #55	; 0x37
 800be3a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800be3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be40:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800be42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be46:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800be48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be4a:	2200      	movs	r2, #0
 800be4c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800be4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be50:	3304      	adds	r3, #4
 800be52:	4618      	mov	r0, r3
 800be54:	f7ff f978 	bl	800b148 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800be58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be5a:	3318      	adds	r3, #24
 800be5c:	4618      	mov	r0, r3
 800be5e:	f7ff f973 	bl	800b148 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800be62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be66:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be6a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800be6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be70:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800be72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be76:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800be78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7a:	2200      	movs	r2, #0
 800be7c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800be80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be82:	2200      	movs	r2, #0
 800be84:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800be88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be8a:	3354      	adds	r3, #84	; 0x54
 800be8c:	2260      	movs	r2, #96	; 0x60
 800be8e:	2100      	movs	r1, #0
 800be90:	4618      	mov	r0, r3
 800be92:	f002 fbbe 	bl	800e612 <memset>
 800be96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be98:	4a0c      	ldr	r2, [pc, #48]	; (800becc <prvInitialiseNewTask+0x140>)
 800be9a:	659a      	str	r2, [r3, #88]	; 0x58
 800be9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be9e:	4a0c      	ldr	r2, [pc, #48]	; (800bed0 <prvInitialiseNewTask+0x144>)
 800bea0:	65da      	str	r2, [r3, #92]	; 0x5c
 800bea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea4:	4a0b      	ldr	r2, [pc, #44]	; (800bed4 <prvInitialiseNewTask+0x148>)
 800bea6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bea8:	683a      	ldr	r2, [r7, #0]
 800beaa:	68f9      	ldr	r1, [r7, #12]
 800beac:	69b8      	ldr	r0, [r7, #24]
 800beae:	f001 f941 	bl	800d134 <pxPortInitialiseStack>
 800beb2:	4602      	mov	r2, r0
 800beb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beb6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800beb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d002      	beq.n	800bec4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bec2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bec4:	bf00      	nop
 800bec6:	3720      	adds	r7, #32
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}
 800becc:	08013944 	.word	0x08013944
 800bed0:	08013964 	.word	0x08013964
 800bed4:	08013924 	.word	0x08013924

0800bed8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b082      	sub	sp, #8
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bee0:	f001 fa58 	bl	800d394 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bee4:	4b2d      	ldr	r3, [pc, #180]	; (800bf9c <prvAddNewTaskToReadyList+0xc4>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	3301      	adds	r3, #1
 800beea:	4a2c      	ldr	r2, [pc, #176]	; (800bf9c <prvAddNewTaskToReadyList+0xc4>)
 800beec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800beee:	4b2c      	ldr	r3, [pc, #176]	; (800bfa0 <prvAddNewTaskToReadyList+0xc8>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d109      	bne.n	800bf0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bef6:	4a2a      	ldr	r2, [pc, #168]	; (800bfa0 <prvAddNewTaskToReadyList+0xc8>)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800befc:	4b27      	ldr	r3, [pc, #156]	; (800bf9c <prvAddNewTaskToReadyList+0xc4>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	d110      	bne.n	800bf26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bf04:	f000 fc26 	bl	800c754 <prvInitialiseTaskLists>
 800bf08:	e00d      	b.n	800bf26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bf0a:	4b26      	ldr	r3, [pc, #152]	; (800bfa4 <prvAddNewTaskToReadyList+0xcc>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d109      	bne.n	800bf26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bf12:	4b23      	ldr	r3, [pc, #140]	; (800bfa0 <prvAddNewTaskToReadyList+0xc8>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf1c:	429a      	cmp	r2, r3
 800bf1e:	d802      	bhi.n	800bf26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bf20:	4a1f      	ldr	r2, [pc, #124]	; (800bfa0 <prvAddNewTaskToReadyList+0xc8>)
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bf26:	4b20      	ldr	r3, [pc, #128]	; (800bfa8 <prvAddNewTaskToReadyList+0xd0>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	3301      	adds	r3, #1
 800bf2c:	4a1e      	ldr	r2, [pc, #120]	; (800bfa8 <prvAddNewTaskToReadyList+0xd0>)
 800bf2e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bf30:	4b1d      	ldr	r3, [pc, #116]	; (800bfa8 <prvAddNewTaskToReadyList+0xd0>)
 800bf32:	681a      	ldr	r2, [r3, #0]
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf3c:	4b1b      	ldr	r3, [pc, #108]	; (800bfac <prvAddNewTaskToReadyList+0xd4>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	429a      	cmp	r2, r3
 800bf42:	d903      	bls.n	800bf4c <prvAddNewTaskToReadyList+0x74>
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf48:	4a18      	ldr	r2, [pc, #96]	; (800bfac <prvAddNewTaskToReadyList+0xd4>)
 800bf4a:	6013      	str	r3, [r2, #0]
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf50:	4613      	mov	r3, r2
 800bf52:	009b      	lsls	r3, r3, #2
 800bf54:	4413      	add	r3, r2
 800bf56:	009b      	lsls	r3, r3, #2
 800bf58:	4a15      	ldr	r2, [pc, #84]	; (800bfb0 <prvAddNewTaskToReadyList+0xd8>)
 800bf5a:	441a      	add	r2, r3
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	3304      	adds	r3, #4
 800bf60:	4619      	mov	r1, r3
 800bf62:	4610      	mov	r0, r2
 800bf64:	f7ff f8fd 	bl	800b162 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bf68:	f001 fa44 	bl	800d3f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bf6c:	4b0d      	ldr	r3, [pc, #52]	; (800bfa4 <prvAddNewTaskToReadyList+0xcc>)
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d00e      	beq.n	800bf92 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bf74:	4b0a      	ldr	r3, [pc, #40]	; (800bfa0 <prvAddNewTaskToReadyList+0xc8>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf7e:	429a      	cmp	r2, r3
 800bf80:	d207      	bcs.n	800bf92 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bf82:	4b0c      	ldr	r3, [pc, #48]	; (800bfb4 <prvAddNewTaskToReadyList+0xdc>)
 800bf84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf88:	601a      	str	r2, [r3, #0]
 800bf8a:	f3bf 8f4f 	dsb	sy
 800bf8e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf92:	bf00      	nop
 800bf94:	3708      	adds	r7, #8
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}
 800bf9a:	bf00      	nop
 800bf9c:	2000111c 	.word	0x2000111c
 800bfa0:	20000c48 	.word	0x20000c48
 800bfa4:	20001128 	.word	0x20001128
 800bfa8:	20001138 	.word	0x20001138
 800bfac:	20001124 	.word	0x20001124
 800bfb0:	20000c4c 	.word	0x20000c4c
 800bfb4:	e000ed04 	.word	0xe000ed04

0800bfb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b084      	sub	sp, #16
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d017      	beq.n	800bffa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bfca:	4b13      	ldr	r3, [pc, #76]	; (800c018 <vTaskDelay+0x60>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d00a      	beq.n	800bfe8 <vTaskDelay+0x30>
	__asm volatile
 800bfd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfd6:	f383 8811 	msr	BASEPRI, r3
 800bfda:	f3bf 8f6f 	isb	sy
 800bfde:	f3bf 8f4f 	dsb	sy
 800bfe2:	60bb      	str	r3, [r7, #8]
}
 800bfe4:	bf00      	nop
 800bfe6:	e7fe      	b.n	800bfe6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bfe8:	f000 f88a 	bl	800c100 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bfec:	2100      	movs	r1, #0
 800bfee:	6878      	ldr	r0, [r7, #4]
 800bff0:	f000 fcfe 	bl	800c9f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bff4:	f000 f892 	bl	800c11c <xTaskResumeAll>
 800bff8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d107      	bne.n	800c010 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c000:	4b06      	ldr	r3, [pc, #24]	; (800c01c <vTaskDelay+0x64>)
 800c002:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c006:	601a      	str	r2, [r3, #0]
 800c008:	f3bf 8f4f 	dsb	sy
 800c00c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c010:	bf00      	nop
 800c012:	3710      	adds	r7, #16
 800c014:	46bd      	mov	sp, r7
 800c016:	bd80      	pop	{r7, pc}
 800c018:	20001144 	.word	0x20001144
 800c01c:	e000ed04 	.word	0xe000ed04

0800c020 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b08a      	sub	sp, #40	; 0x28
 800c024:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c026:	2300      	movs	r3, #0
 800c028:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c02a:	2300      	movs	r3, #0
 800c02c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c02e:	463a      	mov	r2, r7
 800c030:	1d39      	adds	r1, r7, #4
 800c032:	f107 0308 	add.w	r3, r7, #8
 800c036:	4618      	mov	r0, r3
 800c038:	f7ff f832 	bl	800b0a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c03c:	6839      	ldr	r1, [r7, #0]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	68ba      	ldr	r2, [r7, #8]
 800c042:	9202      	str	r2, [sp, #8]
 800c044:	9301      	str	r3, [sp, #4]
 800c046:	2300      	movs	r3, #0
 800c048:	9300      	str	r3, [sp, #0]
 800c04a:	2300      	movs	r3, #0
 800c04c:	460a      	mov	r2, r1
 800c04e:	4924      	ldr	r1, [pc, #144]	; (800c0e0 <vTaskStartScheduler+0xc0>)
 800c050:	4824      	ldr	r0, [pc, #144]	; (800c0e4 <vTaskStartScheduler+0xc4>)
 800c052:	f7ff fdf9 	bl	800bc48 <xTaskCreateStatic>
 800c056:	4603      	mov	r3, r0
 800c058:	4a23      	ldr	r2, [pc, #140]	; (800c0e8 <vTaskStartScheduler+0xc8>)
 800c05a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c05c:	4b22      	ldr	r3, [pc, #136]	; (800c0e8 <vTaskStartScheduler+0xc8>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d002      	beq.n	800c06a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c064:	2301      	movs	r3, #1
 800c066:	617b      	str	r3, [r7, #20]
 800c068:	e001      	b.n	800c06e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c06a:	2300      	movs	r3, #0
 800c06c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c06e:	697b      	ldr	r3, [r7, #20]
 800c070:	2b01      	cmp	r3, #1
 800c072:	d102      	bne.n	800c07a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c074:	f000 fd10 	bl	800ca98 <xTimerCreateTimerTask>
 800c078:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	2b01      	cmp	r3, #1
 800c07e:	d11b      	bne.n	800c0b8 <vTaskStartScheduler+0x98>
	__asm volatile
 800c080:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c084:	f383 8811 	msr	BASEPRI, r3
 800c088:	f3bf 8f6f 	isb	sy
 800c08c:	f3bf 8f4f 	dsb	sy
 800c090:	613b      	str	r3, [r7, #16]
}
 800c092:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c094:	4b15      	ldr	r3, [pc, #84]	; (800c0ec <vTaskStartScheduler+0xcc>)
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	3354      	adds	r3, #84	; 0x54
 800c09a:	4a15      	ldr	r2, [pc, #84]	; (800c0f0 <vTaskStartScheduler+0xd0>)
 800c09c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c09e:	4b15      	ldr	r3, [pc, #84]	; (800c0f4 <vTaskStartScheduler+0xd4>)
 800c0a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c0a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c0a6:	4b14      	ldr	r3, [pc, #80]	; (800c0f8 <vTaskStartScheduler+0xd8>)
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c0ac:	4b13      	ldr	r3, [pc, #76]	; (800c0fc <vTaskStartScheduler+0xdc>)
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c0b2:	f001 f8cd 	bl	800d250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c0b6:	e00e      	b.n	800c0d6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c0b8:	697b      	ldr	r3, [r7, #20]
 800c0ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c0be:	d10a      	bne.n	800c0d6 <vTaskStartScheduler+0xb6>
	__asm volatile
 800c0c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0c4:	f383 8811 	msr	BASEPRI, r3
 800c0c8:	f3bf 8f6f 	isb	sy
 800c0cc:	f3bf 8f4f 	dsb	sy
 800c0d0:	60fb      	str	r3, [r7, #12]
}
 800c0d2:	bf00      	nop
 800c0d4:	e7fe      	b.n	800c0d4 <vTaskStartScheduler+0xb4>
}
 800c0d6:	bf00      	nop
 800c0d8:	3718      	adds	r7, #24
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}
 800c0de:	bf00      	nop
 800c0e0:	08013730 	.word	0x08013730
 800c0e4:	0800c725 	.word	0x0800c725
 800c0e8:	20001140 	.word	0x20001140
 800c0ec:	20000c48 	.word	0x20000c48
 800c0f0:	20000198 	.word	0x20000198
 800c0f4:	2000113c 	.word	0x2000113c
 800c0f8:	20001128 	.word	0x20001128
 800c0fc:	20001120 	.word	0x20001120

0800c100 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c100:	b480      	push	{r7}
 800c102:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c104:	4b04      	ldr	r3, [pc, #16]	; (800c118 <vTaskSuspendAll+0x18>)
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	3301      	adds	r3, #1
 800c10a:	4a03      	ldr	r2, [pc, #12]	; (800c118 <vTaskSuspendAll+0x18>)
 800c10c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c10e:	bf00      	nop
 800c110:	46bd      	mov	sp, r7
 800c112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c116:	4770      	bx	lr
 800c118:	20001144 	.word	0x20001144

0800c11c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b084      	sub	sp, #16
 800c120:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c122:	2300      	movs	r3, #0
 800c124:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c126:	2300      	movs	r3, #0
 800c128:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c12a:	4b42      	ldr	r3, [pc, #264]	; (800c234 <xTaskResumeAll+0x118>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d10a      	bne.n	800c148 <xTaskResumeAll+0x2c>
	__asm volatile
 800c132:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c136:	f383 8811 	msr	BASEPRI, r3
 800c13a:	f3bf 8f6f 	isb	sy
 800c13e:	f3bf 8f4f 	dsb	sy
 800c142:	603b      	str	r3, [r7, #0]
}
 800c144:	bf00      	nop
 800c146:	e7fe      	b.n	800c146 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c148:	f001 f924 	bl	800d394 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c14c:	4b39      	ldr	r3, [pc, #228]	; (800c234 <xTaskResumeAll+0x118>)
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	3b01      	subs	r3, #1
 800c152:	4a38      	ldr	r2, [pc, #224]	; (800c234 <xTaskResumeAll+0x118>)
 800c154:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c156:	4b37      	ldr	r3, [pc, #220]	; (800c234 <xTaskResumeAll+0x118>)
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d162      	bne.n	800c224 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c15e:	4b36      	ldr	r3, [pc, #216]	; (800c238 <xTaskResumeAll+0x11c>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d05e      	beq.n	800c224 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c166:	e02f      	b.n	800c1c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c168:	4b34      	ldr	r3, [pc, #208]	; (800c23c <xTaskResumeAll+0x120>)
 800c16a:	68db      	ldr	r3, [r3, #12]
 800c16c:	68db      	ldr	r3, [r3, #12]
 800c16e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	3318      	adds	r3, #24
 800c174:	4618      	mov	r0, r3
 800c176:	f7ff f851 	bl	800b21c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	3304      	adds	r3, #4
 800c17e:	4618      	mov	r0, r3
 800c180:	f7ff f84c 	bl	800b21c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c188:	4b2d      	ldr	r3, [pc, #180]	; (800c240 <xTaskResumeAll+0x124>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d903      	bls.n	800c198 <xTaskResumeAll+0x7c>
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c194:	4a2a      	ldr	r2, [pc, #168]	; (800c240 <xTaskResumeAll+0x124>)
 800c196:	6013      	str	r3, [r2, #0]
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c19c:	4613      	mov	r3, r2
 800c19e:	009b      	lsls	r3, r3, #2
 800c1a0:	4413      	add	r3, r2
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	4a27      	ldr	r2, [pc, #156]	; (800c244 <xTaskResumeAll+0x128>)
 800c1a6:	441a      	add	r2, r3
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	3304      	adds	r3, #4
 800c1ac:	4619      	mov	r1, r3
 800c1ae:	4610      	mov	r0, r2
 800c1b0:	f7fe ffd7 	bl	800b162 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1b8:	4b23      	ldr	r3, [pc, #140]	; (800c248 <xTaskResumeAll+0x12c>)
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d302      	bcc.n	800c1c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c1c2:	4b22      	ldr	r3, [pc, #136]	; (800c24c <xTaskResumeAll+0x130>)
 800c1c4:	2201      	movs	r2, #1
 800c1c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c1c8:	4b1c      	ldr	r3, [pc, #112]	; (800c23c <xTaskResumeAll+0x120>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d1cb      	bne.n	800c168 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d001      	beq.n	800c1da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c1d6:	f000 fb5f 	bl	800c898 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c1da:	4b1d      	ldr	r3, [pc, #116]	; (800c250 <xTaskResumeAll+0x134>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d010      	beq.n	800c208 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c1e6:	f000 f847 	bl	800c278 <xTaskIncrementTick>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d002      	beq.n	800c1f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c1f0:	4b16      	ldr	r3, [pc, #88]	; (800c24c <xTaskResumeAll+0x130>)
 800c1f2:	2201      	movs	r2, #1
 800c1f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	3b01      	subs	r3, #1
 800c1fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d1f1      	bne.n	800c1e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c202:	4b13      	ldr	r3, [pc, #76]	; (800c250 <xTaskResumeAll+0x134>)
 800c204:	2200      	movs	r2, #0
 800c206:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c208:	4b10      	ldr	r3, [pc, #64]	; (800c24c <xTaskResumeAll+0x130>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d009      	beq.n	800c224 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c210:	2301      	movs	r3, #1
 800c212:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c214:	4b0f      	ldr	r3, [pc, #60]	; (800c254 <xTaskResumeAll+0x138>)
 800c216:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c21a:	601a      	str	r2, [r3, #0]
 800c21c:	f3bf 8f4f 	dsb	sy
 800c220:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c224:	f001 f8e6 	bl	800d3f4 <vPortExitCritical>

	return xAlreadyYielded;
 800c228:	68bb      	ldr	r3, [r7, #8]
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	3710      	adds	r7, #16
 800c22e:	46bd      	mov	sp, r7
 800c230:	bd80      	pop	{r7, pc}
 800c232:	bf00      	nop
 800c234:	20001144 	.word	0x20001144
 800c238:	2000111c 	.word	0x2000111c
 800c23c:	200010dc 	.word	0x200010dc
 800c240:	20001124 	.word	0x20001124
 800c244:	20000c4c 	.word	0x20000c4c
 800c248:	20000c48 	.word	0x20000c48
 800c24c:	20001130 	.word	0x20001130
 800c250:	2000112c 	.word	0x2000112c
 800c254:	e000ed04 	.word	0xe000ed04

0800c258 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c258:	b480      	push	{r7}
 800c25a:	b083      	sub	sp, #12
 800c25c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c25e:	4b05      	ldr	r3, [pc, #20]	; (800c274 <xTaskGetTickCount+0x1c>)
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c264:	687b      	ldr	r3, [r7, #4]
}
 800c266:	4618      	mov	r0, r3
 800c268:	370c      	adds	r7, #12
 800c26a:	46bd      	mov	sp, r7
 800c26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c270:	4770      	bx	lr
 800c272:	bf00      	nop
 800c274:	20001120 	.word	0x20001120

0800c278 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b086      	sub	sp, #24
 800c27c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c27e:	2300      	movs	r3, #0
 800c280:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c282:	4b4f      	ldr	r3, [pc, #316]	; (800c3c0 <xTaskIncrementTick+0x148>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	2b00      	cmp	r3, #0
 800c288:	f040 808f 	bne.w	800c3aa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c28c:	4b4d      	ldr	r3, [pc, #308]	; (800c3c4 <xTaskIncrementTick+0x14c>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	3301      	adds	r3, #1
 800c292:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c294:	4a4b      	ldr	r2, [pc, #300]	; (800c3c4 <xTaskIncrementTick+0x14c>)
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d120      	bne.n	800c2e2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c2a0:	4b49      	ldr	r3, [pc, #292]	; (800c3c8 <xTaskIncrementTick+0x150>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d00a      	beq.n	800c2c0 <xTaskIncrementTick+0x48>
	__asm volatile
 800c2aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ae:	f383 8811 	msr	BASEPRI, r3
 800c2b2:	f3bf 8f6f 	isb	sy
 800c2b6:	f3bf 8f4f 	dsb	sy
 800c2ba:	603b      	str	r3, [r7, #0]
}
 800c2bc:	bf00      	nop
 800c2be:	e7fe      	b.n	800c2be <xTaskIncrementTick+0x46>
 800c2c0:	4b41      	ldr	r3, [pc, #260]	; (800c3c8 <xTaskIncrementTick+0x150>)
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	60fb      	str	r3, [r7, #12]
 800c2c6:	4b41      	ldr	r3, [pc, #260]	; (800c3cc <xTaskIncrementTick+0x154>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	4a3f      	ldr	r2, [pc, #252]	; (800c3c8 <xTaskIncrementTick+0x150>)
 800c2cc:	6013      	str	r3, [r2, #0]
 800c2ce:	4a3f      	ldr	r2, [pc, #252]	; (800c3cc <xTaskIncrementTick+0x154>)
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	6013      	str	r3, [r2, #0]
 800c2d4:	4b3e      	ldr	r3, [pc, #248]	; (800c3d0 <xTaskIncrementTick+0x158>)
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	3301      	adds	r3, #1
 800c2da:	4a3d      	ldr	r2, [pc, #244]	; (800c3d0 <xTaskIncrementTick+0x158>)
 800c2dc:	6013      	str	r3, [r2, #0]
 800c2de:	f000 fadb 	bl	800c898 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c2e2:	4b3c      	ldr	r3, [pc, #240]	; (800c3d4 <xTaskIncrementTick+0x15c>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	693a      	ldr	r2, [r7, #16]
 800c2e8:	429a      	cmp	r2, r3
 800c2ea:	d349      	bcc.n	800c380 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c2ec:	4b36      	ldr	r3, [pc, #216]	; (800c3c8 <xTaskIncrementTick+0x150>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d104      	bne.n	800c300 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2f6:	4b37      	ldr	r3, [pc, #220]	; (800c3d4 <xTaskIncrementTick+0x15c>)
 800c2f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c2fc:	601a      	str	r2, [r3, #0]
					break;
 800c2fe:	e03f      	b.n	800c380 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c300:	4b31      	ldr	r3, [pc, #196]	; (800c3c8 <xTaskIncrementTick+0x150>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	68db      	ldr	r3, [r3, #12]
 800c306:	68db      	ldr	r3, [r3, #12]
 800c308:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c30a:	68bb      	ldr	r3, [r7, #8]
 800c30c:	685b      	ldr	r3, [r3, #4]
 800c30e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c310:	693a      	ldr	r2, [r7, #16]
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	429a      	cmp	r2, r3
 800c316:	d203      	bcs.n	800c320 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c318:	4a2e      	ldr	r2, [pc, #184]	; (800c3d4 <xTaskIncrementTick+0x15c>)
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c31e:	e02f      	b.n	800c380 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	3304      	adds	r3, #4
 800c324:	4618      	mov	r0, r3
 800c326:	f7fe ff79 	bl	800b21c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d004      	beq.n	800c33c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c332:	68bb      	ldr	r3, [r7, #8]
 800c334:	3318      	adds	r3, #24
 800c336:	4618      	mov	r0, r3
 800c338:	f7fe ff70 	bl	800b21c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c340:	4b25      	ldr	r3, [pc, #148]	; (800c3d8 <xTaskIncrementTick+0x160>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	429a      	cmp	r2, r3
 800c346:	d903      	bls.n	800c350 <xTaskIncrementTick+0xd8>
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c34c:	4a22      	ldr	r2, [pc, #136]	; (800c3d8 <xTaskIncrementTick+0x160>)
 800c34e:	6013      	str	r3, [r2, #0]
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c354:	4613      	mov	r3, r2
 800c356:	009b      	lsls	r3, r3, #2
 800c358:	4413      	add	r3, r2
 800c35a:	009b      	lsls	r3, r3, #2
 800c35c:	4a1f      	ldr	r2, [pc, #124]	; (800c3dc <xTaskIncrementTick+0x164>)
 800c35e:	441a      	add	r2, r3
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	3304      	adds	r3, #4
 800c364:	4619      	mov	r1, r3
 800c366:	4610      	mov	r0, r2
 800c368:	f7fe fefb 	bl	800b162 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c370:	4b1b      	ldr	r3, [pc, #108]	; (800c3e0 <xTaskIncrementTick+0x168>)
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c376:	429a      	cmp	r2, r3
 800c378:	d3b8      	bcc.n	800c2ec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c37a:	2301      	movs	r3, #1
 800c37c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c37e:	e7b5      	b.n	800c2ec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c380:	4b17      	ldr	r3, [pc, #92]	; (800c3e0 <xTaskIncrementTick+0x168>)
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c386:	4915      	ldr	r1, [pc, #84]	; (800c3dc <xTaskIncrementTick+0x164>)
 800c388:	4613      	mov	r3, r2
 800c38a:	009b      	lsls	r3, r3, #2
 800c38c:	4413      	add	r3, r2
 800c38e:	009b      	lsls	r3, r3, #2
 800c390:	440b      	add	r3, r1
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	2b01      	cmp	r3, #1
 800c396:	d901      	bls.n	800c39c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c398:	2301      	movs	r3, #1
 800c39a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c39c:	4b11      	ldr	r3, [pc, #68]	; (800c3e4 <xTaskIncrementTick+0x16c>)
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d007      	beq.n	800c3b4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	617b      	str	r3, [r7, #20]
 800c3a8:	e004      	b.n	800c3b4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c3aa:	4b0f      	ldr	r3, [pc, #60]	; (800c3e8 <xTaskIncrementTick+0x170>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	3301      	adds	r3, #1
 800c3b0:	4a0d      	ldr	r2, [pc, #52]	; (800c3e8 <xTaskIncrementTick+0x170>)
 800c3b2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c3b4:	697b      	ldr	r3, [r7, #20]
}
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	3718      	adds	r7, #24
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	bf00      	nop
 800c3c0:	20001144 	.word	0x20001144
 800c3c4:	20001120 	.word	0x20001120
 800c3c8:	200010d4 	.word	0x200010d4
 800c3cc:	200010d8 	.word	0x200010d8
 800c3d0:	20001134 	.word	0x20001134
 800c3d4:	2000113c 	.word	0x2000113c
 800c3d8:	20001124 	.word	0x20001124
 800c3dc:	20000c4c 	.word	0x20000c4c
 800c3e0:	20000c48 	.word	0x20000c48
 800c3e4:	20001130 	.word	0x20001130
 800c3e8:	2000112c 	.word	0x2000112c

0800c3ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c3ec:	b480      	push	{r7}
 800c3ee:	b085      	sub	sp, #20
 800c3f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c3f2:	4b2a      	ldr	r3, [pc, #168]	; (800c49c <vTaskSwitchContext+0xb0>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d003      	beq.n	800c402 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c3fa:	4b29      	ldr	r3, [pc, #164]	; (800c4a0 <vTaskSwitchContext+0xb4>)
 800c3fc:	2201      	movs	r2, #1
 800c3fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c400:	e046      	b.n	800c490 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800c402:	4b27      	ldr	r3, [pc, #156]	; (800c4a0 <vTaskSwitchContext+0xb4>)
 800c404:	2200      	movs	r2, #0
 800c406:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c408:	4b26      	ldr	r3, [pc, #152]	; (800c4a4 <vTaskSwitchContext+0xb8>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	60fb      	str	r3, [r7, #12]
 800c40e:	e010      	b.n	800c432 <vTaskSwitchContext+0x46>
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d10a      	bne.n	800c42c <vTaskSwitchContext+0x40>
	__asm volatile
 800c416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c41a:	f383 8811 	msr	BASEPRI, r3
 800c41e:	f3bf 8f6f 	isb	sy
 800c422:	f3bf 8f4f 	dsb	sy
 800c426:	607b      	str	r3, [r7, #4]
}
 800c428:	bf00      	nop
 800c42a:	e7fe      	b.n	800c42a <vTaskSwitchContext+0x3e>
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	3b01      	subs	r3, #1
 800c430:	60fb      	str	r3, [r7, #12]
 800c432:	491d      	ldr	r1, [pc, #116]	; (800c4a8 <vTaskSwitchContext+0xbc>)
 800c434:	68fa      	ldr	r2, [r7, #12]
 800c436:	4613      	mov	r3, r2
 800c438:	009b      	lsls	r3, r3, #2
 800c43a:	4413      	add	r3, r2
 800c43c:	009b      	lsls	r3, r3, #2
 800c43e:	440b      	add	r3, r1
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d0e4      	beq.n	800c410 <vTaskSwitchContext+0x24>
 800c446:	68fa      	ldr	r2, [r7, #12]
 800c448:	4613      	mov	r3, r2
 800c44a:	009b      	lsls	r3, r3, #2
 800c44c:	4413      	add	r3, r2
 800c44e:	009b      	lsls	r3, r3, #2
 800c450:	4a15      	ldr	r2, [pc, #84]	; (800c4a8 <vTaskSwitchContext+0xbc>)
 800c452:	4413      	add	r3, r2
 800c454:	60bb      	str	r3, [r7, #8]
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	685b      	ldr	r3, [r3, #4]
 800c45a:	685a      	ldr	r2, [r3, #4]
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	605a      	str	r2, [r3, #4]
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	685a      	ldr	r2, [r3, #4]
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	3308      	adds	r3, #8
 800c468:	429a      	cmp	r2, r3
 800c46a:	d104      	bne.n	800c476 <vTaskSwitchContext+0x8a>
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	685b      	ldr	r3, [r3, #4]
 800c470:	685a      	ldr	r2, [r3, #4]
 800c472:	68bb      	ldr	r3, [r7, #8]
 800c474:	605a      	str	r2, [r3, #4]
 800c476:	68bb      	ldr	r3, [r7, #8]
 800c478:	685b      	ldr	r3, [r3, #4]
 800c47a:	68db      	ldr	r3, [r3, #12]
 800c47c:	4a0b      	ldr	r2, [pc, #44]	; (800c4ac <vTaskSwitchContext+0xc0>)
 800c47e:	6013      	str	r3, [r2, #0]
 800c480:	4a08      	ldr	r2, [pc, #32]	; (800c4a4 <vTaskSwitchContext+0xb8>)
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c486:	4b09      	ldr	r3, [pc, #36]	; (800c4ac <vTaskSwitchContext+0xc0>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	3354      	adds	r3, #84	; 0x54
 800c48c:	4a08      	ldr	r2, [pc, #32]	; (800c4b0 <vTaskSwitchContext+0xc4>)
 800c48e:	6013      	str	r3, [r2, #0]
}
 800c490:	bf00      	nop
 800c492:	3714      	adds	r7, #20
 800c494:	46bd      	mov	sp, r7
 800c496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49a:	4770      	bx	lr
 800c49c:	20001144 	.word	0x20001144
 800c4a0:	20001130 	.word	0x20001130
 800c4a4:	20001124 	.word	0x20001124
 800c4a8:	20000c4c 	.word	0x20000c4c
 800c4ac:	20000c48 	.word	0x20000c48
 800c4b0:	20000198 	.word	0x20000198

0800c4b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b084      	sub	sp, #16
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
 800c4bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d10a      	bne.n	800c4da <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c8:	f383 8811 	msr	BASEPRI, r3
 800c4cc:	f3bf 8f6f 	isb	sy
 800c4d0:	f3bf 8f4f 	dsb	sy
 800c4d4:	60fb      	str	r3, [r7, #12]
}
 800c4d6:	bf00      	nop
 800c4d8:	e7fe      	b.n	800c4d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c4da:	4b07      	ldr	r3, [pc, #28]	; (800c4f8 <vTaskPlaceOnEventList+0x44>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	3318      	adds	r3, #24
 800c4e0:	4619      	mov	r1, r3
 800c4e2:	6878      	ldr	r0, [r7, #4]
 800c4e4:	f7fe fe61 	bl	800b1aa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c4e8:	2101      	movs	r1, #1
 800c4ea:	6838      	ldr	r0, [r7, #0]
 800c4ec:	f000 fa80 	bl	800c9f0 <prvAddCurrentTaskToDelayedList>
}
 800c4f0:	bf00      	nop
 800c4f2:	3710      	adds	r7, #16
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}
 800c4f8:	20000c48 	.word	0x20000c48

0800c4fc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b086      	sub	sp, #24
 800c500:	af00      	add	r7, sp, #0
 800c502:	60f8      	str	r0, [r7, #12]
 800c504:	60b9      	str	r1, [r7, #8]
 800c506:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d10a      	bne.n	800c524 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c512:	f383 8811 	msr	BASEPRI, r3
 800c516:	f3bf 8f6f 	isb	sy
 800c51a:	f3bf 8f4f 	dsb	sy
 800c51e:	617b      	str	r3, [r7, #20]
}
 800c520:	bf00      	nop
 800c522:	e7fe      	b.n	800c522 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c524:	4b0a      	ldr	r3, [pc, #40]	; (800c550 <vTaskPlaceOnEventListRestricted+0x54>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	3318      	adds	r3, #24
 800c52a:	4619      	mov	r1, r3
 800c52c:	68f8      	ldr	r0, [r7, #12]
 800c52e:	f7fe fe18 	bl	800b162 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d002      	beq.n	800c53e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c538:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c53c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c53e:	6879      	ldr	r1, [r7, #4]
 800c540:	68b8      	ldr	r0, [r7, #8]
 800c542:	f000 fa55 	bl	800c9f0 <prvAddCurrentTaskToDelayedList>
	}
 800c546:	bf00      	nop
 800c548:	3718      	adds	r7, #24
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}
 800c54e:	bf00      	nop
 800c550:	20000c48 	.word	0x20000c48

0800c554 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b086      	sub	sp, #24
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	68db      	ldr	r3, [r3, #12]
 800c560:	68db      	ldr	r3, [r3, #12]
 800c562:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c564:	693b      	ldr	r3, [r7, #16]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d10a      	bne.n	800c580 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c56a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c56e:	f383 8811 	msr	BASEPRI, r3
 800c572:	f3bf 8f6f 	isb	sy
 800c576:	f3bf 8f4f 	dsb	sy
 800c57a:	60fb      	str	r3, [r7, #12]
}
 800c57c:	bf00      	nop
 800c57e:	e7fe      	b.n	800c57e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c580:	693b      	ldr	r3, [r7, #16]
 800c582:	3318      	adds	r3, #24
 800c584:	4618      	mov	r0, r3
 800c586:	f7fe fe49 	bl	800b21c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c58a:	4b1e      	ldr	r3, [pc, #120]	; (800c604 <xTaskRemoveFromEventList+0xb0>)
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d11d      	bne.n	800c5ce <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c592:	693b      	ldr	r3, [r7, #16]
 800c594:	3304      	adds	r3, #4
 800c596:	4618      	mov	r0, r3
 800c598:	f7fe fe40 	bl	800b21c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5a0:	4b19      	ldr	r3, [pc, #100]	; (800c608 <xTaskRemoveFromEventList+0xb4>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	429a      	cmp	r2, r3
 800c5a6:	d903      	bls.n	800c5b0 <xTaskRemoveFromEventList+0x5c>
 800c5a8:	693b      	ldr	r3, [r7, #16]
 800c5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ac:	4a16      	ldr	r2, [pc, #88]	; (800c608 <xTaskRemoveFromEventList+0xb4>)
 800c5ae:	6013      	str	r3, [r2, #0]
 800c5b0:	693b      	ldr	r3, [r7, #16]
 800c5b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5b4:	4613      	mov	r3, r2
 800c5b6:	009b      	lsls	r3, r3, #2
 800c5b8:	4413      	add	r3, r2
 800c5ba:	009b      	lsls	r3, r3, #2
 800c5bc:	4a13      	ldr	r2, [pc, #76]	; (800c60c <xTaskRemoveFromEventList+0xb8>)
 800c5be:	441a      	add	r2, r3
 800c5c0:	693b      	ldr	r3, [r7, #16]
 800c5c2:	3304      	adds	r3, #4
 800c5c4:	4619      	mov	r1, r3
 800c5c6:	4610      	mov	r0, r2
 800c5c8:	f7fe fdcb 	bl	800b162 <vListInsertEnd>
 800c5cc:	e005      	b.n	800c5da <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c5ce:	693b      	ldr	r3, [r7, #16]
 800c5d0:	3318      	adds	r3, #24
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	480e      	ldr	r0, [pc, #56]	; (800c610 <xTaskRemoveFromEventList+0xbc>)
 800c5d6:	f7fe fdc4 	bl	800b162 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c5da:	693b      	ldr	r3, [r7, #16]
 800c5dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5de:	4b0d      	ldr	r3, [pc, #52]	; (800c614 <xTaskRemoveFromEventList+0xc0>)
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	d905      	bls.n	800c5f4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c5ec:	4b0a      	ldr	r3, [pc, #40]	; (800c618 <xTaskRemoveFromEventList+0xc4>)
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	601a      	str	r2, [r3, #0]
 800c5f2:	e001      	b.n	800c5f8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c5f8:	697b      	ldr	r3, [r7, #20]
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	3718      	adds	r7, #24
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}
 800c602:	bf00      	nop
 800c604:	20001144 	.word	0x20001144
 800c608:	20001124 	.word	0x20001124
 800c60c:	20000c4c 	.word	0x20000c4c
 800c610:	200010dc 	.word	0x200010dc
 800c614:	20000c48 	.word	0x20000c48
 800c618:	20001130 	.word	0x20001130

0800c61c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c61c:	b480      	push	{r7}
 800c61e:	b083      	sub	sp, #12
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c624:	4b06      	ldr	r3, [pc, #24]	; (800c640 <vTaskInternalSetTimeOutState+0x24>)
 800c626:	681a      	ldr	r2, [r3, #0]
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c62c:	4b05      	ldr	r3, [pc, #20]	; (800c644 <vTaskInternalSetTimeOutState+0x28>)
 800c62e:	681a      	ldr	r2, [r3, #0]
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	605a      	str	r2, [r3, #4]
}
 800c634:	bf00      	nop
 800c636:	370c      	adds	r7, #12
 800c638:	46bd      	mov	sp, r7
 800c63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63e:	4770      	bx	lr
 800c640:	20001134 	.word	0x20001134
 800c644:	20001120 	.word	0x20001120

0800c648 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b088      	sub	sp, #32
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
 800c650:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d10a      	bne.n	800c66e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c65c:	f383 8811 	msr	BASEPRI, r3
 800c660:	f3bf 8f6f 	isb	sy
 800c664:	f3bf 8f4f 	dsb	sy
 800c668:	613b      	str	r3, [r7, #16]
}
 800c66a:	bf00      	nop
 800c66c:	e7fe      	b.n	800c66c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c66e:	683b      	ldr	r3, [r7, #0]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d10a      	bne.n	800c68a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c674:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c678:	f383 8811 	msr	BASEPRI, r3
 800c67c:	f3bf 8f6f 	isb	sy
 800c680:	f3bf 8f4f 	dsb	sy
 800c684:	60fb      	str	r3, [r7, #12]
}
 800c686:	bf00      	nop
 800c688:	e7fe      	b.n	800c688 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c68a:	f000 fe83 	bl	800d394 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c68e:	4b1d      	ldr	r3, [pc, #116]	; (800c704 <xTaskCheckForTimeOut+0xbc>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	685b      	ldr	r3, [r3, #4]
 800c698:	69ba      	ldr	r2, [r7, #24]
 800c69a:	1ad3      	subs	r3, r2, r3
 800c69c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6a6:	d102      	bne.n	800c6ae <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	61fb      	str	r3, [r7, #28]
 800c6ac:	e023      	b.n	800c6f6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681a      	ldr	r2, [r3, #0]
 800c6b2:	4b15      	ldr	r3, [pc, #84]	; (800c708 <xTaskCheckForTimeOut+0xc0>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	429a      	cmp	r2, r3
 800c6b8:	d007      	beq.n	800c6ca <xTaskCheckForTimeOut+0x82>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	685b      	ldr	r3, [r3, #4]
 800c6be:	69ba      	ldr	r2, [r7, #24]
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	d302      	bcc.n	800c6ca <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	61fb      	str	r3, [r7, #28]
 800c6c8:	e015      	b.n	800c6f6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	697a      	ldr	r2, [r7, #20]
 800c6d0:	429a      	cmp	r2, r3
 800c6d2:	d20b      	bcs.n	800c6ec <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	681a      	ldr	r2, [r3, #0]
 800c6d8:	697b      	ldr	r3, [r7, #20]
 800c6da:	1ad2      	subs	r2, r2, r3
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f7ff ff9b 	bl	800c61c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	61fb      	str	r3, [r7, #28]
 800c6ea:	e004      	b.n	800c6f6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c6f6:	f000 fe7d 	bl	800d3f4 <vPortExitCritical>

	return xReturn;
 800c6fa:	69fb      	ldr	r3, [r7, #28]
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	3720      	adds	r7, #32
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}
 800c704:	20001120 	.word	0x20001120
 800c708:	20001134 	.word	0x20001134

0800c70c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c70c:	b480      	push	{r7}
 800c70e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c710:	4b03      	ldr	r3, [pc, #12]	; (800c720 <vTaskMissedYield+0x14>)
 800c712:	2201      	movs	r2, #1
 800c714:	601a      	str	r2, [r3, #0]
}
 800c716:	bf00      	nop
 800c718:	46bd      	mov	sp, r7
 800c71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71e:	4770      	bx	lr
 800c720:	20001130 	.word	0x20001130

0800c724 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b082      	sub	sp, #8
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c72c:	f000 f852 	bl	800c7d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c730:	4b06      	ldr	r3, [pc, #24]	; (800c74c <prvIdleTask+0x28>)
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	2b01      	cmp	r3, #1
 800c736:	d9f9      	bls.n	800c72c <prvIdleTask+0x8>
			{
				taskYIELD();
 800c738:	4b05      	ldr	r3, [pc, #20]	; (800c750 <prvIdleTask+0x2c>)
 800c73a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c73e:	601a      	str	r2, [r3, #0]
 800c740:	f3bf 8f4f 	dsb	sy
 800c744:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c748:	e7f0      	b.n	800c72c <prvIdleTask+0x8>
 800c74a:	bf00      	nop
 800c74c:	20000c4c 	.word	0x20000c4c
 800c750:	e000ed04 	.word	0xe000ed04

0800c754 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b082      	sub	sp, #8
 800c758:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c75a:	2300      	movs	r3, #0
 800c75c:	607b      	str	r3, [r7, #4]
 800c75e:	e00c      	b.n	800c77a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c760:	687a      	ldr	r2, [r7, #4]
 800c762:	4613      	mov	r3, r2
 800c764:	009b      	lsls	r3, r3, #2
 800c766:	4413      	add	r3, r2
 800c768:	009b      	lsls	r3, r3, #2
 800c76a:	4a12      	ldr	r2, [pc, #72]	; (800c7b4 <prvInitialiseTaskLists+0x60>)
 800c76c:	4413      	add	r3, r2
 800c76e:	4618      	mov	r0, r3
 800c770:	f7fe fcca 	bl	800b108 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	3301      	adds	r3, #1
 800c778:	607b      	str	r3, [r7, #4]
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2b37      	cmp	r3, #55	; 0x37
 800c77e:	d9ef      	bls.n	800c760 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c780:	480d      	ldr	r0, [pc, #52]	; (800c7b8 <prvInitialiseTaskLists+0x64>)
 800c782:	f7fe fcc1 	bl	800b108 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c786:	480d      	ldr	r0, [pc, #52]	; (800c7bc <prvInitialiseTaskLists+0x68>)
 800c788:	f7fe fcbe 	bl	800b108 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c78c:	480c      	ldr	r0, [pc, #48]	; (800c7c0 <prvInitialiseTaskLists+0x6c>)
 800c78e:	f7fe fcbb 	bl	800b108 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c792:	480c      	ldr	r0, [pc, #48]	; (800c7c4 <prvInitialiseTaskLists+0x70>)
 800c794:	f7fe fcb8 	bl	800b108 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c798:	480b      	ldr	r0, [pc, #44]	; (800c7c8 <prvInitialiseTaskLists+0x74>)
 800c79a:	f7fe fcb5 	bl	800b108 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c79e:	4b0b      	ldr	r3, [pc, #44]	; (800c7cc <prvInitialiseTaskLists+0x78>)
 800c7a0:	4a05      	ldr	r2, [pc, #20]	; (800c7b8 <prvInitialiseTaskLists+0x64>)
 800c7a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c7a4:	4b0a      	ldr	r3, [pc, #40]	; (800c7d0 <prvInitialiseTaskLists+0x7c>)
 800c7a6:	4a05      	ldr	r2, [pc, #20]	; (800c7bc <prvInitialiseTaskLists+0x68>)
 800c7a8:	601a      	str	r2, [r3, #0]
}
 800c7aa:	bf00      	nop
 800c7ac:	3708      	adds	r7, #8
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}
 800c7b2:	bf00      	nop
 800c7b4:	20000c4c 	.word	0x20000c4c
 800c7b8:	200010ac 	.word	0x200010ac
 800c7bc:	200010c0 	.word	0x200010c0
 800c7c0:	200010dc 	.word	0x200010dc
 800c7c4:	200010f0 	.word	0x200010f0
 800c7c8:	20001108 	.word	0x20001108
 800c7cc:	200010d4 	.word	0x200010d4
 800c7d0:	200010d8 	.word	0x200010d8

0800c7d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b082      	sub	sp, #8
 800c7d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c7da:	e019      	b.n	800c810 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c7dc:	f000 fdda 	bl	800d394 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7e0:	4b10      	ldr	r3, [pc, #64]	; (800c824 <prvCheckTasksWaitingTermination+0x50>)
 800c7e2:	68db      	ldr	r3, [r3, #12]
 800c7e4:	68db      	ldr	r3, [r3, #12]
 800c7e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	3304      	adds	r3, #4
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f7fe fd15 	bl	800b21c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c7f2:	4b0d      	ldr	r3, [pc, #52]	; (800c828 <prvCheckTasksWaitingTermination+0x54>)
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	3b01      	subs	r3, #1
 800c7f8:	4a0b      	ldr	r2, [pc, #44]	; (800c828 <prvCheckTasksWaitingTermination+0x54>)
 800c7fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c7fc:	4b0b      	ldr	r3, [pc, #44]	; (800c82c <prvCheckTasksWaitingTermination+0x58>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	3b01      	subs	r3, #1
 800c802:	4a0a      	ldr	r2, [pc, #40]	; (800c82c <prvCheckTasksWaitingTermination+0x58>)
 800c804:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c806:	f000 fdf5 	bl	800d3f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c80a:	6878      	ldr	r0, [r7, #4]
 800c80c:	f000 f810 	bl	800c830 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c810:	4b06      	ldr	r3, [pc, #24]	; (800c82c <prvCheckTasksWaitingTermination+0x58>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d1e1      	bne.n	800c7dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c818:	bf00      	nop
 800c81a:	bf00      	nop
 800c81c:	3708      	adds	r7, #8
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}
 800c822:	bf00      	nop
 800c824:	200010f0 	.word	0x200010f0
 800c828:	2000111c 	.word	0x2000111c
 800c82c:	20001104 	.word	0x20001104

0800c830 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	3354      	adds	r3, #84	; 0x54
 800c83c:	4618      	mov	r0, r3
 800c83e:	f002 fdd3 	bl	800f3e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d108      	bne.n	800c85e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c850:	4618      	mov	r0, r3
 800c852:	f000 ff8d 	bl	800d770 <vPortFree>
				vPortFree( pxTCB );
 800c856:	6878      	ldr	r0, [r7, #4]
 800c858:	f000 ff8a 	bl	800d770 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c85c:	e018      	b.n	800c890 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c864:	2b01      	cmp	r3, #1
 800c866:	d103      	bne.n	800c870 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f000 ff81 	bl	800d770 <vPortFree>
	}
 800c86e:	e00f      	b.n	800c890 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c876:	2b02      	cmp	r3, #2
 800c878:	d00a      	beq.n	800c890 <prvDeleteTCB+0x60>
	__asm volatile
 800c87a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c87e:	f383 8811 	msr	BASEPRI, r3
 800c882:	f3bf 8f6f 	isb	sy
 800c886:	f3bf 8f4f 	dsb	sy
 800c88a:	60fb      	str	r3, [r7, #12]
}
 800c88c:	bf00      	nop
 800c88e:	e7fe      	b.n	800c88e <prvDeleteTCB+0x5e>
	}
 800c890:	bf00      	nop
 800c892:	3710      	adds	r7, #16
 800c894:	46bd      	mov	sp, r7
 800c896:	bd80      	pop	{r7, pc}

0800c898 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c898:	b480      	push	{r7}
 800c89a:	b083      	sub	sp, #12
 800c89c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c89e:	4b0c      	ldr	r3, [pc, #48]	; (800c8d0 <prvResetNextTaskUnblockTime+0x38>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d104      	bne.n	800c8b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c8a8:	4b0a      	ldr	r3, [pc, #40]	; (800c8d4 <prvResetNextTaskUnblockTime+0x3c>)
 800c8aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c8ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c8b0:	e008      	b.n	800c8c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8b2:	4b07      	ldr	r3, [pc, #28]	; (800c8d0 <prvResetNextTaskUnblockTime+0x38>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	68db      	ldr	r3, [r3, #12]
 800c8b8:	68db      	ldr	r3, [r3, #12]
 800c8ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	4a04      	ldr	r2, [pc, #16]	; (800c8d4 <prvResetNextTaskUnblockTime+0x3c>)
 800c8c2:	6013      	str	r3, [r2, #0]
}
 800c8c4:	bf00      	nop
 800c8c6:	370c      	adds	r7, #12
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr
 800c8d0:	200010d4 	.word	0x200010d4
 800c8d4:	2000113c 	.word	0x2000113c

0800c8d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c8d8:	b480      	push	{r7}
 800c8da:	b083      	sub	sp, #12
 800c8dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c8de:	4b0b      	ldr	r3, [pc, #44]	; (800c90c <xTaskGetSchedulerState+0x34>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d102      	bne.n	800c8ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	607b      	str	r3, [r7, #4]
 800c8ea:	e008      	b.n	800c8fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8ec:	4b08      	ldr	r3, [pc, #32]	; (800c910 <xTaskGetSchedulerState+0x38>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d102      	bne.n	800c8fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c8f4:	2302      	movs	r3, #2
 800c8f6:	607b      	str	r3, [r7, #4]
 800c8f8:	e001      	b.n	800c8fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c8fe:	687b      	ldr	r3, [r7, #4]
	}
 800c900:	4618      	mov	r0, r3
 800c902:	370c      	adds	r7, #12
 800c904:	46bd      	mov	sp, r7
 800c906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90a:	4770      	bx	lr
 800c90c:	20001128 	.word	0x20001128
 800c910:	20001144 	.word	0x20001144

0800c914 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c914:	b580      	push	{r7, lr}
 800c916:	b086      	sub	sp, #24
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c920:	2300      	movs	r3, #0
 800c922:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d056      	beq.n	800c9d8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c92a:	4b2e      	ldr	r3, [pc, #184]	; (800c9e4 <xTaskPriorityDisinherit+0xd0>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	693a      	ldr	r2, [r7, #16]
 800c930:	429a      	cmp	r2, r3
 800c932:	d00a      	beq.n	800c94a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c934:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c938:	f383 8811 	msr	BASEPRI, r3
 800c93c:	f3bf 8f6f 	isb	sy
 800c940:	f3bf 8f4f 	dsb	sy
 800c944:	60fb      	str	r3, [r7, #12]
}
 800c946:	bf00      	nop
 800c948:	e7fe      	b.n	800c948 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c94a:	693b      	ldr	r3, [r7, #16]
 800c94c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d10a      	bne.n	800c968 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c952:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c956:	f383 8811 	msr	BASEPRI, r3
 800c95a:	f3bf 8f6f 	isb	sy
 800c95e:	f3bf 8f4f 	dsb	sy
 800c962:	60bb      	str	r3, [r7, #8]
}
 800c964:	bf00      	nop
 800c966:	e7fe      	b.n	800c966 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c968:	693b      	ldr	r3, [r7, #16]
 800c96a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c96c:	1e5a      	subs	r2, r3, #1
 800c96e:	693b      	ldr	r3, [r7, #16]
 800c970:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c972:	693b      	ldr	r3, [r7, #16]
 800c974:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c97a:	429a      	cmp	r2, r3
 800c97c:	d02c      	beq.n	800c9d8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c982:	2b00      	cmp	r3, #0
 800c984:	d128      	bne.n	800c9d8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c986:	693b      	ldr	r3, [r7, #16]
 800c988:	3304      	adds	r3, #4
 800c98a:	4618      	mov	r0, r3
 800c98c:	f7fe fc46 	bl	800b21c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c990:	693b      	ldr	r3, [r7, #16]
 800c992:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c99c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c9a0:	693b      	ldr	r3, [r7, #16]
 800c9a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c9a4:	693b      	ldr	r3, [r7, #16]
 800c9a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9a8:	4b0f      	ldr	r3, [pc, #60]	; (800c9e8 <xTaskPriorityDisinherit+0xd4>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	429a      	cmp	r2, r3
 800c9ae:	d903      	bls.n	800c9b8 <xTaskPriorityDisinherit+0xa4>
 800c9b0:	693b      	ldr	r3, [r7, #16]
 800c9b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9b4:	4a0c      	ldr	r2, [pc, #48]	; (800c9e8 <xTaskPriorityDisinherit+0xd4>)
 800c9b6:	6013      	str	r3, [r2, #0]
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9bc:	4613      	mov	r3, r2
 800c9be:	009b      	lsls	r3, r3, #2
 800c9c0:	4413      	add	r3, r2
 800c9c2:	009b      	lsls	r3, r3, #2
 800c9c4:	4a09      	ldr	r2, [pc, #36]	; (800c9ec <xTaskPriorityDisinherit+0xd8>)
 800c9c6:	441a      	add	r2, r3
 800c9c8:	693b      	ldr	r3, [r7, #16]
 800c9ca:	3304      	adds	r3, #4
 800c9cc:	4619      	mov	r1, r3
 800c9ce:	4610      	mov	r0, r2
 800c9d0:	f7fe fbc7 	bl	800b162 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c9d4:	2301      	movs	r3, #1
 800c9d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c9d8:	697b      	ldr	r3, [r7, #20]
	}
 800c9da:	4618      	mov	r0, r3
 800c9dc:	3718      	adds	r7, #24
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	bd80      	pop	{r7, pc}
 800c9e2:	bf00      	nop
 800c9e4:	20000c48 	.word	0x20000c48
 800c9e8:	20001124 	.word	0x20001124
 800c9ec:	20000c4c 	.word	0x20000c4c

0800c9f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b084      	sub	sp, #16
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
 800c9f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c9fa:	4b21      	ldr	r3, [pc, #132]	; (800ca80 <prvAddCurrentTaskToDelayedList+0x90>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ca00:	4b20      	ldr	r3, [pc, #128]	; (800ca84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	3304      	adds	r3, #4
 800ca06:	4618      	mov	r0, r3
 800ca08:	f7fe fc08 	bl	800b21c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca12:	d10a      	bne.n	800ca2a <prvAddCurrentTaskToDelayedList+0x3a>
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d007      	beq.n	800ca2a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca1a:	4b1a      	ldr	r3, [pc, #104]	; (800ca84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	3304      	adds	r3, #4
 800ca20:	4619      	mov	r1, r3
 800ca22:	4819      	ldr	r0, [pc, #100]	; (800ca88 <prvAddCurrentTaskToDelayedList+0x98>)
 800ca24:	f7fe fb9d 	bl	800b162 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ca28:	e026      	b.n	800ca78 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ca2a:	68fa      	ldr	r2, [r7, #12]
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	4413      	add	r3, r2
 800ca30:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ca32:	4b14      	ldr	r3, [pc, #80]	; (800ca84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	68ba      	ldr	r2, [r7, #8]
 800ca38:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ca3a:	68ba      	ldr	r2, [r7, #8]
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	429a      	cmp	r2, r3
 800ca40:	d209      	bcs.n	800ca56 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca42:	4b12      	ldr	r3, [pc, #72]	; (800ca8c <prvAddCurrentTaskToDelayedList+0x9c>)
 800ca44:	681a      	ldr	r2, [r3, #0]
 800ca46:	4b0f      	ldr	r3, [pc, #60]	; (800ca84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	3304      	adds	r3, #4
 800ca4c:	4619      	mov	r1, r3
 800ca4e:	4610      	mov	r0, r2
 800ca50:	f7fe fbab 	bl	800b1aa <vListInsert>
}
 800ca54:	e010      	b.n	800ca78 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca56:	4b0e      	ldr	r3, [pc, #56]	; (800ca90 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ca58:	681a      	ldr	r2, [r3, #0]
 800ca5a:	4b0a      	ldr	r3, [pc, #40]	; (800ca84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	3304      	adds	r3, #4
 800ca60:	4619      	mov	r1, r3
 800ca62:	4610      	mov	r0, r2
 800ca64:	f7fe fba1 	bl	800b1aa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ca68:	4b0a      	ldr	r3, [pc, #40]	; (800ca94 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	68ba      	ldr	r2, [r7, #8]
 800ca6e:	429a      	cmp	r2, r3
 800ca70:	d202      	bcs.n	800ca78 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ca72:	4a08      	ldr	r2, [pc, #32]	; (800ca94 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ca74:	68bb      	ldr	r3, [r7, #8]
 800ca76:	6013      	str	r3, [r2, #0]
}
 800ca78:	bf00      	nop
 800ca7a:	3710      	adds	r7, #16
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	bd80      	pop	{r7, pc}
 800ca80:	20001120 	.word	0x20001120
 800ca84:	20000c48 	.word	0x20000c48
 800ca88:	20001108 	.word	0x20001108
 800ca8c:	200010d8 	.word	0x200010d8
 800ca90:	200010d4 	.word	0x200010d4
 800ca94:	2000113c 	.word	0x2000113c

0800ca98 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b08a      	sub	sp, #40	; 0x28
 800ca9c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800caa2:	f000 fb07 	bl	800d0b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800caa6:	4b1c      	ldr	r3, [pc, #112]	; (800cb18 <xTimerCreateTimerTask+0x80>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d021      	beq.n	800caf2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800caae:	2300      	movs	r3, #0
 800cab0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cab2:	2300      	movs	r3, #0
 800cab4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cab6:	1d3a      	adds	r2, r7, #4
 800cab8:	f107 0108 	add.w	r1, r7, #8
 800cabc:	f107 030c 	add.w	r3, r7, #12
 800cac0:	4618      	mov	r0, r3
 800cac2:	f7fe fb07 	bl	800b0d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cac6:	6879      	ldr	r1, [r7, #4]
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	68fa      	ldr	r2, [r7, #12]
 800cacc:	9202      	str	r2, [sp, #8]
 800cace:	9301      	str	r3, [sp, #4]
 800cad0:	2302      	movs	r3, #2
 800cad2:	9300      	str	r3, [sp, #0]
 800cad4:	2300      	movs	r3, #0
 800cad6:	460a      	mov	r2, r1
 800cad8:	4910      	ldr	r1, [pc, #64]	; (800cb1c <xTimerCreateTimerTask+0x84>)
 800cada:	4811      	ldr	r0, [pc, #68]	; (800cb20 <xTimerCreateTimerTask+0x88>)
 800cadc:	f7ff f8b4 	bl	800bc48 <xTaskCreateStatic>
 800cae0:	4603      	mov	r3, r0
 800cae2:	4a10      	ldr	r2, [pc, #64]	; (800cb24 <xTimerCreateTimerTask+0x8c>)
 800cae4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cae6:	4b0f      	ldr	r3, [pc, #60]	; (800cb24 <xTimerCreateTimerTask+0x8c>)
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d001      	beq.n	800caf2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800caee:	2301      	movs	r3, #1
 800caf0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800caf2:	697b      	ldr	r3, [r7, #20]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d10a      	bne.n	800cb0e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800caf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cafc:	f383 8811 	msr	BASEPRI, r3
 800cb00:	f3bf 8f6f 	isb	sy
 800cb04:	f3bf 8f4f 	dsb	sy
 800cb08:	613b      	str	r3, [r7, #16]
}
 800cb0a:	bf00      	nop
 800cb0c:	e7fe      	b.n	800cb0c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cb0e:	697b      	ldr	r3, [r7, #20]
}
 800cb10:	4618      	mov	r0, r3
 800cb12:	3718      	adds	r7, #24
 800cb14:	46bd      	mov	sp, r7
 800cb16:	bd80      	pop	{r7, pc}
 800cb18:	20001178 	.word	0x20001178
 800cb1c:	08013738 	.word	0x08013738
 800cb20:	0800cc5d 	.word	0x0800cc5d
 800cb24:	2000117c 	.word	0x2000117c

0800cb28 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b08a      	sub	sp, #40	; 0x28
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	60f8      	str	r0, [r7, #12]
 800cb30:	60b9      	str	r1, [r7, #8]
 800cb32:	607a      	str	r2, [r7, #4]
 800cb34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cb36:	2300      	movs	r3, #0
 800cb38:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d10a      	bne.n	800cb56 <xTimerGenericCommand+0x2e>
	__asm volatile
 800cb40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb44:	f383 8811 	msr	BASEPRI, r3
 800cb48:	f3bf 8f6f 	isb	sy
 800cb4c:	f3bf 8f4f 	dsb	sy
 800cb50:	623b      	str	r3, [r7, #32]
}
 800cb52:	bf00      	nop
 800cb54:	e7fe      	b.n	800cb54 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cb56:	4b1a      	ldr	r3, [pc, #104]	; (800cbc0 <xTimerGenericCommand+0x98>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d02a      	beq.n	800cbb4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	2b05      	cmp	r3, #5
 800cb6e:	dc18      	bgt.n	800cba2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cb70:	f7ff feb2 	bl	800c8d8 <xTaskGetSchedulerState>
 800cb74:	4603      	mov	r3, r0
 800cb76:	2b02      	cmp	r3, #2
 800cb78:	d109      	bne.n	800cb8e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cb7a:	4b11      	ldr	r3, [pc, #68]	; (800cbc0 <xTimerGenericCommand+0x98>)
 800cb7c:	6818      	ldr	r0, [r3, #0]
 800cb7e:	f107 0110 	add.w	r1, r7, #16
 800cb82:	2300      	movs	r3, #0
 800cb84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb86:	f7fe fc77 	bl	800b478 <xQueueGenericSend>
 800cb8a:	6278      	str	r0, [r7, #36]	; 0x24
 800cb8c:	e012      	b.n	800cbb4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cb8e:	4b0c      	ldr	r3, [pc, #48]	; (800cbc0 <xTimerGenericCommand+0x98>)
 800cb90:	6818      	ldr	r0, [r3, #0]
 800cb92:	f107 0110 	add.w	r1, r7, #16
 800cb96:	2300      	movs	r3, #0
 800cb98:	2200      	movs	r2, #0
 800cb9a:	f7fe fc6d 	bl	800b478 <xQueueGenericSend>
 800cb9e:	6278      	str	r0, [r7, #36]	; 0x24
 800cba0:	e008      	b.n	800cbb4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cba2:	4b07      	ldr	r3, [pc, #28]	; (800cbc0 <xTimerGenericCommand+0x98>)
 800cba4:	6818      	ldr	r0, [r3, #0]
 800cba6:	f107 0110 	add.w	r1, r7, #16
 800cbaa:	2300      	movs	r3, #0
 800cbac:	683a      	ldr	r2, [r7, #0]
 800cbae:	f7fe fd61 	bl	800b674 <xQueueGenericSendFromISR>
 800cbb2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	3728      	adds	r7, #40	; 0x28
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bd80      	pop	{r7, pc}
 800cbbe:	bf00      	nop
 800cbc0:	20001178 	.word	0x20001178

0800cbc4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b088      	sub	sp, #32
 800cbc8:	af02      	add	r7, sp, #8
 800cbca:	6078      	str	r0, [r7, #4]
 800cbcc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbce:	4b22      	ldr	r3, [pc, #136]	; (800cc58 <prvProcessExpiredTimer+0x94>)
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	68db      	ldr	r3, [r3, #12]
 800cbd4:	68db      	ldr	r3, [r3, #12]
 800cbd6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cbd8:	697b      	ldr	r3, [r7, #20]
 800cbda:	3304      	adds	r3, #4
 800cbdc:	4618      	mov	r0, r3
 800cbde:	f7fe fb1d 	bl	800b21c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cbe8:	f003 0304 	and.w	r3, r3, #4
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d022      	beq.n	800cc36 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cbf0:	697b      	ldr	r3, [r7, #20]
 800cbf2:	699a      	ldr	r2, [r3, #24]
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	18d1      	adds	r1, r2, r3
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	683a      	ldr	r2, [r7, #0]
 800cbfc:	6978      	ldr	r0, [r7, #20]
 800cbfe:	f000 f8d1 	bl	800cda4 <prvInsertTimerInActiveList>
 800cc02:	4603      	mov	r3, r0
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d01f      	beq.n	800cc48 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cc08:	2300      	movs	r3, #0
 800cc0a:	9300      	str	r3, [sp, #0]
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	687a      	ldr	r2, [r7, #4]
 800cc10:	2100      	movs	r1, #0
 800cc12:	6978      	ldr	r0, [r7, #20]
 800cc14:	f7ff ff88 	bl	800cb28 <xTimerGenericCommand>
 800cc18:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d113      	bne.n	800cc48 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800cc20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc24:	f383 8811 	msr	BASEPRI, r3
 800cc28:	f3bf 8f6f 	isb	sy
 800cc2c:	f3bf 8f4f 	dsb	sy
 800cc30:	60fb      	str	r3, [r7, #12]
}
 800cc32:	bf00      	nop
 800cc34:	e7fe      	b.n	800cc34 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cc36:	697b      	ldr	r3, [r7, #20]
 800cc38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc3c:	f023 0301 	bic.w	r3, r3, #1
 800cc40:	b2da      	uxtb	r2, r3
 800cc42:	697b      	ldr	r3, [r7, #20]
 800cc44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cc48:	697b      	ldr	r3, [r7, #20]
 800cc4a:	6a1b      	ldr	r3, [r3, #32]
 800cc4c:	6978      	ldr	r0, [r7, #20]
 800cc4e:	4798      	blx	r3
}
 800cc50:	bf00      	nop
 800cc52:	3718      	adds	r7, #24
 800cc54:	46bd      	mov	sp, r7
 800cc56:	bd80      	pop	{r7, pc}
 800cc58:	20001170 	.word	0x20001170

0800cc5c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b084      	sub	sp, #16
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc64:	f107 0308 	add.w	r3, r7, #8
 800cc68:	4618      	mov	r0, r3
 800cc6a:	f000 f857 	bl	800cd1c <prvGetNextExpireTime>
 800cc6e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	4619      	mov	r1, r3
 800cc74:	68f8      	ldr	r0, [r7, #12]
 800cc76:	f000 f803 	bl	800cc80 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cc7a:	f000 f8d5 	bl	800ce28 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc7e:	e7f1      	b.n	800cc64 <prvTimerTask+0x8>

0800cc80 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b084      	sub	sp, #16
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
 800cc88:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cc8a:	f7ff fa39 	bl	800c100 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cc8e:	f107 0308 	add.w	r3, r7, #8
 800cc92:	4618      	mov	r0, r3
 800cc94:	f000 f866 	bl	800cd64 <prvSampleTimeNow>
 800cc98:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cc9a:	68bb      	ldr	r3, [r7, #8]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d130      	bne.n	800cd02 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d10a      	bne.n	800ccbc <prvProcessTimerOrBlockTask+0x3c>
 800cca6:	687a      	ldr	r2, [r7, #4]
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	429a      	cmp	r2, r3
 800ccac:	d806      	bhi.n	800ccbc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ccae:	f7ff fa35 	bl	800c11c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ccb2:	68f9      	ldr	r1, [r7, #12]
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f7ff ff85 	bl	800cbc4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ccba:	e024      	b.n	800cd06 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ccbc:	683b      	ldr	r3, [r7, #0]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d008      	beq.n	800ccd4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ccc2:	4b13      	ldr	r3, [pc, #76]	; (800cd10 <prvProcessTimerOrBlockTask+0x90>)
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d101      	bne.n	800ccd0 <prvProcessTimerOrBlockTask+0x50>
 800cccc:	2301      	movs	r3, #1
 800ccce:	e000      	b.n	800ccd2 <prvProcessTimerOrBlockTask+0x52>
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ccd4:	4b0f      	ldr	r3, [pc, #60]	; (800cd14 <prvProcessTimerOrBlockTask+0x94>)
 800ccd6:	6818      	ldr	r0, [r3, #0]
 800ccd8:	687a      	ldr	r2, [r7, #4]
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	1ad3      	subs	r3, r2, r3
 800ccde:	683a      	ldr	r2, [r7, #0]
 800cce0:	4619      	mov	r1, r3
 800cce2:	f7fe ff7d 	bl	800bbe0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cce6:	f7ff fa19 	bl	800c11c <xTaskResumeAll>
 800ccea:	4603      	mov	r3, r0
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d10a      	bne.n	800cd06 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ccf0:	4b09      	ldr	r3, [pc, #36]	; (800cd18 <prvProcessTimerOrBlockTask+0x98>)
 800ccf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ccf6:	601a      	str	r2, [r3, #0]
 800ccf8:	f3bf 8f4f 	dsb	sy
 800ccfc:	f3bf 8f6f 	isb	sy
}
 800cd00:	e001      	b.n	800cd06 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cd02:	f7ff fa0b 	bl	800c11c <xTaskResumeAll>
}
 800cd06:	bf00      	nop
 800cd08:	3710      	adds	r7, #16
 800cd0a:	46bd      	mov	sp, r7
 800cd0c:	bd80      	pop	{r7, pc}
 800cd0e:	bf00      	nop
 800cd10:	20001174 	.word	0x20001174
 800cd14:	20001178 	.word	0x20001178
 800cd18:	e000ed04 	.word	0xe000ed04

0800cd1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cd1c:	b480      	push	{r7}
 800cd1e:	b085      	sub	sp, #20
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cd24:	4b0e      	ldr	r3, [pc, #56]	; (800cd60 <prvGetNextExpireTime+0x44>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d101      	bne.n	800cd32 <prvGetNextExpireTime+0x16>
 800cd2e:	2201      	movs	r2, #1
 800cd30:	e000      	b.n	800cd34 <prvGetNextExpireTime+0x18>
 800cd32:	2200      	movs	r2, #0
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d105      	bne.n	800cd4c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cd40:	4b07      	ldr	r3, [pc, #28]	; (800cd60 <prvGetNextExpireTime+0x44>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	68db      	ldr	r3, [r3, #12]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	60fb      	str	r3, [r7, #12]
 800cd4a:	e001      	b.n	800cd50 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cd50:	68fb      	ldr	r3, [r7, #12]
}
 800cd52:	4618      	mov	r0, r3
 800cd54:	3714      	adds	r7, #20
 800cd56:	46bd      	mov	sp, r7
 800cd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5c:	4770      	bx	lr
 800cd5e:	bf00      	nop
 800cd60:	20001170 	.word	0x20001170

0800cd64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cd64:	b580      	push	{r7, lr}
 800cd66:	b084      	sub	sp, #16
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cd6c:	f7ff fa74 	bl	800c258 <xTaskGetTickCount>
 800cd70:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cd72:	4b0b      	ldr	r3, [pc, #44]	; (800cda0 <prvSampleTimeNow+0x3c>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	68fa      	ldr	r2, [r7, #12]
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	d205      	bcs.n	800cd88 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cd7c:	f000 f936 	bl	800cfec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2201      	movs	r2, #1
 800cd84:	601a      	str	r2, [r3, #0]
 800cd86:	e002      	b.n	800cd8e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cd8e:	4a04      	ldr	r2, [pc, #16]	; (800cda0 <prvSampleTimeNow+0x3c>)
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cd94:	68fb      	ldr	r3, [r7, #12]
}
 800cd96:	4618      	mov	r0, r3
 800cd98:	3710      	adds	r7, #16
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	bd80      	pop	{r7, pc}
 800cd9e:	bf00      	nop
 800cda0:	20001180 	.word	0x20001180

0800cda4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b086      	sub	sp, #24
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	60f8      	str	r0, [r7, #12]
 800cdac:	60b9      	str	r1, [r7, #8]
 800cdae:	607a      	str	r2, [r7, #4]
 800cdb0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	68ba      	ldr	r2, [r7, #8]
 800cdba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	68fa      	ldr	r2, [r7, #12]
 800cdc0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cdc2:	68ba      	ldr	r2, [r7, #8]
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	429a      	cmp	r2, r3
 800cdc8:	d812      	bhi.n	800cdf0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdca:	687a      	ldr	r2, [r7, #4]
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	1ad2      	subs	r2, r2, r3
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	699b      	ldr	r3, [r3, #24]
 800cdd4:	429a      	cmp	r2, r3
 800cdd6:	d302      	bcc.n	800cdde <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cdd8:	2301      	movs	r3, #1
 800cdda:	617b      	str	r3, [r7, #20]
 800cddc:	e01b      	b.n	800ce16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cdde:	4b10      	ldr	r3, [pc, #64]	; (800ce20 <prvInsertTimerInActiveList+0x7c>)
 800cde0:	681a      	ldr	r2, [r3, #0]
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	3304      	adds	r3, #4
 800cde6:	4619      	mov	r1, r3
 800cde8:	4610      	mov	r0, r2
 800cdea:	f7fe f9de 	bl	800b1aa <vListInsert>
 800cdee:	e012      	b.n	800ce16 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cdf0:	687a      	ldr	r2, [r7, #4]
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	429a      	cmp	r2, r3
 800cdf6:	d206      	bcs.n	800ce06 <prvInsertTimerInActiveList+0x62>
 800cdf8:	68ba      	ldr	r2, [r7, #8]
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	429a      	cmp	r2, r3
 800cdfe:	d302      	bcc.n	800ce06 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ce00:	2301      	movs	r3, #1
 800ce02:	617b      	str	r3, [r7, #20]
 800ce04:	e007      	b.n	800ce16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ce06:	4b07      	ldr	r3, [pc, #28]	; (800ce24 <prvInsertTimerInActiveList+0x80>)
 800ce08:	681a      	ldr	r2, [r3, #0]
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	3304      	adds	r3, #4
 800ce0e:	4619      	mov	r1, r3
 800ce10:	4610      	mov	r0, r2
 800ce12:	f7fe f9ca 	bl	800b1aa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ce16:	697b      	ldr	r3, [r7, #20]
}
 800ce18:	4618      	mov	r0, r3
 800ce1a:	3718      	adds	r7, #24
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	20001174 	.word	0x20001174
 800ce24:	20001170 	.word	0x20001170

0800ce28 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b08e      	sub	sp, #56	; 0x38
 800ce2c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ce2e:	e0ca      	b.n	800cfc6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	da18      	bge.n	800ce68 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ce36:	1d3b      	adds	r3, r7, #4
 800ce38:	3304      	adds	r3, #4
 800ce3a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ce3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d10a      	bne.n	800ce58 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ce42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce46:	f383 8811 	msr	BASEPRI, r3
 800ce4a:	f3bf 8f6f 	isb	sy
 800ce4e:	f3bf 8f4f 	dsb	sy
 800ce52:	61fb      	str	r3, [r7, #28]
}
 800ce54:	bf00      	nop
 800ce56:	e7fe      	b.n	800ce56 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ce58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce5e:	6850      	ldr	r0, [r2, #4]
 800ce60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce62:	6892      	ldr	r2, [r2, #8]
 800ce64:	4611      	mov	r1, r2
 800ce66:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	f2c0 80aa 	blt.w	800cfc4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ce74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce76:	695b      	ldr	r3, [r3, #20]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d004      	beq.n	800ce86 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ce7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce7e:	3304      	adds	r3, #4
 800ce80:	4618      	mov	r0, r3
 800ce82:	f7fe f9cb 	bl	800b21c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ce86:	463b      	mov	r3, r7
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f7ff ff6b 	bl	800cd64 <prvSampleTimeNow>
 800ce8e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2b09      	cmp	r3, #9
 800ce94:	f200 8097 	bhi.w	800cfc6 <prvProcessReceivedCommands+0x19e>
 800ce98:	a201      	add	r2, pc, #4	; (adr r2, 800cea0 <prvProcessReceivedCommands+0x78>)
 800ce9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce9e:	bf00      	nop
 800cea0:	0800cec9 	.word	0x0800cec9
 800cea4:	0800cec9 	.word	0x0800cec9
 800cea8:	0800cec9 	.word	0x0800cec9
 800ceac:	0800cf3d 	.word	0x0800cf3d
 800ceb0:	0800cf51 	.word	0x0800cf51
 800ceb4:	0800cf9b 	.word	0x0800cf9b
 800ceb8:	0800cec9 	.word	0x0800cec9
 800cebc:	0800cec9 	.word	0x0800cec9
 800cec0:	0800cf3d 	.word	0x0800cf3d
 800cec4:	0800cf51 	.word	0x0800cf51
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cece:	f043 0301 	orr.w	r3, r3, #1
 800ced2:	b2da      	uxtb	r2, r3
 800ced4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ced6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ceda:	68ba      	ldr	r2, [r7, #8]
 800cedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cede:	699b      	ldr	r3, [r3, #24]
 800cee0:	18d1      	adds	r1, r2, r3
 800cee2:	68bb      	ldr	r3, [r7, #8]
 800cee4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cee6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cee8:	f7ff ff5c 	bl	800cda4 <prvInsertTimerInActiveList>
 800ceec:	4603      	mov	r3, r0
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d069      	beq.n	800cfc6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cef4:	6a1b      	ldr	r3, [r3, #32]
 800cef6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cef8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cefa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cefc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf00:	f003 0304 	and.w	r3, r3, #4
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d05e      	beq.n	800cfc6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cf08:	68ba      	ldr	r2, [r7, #8]
 800cf0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf0c:	699b      	ldr	r3, [r3, #24]
 800cf0e:	441a      	add	r2, r3
 800cf10:	2300      	movs	r3, #0
 800cf12:	9300      	str	r3, [sp, #0]
 800cf14:	2300      	movs	r3, #0
 800cf16:	2100      	movs	r1, #0
 800cf18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf1a:	f7ff fe05 	bl	800cb28 <xTimerGenericCommand>
 800cf1e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cf20:	6a3b      	ldr	r3, [r7, #32]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d14f      	bne.n	800cfc6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800cf26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf2a:	f383 8811 	msr	BASEPRI, r3
 800cf2e:	f3bf 8f6f 	isb	sy
 800cf32:	f3bf 8f4f 	dsb	sy
 800cf36:	61bb      	str	r3, [r7, #24]
}
 800cf38:	bf00      	nop
 800cf3a:	e7fe      	b.n	800cf3a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf42:	f023 0301 	bic.w	r3, r3, #1
 800cf46:	b2da      	uxtb	r2, r3
 800cf48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800cf4e:	e03a      	b.n	800cfc6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cf50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf56:	f043 0301 	orr.w	r3, r3, #1
 800cf5a:	b2da      	uxtb	r2, r3
 800cf5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cf62:	68ba      	ldr	r2, [r7, #8]
 800cf64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf66:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cf68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf6a:	699b      	ldr	r3, [r3, #24]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d10a      	bne.n	800cf86 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800cf70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf74:	f383 8811 	msr	BASEPRI, r3
 800cf78:	f3bf 8f6f 	isb	sy
 800cf7c:	f3bf 8f4f 	dsb	sy
 800cf80:	617b      	str	r3, [r7, #20]
}
 800cf82:	bf00      	nop
 800cf84:	e7fe      	b.n	800cf84 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cf86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf88:	699a      	ldr	r2, [r3, #24]
 800cf8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf8c:	18d1      	adds	r1, r2, r3
 800cf8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf94:	f7ff ff06 	bl	800cda4 <prvInsertTimerInActiveList>
					break;
 800cf98:	e015      	b.n	800cfc6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cf9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cfa0:	f003 0302 	and.w	r3, r3, #2
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d103      	bne.n	800cfb0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800cfa8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfaa:	f000 fbe1 	bl	800d770 <vPortFree>
 800cfae:	e00a      	b.n	800cfc6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cfb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfb2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cfb6:	f023 0301 	bic.w	r3, r3, #1
 800cfba:	b2da      	uxtb	r2, r3
 800cfbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cfc2:	e000      	b.n	800cfc6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800cfc4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cfc6:	4b08      	ldr	r3, [pc, #32]	; (800cfe8 <prvProcessReceivedCommands+0x1c0>)
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	1d39      	adds	r1, r7, #4
 800cfcc:	2200      	movs	r2, #0
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f7fe fbec 	bl	800b7ac <xQueueReceive>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	f47f af2a 	bne.w	800ce30 <prvProcessReceivedCommands+0x8>
	}
}
 800cfdc:	bf00      	nop
 800cfde:	bf00      	nop
 800cfe0:	3730      	adds	r7, #48	; 0x30
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bd80      	pop	{r7, pc}
 800cfe6:	bf00      	nop
 800cfe8:	20001178 	.word	0x20001178

0800cfec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b088      	sub	sp, #32
 800cff0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cff2:	e048      	b.n	800d086 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cff4:	4b2d      	ldr	r3, [pc, #180]	; (800d0ac <prvSwitchTimerLists+0xc0>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	68db      	ldr	r3, [r3, #12]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cffe:	4b2b      	ldr	r3, [pc, #172]	; (800d0ac <prvSwitchTimerLists+0xc0>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	68db      	ldr	r3, [r3, #12]
 800d004:	68db      	ldr	r3, [r3, #12]
 800d006:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	3304      	adds	r3, #4
 800d00c:	4618      	mov	r0, r3
 800d00e:	f7fe f905 	bl	800b21c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	6a1b      	ldr	r3, [r3, #32]
 800d016:	68f8      	ldr	r0, [r7, #12]
 800d018:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d020:	f003 0304 	and.w	r3, r3, #4
 800d024:	2b00      	cmp	r3, #0
 800d026:	d02e      	beq.n	800d086 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	699b      	ldr	r3, [r3, #24]
 800d02c:	693a      	ldr	r2, [r7, #16]
 800d02e:	4413      	add	r3, r2
 800d030:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d032:	68ba      	ldr	r2, [r7, #8]
 800d034:	693b      	ldr	r3, [r7, #16]
 800d036:	429a      	cmp	r2, r3
 800d038:	d90e      	bls.n	800d058 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	68ba      	ldr	r2, [r7, #8]
 800d03e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	68fa      	ldr	r2, [r7, #12]
 800d044:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d046:	4b19      	ldr	r3, [pc, #100]	; (800d0ac <prvSwitchTimerLists+0xc0>)
 800d048:	681a      	ldr	r2, [r3, #0]
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	3304      	adds	r3, #4
 800d04e:	4619      	mov	r1, r3
 800d050:	4610      	mov	r0, r2
 800d052:	f7fe f8aa 	bl	800b1aa <vListInsert>
 800d056:	e016      	b.n	800d086 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d058:	2300      	movs	r3, #0
 800d05a:	9300      	str	r3, [sp, #0]
 800d05c:	2300      	movs	r3, #0
 800d05e:	693a      	ldr	r2, [r7, #16]
 800d060:	2100      	movs	r1, #0
 800d062:	68f8      	ldr	r0, [r7, #12]
 800d064:	f7ff fd60 	bl	800cb28 <xTimerGenericCommand>
 800d068:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d10a      	bne.n	800d086 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d070:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d074:	f383 8811 	msr	BASEPRI, r3
 800d078:	f3bf 8f6f 	isb	sy
 800d07c:	f3bf 8f4f 	dsb	sy
 800d080:	603b      	str	r3, [r7, #0]
}
 800d082:	bf00      	nop
 800d084:	e7fe      	b.n	800d084 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d086:	4b09      	ldr	r3, [pc, #36]	; (800d0ac <prvSwitchTimerLists+0xc0>)
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d1b1      	bne.n	800cff4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d090:	4b06      	ldr	r3, [pc, #24]	; (800d0ac <prvSwitchTimerLists+0xc0>)
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d096:	4b06      	ldr	r3, [pc, #24]	; (800d0b0 <prvSwitchTimerLists+0xc4>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	4a04      	ldr	r2, [pc, #16]	; (800d0ac <prvSwitchTimerLists+0xc0>)
 800d09c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d09e:	4a04      	ldr	r2, [pc, #16]	; (800d0b0 <prvSwitchTimerLists+0xc4>)
 800d0a0:	697b      	ldr	r3, [r7, #20]
 800d0a2:	6013      	str	r3, [r2, #0]
}
 800d0a4:	bf00      	nop
 800d0a6:	3718      	adds	r7, #24
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}
 800d0ac:	20001170 	.word	0x20001170
 800d0b0:	20001174 	.word	0x20001174

0800d0b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b082      	sub	sp, #8
 800d0b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d0ba:	f000 f96b 	bl	800d394 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d0be:	4b15      	ldr	r3, [pc, #84]	; (800d114 <prvCheckForValidListAndQueue+0x60>)
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d120      	bne.n	800d108 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d0c6:	4814      	ldr	r0, [pc, #80]	; (800d118 <prvCheckForValidListAndQueue+0x64>)
 800d0c8:	f7fe f81e 	bl	800b108 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d0cc:	4813      	ldr	r0, [pc, #76]	; (800d11c <prvCheckForValidListAndQueue+0x68>)
 800d0ce:	f7fe f81b 	bl	800b108 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d0d2:	4b13      	ldr	r3, [pc, #76]	; (800d120 <prvCheckForValidListAndQueue+0x6c>)
 800d0d4:	4a10      	ldr	r2, [pc, #64]	; (800d118 <prvCheckForValidListAndQueue+0x64>)
 800d0d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d0d8:	4b12      	ldr	r3, [pc, #72]	; (800d124 <prvCheckForValidListAndQueue+0x70>)
 800d0da:	4a10      	ldr	r2, [pc, #64]	; (800d11c <prvCheckForValidListAndQueue+0x68>)
 800d0dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d0de:	2300      	movs	r3, #0
 800d0e0:	9300      	str	r3, [sp, #0]
 800d0e2:	4b11      	ldr	r3, [pc, #68]	; (800d128 <prvCheckForValidListAndQueue+0x74>)
 800d0e4:	4a11      	ldr	r2, [pc, #68]	; (800d12c <prvCheckForValidListAndQueue+0x78>)
 800d0e6:	2110      	movs	r1, #16
 800d0e8:	200a      	movs	r0, #10
 800d0ea:	f7fe f929 	bl	800b340 <xQueueGenericCreateStatic>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	4a08      	ldr	r2, [pc, #32]	; (800d114 <prvCheckForValidListAndQueue+0x60>)
 800d0f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d0f4:	4b07      	ldr	r3, [pc, #28]	; (800d114 <prvCheckForValidListAndQueue+0x60>)
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d005      	beq.n	800d108 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d0fc:	4b05      	ldr	r3, [pc, #20]	; (800d114 <prvCheckForValidListAndQueue+0x60>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	490b      	ldr	r1, [pc, #44]	; (800d130 <prvCheckForValidListAndQueue+0x7c>)
 800d102:	4618      	mov	r0, r3
 800d104:	f7fe fd42 	bl	800bb8c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d108:	f000 f974 	bl	800d3f4 <vPortExitCritical>
}
 800d10c:	bf00      	nop
 800d10e:	46bd      	mov	sp, r7
 800d110:	bd80      	pop	{r7, pc}
 800d112:	bf00      	nop
 800d114:	20001178 	.word	0x20001178
 800d118:	20001148 	.word	0x20001148
 800d11c:	2000115c 	.word	0x2000115c
 800d120:	20001170 	.word	0x20001170
 800d124:	20001174 	.word	0x20001174
 800d128:	20001224 	.word	0x20001224
 800d12c:	20001184 	.word	0x20001184
 800d130:	08013740 	.word	0x08013740

0800d134 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d134:	b480      	push	{r7}
 800d136:	b085      	sub	sp, #20
 800d138:	af00      	add	r7, sp, #0
 800d13a:	60f8      	str	r0, [r7, #12]
 800d13c:	60b9      	str	r1, [r7, #8]
 800d13e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	3b04      	subs	r3, #4
 800d144:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d14c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	3b04      	subs	r3, #4
 800d152:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	f023 0201 	bic.w	r2, r3, #1
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	3b04      	subs	r3, #4
 800d162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d164:	4a0c      	ldr	r2, [pc, #48]	; (800d198 <pxPortInitialiseStack+0x64>)
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	3b14      	subs	r3, #20
 800d16e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d170:	687a      	ldr	r2, [r7, #4]
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	3b04      	subs	r3, #4
 800d17a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	f06f 0202 	mvn.w	r2, #2
 800d182:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	3b20      	subs	r3, #32
 800d188:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d18a:	68fb      	ldr	r3, [r7, #12]
}
 800d18c:	4618      	mov	r0, r3
 800d18e:	3714      	adds	r7, #20
 800d190:	46bd      	mov	sp, r7
 800d192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d196:	4770      	bx	lr
 800d198:	0800d19d 	.word	0x0800d19d

0800d19c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d19c:	b480      	push	{r7}
 800d19e:	b085      	sub	sp, #20
 800d1a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d1a6:	4b12      	ldr	r3, [pc, #72]	; (800d1f0 <prvTaskExitError+0x54>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d1ae:	d00a      	beq.n	800d1c6 <prvTaskExitError+0x2a>
	__asm volatile
 800d1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b4:	f383 8811 	msr	BASEPRI, r3
 800d1b8:	f3bf 8f6f 	isb	sy
 800d1bc:	f3bf 8f4f 	dsb	sy
 800d1c0:	60fb      	str	r3, [r7, #12]
}
 800d1c2:	bf00      	nop
 800d1c4:	e7fe      	b.n	800d1c4 <prvTaskExitError+0x28>
	__asm volatile
 800d1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ca:	f383 8811 	msr	BASEPRI, r3
 800d1ce:	f3bf 8f6f 	isb	sy
 800d1d2:	f3bf 8f4f 	dsb	sy
 800d1d6:	60bb      	str	r3, [r7, #8]
}
 800d1d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d1da:	bf00      	nop
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d0fc      	beq.n	800d1dc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d1e2:	bf00      	nop
 800d1e4:	bf00      	nop
 800d1e6:	3714      	adds	r7, #20
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr
 800d1f0:	20000130 	.word	0x20000130
	...

0800d200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d200:	4b07      	ldr	r3, [pc, #28]	; (800d220 <pxCurrentTCBConst2>)
 800d202:	6819      	ldr	r1, [r3, #0]
 800d204:	6808      	ldr	r0, [r1, #0]
 800d206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d20a:	f380 8809 	msr	PSP, r0
 800d20e:	f3bf 8f6f 	isb	sy
 800d212:	f04f 0000 	mov.w	r0, #0
 800d216:	f380 8811 	msr	BASEPRI, r0
 800d21a:	4770      	bx	lr
 800d21c:	f3af 8000 	nop.w

0800d220 <pxCurrentTCBConst2>:
 800d220:	20000c48 	.word	0x20000c48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d224:	bf00      	nop
 800d226:	bf00      	nop

0800d228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d228:	4808      	ldr	r0, [pc, #32]	; (800d24c <prvPortStartFirstTask+0x24>)
 800d22a:	6800      	ldr	r0, [r0, #0]
 800d22c:	6800      	ldr	r0, [r0, #0]
 800d22e:	f380 8808 	msr	MSP, r0
 800d232:	f04f 0000 	mov.w	r0, #0
 800d236:	f380 8814 	msr	CONTROL, r0
 800d23a:	b662      	cpsie	i
 800d23c:	b661      	cpsie	f
 800d23e:	f3bf 8f4f 	dsb	sy
 800d242:	f3bf 8f6f 	isb	sy
 800d246:	df00      	svc	0
 800d248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d24a:	bf00      	nop
 800d24c:	e000ed08 	.word	0xe000ed08

0800d250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b086      	sub	sp, #24
 800d254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d256:	4b46      	ldr	r3, [pc, #280]	; (800d370 <xPortStartScheduler+0x120>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	4a46      	ldr	r2, [pc, #280]	; (800d374 <xPortStartScheduler+0x124>)
 800d25c:	4293      	cmp	r3, r2
 800d25e:	d10a      	bne.n	800d276 <xPortStartScheduler+0x26>
	__asm volatile
 800d260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d264:	f383 8811 	msr	BASEPRI, r3
 800d268:	f3bf 8f6f 	isb	sy
 800d26c:	f3bf 8f4f 	dsb	sy
 800d270:	613b      	str	r3, [r7, #16]
}
 800d272:	bf00      	nop
 800d274:	e7fe      	b.n	800d274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d276:	4b3e      	ldr	r3, [pc, #248]	; (800d370 <xPortStartScheduler+0x120>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	4a3f      	ldr	r2, [pc, #252]	; (800d378 <xPortStartScheduler+0x128>)
 800d27c:	4293      	cmp	r3, r2
 800d27e:	d10a      	bne.n	800d296 <xPortStartScheduler+0x46>
	__asm volatile
 800d280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d284:	f383 8811 	msr	BASEPRI, r3
 800d288:	f3bf 8f6f 	isb	sy
 800d28c:	f3bf 8f4f 	dsb	sy
 800d290:	60fb      	str	r3, [r7, #12]
}
 800d292:	bf00      	nop
 800d294:	e7fe      	b.n	800d294 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d296:	4b39      	ldr	r3, [pc, #228]	; (800d37c <xPortStartScheduler+0x12c>)
 800d298:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d29a:	697b      	ldr	r3, [r7, #20]
 800d29c:	781b      	ldrb	r3, [r3, #0]
 800d29e:	b2db      	uxtb	r3, r3
 800d2a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	22ff      	movs	r2, #255	; 0xff
 800d2a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d2a8:	697b      	ldr	r3, [r7, #20]
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	b2db      	uxtb	r3, r3
 800d2ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d2b0:	78fb      	ldrb	r3, [r7, #3]
 800d2b2:	b2db      	uxtb	r3, r3
 800d2b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d2b8:	b2da      	uxtb	r2, r3
 800d2ba:	4b31      	ldr	r3, [pc, #196]	; (800d380 <xPortStartScheduler+0x130>)
 800d2bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d2be:	4b31      	ldr	r3, [pc, #196]	; (800d384 <xPortStartScheduler+0x134>)
 800d2c0:	2207      	movs	r2, #7
 800d2c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d2c4:	e009      	b.n	800d2da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d2c6:	4b2f      	ldr	r3, [pc, #188]	; (800d384 <xPortStartScheduler+0x134>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	3b01      	subs	r3, #1
 800d2cc:	4a2d      	ldr	r2, [pc, #180]	; (800d384 <xPortStartScheduler+0x134>)
 800d2ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d2d0:	78fb      	ldrb	r3, [r7, #3]
 800d2d2:	b2db      	uxtb	r3, r3
 800d2d4:	005b      	lsls	r3, r3, #1
 800d2d6:	b2db      	uxtb	r3, r3
 800d2d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d2da:	78fb      	ldrb	r3, [r7, #3]
 800d2dc:	b2db      	uxtb	r3, r3
 800d2de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2e2:	2b80      	cmp	r3, #128	; 0x80
 800d2e4:	d0ef      	beq.n	800d2c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d2e6:	4b27      	ldr	r3, [pc, #156]	; (800d384 <xPortStartScheduler+0x134>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f1c3 0307 	rsb	r3, r3, #7
 800d2ee:	2b04      	cmp	r3, #4
 800d2f0:	d00a      	beq.n	800d308 <xPortStartScheduler+0xb8>
	__asm volatile
 800d2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2f6:	f383 8811 	msr	BASEPRI, r3
 800d2fa:	f3bf 8f6f 	isb	sy
 800d2fe:	f3bf 8f4f 	dsb	sy
 800d302:	60bb      	str	r3, [r7, #8]
}
 800d304:	bf00      	nop
 800d306:	e7fe      	b.n	800d306 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d308:	4b1e      	ldr	r3, [pc, #120]	; (800d384 <xPortStartScheduler+0x134>)
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	021b      	lsls	r3, r3, #8
 800d30e:	4a1d      	ldr	r2, [pc, #116]	; (800d384 <xPortStartScheduler+0x134>)
 800d310:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d312:	4b1c      	ldr	r3, [pc, #112]	; (800d384 <xPortStartScheduler+0x134>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d31a:	4a1a      	ldr	r2, [pc, #104]	; (800d384 <xPortStartScheduler+0x134>)
 800d31c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	b2da      	uxtb	r2, r3
 800d322:	697b      	ldr	r3, [r7, #20]
 800d324:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d326:	4b18      	ldr	r3, [pc, #96]	; (800d388 <xPortStartScheduler+0x138>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	4a17      	ldr	r2, [pc, #92]	; (800d388 <xPortStartScheduler+0x138>)
 800d32c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d330:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d332:	4b15      	ldr	r3, [pc, #84]	; (800d388 <xPortStartScheduler+0x138>)
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	4a14      	ldr	r2, [pc, #80]	; (800d388 <xPortStartScheduler+0x138>)
 800d338:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d33c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d33e:	f000 f8dd 	bl	800d4fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d342:	4b12      	ldr	r3, [pc, #72]	; (800d38c <xPortStartScheduler+0x13c>)
 800d344:	2200      	movs	r2, #0
 800d346:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d348:	f000 f8fc 	bl	800d544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d34c:	4b10      	ldr	r3, [pc, #64]	; (800d390 <xPortStartScheduler+0x140>)
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	4a0f      	ldr	r2, [pc, #60]	; (800d390 <xPortStartScheduler+0x140>)
 800d352:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d356:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d358:	f7ff ff66 	bl	800d228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d35c:	f7ff f846 	bl	800c3ec <vTaskSwitchContext>
	prvTaskExitError();
 800d360:	f7ff ff1c 	bl	800d19c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d364:	2300      	movs	r3, #0
}
 800d366:	4618      	mov	r0, r3
 800d368:	3718      	adds	r7, #24
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}
 800d36e:	bf00      	nop
 800d370:	e000ed00 	.word	0xe000ed00
 800d374:	410fc271 	.word	0x410fc271
 800d378:	410fc270 	.word	0x410fc270
 800d37c:	e000e400 	.word	0xe000e400
 800d380:	20001274 	.word	0x20001274
 800d384:	20001278 	.word	0x20001278
 800d388:	e000ed20 	.word	0xe000ed20
 800d38c:	20000130 	.word	0x20000130
 800d390:	e000ef34 	.word	0xe000ef34

0800d394 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d394:	b480      	push	{r7}
 800d396:	b083      	sub	sp, #12
 800d398:	af00      	add	r7, sp, #0
	__asm volatile
 800d39a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d39e:	f383 8811 	msr	BASEPRI, r3
 800d3a2:	f3bf 8f6f 	isb	sy
 800d3a6:	f3bf 8f4f 	dsb	sy
 800d3aa:	607b      	str	r3, [r7, #4]
}
 800d3ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d3ae:	4b0f      	ldr	r3, [pc, #60]	; (800d3ec <vPortEnterCritical+0x58>)
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	3301      	adds	r3, #1
 800d3b4:	4a0d      	ldr	r2, [pc, #52]	; (800d3ec <vPortEnterCritical+0x58>)
 800d3b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d3b8:	4b0c      	ldr	r3, [pc, #48]	; (800d3ec <vPortEnterCritical+0x58>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	2b01      	cmp	r3, #1
 800d3be:	d10f      	bne.n	800d3e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d3c0:	4b0b      	ldr	r3, [pc, #44]	; (800d3f0 <vPortEnterCritical+0x5c>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	b2db      	uxtb	r3, r3
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d00a      	beq.n	800d3e0 <vPortEnterCritical+0x4c>
	__asm volatile
 800d3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ce:	f383 8811 	msr	BASEPRI, r3
 800d3d2:	f3bf 8f6f 	isb	sy
 800d3d6:	f3bf 8f4f 	dsb	sy
 800d3da:	603b      	str	r3, [r7, #0]
}
 800d3dc:	bf00      	nop
 800d3de:	e7fe      	b.n	800d3de <vPortEnterCritical+0x4a>
	}
}
 800d3e0:	bf00      	nop
 800d3e2:	370c      	adds	r7, #12
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ea:	4770      	bx	lr
 800d3ec:	20000130 	.word	0x20000130
 800d3f0:	e000ed04 	.word	0xe000ed04

0800d3f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b083      	sub	sp, #12
 800d3f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d3fa:	4b12      	ldr	r3, [pc, #72]	; (800d444 <vPortExitCritical+0x50>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d10a      	bne.n	800d418 <vPortExitCritical+0x24>
	__asm volatile
 800d402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d406:	f383 8811 	msr	BASEPRI, r3
 800d40a:	f3bf 8f6f 	isb	sy
 800d40e:	f3bf 8f4f 	dsb	sy
 800d412:	607b      	str	r3, [r7, #4]
}
 800d414:	bf00      	nop
 800d416:	e7fe      	b.n	800d416 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d418:	4b0a      	ldr	r3, [pc, #40]	; (800d444 <vPortExitCritical+0x50>)
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	3b01      	subs	r3, #1
 800d41e:	4a09      	ldr	r2, [pc, #36]	; (800d444 <vPortExitCritical+0x50>)
 800d420:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d422:	4b08      	ldr	r3, [pc, #32]	; (800d444 <vPortExitCritical+0x50>)
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d105      	bne.n	800d436 <vPortExitCritical+0x42>
 800d42a:	2300      	movs	r3, #0
 800d42c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	f383 8811 	msr	BASEPRI, r3
}
 800d434:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d436:	bf00      	nop
 800d438:	370c      	adds	r7, #12
 800d43a:	46bd      	mov	sp, r7
 800d43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d440:	4770      	bx	lr
 800d442:	bf00      	nop
 800d444:	20000130 	.word	0x20000130
	...

0800d450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d450:	f3ef 8009 	mrs	r0, PSP
 800d454:	f3bf 8f6f 	isb	sy
 800d458:	4b15      	ldr	r3, [pc, #84]	; (800d4b0 <pxCurrentTCBConst>)
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	f01e 0f10 	tst.w	lr, #16
 800d460:	bf08      	it	eq
 800d462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d46a:	6010      	str	r0, [r2, #0]
 800d46c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d470:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d474:	f380 8811 	msr	BASEPRI, r0
 800d478:	f3bf 8f4f 	dsb	sy
 800d47c:	f3bf 8f6f 	isb	sy
 800d480:	f7fe ffb4 	bl	800c3ec <vTaskSwitchContext>
 800d484:	f04f 0000 	mov.w	r0, #0
 800d488:	f380 8811 	msr	BASEPRI, r0
 800d48c:	bc09      	pop	{r0, r3}
 800d48e:	6819      	ldr	r1, [r3, #0]
 800d490:	6808      	ldr	r0, [r1, #0]
 800d492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d496:	f01e 0f10 	tst.w	lr, #16
 800d49a:	bf08      	it	eq
 800d49c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d4a0:	f380 8809 	msr	PSP, r0
 800d4a4:	f3bf 8f6f 	isb	sy
 800d4a8:	4770      	bx	lr
 800d4aa:	bf00      	nop
 800d4ac:	f3af 8000 	nop.w

0800d4b0 <pxCurrentTCBConst>:
 800d4b0:	20000c48 	.word	0x20000c48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d4b4:	bf00      	nop
 800d4b6:	bf00      	nop

0800d4b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b082      	sub	sp, #8
 800d4bc:	af00      	add	r7, sp, #0
	__asm volatile
 800d4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4c2:	f383 8811 	msr	BASEPRI, r3
 800d4c6:	f3bf 8f6f 	isb	sy
 800d4ca:	f3bf 8f4f 	dsb	sy
 800d4ce:	607b      	str	r3, [r7, #4]
}
 800d4d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d4d2:	f7fe fed1 	bl	800c278 <xTaskIncrementTick>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d003      	beq.n	800d4e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d4dc:	4b06      	ldr	r3, [pc, #24]	; (800d4f8 <xPortSysTickHandler+0x40>)
 800d4de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4e2:	601a      	str	r2, [r3, #0]
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	f383 8811 	msr	BASEPRI, r3
}
 800d4ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d4f0:	bf00      	nop
 800d4f2:	3708      	adds	r7, #8
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	bd80      	pop	{r7, pc}
 800d4f8:	e000ed04 	.word	0xe000ed04

0800d4fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d4fc:	b480      	push	{r7}
 800d4fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d500:	4b0b      	ldr	r3, [pc, #44]	; (800d530 <vPortSetupTimerInterrupt+0x34>)
 800d502:	2200      	movs	r2, #0
 800d504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d506:	4b0b      	ldr	r3, [pc, #44]	; (800d534 <vPortSetupTimerInterrupt+0x38>)
 800d508:	2200      	movs	r2, #0
 800d50a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d50c:	4b0a      	ldr	r3, [pc, #40]	; (800d538 <vPortSetupTimerInterrupt+0x3c>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	4a0a      	ldr	r2, [pc, #40]	; (800d53c <vPortSetupTimerInterrupt+0x40>)
 800d512:	fba2 2303 	umull	r2, r3, r2, r3
 800d516:	099b      	lsrs	r3, r3, #6
 800d518:	4a09      	ldr	r2, [pc, #36]	; (800d540 <vPortSetupTimerInterrupt+0x44>)
 800d51a:	3b01      	subs	r3, #1
 800d51c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d51e:	4b04      	ldr	r3, [pc, #16]	; (800d530 <vPortSetupTimerInterrupt+0x34>)
 800d520:	2207      	movs	r2, #7
 800d522:	601a      	str	r2, [r3, #0]
}
 800d524:	bf00      	nop
 800d526:	46bd      	mov	sp, r7
 800d528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52c:	4770      	bx	lr
 800d52e:	bf00      	nop
 800d530:	e000e010 	.word	0xe000e010
 800d534:	e000e018 	.word	0xe000e018
 800d538:	20000000 	.word	0x20000000
 800d53c:	10624dd3 	.word	0x10624dd3
 800d540:	e000e014 	.word	0xe000e014

0800d544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d544:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d554 <vPortEnableVFP+0x10>
 800d548:	6801      	ldr	r1, [r0, #0]
 800d54a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d54e:	6001      	str	r1, [r0, #0]
 800d550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d552:	bf00      	nop
 800d554:	e000ed88 	.word	0xe000ed88

0800d558 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d558:	b480      	push	{r7}
 800d55a:	b085      	sub	sp, #20
 800d55c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d55e:	f3ef 8305 	mrs	r3, IPSR
 800d562:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	2b0f      	cmp	r3, #15
 800d568:	d914      	bls.n	800d594 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d56a:	4a17      	ldr	r2, [pc, #92]	; (800d5c8 <vPortValidateInterruptPriority+0x70>)
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	4413      	add	r3, r2
 800d570:	781b      	ldrb	r3, [r3, #0]
 800d572:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d574:	4b15      	ldr	r3, [pc, #84]	; (800d5cc <vPortValidateInterruptPriority+0x74>)
 800d576:	781b      	ldrb	r3, [r3, #0]
 800d578:	7afa      	ldrb	r2, [r7, #11]
 800d57a:	429a      	cmp	r2, r3
 800d57c:	d20a      	bcs.n	800d594 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d582:	f383 8811 	msr	BASEPRI, r3
 800d586:	f3bf 8f6f 	isb	sy
 800d58a:	f3bf 8f4f 	dsb	sy
 800d58e:	607b      	str	r3, [r7, #4]
}
 800d590:	bf00      	nop
 800d592:	e7fe      	b.n	800d592 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d594:	4b0e      	ldr	r3, [pc, #56]	; (800d5d0 <vPortValidateInterruptPriority+0x78>)
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d59c:	4b0d      	ldr	r3, [pc, #52]	; (800d5d4 <vPortValidateInterruptPriority+0x7c>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	d90a      	bls.n	800d5ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5a8:	f383 8811 	msr	BASEPRI, r3
 800d5ac:	f3bf 8f6f 	isb	sy
 800d5b0:	f3bf 8f4f 	dsb	sy
 800d5b4:	603b      	str	r3, [r7, #0]
}
 800d5b6:	bf00      	nop
 800d5b8:	e7fe      	b.n	800d5b8 <vPortValidateInterruptPriority+0x60>
	}
 800d5ba:	bf00      	nop
 800d5bc:	3714      	adds	r7, #20
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c4:	4770      	bx	lr
 800d5c6:	bf00      	nop
 800d5c8:	e000e3f0 	.word	0xe000e3f0
 800d5cc:	20001274 	.word	0x20001274
 800d5d0:	e000ed0c 	.word	0xe000ed0c
 800d5d4:	20001278 	.word	0x20001278

0800d5d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b08a      	sub	sp, #40	; 0x28
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d5e4:	f7fe fd8c 	bl	800c100 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d5e8:	4b5b      	ldr	r3, [pc, #364]	; (800d758 <pvPortMalloc+0x180>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d101      	bne.n	800d5f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d5f0:	f000 f920 	bl	800d834 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d5f4:	4b59      	ldr	r3, [pc, #356]	; (800d75c <pvPortMalloc+0x184>)
 800d5f6:	681a      	ldr	r2, [r3, #0]
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	4013      	ands	r3, r2
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	f040 8093 	bne.w	800d728 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d01d      	beq.n	800d644 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d608:	2208      	movs	r2, #8
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	4413      	add	r3, r2
 800d60e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	f003 0307 	and.w	r3, r3, #7
 800d616:	2b00      	cmp	r3, #0
 800d618:	d014      	beq.n	800d644 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	f023 0307 	bic.w	r3, r3, #7
 800d620:	3308      	adds	r3, #8
 800d622:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	f003 0307 	and.w	r3, r3, #7
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d00a      	beq.n	800d644 <pvPortMalloc+0x6c>
	__asm volatile
 800d62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d632:	f383 8811 	msr	BASEPRI, r3
 800d636:	f3bf 8f6f 	isb	sy
 800d63a:	f3bf 8f4f 	dsb	sy
 800d63e:	617b      	str	r3, [r7, #20]
}
 800d640:	bf00      	nop
 800d642:	e7fe      	b.n	800d642 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d06e      	beq.n	800d728 <pvPortMalloc+0x150>
 800d64a:	4b45      	ldr	r3, [pc, #276]	; (800d760 <pvPortMalloc+0x188>)
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	687a      	ldr	r2, [r7, #4]
 800d650:	429a      	cmp	r2, r3
 800d652:	d869      	bhi.n	800d728 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d654:	4b43      	ldr	r3, [pc, #268]	; (800d764 <pvPortMalloc+0x18c>)
 800d656:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d658:	4b42      	ldr	r3, [pc, #264]	; (800d764 <pvPortMalloc+0x18c>)
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d65e:	e004      	b.n	800d66a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d662:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d66a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d66c:	685b      	ldr	r3, [r3, #4]
 800d66e:	687a      	ldr	r2, [r7, #4]
 800d670:	429a      	cmp	r2, r3
 800d672:	d903      	bls.n	800d67c <pvPortMalloc+0xa4>
 800d674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d1f1      	bne.n	800d660 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d67c:	4b36      	ldr	r3, [pc, #216]	; (800d758 <pvPortMalloc+0x180>)
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d682:	429a      	cmp	r2, r3
 800d684:	d050      	beq.n	800d728 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d686:	6a3b      	ldr	r3, [r7, #32]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	2208      	movs	r2, #8
 800d68c:	4413      	add	r3, r2
 800d68e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d692:	681a      	ldr	r2, [r3, #0]
 800d694:	6a3b      	ldr	r3, [r7, #32]
 800d696:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d69a:	685a      	ldr	r2, [r3, #4]
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	1ad2      	subs	r2, r2, r3
 800d6a0:	2308      	movs	r3, #8
 800d6a2:	005b      	lsls	r3, r3, #1
 800d6a4:	429a      	cmp	r2, r3
 800d6a6:	d91f      	bls.n	800d6e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d6a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	4413      	add	r3, r2
 800d6ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d6b0:	69bb      	ldr	r3, [r7, #24]
 800d6b2:	f003 0307 	and.w	r3, r3, #7
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d00a      	beq.n	800d6d0 <pvPortMalloc+0xf8>
	__asm volatile
 800d6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6be:	f383 8811 	msr	BASEPRI, r3
 800d6c2:	f3bf 8f6f 	isb	sy
 800d6c6:	f3bf 8f4f 	dsb	sy
 800d6ca:	613b      	str	r3, [r7, #16]
}
 800d6cc:	bf00      	nop
 800d6ce:	e7fe      	b.n	800d6ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6d2:	685a      	ldr	r2, [r3, #4]
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	1ad2      	subs	r2, r2, r3
 800d6d8:	69bb      	ldr	r3, [r7, #24]
 800d6da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6de:	687a      	ldr	r2, [r7, #4]
 800d6e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d6e2:	69b8      	ldr	r0, [r7, #24]
 800d6e4:	f000 f908 	bl	800d8f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d6e8:	4b1d      	ldr	r3, [pc, #116]	; (800d760 <pvPortMalloc+0x188>)
 800d6ea:	681a      	ldr	r2, [r3, #0]
 800d6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ee:	685b      	ldr	r3, [r3, #4]
 800d6f0:	1ad3      	subs	r3, r2, r3
 800d6f2:	4a1b      	ldr	r2, [pc, #108]	; (800d760 <pvPortMalloc+0x188>)
 800d6f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d6f6:	4b1a      	ldr	r3, [pc, #104]	; (800d760 <pvPortMalloc+0x188>)
 800d6f8:	681a      	ldr	r2, [r3, #0]
 800d6fa:	4b1b      	ldr	r3, [pc, #108]	; (800d768 <pvPortMalloc+0x190>)
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	429a      	cmp	r2, r3
 800d700:	d203      	bcs.n	800d70a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d702:	4b17      	ldr	r3, [pc, #92]	; (800d760 <pvPortMalloc+0x188>)
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	4a18      	ldr	r2, [pc, #96]	; (800d768 <pvPortMalloc+0x190>)
 800d708:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d70c:	685a      	ldr	r2, [r3, #4]
 800d70e:	4b13      	ldr	r3, [pc, #76]	; (800d75c <pvPortMalloc+0x184>)
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	431a      	orrs	r2, r3
 800d714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d716:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d71a:	2200      	movs	r2, #0
 800d71c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d71e:	4b13      	ldr	r3, [pc, #76]	; (800d76c <pvPortMalloc+0x194>)
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	3301      	adds	r3, #1
 800d724:	4a11      	ldr	r2, [pc, #68]	; (800d76c <pvPortMalloc+0x194>)
 800d726:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d728:	f7fe fcf8 	bl	800c11c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d72c:	69fb      	ldr	r3, [r7, #28]
 800d72e:	f003 0307 	and.w	r3, r3, #7
 800d732:	2b00      	cmp	r3, #0
 800d734:	d00a      	beq.n	800d74c <pvPortMalloc+0x174>
	__asm volatile
 800d736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d73a:	f383 8811 	msr	BASEPRI, r3
 800d73e:	f3bf 8f6f 	isb	sy
 800d742:	f3bf 8f4f 	dsb	sy
 800d746:	60fb      	str	r3, [r7, #12]
}
 800d748:	bf00      	nop
 800d74a:	e7fe      	b.n	800d74a <pvPortMalloc+0x172>
	return pvReturn;
 800d74c:	69fb      	ldr	r3, [r7, #28]
}
 800d74e:	4618      	mov	r0, r3
 800d750:	3728      	adds	r7, #40	; 0x28
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}
 800d756:	bf00      	nop
 800d758:	20004e84 	.word	0x20004e84
 800d75c:	20004e98 	.word	0x20004e98
 800d760:	20004e88 	.word	0x20004e88
 800d764:	20004e7c 	.word	0x20004e7c
 800d768:	20004e8c 	.word	0x20004e8c
 800d76c:	20004e90 	.word	0x20004e90

0800d770 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b086      	sub	sp, #24
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d04d      	beq.n	800d81e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d782:	2308      	movs	r3, #8
 800d784:	425b      	negs	r3, r3
 800d786:	697a      	ldr	r2, [r7, #20]
 800d788:	4413      	add	r3, r2
 800d78a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d78c:	697b      	ldr	r3, [r7, #20]
 800d78e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d790:	693b      	ldr	r3, [r7, #16]
 800d792:	685a      	ldr	r2, [r3, #4]
 800d794:	4b24      	ldr	r3, [pc, #144]	; (800d828 <vPortFree+0xb8>)
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	4013      	ands	r3, r2
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d10a      	bne.n	800d7b4 <vPortFree+0x44>
	__asm volatile
 800d79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7a2:	f383 8811 	msr	BASEPRI, r3
 800d7a6:	f3bf 8f6f 	isb	sy
 800d7aa:	f3bf 8f4f 	dsb	sy
 800d7ae:	60fb      	str	r3, [r7, #12]
}
 800d7b0:	bf00      	nop
 800d7b2:	e7fe      	b.n	800d7b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d7b4:	693b      	ldr	r3, [r7, #16]
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d00a      	beq.n	800d7d2 <vPortFree+0x62>
	__asm volatile
 800d7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7c0:	f383 8811 	msr	BASEPRI, r3
 800d7c4:	f3bf 8f6f 	isb	sy
 800d7c8:	f3bf 8f4f 	dsb	sy
 800d7cc:	60bb      	str	r3, [r7, #8]
}
 800d7ce:	bf00      	nop
 800d7d0:	e7fe      	b.n	800d7d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d7d2:	693b      	ldr	r3, [r7, #16]
 800d7d4:	685a      	ldr	r2, [r3, #4]
 800d7d6:	4b14      	ldr	r3, [pc, #80]	; (800d828 <vPortFree+0xb8>)
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	4013      	ands	r3, r2
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d01e      	beq.n	800d81e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d7e0:	693b      	ldr	r3, [r7, #16]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d11a      	bne.n	800d81e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	685a      	ldr	r2, [r3, #4]
 800d7ec:	4b0e      	ldr	r3, [pc, #56]	; (800d828 <vPortFree+0xb8>)
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	43db      	mvns	r3, r3
 800d7f2:	401a      	ands	r2, r3
 800d7f4:	693b      	ldr	r3, [r7, #16]
 800d7f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d7f8:	f7fe fc82 	bl	800c100 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d7fc:	693b      	ldr	r3, [r7, #16]
 800d7fe:	685a      	ldr	r2, [r3, #4]
 800d800:	4b0a      	ldr	r3, [pc, #40]	; (800d82c <vPortFree+0xbc>)
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	4413      	add	r3, r2
 800d806:	4a09      	ldr	r2, [pc, #36]	; (800d82c <vPortFree+0xbc>)
 800d808:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d80a:	6938      	ldr	r0, [r7, #16]
 800d80c:	f000 f874 	bl	800d8f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d810:	4b07      	ldr	r3, [pc, #28]	; (800d830 <vPortFree+0xc0>)
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	3301      	adds	r3, #1
 800d816:	4a06      	ldr	r2, [pc, #24]	; (800d830 <vPortFree+0xc0>)
 800d818:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d81a:	f7fe fc7f 	bl	800c11c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d81e:	bf00      	nop
 800d820:	3718      	adds	r7, #24
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}
 800d826:	bf00      	nop
 800d828:	20004e98 	.word	0x20004e98
 800d82c:	20004e88 	.word	0x20004e88
 800d830:	20004e94 	.word	0x20004e94

0800d834 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d834:	b480      	push	{r7}
 800d836:	b085      	sub	sp, #20
 800d838:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d83a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d83e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d840:	4b27      	ldr	r3, [pc, #156]	; (800d8e0 <prvHeapInit+0xac>)
 800d842:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f003 0307 	and.w	r3, r3, #7
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d00c      	beq.n	800d868 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	3307      	adds	r3, #7
 800d852:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	f023 0307 	bic.w	r3, r3, #7
 800d85a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d85c:	68ba      	ldr	r2, [r7, #8]
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	1ad3      	subs	r3, r2, r3
 800d862:	4a1f      	ldr	r2, [pc, #124]	; (800d8e0 <prvHeapInit+0xac>)
 800d864:	4413      	add	r3, r2
 800d866:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d86c:	4a1d      	ldr	r2, [pc, #116]	; (800d8e4 <prvHeapInit+0xb0>)
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d872:	4b1c      	ldr	r3, [pc, #112]	; (800d8e4 <prvHeapInit+0xb0>)
 800d874:	2200      	movs	r2, #0
 800d876:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	68ba      	ldr	r2, [r7, #8]
 800d87c:	4413      	add	r3, r2
 800d87e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d880:	2208      	movs	r2, #8
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	1a9b      	subs	r3, r3, r2
 800d886:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	f023 0307 	bic.w	r3, r3, #7
 800d88e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	4a15      	ldr	r2, [pc, #84]	; (800d8e8 <prvHeapInit+0xb4>)
 800d894:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d896:	4b14      	ldr	r3, [pc, #80]	; (800d8e8 <prvHeapInit+0xb4>)
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	2200      	movs	r2, #0
 800d89c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d89e:	4b12      	ldr	r3, [pc, #72]	; (800d8e8 <prvHeapInit+0xb4>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	68fa      	ldr	r2, [r7, #12]
 800d8ae:	1ad2      	subs	r2, r2, r3
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d8b4:	4b0c      	ldr	r3, [pc, #48]	; (800d8e8 <prvHeapInit+0xb4>)
 800d8b6:	681a      	ldr	r2, [r3, #0]
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	685b      	ldr	r3, [r3, #4]
 800d8c0:	4a0a      	ldr	r2, [pc, #40]	; (800d8ec <prvHeapInit+0xb8>)
 800d8c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	685b      	ldr	r3, [r3, #4]
 800d8c8:	4a09      	ldr	r2, [pc, #36]	; (800d8f0 <prvHeapInit+0xbc>)
 800d8ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d8cc:	4b09      	ldr	r3, [pc, #36]	; (800d8f4 <prvHeapInit+0xc0>)
 800d8ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d8d2:	601a      	str	r2, [r3, #0]
}
 800d8d4:	bf00      	nop
 800d8d6:	3714      	adds	r7, #20
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8de:	4770      	bx	lr
 800d8e0:	2000127c 	.word	0x2000127c
 800d8e4:	20004e7c 	.word	0x20004e7c
 800d8e8:	20004e84 	.word	0x20004e84
 800d8ec:	20004e8c 	.word	0x20004e8c
 800d8f0:	20004e88 	.word	0x20004e88
 800d8f4:	20004e98 	.word	0x20004e98

0800d8f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d8f8:	b480      	push	{r7}
 800d8fa:	b085      	sub	sp, #20
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d900:	4b28      	ldr	r3, [pc, #160]	; (800d9a4 <prvInsertBlockIntoFreeList+0xac>)
 800d902:	60fb      	str	r3, [r7, #12]
 800d904:	e002      	b.n	800d90c <prvInsertBlockIntoFreeList+0x14>
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	60fb      	str	r3, [r7, #12]
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	687a      	ldr	r2, [r7, #4]
 800d912:	429a      	cmp	r2, r3
 800d914:	d8f7      	bhi.n	800d906 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	685b      	ldr	r3, [r3, #4]
 800d91e:	68ba      	ldr	r2, [r7, #8]
 800d920:	4413      	add	r3, r2
 800d922:	687a      	ldr	r2, [r7, #4]
 800d924:	429a      	cmp	r2, r3
 800d926:	d108      	bne.n	800d93a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	685a      	ldr	r2, [r3, #4]
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	685b      	ldr	r3, [r3, #4]
 800d930:	441a      	add	r2, r3
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	685b      	ldr	r3, [r3, #4]
 800d942:	68ba      	ldr	r2, [r7, #8]
 800d944:	441a      	add	r2, r3
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	429a      	cmp	r2, r3
 800d94c:	d118      	bne.n	800d980 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	681a      	ldr	r2, [r3, #0]
 800d952:	4b15      	ldr	r3, [pc, #84]	; (800d9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	429a      	cmp	r2, r3
 800d958:	d00d      	beq.n	800d976 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	685a      	ldr	r2, [r3, #4]
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	685b      	ldr	r3, [r3, #4]
 800d964:	441a      	add	r2, r3
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	681a      	ldr	r2, [r3, #0]
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	601a      	str	r2, [r3, #0]
 800d974:	e008      	b.n	800d988 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d976:	4b0c      	ldr	r3, [pc, #48]	; (800d9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d978:	681a      	ldr	r2, [r3, #0]
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	601a      	str	r2, [r3, #0]
 800d97e:	e003      	b.n	800d988 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	681a      	ldr	r2, [r3, #0]
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d988:	68fa      	ldr	r2, [r7, #12]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	429a      	cmp	r2, r3
 800d98e:	d002      	beq.n	800d996 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	687a      	ldr	r2, [r7, #4]
 800d994:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d996:	bf00      	nop
 800d998:	3714      	adds	r7, #20
 800d99a:	46bd      	mov	sp, r7
 800d99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a0:	4770      	bx	lr
 800d9a2:	bf00      	nop
 800d9a4:	20004e7c 	.word	0x20004e7c
 800d9a8:	20004e84 	.word	0x20004e84

0800d9ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	4912      	ldr	r1, [pc, #72]	; (800d9fc <MX_USB_DEVICE_Init+0x50>)
 800d9b4:	4812      	ldr	r0, [pc, #72]	; (800da00 <MX_USB_DEVICE_Init+0x54>)
 800d9b6:	f7fc f871 	bl	8009a9c <USBD_Init>
 800d9ba:	4603      	mov	r3, r0
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d001      	beq.n	800d9c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d9c0:	f7f4 fe08 	bl	80025d4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d9c4:	490f      	ldr	r1, [pc, #60]	; (800da04 <MX_USB_DEVICE_Init+0x58>)
 800d9c6:	480e      	ldr	r0, [pc, #56]	; (800da00 <MX_USB_DEVICE_Init+0x54>)
 800d9c8:	f7fc f898 	bl	8009afc <USBD_RegisterClass>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d001      	beq.n	800d9d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d9d2:	f7f4 fdff 	bl	80025d4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d9d6:	490c      	ldr	r1, [pc, #48]	; (800da08 <MX_USB_DEVICE_Init+0x5c>)
 800d9d8:	4809      	ldr	r0, [pc, #36]	; (800da00 <MX_USB_DEVICE_Init+0x54>)
 800d9da:	f7fb ffe9 	bl	80099b0 <USBD_CDC_RegisterInterface>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d001      	beq.n	800d9e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d9e4:	f7f4 fdf6 	bl	80025d4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d9e8:	4805      	ldr	r0, [pc, #20]	; (800da00 <MX_USB_DEVICE_Init+0x54>)
 800d9ea:	f7fc f8ae 	bl	8009b4a <USBD_Start>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d001      	beq.n	800d9f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d9f4:	f7f4 fdee 	bl	80025d4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d9f8:	bf00      	nop
 800d9fa:	bd80      	pop	{r7, pc}
 800d9fc:	20000148 	.word	0x20000148
 800da00:	20005d44 	.word	0x20005d44
 800da04:	2000002c 	.word	0x2000002c
 800da08:	20000134 	.word	0x20000134

0800da0c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800da10:	2200      	movs	r2, #0
 800da12:	4905      	ldr	r1, [pc, #20]	; (800da28 <CDC_Init_FS+0x1c>)
 800da14:	4805      	ldr	r0, [pc, #20]	; (800da2c <CDC_Init_FS+0x20>)
 800da16:	f7fb ffe0 	bl	80099da <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800da1a:	4905      	ldr	r1, [pc, #20]	; (800da30 <CDC_Init_FS+0x24>)
 800da1c:	4803      	ldr	r0, [pc, #12]	; (800da2c <CDC_Init_FS+0x20>)
 800da1e:	f7fb fffa 	bl	8009a16 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800da22:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800da24:	4618      	mov	r0, r3
 800da26:	bd80      	pop	{r7, pc}
 800da28:	20006814 	.word	0x20006814
 800da2c:	20005d44 	.word	0x20005d44
 800da30:	20006014 	.word	0x20006014

0800da34 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800da34:	b480      	push	{r7}
 800da36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800da38:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800da3a:	4618      	mov	r0, r3
 800da3c:	46bd      	mov	sp, r7
 800da3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da42:	4770      	bx	lr

0800da44 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800da44:	b480      	push	{r7}
 800da46:	b083      	sub	sp, #12
 800da48:	af00      	add	r7, sp, #0
 800da4a:	4603      	mov	r3, r0
 800da4c:	6039      	str	r1, [r7, #0]
 800da4e:	71fb      	strb	r3, [r7, #7]
 800da50:	4613      	mov	r3, r2
 800da52:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800da54:	79fb      	ldrb	r3, [r7, #7]
 800da56:	2b23      	cmp	r3, #35	; 0x23
 800da58:	d84a      	bhi.n	800daf0 <CDC_Control_FS+0xac>
 800da5a:	a201      	add	r2, pc, #4	; (adr r2, 800da60 <CDC_Control_FS+0x1c>)
 800da5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da60:	0800daf1 	.word	0x0800daf1
 800da64:	0800daf1 	.word	0x0800daf1
 800da68:	0800daf1 	.word	0x0800daf1
 800da6c:	0800daf1 	.word	0x0800daf1
 800da70:	0800daf1 	.word	0x0800daf1
 800da74:	0800daf1 	.word	0x0800daf1
 800da78:	0800daf1 	.word	0x0800daf1
 800da7c:	0800daf1 	.word	0x0800daf1
 800da80:	0800daf1 	.word	0x0800daf1
 800da84:	0800daf1 	.word	0x0800daf1
 800da88:	0800daf1 	.word	0x0800daf1
 800da8c:	0800daf1 	.word	0x0800daf1
 800da90:	0800daf1 	.word	0x0800daf1
 800da94:	0800daf1 	.word	0x0800daf1
 800da98:	0800daf1 	.word	0x0800daf1
 800da9c:	0800daf1 	.word	0x0800daf1
 800daa0:	0800daf1 	.word	0x0800daf1
 800daa4:	0800daf1 	.word	0x0800daf1
 800daa8:	0800daf1 	.word	0x0800daf1
 800daac:	0800daf1 	.word	0x0800daf1
 800dab0:	0800daf1 	.word	0x0800daf1
 800dab4:	0800daf1 	.word	0x0800daf1
 800dab8:	0800daf1 	.word	0x0800daf1
 800dabc:	0800daf1 	.word	0x0800daf1
 800dac0:	0800daf1 	.word	0x0800daf1
 800dac4:	0800daf1 	.word	0x0800daf1
 800dac8:	0800daf1 	.word	0x0800daf1
 800dacc:	0800daf1 	.word	0x0800daf1
 800dad0:	0800daf1 	.word	0x0800daf1
 800dad4:	0800daf1 	.word	0x0800daf1
 800dad8:	0800daf1 	.word	0x0800daf1
 800dadc:	0800daf1 	.word	0x0800daf1
 800dae0:	0800daf1 	.word	0x0800daf1
 800dae4:	0800daf1 	.word	0x0800daf1
 800dae8:	0800daf1 	.word	0x0800daf1
 800daec:	0800daf1 	.word	0x0800daf1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800daf0:	bf00      	nop
  }

  return (USBD_OK);
 800daf2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	370c      	adds	r7, #12
 800daf8:	46bd      	mov	sp, r7
 800dafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafe:	4770      	bx	lr

0800db00 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b082      	sub	sp, #8
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800db0a:	6879      	ldr	r1, [r7, #4]
 800db0c:	4805      	ldr	r0, [pc, #20]	; (800db24 <CDC_Receive_FS+0x24>)
 800db0e:	f7fb ff82 	bl	8009a16 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800db12:	4804      	ldr	r0, [pc, #16]	; (800db24 <CDC_Receive_FS+0x24>)
 800db14:	f7fb ff98 	bl	8009a48 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800db18:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3708      	adds	r7, #8
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
 800db22:	bf00      	nop
 800db24:	20005d44 	.word	0x20005d44

0800db28 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800db28:	b480      	push	{r7}
 800db2a:	b087      	sub	sp, #28
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	60f8      	str	r0, [r7, #12]
 800db30:	60b9      	str	r1, [r7, #8]
 800db32:	4613      	mov	r3, r2
 800db34:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800db36:	2300      	movs	r3, #0
 800db38:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800db3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db3e:	4618      	mov	r0, r3
 800db40:	371c      	adds	r7, #28
 800db42:	46bd      	mov	sp, r7
 800db44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db48:	4770      	bx	lr
	...

0800db4c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db4c:	b480      	push	{r7}
 800db4e:	b083      	sub	sp, #12
 800db50:	af00      	add	r7, sp, #0
 800db52:	4603      	mov	r3, r0
 800db54:	6039      	str	r1, [r7, #0]
 800db56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	2212      	movs	r2, #18
 800db5c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800db5e:	4b03      	ldr	r3, [pc, #12]	; (800db6c <USBD_FS_DeviceDescriptor+0x20>)
}
 800db60:	4618      	mov	r0, r3
 800db62:	370c      	adds	r7, #12
 800db64:	46bd      	mov	sp, r7
 800db66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6a:	4770      	bx	lr
 800db6c:	20000164 	.word	0x20000164

0800db70 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db70:	b480      	push	{r7}
 800db72:	b083      	sub	sp, #12
 800db74:	af00      	add	r7, sp, #0
 800db76:	4603      	mov	r3, r0
 800db78:	6039      	str	r1, [r7, #0]
 800db7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	2204      	movs	r2, #4
 800db80:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800db82:	4b03      	ldr	r3, [pc, #12]	; (800db90 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800db84:	4618      	mov	r0, r3
 800db86:	370c      	adds	r7, #12
 800db88:	46bd      	mov	sp, r7
 800db8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8e:	4770      	bx	lr
 800db90:	20000178 	.word	0x20000178

0800db94 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b082      	sub	sp, #8
 800db98:	af00      	add	r7, sp, #0
 800db9a:	4603      	mov	r3, r0
 800db9c:	6039      	str	r1, [r7, #0]
 800db9e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dba0:	79fb      	ldrb	r3, [r7, #7]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d105      	bne.n	800dbb2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dba6:	683a      	ldr	r2, [r7, #0]
 800dba8:	4907      	ldr	r1, [pc, #28]	; (800dbc8 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbaa:	4808      	ldr	r0, [pc, #32]	; (800dbcc <USBD_FS_ProductStrDescriptor+0x38>)
 800dbac:	f7fc ffff 	bl	800abae <USBD_GetString>
 800dbb0:	e004      	b.n	800dbbc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbb2:	683a      	ldr	r2, [r7, #0]
 800dbb4:	4904      	ldr	r1, [pc, #16]	; (800dbc8 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbb6:	4805      	ldr	r0, [pc, #20]	; (800dbcc <USBD_FS_ProductStrDescriptor+0x38>)
 800dbb8:	f7fc fff9 	bl	800abae <USBD_GetString>
  }
  return USBD_StrDesc;
 800dbbc:	4b02      	ldr	r3, [pc, #8]	; (800dbc8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	3708      	adds	r7, #8
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}
 800dbc6:	bf00      	nop
 800dbc8:	20007014 	.word	0x20007014
 800dbcc:	08013748 	.word	0x08013748

0800dbd0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b082      	sub	sp, #8
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	6039      	str	r1, [r7, #0]
 800dbda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dbdc:	683a      	ldr	r2, [r7, #0]
 800dbde:	4904      	ldr	r1, [pc, #16]	; (800dbf0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dbe0:	4804      	ldr	r0, [pc, #16]	; (800dbf4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dbe2:	f7fc ffe4 	bl	800abae <USBD_GetString>
  return USBD_StrDesc;
 800dbe6:	4b02      	ldr	r3, [pc, #8]	; (800dbf0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	3708      	adds	r7, #8
 800dbec:	46bd      	mov	sp, r7
 800dbee:	bd80      	pop	{r7, pc}
 800dbf0:	20007014 	.word	0x20007014
 800dbf4:	08013760 	.word	0x08013760

0800dbf8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbf8:	b580      	push	{r7, lr}
 800dbfa:	b082      	sub	sp, #8
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	4603      	mov	r3, r0
 800dc00:	6039      	str	r1, [r7, #0]
 800dc02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	221a      	movs	r2, #26
 800dc08:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dc0a:	f000 f843 	bl	800dc94 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dc0e:	4b02      	ldr	r3, [pc, #8]	; (800dc18 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dc10:	4618      	mov	r0, r3
 800dc12:	3708      	adds	r7, #8
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}
 800dc18:	2000017c 	.word	0x2000017c

0800dc1c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b082      	sub	sp, #8
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	4603      	mov	r3, r0
 800dc24:	6039      	str	r1, [r7, #0]
 800dc26:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dc28:	79fb      	ldrb	r3, [r7, #7]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d105      	bne.n	800dc3a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc2e:	683a      	ldr	r2, [r7, #0]
 800dc30:	4907      	ldr	r1, [pc, #28]	; (800dc50 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc32:	4808      	ldr	r0, [pc, #32]	; (800dc54 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc34:	f7fc ffbb 	bl	800abae <USBD_GetString>
 800dc38:	e004      	b.n	800dc44 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc3a:	683a      	ldr	r2, [r7, #0]
 800dc3c:	4904      	ldr	r1, [pc, #16]	; (800dc50 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc3e:	4805      	ldr	r0, [pc, #20]	; (800dc54 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc40:	f7fc ffb5 	bl	800abae <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc44:	4b02      	ldr	r3, [pc, #8]	; (800dc50 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dc46:	4618      	mov	r0, r3
 800dc48:	3708      	adds	r7, #8
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bd80      	pop	{r7, pc}
 800dc4e:	bf00      	nop
 800dc50:	20007014 	.word	0x20007014
 800dc54:	08013774 	.word	0x08013774

0800dc58 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	b082      	sub	sp, #8
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	4603      	mov	r3, r0
 800dc60:	6039      	str	r1, [r7, #0]
 800dc62:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc64:	79fb      	ldrb	r3, [r7, #7]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d105      	bne.n	800dc76 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc6a:	683a      	ldr	r2, [r7, #0]
 800dc6c:	4907      	ldr	r1, [pc, #28]	; (800dc8c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc6e:	4808      	ldr	r0, [pc, #32]	; (800dc90 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc70:	f7fc ff9d 	bl	800abae <USBD_GetString>
 800dc74:	e004      	b.n	800dc80 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc76:	683a      	ldr	r2, [r7, #0]
 800dc78:	4904      	ldr	r1, [pc, #16]	; (800dc8c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc7a:	4805      	ldr	r0, [pc, #20]	; (800dc90 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc7c:	f7fc ff97 	bl	800abae <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc80:	4b02      	ldr	r3, [pc, #8]	; (800dc8c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dc82:	4618      	mov	r0, r3
 800dc84:	3708      	adds	r7, #8
 800dc86:	46bd      	mov	sp, r7
 800dc88:	bd80      	pop	{r7, pc}
 800dc8a:	bf00      	nop
 800dc8c:	20007014 	.word	0x20007014
 800dc90:	08013780 	.word	0x08013780

0800dc94 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dc94:	b580      	push	{r7, lr}
 800dc96:	b084      	sub	sp, #16
 800dc98:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dc9a:	4b0f      	ldr	r3, [pc, #60]	; (800dcd8 <Get_SerialNum+0x44>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dca0:	4b0e      	ldr	r3, [pc, #56]	; (800dcdc <Get_SerialNum+0x48>)
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dca6:	4b0e      	ldr	r3, [pc, #56]	; (800dce0 <Get_SerialNum+0x4c>)
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dcac:	68fa      	ldr	r2, [r7, #12]
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	4413      	add	r3, r2
 800dcb2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d009      	beq.n	800dcce <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dcba:	2208      	movs	r2, #8
 800dcbc:	4909      	ldr	r1, [pc, #36]	; (800dce4 <Get_SerialNum+0x50>)
 800dcbe:	68f8      	ldr	r0, [r7, #12]
 800dcc0:	f000 f814 	bl	800dcec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dcc4:	2204      	movs	r2, #4
 800dcc6:	4908      	ldr	r1, [pc, #32]	; (800dce8 <Get_SerialNum+0x54>)
 800dcc8:	68b8      	ldr	r0, [r7, #8]
 800dcca:	f000 f80f 	bl	800dcec <IntToUnicode>
  }
}
 800dcce:	bf00      	nop
 800dcd0:	3710      	adds	r7, #16
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}
 800dcd6:	bf00      	nop
 800dcd8:	1fff7a10 	.word	0x1fff7a10
 800dcdc:	1fff7a14 	.word	0x1fff7a14
 800dce0:	1fff7a18 	.word	0x1fff7a18
 800dce4:	2000017e 	.word	0x2000017e
 800dce8:	2000018e 	.word	0x2000018e

0800dcec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dcec:	b480      	push	{r7}
 800dcee:	b087      	sub	sp, #28
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	60f8      	str	r0, [r7, #12]
 800dcf4:	60b9      	str	r1, [r7, #8]
 800dcf6:	4613      	mov	r3, r2
 800dcf8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dcfa:	2300      	movs	r3, #0
 800dcfc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dcfe:	2300      	movs	r3, #0
 800dd00:	75fb      	strb	r3, [r7, #23]
 800dd02:	e027      	b.n	800dd54 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	0f1b      	lsrs	r3, r3, #28
 800dd08:	2b09      	cmp	r3, #9
 800dd0a:	d80b      	bhi.n	800dd24 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	0f1b      	lsrs	r3, r3, #28
 800dd10:	b2da      	uxtb	r2, r3
 800dd12:	7dfb      	ldrb	r3, [r7, #23]
 800dd14:	005b      	lsls	r3, r3, #1
 800dd16:	4619      	mov	r1, r3
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	440b      	add	r3, r1
 800dd1c:	3230      	adds	r2, #48	; 0x30
 800dd1e:	b2d2      	uxtb	r2, r2
 800dd20:	701a      	strb	r2, [r3, #0]
 800dd22:	e00a      	b.n	800dd3a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	0f1b      	lsrs	r3, r3, #28
 800dd28:	b2da      	uxtb	r2, r3
 800dd2a:	7dfb      	ldrb	r3, [r7, #23]
 800dd2c:	005b      	lsls	r3, r3, #1
 800dd2e:	4619      	mov	r1, r3
 800dd30:	68bb      	ldr	r3, [r7, #8]
 800dd32:	440b      	add	r3, r1
 800dd34:	3237      	adds	r2, #55	; 0x37
 800dd36:	b2d2      	uxtb	r2, r2
 800dd38:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	011b      	lsls	r3, r3, #4
 800dd3e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dd40:	7dfb      	ldrb	r3, [r7, #23]
 800dd42:	005b      	lsls	r3, r3, #1
 800dd44:	3301      	adds	r3, #1
 800dd46:	68ba      	ldr	r2, [r7, #8]
 800dd48:	4413      	add	r3, r2
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dd4e:	7dfb      	ldrb	r3, [r7, #23]
 800dd50:	3301      	adds	r3, #1
 800dd52:	75fb      	strb	r3, [r7, #23]
 800dd54:	7dfa      	ldrb	r2, [r7, #23]
 800dd56:	79fb      	ldrb	r3, [r7, #7]
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	d3d3      	bcc.n	800dd04 <IntToUnicode+0x18>
  }
}
 800dd5c:	bf00      	nop
 800dd5e:	bf00      	nop
 800dd60:	371c      	adds	r7, #28
 800dd62:	46bd      	mov	sp, r7
 800dd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd68:	4770      	bx	lr
	...

0800dd6c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b08a      	sub	sp, #40	; 0x28
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dd74:	f107 0314 	add.w	r3, r7, #20
 800dd78:	2200      	movs	r2, #0
 800dd7a:	601a      	str	r2, [r3, #0]
 800dd7c:	605a      	str	r2, [r3, #4]
 800dd7e:	609a      	str	r2, [r3, #8]
 800dd80:	60da      	str	r2, [r3, #12]
 800dd82:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dd8c:	d147      	bne.n	800de1e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dd8e:	2300      	movs	r3, #0
 800dd90:	613b      	str	r3, [r7, #16]
 800dd92:	4b25      	ldr	r3, [pc, #148]	; (800de28 <HAL_PCD_MspInit+0xbc>)
 800dd94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd96:	4a24      	ldr	r2, [pc, #144]	; (800de28 <HAL_PCD_MspInit+0xbc>)
 800dd98:	f043 0301 	orr.w	r3, r3, #1
 800dd9c:	6313      	str	r3, [r2, #48]	; 0x30
 800dd9e:	4b22      	ldr	r3, [pc, #136]	; (800de28 <HAL_PCD_MspInit+0xbc>)
 800dda0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dda2:	f003 0301 	and.w	r3, r3, #1
 800dda6:	613b      	str	r3, [r7, #16]
 800dda8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ddaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ddae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ddb8:	f107 0314 	add.w	r3, r7, #20
 800ddbc:	4619      	mov	r1, r3
 800ddbe:	481b      	ldr	r0, [pc, #108]	; (800de2c <HAL_PCD_MspInit+0xc0>)
 800ddc0:	f7f5 fbba 	bl	8003538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ddc4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ddc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ddca:	2302      	movs	r3, #2
 800ddcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ddce:	2300      	movs	r3, #0
 800ddd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ddd2:	2303      	movs	r3, #3
 800ddd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ddd6:	230a      	movs	r3, #10
 800ddd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ddda:	f107 0314 	add.w	r3, r7, #20
 800ddde:	4619      	mov	r1, r3
 800dde0:	4812      	ldr	r0, [pc, #72]	; (800de2c <HAL_PCD_MspInit+0xc0>)
 800dde2:	f7f5 fba9 	bl	8003538 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800dde6:	4b10      	ldr	r3, [pc, #64]	; (800de28 <HAL_PCD_MspInit+0xbc>)
 800dde8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddea:	4a0f      	ldr	r2, [pc, #60]	; (800de28 <HAL_PCD_MspInit+0xbc>)
 800ddec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddf0:	6353      	str	r3, [r2, #52]	; 0x34
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	60fb      	str	r3, [r7, #12]
 800ddf6:	4b0c      	ldr	r3, [pc, #48]	; (800de28 <HAL_PCD_MspInit+0xbc>)
 800ddf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ddfa:	4a0b      	ldr	r2, [pc, #44]	; (800de28 <HAL_PCD_MspInit+0xbc>)
 800ddfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800de00:	6453      	str	r3, [r2, #68]	; 0x44
 800de02:	4b09      	ldr	r3, [pc, #36]	; (800de28 <HAL_PCD_MspInit+0xbc>)
 800de04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de0a:	60fb      	str	r3, [r7, #12]
 800de0c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800de0e:	2200      	movs	r2, #0
 800de10:	2105      	movs	r1, #5
 800de12:	2043      	movs	r0, #67	; 0x43
 800de14:	f7f5 fb66 	bl	80034e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800de18:	2043      	movs	r0, #67	; 0x43
 800de1a:	f7f5 fb7f 	bl	800351c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800de1e:	bf00      	nop
 800de20:	3728      	adds	r7, #40	; 0x28
 800de22:	46bd      	mov	sp, r7
 800de24:	bd80      	pop	{r7, pc}
 800de26:	bf00      	nop
 800de28:	40023800 	.word	0x40023800
 800de2c:	40020000 	.word	0x40020000

0800de30 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b082      	sub	sp, #8
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800de44:	4619      	mov	r1, r3
 800de46:	4610      	mov	r0, r2
 800de48:	f7fb feca 	bl	8009be0 <USBD_LL_SetupStage>
}
 800de4c:	bf00      	nop
 800de4e:	3708      	adds	r7, #8
 800de50:	46bd      	mov	sp, r7
 800de52:	bd80      	pop	{r7, pc}

0800de54 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b082      	sub	sp, #8
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
 800de5c:	460b      	mov	r3, r1
 800de5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800de66:	78fa      	ldrb	r2, [r7, #3]
 800de68:	6879      	ldr	r1, [r7, #4]
 800de6a:	4613      	mov	r3, r2
 800de6c:	00db      	lsls	r3, r3, #3
 800de6e:	1a9b      	subs	r3, r3, r2
 800de70:	009b      	lsls	r3, r3, #2
 800de72:	440b      	add	r3, r1
 800de74:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800de78:	681a      	ldr	r2, [r3, #0]
 800de7a:	78fb      	ldrb	r3, [r7, #3]
 800de7c:	4619      	mov	r1, r3
 800de7e:	f7fb ff04 	bl	8009c8a <USBD_LL_DataOutStage>
}
 800de82:	bf00      	nop
 800de84:	3708      	adds	r7, #8
 800de86:	46bd      	mov	sp, r7
 800de88:	bd80      	pop	{r7, pc}

0800de8a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de8a:	b580      	push	{r7, lr}
 800de8c:	b082      	sub	sp, #8
 800de8e:	af00      	add	r7, sp, #0
 800de90:	6078      	str	r0, [r7, #4]
 800de92:	460b      	mov	r3, r1
 800de94:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800de9c:	78fa      	ldrb	r2, [r7, #3]
 800de9e:	6879      	ldr	r1, [r7, #4]
 800dea0:	4613      	mov	r3, r2
 800dea2:	00db      	lsls	r3, r3, #3
 800dea4:	1a9b      	subs	r3, r3, r2
 800dea6:	009b      	lsls	r3, r3, #2
 800dea8:	440b      	add	r3, r1
 800deaa:	3348      	adds	r3, #72	; 0x48
 800deac:	681a      	ldr	r2, [r3, #0]
 800deae:	78fb      	ldrb	r3, [r7, #3]
 800deb0:	4619      	mov	r1, r3
 800deb2:	f7fb ff4d 	bl	8009d50 <USBD_LL_DataInStage>
}
 800deb6:	bf00      	nop
 800deb8:	3708      	adds	r7, #8
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}

0800debe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800debe:	b580      	push	{r7, lr}
 800dec0:	b082      	sub	sp, #8
 800dec2:	af00      	add	r7, sp, #0
 800dec4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800decc:	4618      	mov	r0, r3
 800dece:	f7fc f861 	bl	8009f94 <USBD_LL_SOF>
}
 800ded2:	bf00      	nop
 800ded4:	3708      	adds	r7, #8
 800ded6:	46bd      	mov	sp, r7
 800ded8:	bd80      	pop	{r7, pc}

0800deda <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800deda:	b580      	push	{r7, lr}
 800dedc:	b084      	sub	sp, #16
 800dede:	af00      	add	r7, sp, #0
 800dee0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800dee2:	2301      	movs	r3, #1
 800dee4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	68db      	ldr	r3, [r3, #12]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d102      	bne.n	800def4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800deee:	2300      	movs	r3, #0
 800def0:	73fb      	strb	r3, [r7, #15]
 800def2:	e008      	b.n	800df06 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	68db      	ldr	r3, [r3, #12]
 800def8:	2b02      	cmp	r3, #2
 800defa:	d102      	bne.n	800df02 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800defc:	2301      	movs	r3, #1
 800defe:	73fb      	strb	r3, [r7, #15]
 800df00:	e001      	b.n	800df06 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800df02:	f7f4 fb67 	bl	80025d4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800df0c:	7bfa      	ldrb	r2, [r7, #15]
 800df0e:	4611      	mov	r1, r2
 800df10:	4618      	mov	r0, r3
 800df12:	f7fc f801 	bl	8009f18 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800df1c:	4618      	mov	r0, r3
 800df1e:	f7fb ffad 	bl	8009e7c <USBD_LL_Reset>
}
 800df22:	bf00      	nop
 800df24:	3710      	adds	r7, #16
 800df26:	46bd      	mov	sp, r7
 800df28:	bd80      	pop	{r7, pc}
	...

0800df2c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b082      	sub	sp, #8
 800df30:	af00      	add	r7, sp, #0
 800df32:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800df3a:	4618      	mov	r0, r3
 800df3c:	f7fb fffc 	bl	8009f38 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	687a      	ldr	r2, [r7, #4]
 800df4c:	6812      	ldr	r2, [r2, #0]
 800df4e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800df52:	f043 0301 	orr.w	r3, r3, #1
 800df56:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	6a1b      	ldr	r3, [r3, #32]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d005      	beq.n	800df6c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800df60:	4b04      	ldr	r3, [pc, #16]	; (800df74 <HAL_PCD_SuspendCallback+0x48>)
 800df62:	691b      	ldr	r3, [r3, #16]
 800df64:	4a03      	ldr	r2, [pc, #12]	; (800df74 <HAL_PCD_SuspendCallback+0x48>)
 800df66:	f043 0306 	orr.w	r3, r3, #6
 800df6a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800df6c:	bf00      	nop
 800df6e:	3708      	adds	r7, #8
 800df70:	46bd      	mov	sp, r7
 800df72:	bd80      	pop	{r7, pc}
 800df74:	e000ed00 	.word	0xe000ed00

0800df78 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b082      	sub	sp, #8
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800df86:	4618      	mov	r0, r3
 800df88:	f7fb ffec 	bl	8009f64 <USBD_LL_Resume>
}
 800df8c:	bf00      	nop
 800df8e:	3708      	adds	r7, #8
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}

0800df94 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b082      	sub	sp, #8
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
 800df9c:	460b      	mov	r3, r1
 800df9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800dfa6:	78fa      	ldrb	r2, [r7, #3]
 800dfa8:	4611      	mov	r1, r2
 800dfaa:	4618      	mov	r0, r3
 800dfac:	f7fc f83a 	bl	800a024 <USBD_LL_IsoOUTIncomplete>
}
 800dfb0:	bf00      	nop
 800dfb2:	3708      	adds	r7, #8
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	bd80      	pop	{r7, pc}

0800dfb8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b082      	sub	sp, #8
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
 800dfc0:	460b      	mov	r3, r1
 800dfc2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800dfca:	78fa      	ldrb	r2, [r7, #3]
 800dfcc:	4611      	mov	r1, r2
 800dfce:	4618      	mov	r0, r3
 800dfd0:	f7fc f802 	bl	8009fd8 <USBD_LL_IsoINIncomplete>
}
 800dfd4:	bf00      	nop
 800dfd6:	3708      	adds	r7, #8
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b082      	sub	sp, #8
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800dfea:	4618      	mov	r0, r3
 800dfec:	f7fc f840 	bl	800a070 <USBD_LL_DevConnected>
}
 800dff0:	bf00      	nop
 800dff2:	3708      	adds	r7, #8
 800dff4:	46bd      	mov	sp, r7
 800dff6:	bd80      	pop	{r7, pc}

0800dff8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b082      	sub	sp, #8
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e006:	4618      	mov	r0, r3
 800e008:	f7fc f83d 	bl	800a086 <USBD_LL_DevDisconnected>
}
 800e00c:	bf00      	nop
 800e00e:	3708      	adds	r7, #8
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}

0800e014 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b082      	sub	sp, #8
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	781b      	ldrb	r3, [r3, #0]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d13c      	bne.n	800e09e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e024:	4a20      	ldr	r2, [pc, #128]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	4a1e      	ldr	r2, [pc, #120]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e030:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e034:	4b1c      	ldr	r3, [pc, #112]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e036:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e03a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e03c:	4b1a      	ldr	r3, [pc, #104]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e03e:	2204      	movs	r2, #4
 800e040:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e042:	4b19      	ldr	r3, [pc, #100]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e044:	2202      	movs	r2, #2
 800e046:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e048:	4b17      	ldr	r3, [pc, #92]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e04a:	2200      	movs	r2, #0
 800e04c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e04e:	4b16      	ldr	r3, [pc, #88]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e050:	2202      	movs	r2, #2
 800e052:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e054:	4b14      	ldr	r3, [pc, #80]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e056:	2200      	movs	r2, #0
 800e058:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e05a:	4b13      	ldr	r3, [pc, #76]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e05c:	2200      	movs	r2, #0
 800e05e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e060:	4b11      	ldr	r3, [pc, #68]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e062:	2200      	movs	r2, #0
 800e064:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800e066:	4b10      	ldr	r3, [pc, #64]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e068:	2201      	movs	r2, #1
 800e06a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e06c:	4b0e      	ldr	r3, [pc, #56]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e06e:	2200      	movs	r2, #0
 800e070:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e072:	480d      	ldr	r0, [pc, #52]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e074:	f7f6 fc84 	bl	8004980 <HAL_PCD_Init>
 800e078:	4603      	mov	r3, r0
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d001      	beq.n	800e082 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e07e:	f7f4 faa9 	bl	80025d4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e082:	2180      	movs	r1, #128	; 0x80
 800e084:	4808      	ldr	r0, [pc, #32]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e086:	f7f7 fde2 	bl	8005c4e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e08a:	2240      	movs	r2, #64	; 0x40
 800e08c:	2100      	movs	r1, #0
 800e08e:	4806      	ldr	r0, [pc, #24]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e090:	f7f7 fd96 	bl	8005bc0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e094:	2280      	movs	r2, #128	; 0x80
 800e096:	2101      	movs	r1, #1
 800e098:	4803      	ldr	r0, [pc, #12]	; (800e0a8 <USBD_LL_Init+0x94>)
 800e09a:	f7f7 fd91 	bl	8005bc0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e09e:	2300      	movs	r3, #0
}
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	3708      	adds	r7, #8
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	bd80      	pop	{r7, pc}
 800e0a8:	20007214 	.word	0x20007214

0800e0ac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b084      	sub	sp, #16
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f7f6 fd79 	bl	8004bba <HAL_PCD_Start>
 800e0c8:	4603      	mov	r3, r0
 800e0ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0cc:	7bfb      	ldrb	r3, [r7, #15]
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f000 f942 	bl	800e358 <USBD_Get_USB_Status>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0da:	4618      	mov	r0, r3
 800e0dc:	3710      	adds	r7, #16
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}

0800e0e2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e0e2:	b580      	push	{r7, lr}
 800e0e4:	b084      	sub	sp, #16
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	6078      	str	r0, [r7, #4]
 800e0ea:	4608      	mov	r0, r1
 800e0ec:	4611      	mov	r1, r2
 800e0ee:	461a      	mov	r2, r3
 800e0f0:	4603      	mov	r3, r0
 800e0f2:	70fb      	strb	r3, [r7, #3]
 800e0f4:	460b      	mov	r3, r1
 800e0f6:	70bb      	strb	r3, [r7, #2]
 800e0f8:	4613      	mov	r3, r2
 800e0fa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e100:	2300      	movs	r3, #0
 800e102:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e10a:	78bb      	ldrb	r3, [r7, #2]
 800e10c:	883a      	ldrh	r2, [r7, #0]
 800e10e:	78f9      	ldrb	r1, [r7, #3]
 800e110:	f7f7 f95d 	bl	80053ce <HAL_PCD_EP_Open>
 800e114:	4603      	mov	r3, r0
 800e116:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e118:	7bfb      	ldrb	r3, [r7, #15]
 800e11a:	4618      	mov	r0, r3
 800e11c:	f000 f91c 	bl	800e358 <USBD_Get_USB_Status>
 800e120:	4603      	mov	r3, r0
 800e122:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e124:	7bbb      	ldrb	r3, [r7, #14]
}
 800e126:	4618      	mov	r0, r3
 800e128:	3710      	adds	r7, #16
 800e12a:	46bd      	mov	sp, r7
 800e12c:	bd80      	pop	{r7, pc}

0800e12e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e12e:	b580      	push	{r7, lr}
 800e130:	b084      	sub	sp, #16
 800e132:	af00      	add	r7, sp, #0
 800e134:	6078      	str	r0, [r7, #4]
 800e136:	460b      	mov	r3, r1
 800e138:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e13a:	2300      	movs	r3, #0
 800e13c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e13e:	2300      	movs	r3, #0
 800e140:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e148:	78fa      	ldrb	r2, [r7, #3]
 800e14a:	4611      	mov	r1, r2
 800e14c:	4618      	mov	r0, r3
 800e14e:	f7f7 f9a6 	bl	800549e <HAL_PCD_EP_Close>
 800e152:	4603      	mov	r3, r0
 800e154:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e156:	7bfb      	ldrb	r3, [r7, #15]
 800e158:	4618      	mov	r0, r3
 800e15a:	f000 f8fd 	bl	800e358 <USBD_Get_USB_Status>
 800e15e:	4603      	mov	r3, r0
 800e160:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e162:	7bbb      	ldrb	r3, [r7, #14]
}
 800e164:	4618      	mov	r0, r3
 800e166:	3710      	adds	r7, #16
 800e168:	46bd      	mov	sp, r7
 800e16a:	bd80      	pop	{r7, pc}

0800e16c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b084      	sub	sp, #16
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
 800e174:	460b      	mov	r3, r1
 800e176:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e178:	2300      	movs	r3, #0
 800e17a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e17c:	2300      	movs	r3, #0
 800e17e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e186:	78fa      	ldrb	r2, [r7, #3]
 800e188:	4611      	mov	r1, r2
 800e18a:	4618      	mov	r0, r3
 800e18c:	f7f7 fa7e 	bl	800568c <HAL_PCD_EP_SetStall>
 800e190:	4603      	mov	r3, r0
 800e192:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e194:	7bfb      	ldrb	r3, [r7, #15]
 800e196:	4618      	mov	r0, r3
 800e198:	f000 f8de 	bl	800e358 <USBD_Get_USB_Status>
 800e19c:	4603      	mov	r3, r0
 800e19e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	3710      	adds	r7, #16
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	bd80      	pop	{r7, pc}

0800e1aa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1aa:	b580      	push	{r7, lr}
 800e1ac:	b084      	sub	sp, #16
 800e1ae:	af00      	add	r7, sp, #0
 800e1b0:	6078      	str	r0, [r7, #4]
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e1c4:	78fa      	ldrb	r2, [r7, #3]
 800e1c6:	4611      	mov	r1, r2
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	f7f7 fac3 	bl	8005754 <HAL_PCD_EP_ClrStall>
 800e1ce:	4603      	mov	r3, r0
 800e1d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1d2:	7bfb      	ldrb	r3, [r7, #15]
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	f000 f8bf 	bl	800e358 <USBD_Get_USB_Status>
 800e1da:	4603      	mov	r3, r0
 800e1dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1de:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3710      	adds	r7, #16
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}

0800e1e8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b085      	sub	sp, #20
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	460b      	mov	r3, r1
 800e1f2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e1fa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e1fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e200:	2b00      	cmp	r3, #0
 800e202:	da0b      	bge.n	800e21c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e204:	78fb      	ldrb	r3, [r7, #3]
 800e206:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e20a:	68f9      	ldr	r1, [r7, #12]
 800e20c:	4613      	mov	r3, r2
 800e20e:	00db      	lsls	r3, r3, #3
 800e210:	1a9b      	subs	r3, r3, r2
 800e212:	009b      	lsls	r3, r3, #2
 800e214:	440b      	add	r3, r1
 800e216:	333e      	adds	r3, #62	; 0x3e
 800e218:	781b      	ldrb	r3, [r3, #0]
 800e21a:	e00b      	b.n	800e234 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e21c:	78fb      	ldrb	r3, [r7, #3]
 800e21e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e222:	68f9      	ldr	r1, [r7, #12]
 800e224:	4613      	mov	r3, r2
 800e226:	00db      	lsls	r3, r3, #3
 800e228:	1a9b      	subs	r3, r3, r2
 800e22a:	009b      	lsls	r3, r3, #2
 800e22c:	440b      	add	r3, r1
 800e22e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e232:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e234:	4618      	mov	r0, r3
 800e236:	3714      	adds	r7, #20
 800e238:	46bd      	mov	sp, r7
 800e23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23e:	4770      	bx	lr

0800e240 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e240:	b580      	push	{r7, lr}
 800e242:	b084      	sub	sp, #16
 800e244:	af00      	add	r7, sp, #0
 800e246:	6078      	str	r0, [r7, #4]
 800e248:	460b      	mov	r3, r1
 800e24a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e24c:	2300      	movs	r3, #0
 800e24e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e250:	2300      	movs	r3, #0
 800e252:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e25a:	78fa      	ldrb	r2, [r7, #3]
 800e25c:	4611      	mov	r1, r2
 800e25e:	4618      	mov	r0, r3
 800e260:	f7f7 f890 	bl	8005384 <HAL_PCD_SetAddress>
 800e264:	4603      	mov	r3, r0
 800e266:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e268:	7bfb      	ldrb	r3, [r7, #15]
 800e26a:	4618      	mov	r0, r3
 800e26c:	f000 f874 	bl	800e358 <USBD_Get_USB_Status>
 800e270:	4603      	mov	r3, r0
 800e272:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e274:	7bbb      	ldrb	r3, [r7, #14]
}
 800e276:	4618      	mov	r0, r3
 800e278:	3710      	adds	r7, #16
 800e27a:	46bd      	mov	sp, r7
 800e27c:	bd80      	pop	{r7, pc}

0800e27e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e27e:	b580      	push	{r7, lr}
 800e280:	b086      	sub	sp, #24
 800e282:	af00      	add	r7, sp, #0
 800e284:	60f8      	str	r0, [r7, #12]
 800e286:	607a      	str	r2, [r7, #4]
 800e288:	603b      	str	r3, [r7, #0]
 800e28a:	460b      	mov	r3, r1
 800e28c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e28e:	2300      	movs	r3, #0
 800e290:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e292:	2300      	movs	r3, #0
 800e294:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e29c:	7af9      	ldrb	r1, [r7, #11]
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	687a      	ldr	r2, [r7, #4]
 800e2a2:	f7f7 f9a9 	bl	80055f8 <HAL_PCD_EP_Transmit>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2aa:	7dfb      	ldrb	r3, [r7, #23]
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	f000 f853 	bl	800e358 <USBD_Get_USB_Status>
 800e2b2:	4603      	mov	r3, r0
 800e2b4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e2b6:	7dbb      	ldrb	r3, [r7, #22]
}
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	3718      	adds	r7, #24
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b086      	sub	sp, #24
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	60f8      	str	r0, [r7, #12]
 800e2c8:	607a      	str	r2, [r7, #4]
 800e2ca:	603b      	str	r3, [r7, #0]
 800e2cc:	460b      	mov	r3, r1
 800e2ce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e2de:	7af9      	ldrb	r1, [r7, #11]
 800e2e0:	683b      	ldr	r3, [r7, #0]
 800e2e2:	687a      	ldr	r2, [r7, #4]
 800e2e4:	f7f7 f925 	bl	8005532 <HAL_PCD_EP_Receive>
 800e2e8:	4603      	mov	r3, r0
 800e2ea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2ec:	7dfb      	ldrb	r3, [r7, #23]
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f000 f832 	bl	800e358 <USBD_Get_USB_Status>
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e2f8:	7dbb      	ldrb	r3, [r7, #22]
}
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	3718      	adds	r7, #24
 800e2fe:	46bd      	mov	sp, r7
 800e300:	bd80      	pop	{r7, pc}

0800e302 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e302:	b580      	push	{r7, lr}
 800e304:	b082      	sub	sp, #8
 800e306:	af00      	add	r7, sp, #0
 800e308:	6078      	str	r0, [r7, #4]
 800e30a:	460b      	mov	r3, r1
 800e30c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e314:	78fa      	ldrb	r2, [r7, #3]
 800e316:	4611      	mov	r1, r2
 800e318:	4618      	mov	r0, r3
 800e31a:	f7f7 f955 	bl	80055c8 <HAL_PCD_EP_GetRxCount>
 800e31e:	4603      	mov	r3, r0
}
 800e320:	4618      	mov	r0, r3
 800e322:	3708      	adds	r7, #8
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}

0800e328 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e328:	b480      	push	{r7}
 800e32a:	b083      	sub	sp, #12
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e330:	4b03      	ldr	r3, [pc, #12]	; (800e340 <USBD_static_malloc+0x18>)
}
 800e332:	4618      	mov	r0, r3
 800e334:	370c      	adds	r7, #12
 800e336:	46bd      	mov	sp, r7
 800e338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33c:	4770      	bx	lr
 800e33e:	bf00      	nop
 800e340:	20004e9c 	.word	0x20004e9c

0800e344 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e344:	b480      	push	{r7}
 800e346:	b083      	sub	sp, #12
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]

}
 800e34c:	bf00      	nop
 800e34e:	370c      	adds	r7, #12
 800e350:	46bd      	mov	sp, r7
 800e352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e356:	4770      	bx	lr

0800e358 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e358:	b480      	push	{r7}
 800e35a:	b085      	sub	sp, #20
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	4603      	mov	r3, r0
 800e360:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e362:	2300      	movs	r3, #0
 800e364:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e366:	79fb      	ldrb	r3, [r7, #7]
 800e368:	2b03      	cmp	r3, #3
 800e36a:	d817      	bhi.n	800e39c <USBD_Get_USB_Status+0x44>
 800e36c:	a201      	add	r2, pc, #4	; (adr r2, 800e374 <USBD_Get_USB_Status+0x1c>)
 800e36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e372:	bf00      	nop
 800e374:	0800e385 	.word	0x0800e385
 800e378:	0800e38b 	.word	0x0800e38b
 800e37c:	0800e391 	.word	0x0800e391
 800e380:	0800e397 	.word	0x0800e397
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e384:	2300      	movs	r3, #0
 800e386:	73fb      	strb	r3, [r7, #15]
    break;
 800e388:	e00b      	b.n	800e3a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e38a:	2303      	movs	r3, #3
 800e38c:	73fb      	strb	r3, [r7, #15]
    break;
 800e38e:	e008      	b.n	800e3a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e390:	2301      	movs	r3, #1
 800e392:	73fb      	strb	r3, [r7, #15]
    break;
 800e394:	e005      	b.n	800e3a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e396:	2303      	movs	r3, #3
 800e398:	73fb      	strb	r3, [r7, #15]
    break;
 800e39a:	e002      	b.n	800e3a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e39c:	2303      	movs	r3, #3
 800e39e:	73fb      	strb	r3, [r7, #15]
    break;
 800e3a0:	bf00      	nop
  }
  return usb_status;
 800e3a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3714      	adds	r7, #20
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ae:	4770      	bx	lr

0800e3b0 <__errno>:
 800e3b0:	4b01      	ldr	r3, [pc, #4]	; (800e3b8 <__errno+0x8>)
 800e3b2:	6818      	ldr	r0, [r3, #0]
 800e3b4:	4770      	bx	lr
 800e3b6:	bf00      	nop
 800e3b8:	20000198 	.word	0x20000198

0800e3bc <std>:
 800e3bc:	2300      	movs	r3, #0
 800e3be:	b510      	push	{r4, lr}
 800e3c0:	4604      	mov	r4, r0
 800e3c2:	e9c0 3300 	strd	r3, r3, [r0]
 800e3c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e3ca:	6083      	str	r3, [r0, #8]
 800e3cc:	8181      	strh	r1, [r0, #12]
 800e3ce:	6643      	str	r3, [r0, #100]	; 0x64
 800e3d0:	81c2      	strh	r2, [r0, #14]
 800e3d2:	6183      	str	r3, [r0, #24]
 800e3d4:	4619      	mov	r1, r3
 800e3d6:	2208      	movs	r2, #8
 800e3d8:	305c      	adds	r0, #92	; 0x5c
 800e3da:	f000 f91a 	bl	800e612 <memset>
 800e3de:	4b05      	ldr	r3, [pc, #20]	; (800e3f4 <std+0x38>)
 800e3e0:	6263      	str	r3, [r4, #36]	; 0x24
 800e3e2:	4b05      	ldr	r3, [pc, #20]	; (800e3f8 <std+0x3c>)
 800e3e4:	62a3      	str	r3, [r4, #40]	; 0x28
 800e3e6:	4b05      	ldr	r3, [pc, #20]	; (800e3fc <std+0x40>)
 800e3e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e3ea:	4b05      	ldr	r3, [pc, #20]	; (800e400 <std+0x44>)
 800e3ec:	6224      	str	r4, [r4, #32]
 800e3ee:	6323      	str	r3, [r4, #48]	; 0x30
 800e3f0:	bd10      	pop	{r4, pc}
 800e3f2:	bf00      	nop
 800e3f4:	0800f565 	.word	0x0800f565
 800e3f8:	0800f58b 	.word	0x0800f58b
 800e3fc:	0800f5c3 	.word	0x0800f5c3
 800e400:	0800f5e7 	.word	0x0800f5e7

0800e404 <_cleanup_r>:
 800e404:	4901      	ldr	r1, [pc, #4]	; (800e40c <_cleanup_r+0x8>)
 800e406:	f000 b8af 	b.w	800e568 <_fwalk_reent>
 800e40a:	bf00      	nop
 800e40c:	08011235 	.word	0x08011235

0800e410 <__sfmoreglue>:
 800e410:	b570      	push	{r4, r5, r6, lr}
 800e412:	1e4a      	subs	r2, r1, #1
 800e414:	2568      	movs	r5, #104	; 0x68
 800e416:	4355      	muls	r5, r2
 800e418:	460e      	mov	r6, r1
 800e41a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e41e:	f000 f901 	bl	800e624 <_malloc_r>
 800e422:	4604      	mov	r4, r0
 800e424:	b140      	cbz	r0, 800e438 <__sfmoreglue+0x28>
 800e426:	2100      	movs	r1, #0
 800e428:	e9c0 1600 	strd	r1, r6, [r0]
 800e42c:	300c      	adds	r0, #12
 800e42e:	60a0      	str	r0, [r4, #8]
 800e430:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e434:	f000 f8ed 	bl	800e612 <memset>
 800e438:	4620      	mov	r0, r4
 800e43a:	bd70      	pop	{r4, r5, r6, pc}

0800e43c <__sfp_lock_acquire>:
 800e43c:	4801      	ldr	r0, [pc, #4]	; (800e444 <__sfp_lock_acquire+0x8>)
 800e43e:	f000 b8d8 	b.w	800e5f2 <__retarget_lock_acquire_recursive>
 800e442:	bf00      	nop
 800e444:	20007624 	.word	0x20007624

0800e448 <__sfp_lock_release>:
 800e448:	4801      	ldr	r0, [pc, #4]	; (800e450 <__sfp_lock_release+0x8>)
 800e44a:	f000 b8d3 	b.w	800e5f4 <__retarget_lock_release_recursive>
 800e44e:	bf00      	nop
 800e450:	20007624 	.word	0x20007624

0800e454 <__sinit_lock_acquire>:
 800e454:	4801      	ldr	r0, [pc, #4]	; (800e45c <__sinit_lock_acquire+0x8>)
 800e456:	f000 b8cc 	b.w	800e5f2 <__retarget_lock_acquire_recursive>
 800e45a:	bf00      	nop
 800e45c:	2000761f 	.word	0x2000761f

0800e460 <__sinit_lock_release>:
 800e460:	4801      	ldr	r0, [pc, #4]	; (800e468 <__sinit_lock_release+0x8>)
 800e462:	f000 b8c7 	b.w	800e5f4 <__retarget_lock_release_recursive>
 800e466:	bf00      	nop
 800e468:	2000761f 	.word	0x2000761f

0800e46c <__sinit>:
 800e46c:	b510      	push	{r4, lr}
 800e46e:	4604      	mov	r4, r0
 800e470:	f7ff fff0 	bl	800e454 <__sinit_lock_acquire>
 800e474:	69a3      	ldr	r3, [r4, #24]
 800e476:	b11b      	cbz	r3, 800e480 <__sinit+0x14>
 800e478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e47c:	f7ff bff0 	b.w	800e460 <__sinit_lock_release>
 800e480:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e484:	6523      	str	r3, [r4, #80]	; 0x50
 800e486:	4b13      	ldr	r3, [pc, #76]	; (800e4d4 <__sinit+0x68>)
 800e488:	4a13      	ldr	r2, [pc, #76]	; (800e4d8 <__sinit+0x6c>)
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	62a2      	str	r2, [r4, #40]	; 0x28
 800e48e:	42a3      	cmp	r3, r4
 800e490:	bf04      	itt	eq
 800e492:	2301      	moveq	r3, #1
 800e494:	61a3      	streq	r3, [r4, #24]
 800e496:	4620      	mov	r0, r4
 800e498:	f000 f820 	bl	800e4dc <__sfp>
 800e49c:	6060      	str	r0, [r4, #4]
 800e49e:	4620      	mov	r0, r4
 800e4a0:	f000 f81c 	bl	800e4dc <__sfp>
 800e4a4:	60a0      	str	r0, [r4, #8]
 800e4a6:	4620      	mov	r0, r4
 800e4a8:	f000 f818 	bl	800e4dc <__sfp>
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	60e0      	str	r0, [r4, #12]
 800e4b0:	2104      	movs	r1, #4
 800e4b2:	6860      	ldr	r0, [r4, #4]
 800e4b4:	f7ff ff82 	bl	800e3bc <std>
 800e4b8:	68a0      	ldr	r0, [r4, #8]
 800e4ba:	2201      	movs	r2, #1
 800e4bc:	2109      	movs	r1, #9
 800e4be:	f7ff ff7d 	bl	800e3bc <std>
 800e4c2:	68e0      	ldr	r0, [r4, #12]
 800e4c4:	2202      	movs	r2, #2
 800e4c6:	2112      	movs	r1, #18
 800e4c8:	f7ff ff78 	bl	800e3bc <std>
 800e4cc:	2301      	movs	r3, #1
 800e4ce:	61a3      	str	r3, [r4, #24]
 800e4d0:	e7d2      	b.n	800e478 <__sinit+0xc>
 800e4d2:	bf00      	nop
 800e4d4:	08013984 	.word	0x08013984
 800e4d8:	0800e405 	.word	0x0800e405

0800e4dc <__sfp>:
 800e4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4de:	4607      	mov	r7, r0
 800e4e0:	f7ff ffac 	bl	800e43c <__sfp_lock_acquire>
 800e4e4:	4b1e      	ldr	r3, [pc, #120]	; (800e560 <__sfp+0x84>)
 800e4e6:	681e      	ldr	r6, [r3, #0]
 800e4e8:	69b3      	ldr	r3, [r6, #24]
 800e4ea:	b913      	cbnz	r3, 800e4f2 <__sfp+0x16>
 800e4ec:	4630      	mov	r0, r6
 800e4ee:	f7ff ffbd 	bl	800e46c <__sinit>
 800e4f2:	3648      	adds	r6, #72	; 0x48
 800e4f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e4f8:	3b01      	subs	r3, #1
 800e4fa:	d503      	bpl.n	800e504 <__sfp+0x28>
 800e4fc:	6833      	ldr	r3, [r6, #0]
 800e4fe:	b30b      	cbz	r3, 800e544 <__sfp+0x68>
 800e500:	6836      	ldr	r6, [r6, #0]
 800e502:	e7f7      	b.n	800e4f4 <__sfp+0x18>
 800e504:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e508:	b9d5      	cbnz	r5, 800e540 <__sfp+0x64>
 800e50a:	4b16      	ldr	r3, [pc, #88]	; (800e564 <__sfp+0x88>)
 800e50c:	60e3      	str	r3, [r4, #12]
 800e50e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e512:	6665      	str	r5, [r4, #100]	; 0x64
 800e514:	f000 f86c 	bl	800e5f0 <__retarget_lock_init_recursive>
 800e518:	f7ff ff96 	bl	800e448 <__sfp_lock_release>
 800e51c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e520:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e524:	6025      	str	r5, [r4, #0]
 800e526:	61a5      	str	r5, [r4, #24]
 800e528:	2208      	movs	r2, #8
 800e52a:	4629      	mov	r1, r5
 800e52c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e530:	f000 f86f 	bl	800e612 <memset>
 800e534:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e538:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e53c:	4620      	mov	r0, r4
 800e53e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e540:	3468      	adds	r4, #104	; 0x68
 800e542:	e7d9      	b.n	800e4f8 <__sfp+0x1c>
 800e544:	2104      	movs	r1, #4
 800e546:	4638      	mov	r0, r7
 800e548:	f7ff ff62 	bl	800e410 <__sfmoreglue>
 800e54c:	4604      	mov	r4, r0
 800e54e:	6030      	str	r0, [r6, #0]
 800e550:	2800      	cmp	r0, #0
 800e552:	d1d5      	bne.n	800e500 <__sfp+0x24>
 800e554:	f7ff ff78 	bl	800e448 <__sfp_lock_release>
 800e558:	230c      	movs	r3, #12
 800e55a:	603b      	str	r3, [r7, #0]
 800e55c:	e7ee      	b.n	800e53c <__sfp+0x60>
 800e55e:	bf00      	nop
 800e560:	08013984 	.word	0x08013984
 800e564:	ffff0001 	.word	0xffff0001

0800e568 <_fwalk_reent>:
 800e568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e56c:	4606      	mov	r6, r0
 800e56e:	4688      	mov	r8, r1
 800e570:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e574:	2700      	movs	r7, #0
 800e576:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e57a:	f1b9 0901 	subs.w	r9, r9, #1
 800e57e:	d505      	bpl.n	800e58c <_fwalk_reent+0x24>
 800e580:	6824      	ldr	r4, [r4, #0]
 800e582:	2c00      	cmp	r4, #0
 800e584:	d1f7      	bne.n	800e576 <_fwalk_reent+0xe>
 800e586:	4638      	mov	r0, r7
 800e588:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e58c:	89ab      	ldrh	r3, [r5, #12]
 800e58e:	2b01      	cmp	r3, #1
 800e590:	d907      	bls.n	800e5a2 <_fwalk_reent+0x3a>
 800e592:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e596:	3301      	adds	r3, #1
 800e598:	d003      	beq.n	800e5a2 <_fwalk_reent+0x3a>
 800e59a:	4629      	mov	r1, r5
 800e59c:	4630      	mov	r0, r6
 800e59e:	47c0      	blx	r8
 800e5a0:	4307      	orrs	r7, r0
 800e5a2:	3568      	adds	r5, #104	; 0x68
 800e5a4:	e7e9      	b.n	800e57a <_fwalk_reent+0x12>
	...

0800e5a8 <__libc_init_array>:
 800e5a8:	b570      	push	{r4, r5, r6, lr}
 800e5aa:	4d0d      	ldr	r5, [pc, #52]	; (800e5e0 <__libc_init_array+0x38>)
 800e5ac:	4c0d      	ldr	r4, [pc, #52]	; (800e5e4 <__libc_init_array+0x3c>)
 800e5ae:	1b64      	subs	r4, r4, r5
 800e5b0:	10a4      	asrs	r4, r4, #2
 800e5b2:	2600      	movs	r6, #0
 800e5b4:	42a6      	cmp	r6, r4
 800e5b6:	d109      	bne.n	800e5cc <__libc_init_array+0x24>
 800e5b8:	4d0b      	ldr	r5, [pc, #44]	; (800e5e8 <__libc_init_array+0x40>)
 800e5ba:	4c0c      	ldr	r4, [pc, #48]	; (800e5ec <__libc_init_array+0x44>)
 800e5bc:	f005 f834 	bl	8013628 <_init>
 800e5c0:	1b64      	subs	r4, r4, r5
 800e5c2:	10a4      	asrs	r4, r4, #2
 800e5c4:	2600      	movs	r6, #0
 800e5c6:	42a6      	cmp	r6, r4
 800e5c8:	d105      	bne.n	800e5d6 <__libc_init_array+0x2e>
 800e5ca:	bd70      	pop	{r4, r5, r6, pc}
 800e5cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5d0:	4798      	blx	r3
 800e5d2:	3601      	adds	r6, #1
 800e5d4:	e7ee      	b.n	800e5b4 <__libc_init_array+0xc>
 800e5d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5da:	4798      	blx	r3
 800e5dc:	3601      	adds	r6, #1
 800e5de:	e7f2      	b.n	800e5c6 <__libc_init_array+0x1e>
 800e5e0:	08013cf4 	.word	0x08013cf4
 800e5e4:	08013cf4 	.word	0x08013cf4
 800e5e8:	08013cf4 	.word	0x08013cf4
 800e5ec:	08013cf8 	.word	0x08013cf8

0800e5f0 <__retarget_lock_init_recursive>:
 800e5f0:	4770      	bx	lr

0800e5f2 <__retarget_lock_acquire_recursive>:
 800e5f2:	4770      	bx	lr

0800e5f4 <__retarget_lock_release_recursive>:
 800e5f4:	4770      	bx	lr

0800e5f6 <memcpy>:
 800e5f6:	440a      	add	r2, r1
 800e5f8:	4291      	cmp	r1, r2
 800e5fa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e5fe:	d100      	bne.n	800e602 <memcpy+0xc>
 800e600:	4770      	bx	lr
 800e602:	b510      	push	{r4, lr}
 800e604:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e608:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e60c:	4291      	cmp	r1, r2
 800e60e:	d1f9      	bne.n	800e604 <memcpy+0xe>
 800e610:	bd10      	pop	{r4, pc}

0800e612 <memset>:
 800e612:	4402      	add	r2, r0
 800e614:	4603      	mov	r3, r0
 800e616:	4293      	cmp	r3, r2
 800e618:	d100      	bne.n	800e61c <memset+0xa>
 800e61a:	4770      	bx	lr
 800e61c:	f803 1b01 	strb.w	r1, [r3], #1
 800e620:	e7f9      	b.n	800e616 <memset+0x4>
	...

0800e624 <_malloc_r>:
 800e624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e626:	1ccd      	adds	r5, r1, #3
 800e628:	f025 0503 	bic.w	r5, r5, #3
 800e62c:	3508      	adds	r5, #8
 800e62e:	2d0c      	cmp	r5, #12
 800e630:	bf38      	it	cc
 800e632:	250c      	movcc	r5, #12
 800e634:	2d00      	cmp	r5, #0
 800e636:	4606      	mov	r6, r0
 800e638:	db01      	blt.n	800e63e <_malloc_r+0x1a>
 800e63a:	42a9      	cmp	r1, r5
 800e63c:	d903      	bls.n	800e646 <_malloc_r+0x22>
 800e63e:	230c      	movs	r3, #12
 800e640:	6033      	str	r3, [r6, #0]
 800e642:	2000      	movs	r0, #0
 800e644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e646:	f003 f9d1 	bl	80119ec <__malloc_lock>
 800e64a:	4921      	ldr	r1, [pc, #132]	; (800e6d0 <_malloc_r+0xac>)
 800e64c:	680a      	ldr	r2, [r1, #0]
 800e64e:	4614      	mov	r4, r2
 800e650:	b99c      	cbnz	r4, 800e67a <_malloc_r+0x56>
 800e652:	4f20      	ldr	r7, [pc, #128]	; (800e6d4 <_malloc_r+0xb0>)
 800e654:	683b      	ldr	r3, [r7, #0]
 800e656:	b923      	cbnz	r3, 800e662 <_malloc_r+0x3e>
 800e658:	4621      	mov	r1, r4
 800e65a:	4630      	mov	r0, r6
 800e65c:	f000 ff20 	bl	800f4a0 <_sbrk_r>
 800e660:	6038      	str	r0, [r7, #0]
 800e662:	4629      	mov	r1, r5
 800e664:	4630      	mov	r0, r6
 800e666:	f000 ff1b 	bl	800f4a0 <_sbrk_r>
 800e66a:	1c43      	adds	r3, r0, #1
 800e66c:	d123      	bne.n	800e6b6 <_malloc_r+0x92>
 800e66e:	230c      	movs	r3, #12
 800e670:	6033      	str	r3, [r6, #0]
 800e672:	4630      	mov	r0, r6
 800e674:	f003 f9c0 	bl	80119f8 <__malloc_unlock>
 800e678:	e7e3      	b.n	800e642 <_malloc_r+0x1e>
 800e67a:	6823      	ldr	r3, [r4, #0]
 800e67c:	1b5b      	subs	r3, r3, r5
 800e67e:	d417      	bmi.n	800e6b0 <_malloc_r+0x8c>
 800e680:	2b0b      	cmp	r3, #11
 800e682:	d903      	bls.n	800e68c <_malloc_r+0x68>
 800e684:	6023      	str	r3, [r4, #0]
 800e686:	441c      	add	r4, r3
 800e688:	6025      	str	r5, [r4, #0]
 800e68a:	e004      	b.n	800e696 <_malloc_r+0x72>
 800e68c:	6863      	ldr	r3, [r4, #4]
 800e68e:	42a2      	cmp	r2, r4
 800e690:	bf0c      	ite	eq
 800e692:	600b      	streq	r3, [r1, #0]
 800e694:	6053      	strne	r3, [r2, #4]
 800e696:	4630      	mov	r0, r6
 800e698:	f003 f9ae 	bl	80119f8 <__malloc_unlock>
 800e69c:	f104 000b 	add.w	r0, r4, #11
 800e6a0:	1d23      	adds	r3, r4, #4
 800e6a2:	f020 0007 	bic.w	r0, r0, #7
 800e6a6:	1ac2      	subs	r2, r0, r3
 800e6a8:	d0cc      	beq.n	800e644 <_malloc_r+0x20>
 800e6aa:	1a1b      	subs	r3, r3, r0
 800e6ac:	50a3      	str	r3, [r4, r2]
 800e6ae:	e7c9      	b.n	800e644 <_malloc_r+0x20>
 800e6b0:	4622      	mov	r2, r4
 800e6b2:	6864      	ldr	r4, [r4, #4]
 800e6b4:	e7cc      	b.n	800e650 <_malloc_r+0x2c>
 800e6b6:	1cc4      	adds	r4, r0, #3
 800e6b8:	f024 0403 	bic.w	r4, r4, #3
 800e6bc:	42a0      	cmp	r0, r4
 800e6be:	d0e3      	beq.n	800e688 <_malloc_r+0x64>
 800e6c0:	1a21      	subs	r1, r4, r0
 800e6c2:	4630      	mov	r0, r6
 800e6c4:	f000 feec 	bl	800f4a0 <_sbrk_r>
 800e6c8:	3001      	adds	r0, #1
 800e6ca:	d1dd      	bne.n	800e688 <_malloc_r+0x64>
 800e6cc:	e7cf      	b.n	800e66e <_malloc_r+0x4a>
 800e6ce:	bf00      	nop
 800e6d0:	200050bc 	.word	0x200050bc
 800e6d4:	200050c0 	.word	0x200050c0

0800e6d8 <__cvt>:
 800e6d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e6dc:	ec55 4b10 	vmov	r4, r5, d0
 800e6e0:	2d00      	cmp	r5, #0
 800e6e2:	460e      	mov	r6, r1
 800e6e4:	4619      	mov	r1, r3
 800e6e6:	462b      	mov	r3, r5
 800e6e8:	bfbb      	ittet	lt
 800e6ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e6ee:	461d      	movlt	r5, r3
 800e6f0:	2300      	movge	r3, #0
 800e6f2:	232d      	movlt	r3, #45	; 0x2d
 800e6f4:	700b      	strb	r3, [r1, #0]
 800e6f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e6f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e6fc:	4691      	mov	r9, r2
 800e6fe:	f023 0820 	bic.w	r8, r3, #32
 800e702:	bfbc      	itt	lt
 800e704:	4622      	movlt	r2, r4
 800e706:	4614      	movlt	r4, r2
 800e708:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e70c:	d005      	beq.n	800e71a <__cvt+0x42>
 800e70e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e712:	d100      	bne.n	800e716 <__cvt+0x3e>
 800e714:	3601      	adds	r6, #1
 800e716:	2102      	movs	r1, #2
 800e718:	e000      	b.n	800e71c <__cvt+0x44>
 800e71a:	2103      	movs	r1, #3
 800e71c:	ab03      	add	r3, sp, #12
 800e71e:	9301      	str	r3, [sp, #4]
 800e720:	ab02      	add	r3, sp, #8
 800e722:	9300      	str	r3, [sp, #0]
 800e724:	ec45 4b10 	vmov	d0, r4, r5
 800e728:	4653      	mov	r3, sl
 800e72a:	4632      	mov	r2, r6
 800e72c:	f001 ff10 	bl	8010550 <_dtoa_r>
 800e730:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e734:	4607      	mov	r7, r0
 800e736:	d102      	bne.n	800e73e <__cvt+0x66>
 800e738:	f019 0f01 	tst.w	r9, #1
 800e73c:	d022      	beq.n	800e784 <__cvt+0xac>
 800e73e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e742:	eb07 0906 	add.w	r9, r7, r6
 800e746:	d110      	bne.n	800e76a <__cvt+0x92>
 800e748:	783b      	ldrb	r3, [r7, #0]
 800e74a:	2b30      	cmp	r3, #48	; 0x30
 800e74c:	d10a      	bne.n	800e764 <__cvt+0x8c>
 800e74e:	2200      	movs	r2, #0
 800e750:	2300      	movs	r3, #0
 800e752:	4620      	mov	r0, r4
 800e754:	4629      	mov	r1, r5
 800e756:	f7f2 f9c7 	bl	8000ae8 <__aeabi_dcmpeq>
 800e75a:	b918      	cbnz	r0, 800e764 <__cvt+0x8c>
 800e75c:	f1c6 0601 	rsb	r6, r6, #1
 800e760:	f8ca 6000 	str.w	r6, [sl]
 800e764:	f8da 3000 	ldr.w	r3, [sl]
 800e768:	4499      	add	r9, r3
 800e76a:	2200      	movs	r2, #0
 800e76c:	2300      	movs	r3, #0
 800e76e:	4620      	mov	r0, r4
 800e770:	4629      	mov	r1, r5
 800e772:	f7f2 f9b9 	bl	8000ae8 <__aeabi_dcmpeq>
 800e776:	b108      	cbz	r0, 800e77c <__cvt+0xa4>
 800e778:	f8cd 900c 	str.w	r9, [sp, #12]
 800e77c:	2230      	movs	r2, #48	; 0x30
 800e77e:	9b03      	ldr	r3, [sp, #12]
 800e780:	454b      	cmp	r3, r9
 800e782:	d307      	bcc.n	800e794 <__cvt+0xbc>
 800e784:	9b03      	ldr	r3, [sp, #12]
 800e786:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e788:	1bdb      	subs	r3, r3, r7
 800e78a:	4638      	mov	r0, r7
 800e78c:	6013      	str	r3, [r2, #0]
 800e78e:	b004      	add	sp, #16
 800e790:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e794:	1c59      	adds	r1, r3, #1
 800e796:	9103      	str	r1, [sp, #12]
 800e798:	701a      	strb	r2, [r3, #0]
 800e79a:	e7f0      	b.n	800e77e <__cvt+0xa6>

0800e79c <__exponent>:
 800e79c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e79e:	4603      	mov	r3, r0
 800e7a0:	2900      	cmp	r1, #0
 800e7a2:	bfb8      	it	lt
 800e7a4:	4249      	neglt	r1, r1
 800e7a6:	f803 2b02 	strb.w	r2, [r3], #2
 800e7aa:	bfb4      	ite	lt
 800e7ac:	222d      	movlt	r2, #45	; 0x2d
 800e7ae:	222b      	movge	r2, #43	; 0x2b
 800e7b0:	2909      	cmp	r1, #9
 800e7b2:	7042      	strb	r2, [r0, #1]
 800e7b4:	dd2a      	ble.n	800e80c <__exponent+0x70>
 800e7b6:	f10d 0407 	add.w	r4, sp, #7
 800e7ba:	46a4      	mov	ip, r4
 800e7bc:	270a      	movs	r7, #10
 800e7be:	46a6      	mov	lr, r4
 800e7c0:	460a      	mov	r2, r1
 800e7c2:	fb91 f6f7 	sdiv	r6, r1, r7
 800e7c6:	fb07 1516 	mls	r5, r7, r6, r1
 800e7ca:	3530      	adds	r5, #48	; 0x30
 800e7cc:	2a63      	cmp	r2, #99	; 0x63
 800e7ce:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800e7d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e7d6:	4631      	mov	r1, r6
 800e7d8:	dcf1      	bgt.n	800e7be <__exponent+0x22>
 800e7da:	3130      	adds	r1, #48	; 0x30
 800e7dc:	f1ae 0502 	sub.w	r5, lr, #2
 800e7e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e7e4:	1c44      	adds	r4, r0, #1
 800e7e6:	4629      	mov	r1, r5
 800e7e8:	4561      	cmp	r1, ip
 800e7ea:	d30a      	bcc.n	800e802 <__exponent+0x66>
 800e7ec:	f10d 0209 	add.w	r2, sp, #9
 800e7f0:	eba2 020e 	sub.w	r2, r2, lr
 800e7f4:	4565      	cmp	r5, ip
 800e7f6:	bf88      	it	hi
 800e7f8:	2200      	movhi	r2, #0
 800e7fa:	4413      	add	r3, r2
 800e7fc:	1a18      	subs	r0, r3, r0
 800e7fe:	b003      	add	sp, #12
 800e800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e802:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e806:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e80a:	e7ed      	b.n	800e7e8 <__exponent+0x4c>
 800e80c:	2330      	movs	r3, #48	; 0x30
 800e80e:	3130      	adds	r1, #48	; 0x30
 800e810:	7083      	strb	r3, [r0, #2]
 800e812:	70c1      	strb	r1, [r0, #3]
 800e814:	1d03      	adds	r3, r0, #4
 800e816:	e7f1      	b.n	800e7fc <__exponent+0x60>

0800e818 <_printf_float>:
 800e818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e81c:	ed2d 8b02 	vpush	{d8}
 800e820:	b08d      	sub	sp, #52	; 0x34
 800e822:	460c      	mov	r4, r1
 800e824:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e828:	4616      	mov	r6, r2
 800e82a:	461f      	mov	r7, r3
 800e82c:	4605      	mov	r5, r0
 800e82e:	f003 f8ad 	bl	801198c <_localeconv_r>
 800e832:	f8d0 a000 	ldr.w	sl, [r0]
 800e836:	4650      	mov	r0, sl
 800e838:	f7f1 fcda 	bl	80001f0 <strlen>
 800e83c:	2300      	movs	r3, #0
 800e83e:	930a      	str	r3, [sp, #40]	; 0x28
 800e840:	6823      	ldr	r3, [r4, #0]
 800e842:	9305      	str	r3, [sp, #20]
 800e844:	f8d8 3000 	ldr.w	r3, [r8]
 800e848:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e84c:	3307      	adds	r3, #7
 800e84e:	f023 0307 	bic.w	r3, r3, #7
 800e852:	f103 0208 	add.w	r2, r3, #8
 800e856:	f8c8 2000 	str.w	r2, [r8]
 800e85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e85e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e862:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e866:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e86a:	9307      	str	r3, [sp, #28]
 800e86c:	f8cd 8018 	str.w	r8, [sp, #24]
 800e870:	ee08 0a10 	vmov	s16, r0
 800e874:	4b9f      	ldr	r3, [pc, #636]	; (800eaf4 <_printf_float+0x2dc>)
 800e876:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e87a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e87e:	f7f2 f965 	bl	8000b4c <__aeabi_dcmpun>
 800e882:	bb88      	cbnz	r0, 800e8e8 <_printf_float+0xd0>
 800e884:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e888:	4b9a      	ldr	r3, [pc, #616]	; (800eaf4 <_printf_float+0x2dc>)
 800e88a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e88e:	f7f2 f93f 	bl	8000b10 <__aeabi_dcmple>
 800e892:	bb48      	cbnz	r0, 800e8e8 <_printf_float+0xd0>
 800e894:	2200      	movs	r2, #0
 800e896:	2300      	movs	r3, #0
 800e898:	4640      	mov	r0, r8
 800e89a:	4649      	mov	r1, r9
 800e89c:	f7f2 f92e 	bl	8000afc <__aeabi_dcmplt>
 800e8a0:	b110      	cbz	r0, 800e8a8 <_printf_float+0x90>
 800e8a2:	232d      	movs	r3, #45	; 0x2d
 800e8a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e8a8:	4b93      	ldr	r3, [pc, #588]	; (800eaf8 <_printf_float+0x2e0>)
 800e8aa:	4894      	ldr	r0, [pc, #592]	; (800eafc <_printf_float+0x2e4>)
 800e8ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e8b0:	bf94      	ite	ls
 800e8b2:	4698      	movls	r8, r3
 800e8b4:	4680      	movhi	r8, r0
 800e8b6:	2303      	movs	r3, #3
 800e8b8:	6123      	str	r3, [r4, #16]
 800e8ba:	9b05      	ldr	r3, [sp, #20]
 800e8bc:	f023 0204 	bic.w	r2, r3, #4
 800e8c0:	6022      	str	r2, [r4, #0]
 800e8c2:	f04f 0900 	mov.w	r9, #0
 800e8c6:	9700      	str	r7, [sp, #0]
 800e8c8:	4633      	mov	r3, r6
 800e8ca:	aa0b      	add	r2, sp, #44	; 0x2c
 800e8cc:	4621      	mov	r1, r4
 800e8ce:	4628      	mov	r0, r5
 800e8d0:	f000 f9d8 	bl	800ec84 <_printf_common>
 800e8d4:	3001      	adds	r0, #1
 800e8d6:	f040 8090 	bne.w	800e9fa <_printf_float+0x1e2>
 800e8da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e8de:	b00d      	add	sp, #52	; 0x34
 800e8e0:	ecbd 8b02 	vpop	{d8}
 800e8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8e8:	4642      	mov	r2, r8
 800e8ea:	464b      	mov	r3, r9
 800e8ec:	4640      	mov	r0, r8
 800e8ee:	4649      	mov	r1, r9
 800e8f0:	f7f2 f92c 	bl	8000b4c <__aeabi_dcmpun>
 800e8f4:	b140      	cbz	r0, 800e908 <_printf_float+0xf0>
 800e8f6:	464b      	mov	r3, r9
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	bfbc      	itt	lt
 800e8fc:	232d      	movlt	r3, #45	; 0x2d
 800e8fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e902:	487f      	ldr	r0, [pc, #508]	; (800eb00 <_printf_float+0x2e8>)
 800e904:	4b7f      	ldr	r3, [pc, #508]	; (800eb04 <_printf_float+0x2ec>)
 800e906:	e7d1      	b.n	800e8ac <_printf_float+0x94>
 800e908:	6863      	ldr	r3, [r4, #4]
 800e90a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e90e:	9206      	str	r2, [sp, #24]
 800e910:	1c5a      	adds	r2, r3, #1
 800e912:	d13f      	bne.n	800e994 <_printf_float+0x17c>
 800e914:	2306      	movs	r3, #6
 800e916:	6063      	str	r3, [r4, #4]
 800e918:	9b05      	ldr	r3, [sp, #20]
 800e91a:	6861      	ldr	r1, [r4, #4]
 800e91c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e920:	2300      	movs	r3, #0
 800e922:	9303      	str	r3, [sp, #12]
 800e924:	ab0a      	add	r3, sp, #40	; 0x28
 800e926:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e92a:	ab09      	add	r3, sp, #36	; 0x24
 800e92c:	ec49 8b10 	vmov	d0, r8, r9
 800e930:	9300      	str	r3, [sp, #0]
 800e932:	6022      	str	r2, [r4, #0]
 800e934:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e938:	4628      	mov	r0, r5
 800e93a:	f7ff fecd 	bl	800e6d8 <__cvt>
 800e93e:	9b06      	ldr	r3, [sp, #24]
 800e940:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e942:	2b47      	cmp	r3, #71	; 0x47
 800e944:	4680      	mov	r8, r0
 800e946:	d108      	bne.n	800e95a <_printf_float+0x142>
 800e948:	1cc8      	adds	r0, r1, #3
 800e94a:	db02      	blt.n	800e952 <_printf_float+0x13a>
 800e94c:	6863      	ldr	r3, [r4, #4]
 800e94e:	4299      	cmp	r1, r3
 800e950:	dd41      	ble.n	800e9d6 <_printf_float+0x1be>
 800e952:	f1ab 0b02 	sub.w	fp, fp, #2
 800e956:	fa5f fb8b 	uxtb.w	fp, fp
 800e95a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e95e:	d820      	bhi.n	800e9a2 <_printf_float+0x18a>
 800e960:	3901      	subs	r1, #1
 800e962:	465a      	mov	r2, fp
 800e964:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e968:	9109      	str	r1, [sp, #36]	; 0x24
 800e96a:	f7ff ff17 	bl	800e79c <__exponent>
 800e96e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e970:	1813      	adds	r3, r2, r0
 800e972:	2a01      	cmp	r2, #1
 800e974:	4681      	mov	r9, r0
 800e976:	6123      	str	r3, [r4, #16]
 800e978:	dc02      	bgt.n	800e980 <_printf_float+0x168>
 800e97a:	6822      	ldr	r2, [r4, #0]
 800e97c:	07d2      	lsls	r2, r2, #31
 800e97e:	d501      	bpl.n	800e984 <_printf_float+0x16c>
 800e980:	3301      	adds	r3, #1
 800e982:	6123      	str	r3, [r4, #16]
 800e984:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d09c      	beq.n	800e8c6 <_printf_float+0xae>
 800e98c:	232d      	movs	r3, #45	; 0x2d
 800e98e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e992:	e798      	b.n	800e8c6 <_printf_float+0xae>
 800e994:	9a06      	ldr	r2, [sp, #24]
 800e996:	2a47      	cmp	r2, #71	; 0x47
 800e998:	d1be      	bne.n	800e918 <_printf_float+0x100>
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d1bc      	bne.n	800e918 <_printf_float+0x100>
 800e99e:	2301      	movs	r3, #1
 800e9a0:	e7b9      	b.n	800e916 <_printf_float+0xfe>
 800e9a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e9a6:	d118      	bne.n	800e9da <_printf_float+0x1c2>
 800e9a8:	2900      	cmp	r1, #0
 800e9aa:	6863      	ldr	r3, [r4, #4]
 800e9ac:	dd0b      	ble.n	800e9c6 <_printf_float+0x1ae>
 800e9ae:	6121      	str	r1, [r4, #16]
 800e9b0:	b913      	cbnz	r3, 800e9b8 <_printf_float+0x1a0>
 800e9b2:	6822      	ldr	r2, [r4, #0]
 800e9b4:	07d0      	lsls	r0, r2, #31
 800e9b6:	d502      	bpl.n	800e9be <_printf_float+0x1a6>
 800e9b8:	3301      	adds	r3, #1
 800e9ba:	440b      	add	r3, r1
 800e9bc:	6123      	str	r3, [r4, #16]
 800e9be:	65a1      	str	r1, [r4, #88]	; 0x58
 800e9c0:	f04f 0900 	mov.w	r9, #0
 800e9c4:	e7de      	b.n	800e984 <_printf_float+0x16c>
 800e9c6:	b913      	cbnz	r3, 800e9ce <_printf_float+0x1b6>
 800e9c8:	6822      	ldr	r2, [r4, #0]
 800e9ca:	07d2      	lsls	r2, r2, #31
 800e9cc:	d501      	bpl.n	800e9d2 <_printf_float+0x1ba>
 800e9ce:	3302      	adds	r3, #2
 800e9d0:	e7f4      	b.n	800e9bc <_printf_float+0x1a4>
 800e9d2:	2301      	movs	r3, #1
 800e9d4:	e7f2      	b.n	800e9bc <_printf_float+0x1a4>
 800e9d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e9da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9dc:	4299      	cmp	r1, r3
 800e9de:	db05      	blt.n	800e9ec <_printf_float+0x1d4>
 800e9e0:	6823      	ldr	r3, [r4, #0]
 800e9e2:	6121      	str	r1, [r4, #16]
 800e9e4:	07d8      	lsls	r0, r3, #31
 800e9e6:	d5ea      	bpl.n	800e9be <_printf_float+0x1a6>
 800e9e8:	1c4b      	adds	r3, r1, #1
 800e9ea:	e7e7      	b.n	800e9bc <_printf_float+0x1a4>
 800e9ec:	2900      	cmp	r1, #0
 800e9ee:	bfd4      	ite	le
 800e9f0:	f1c1 0202 	rsble	r2, r1, #2
 800e9f4:	2201      	movgt	r2, #1
 800e9f6:	4413      	add	r3, r2
 800e9f8:	e7e0      	b.n	800e9bc <_printf_float+0x1a4>
 800e9fa:	6823      	ldr	r3, [r4, #0]
 800e9fc:	055a      	lsls	r2, r3, #21
 800e9fe:	d407      	bmi.n	800ea10 <_printf_float+0x1f8>
 800ea00:	6923      	ldr	r3, [r4, #16]
 800ea02:	4642      	mov	r2, r8
 800ea04:	4631      	mov	r1, r6
 800ea06:	4628      	mov	r0, r5
 800ea08:	47b8      	blx	r7
 800ea0a:	3001      	adds	r0, #1
 800ea0c:	d12c      	bne.n	800ea68 <_printf_float+0x250>
 800ea0e:	e764      	b.n	800e8da <_printf_float+0xc2>
 800ea10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ea14:	f240 80e0 	bls.w	800ebd8 <_printf_float+0x3c0>
 800ea18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	2300      	movs	r3, #0
 800ea20:	f7f2 f862 	bl	8000ae8 <__aeabi_dcmpeq>
 800ea24:	2800      	cmp	r0, #0
 800ea26:	d034      	beq.n	800ea92 <_printf_float+0x27a>
 800ea28:	4a37      	ldr	r2, [pc, #220]	; (800eb08 <_printf_float+0x2f0>)
 800ea2a:	2301      	movs	r3, #1
 800ea2c:	4631      	mov	r1, r6
 800ea2e:	4628      	mov	r0, r5
 800ea30:	47b8      	blx	r7
 800ea32:	3001      	adds	r0, #1
 800ea34:	f43f af51 	beq.w	800e8da <_printf_float+0xc2>
 800ea38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ea3c:	429a      	cmp	r2, r3
 800ea3e:	db02      	blt.n	800ea46 <_printf_float+0x22e>
 800ea40:	6823      	ldr	r3, [r4, #0]
 800ea42:	07d8      	lsls	r0, r3, #31
 800ea44:	d510      	bpl.n	800ea68 <_printf_float+0x250>
 800ea46:	ee18 3a10 	vmov	r3, s16
 800ea4a:	4652      	mov	r2, sl
 800ea4c:	4631      	mov	r1, r6
 800ea4e:	4628      	mov	r0, r5
 800ea50:	47b8      	blx	r7
 800ea52:	3001      	adds	r0, #1
 800ea54:	f43f af41 	beq.w	800e8da <_printf_float+0xc2>
 800ea58:	f04f 0800 	mov.w	r8, #0
 800ea5c:	f104 091a 	add.w	r9, r4, #26
 800ea60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea62:	3b01      	subs	r3, #1
 800ea64:	4543      	cmp	r3, r8
 800ea66:	dc09      	bgt.n	800ea7c <_printf_float+0x264>
 800ea68:	6823      	ldr	r3, [r4, #0]
 800ea6a:	079b      	lsls	r3, r3, #30
 800ea6c:	f100 8105 	bmi.w	800ec7a <_printf_float+0x462>
 800ea70:	68e0      	ldr	r0, [r4, #12]
 800ea72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea74:	4298      	cmp	r0, r3
 800ea76:	bfb8      	it	lt
 800ea78:	4618      	movlt	r0, r3
 800ea7a:	e730      	b.n	800e8de <_printf_float+0xc6>
 800ea7c:	2301      	movs	r3, #1
 800ea7e:	464a      	mov	r2, r9
 800ea80:	4631      	mov	r1, r6
 800ea82:	4628      	mov	r0, r5
 800ea84:	47b8      	blx	r7
 800ea86:	3001      	adds	r0, #1
 800ea88:	f43f af27 	beq.w	800e8da <_printf_float+0xc2>
 800ea8c:	f108 0801 	add.w	r8, r8, #1
 800ea90:	e7e6      	b.n	800ea60 <_printf_float+0x248>
 800ea92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	dc39      	bgt.n	800eb0c <_printf_float+0x2f4>
 800ea98:	4a1b      	ldr	r2, [pc, #108]	; (800eb08 <_printf_float+0x2f0>)
 800ea9a:	2301      	movs	r3, #1
 800ea9c:	4631      	mov	r1, r6
 800ea9e:	4628      	mov	r0, r5
 800eaa0:	47b8      	blx	r7
 800eaa2:	3001      	adds	r0, #1
 800eaa4:	f43f af19 	beq.w	800e8da <_printf_float+0xc2>
 800eaa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eaac:	4313      	orrs	r3, r2
 800eaae:	d102      	bne.n	800eab6 <_printf_float+0x29e>
 800eab0:	6823      	ldr	r3, [r4, #0]
 800eab2:	07d9      	lsls	r1, r3, #31
 800eab4:	d5d8      	bpl.n	800ea68 <_printf_float+0x250>
 800eab6:	ee18 3a10 	vmov	r3, s16
 800eaba:	4652      	mov	r2, sl
 800eabc:	4631      	mov	r1, r6
 800eabe:	4628      	mov	r0, r5
 800eac0:	47b8      	blx	r7
 800eac2:	3001      	adds	r0, #1
 800eac4:	f43f af09 	beq.w	800e8da <_printf_float+0xc2>
 800eac8:	f04f 0900 	mov.w	r9, #0
 800eacc:	f104 0a1a 	add.w	sl, r4, #26
 800ead0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ead2:	425b      	negs	r3, r3
 800ead4:	454b      	cmp	r3, r9
 800ead6:	dc01      	bgt.n	800eadc <_printf_float+0x2c4>
 800ead8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eada:	e792      	b.n	800ea02 <_printf_float+0x1ea>
 800eadc:	2301      	movs	r3, #1
 800eade:	4652      	mov	r2, sl
 800eae0:	4631      	mov	r1, r6
 800eae2:	4628      	mov	r0, r5
 800eae4:	47b8      	blx	r7
 800eae6:	3001      	adds	r0, #1
 800eae8:	f43f aef7 	beq.w	800e8da <_printf_float+0xc2>
 800eaec:	f109 0901 	add.w	r9, r9, #1
 800eaf0:	e7ee      	b.n	800ead0 <_printf_float+0x2b8>
 800eaf2:	bf00      	nop
 800eaf4:	7fefffff 	.word	0x7fefffff
 800eaf8:	08013988 	.word	0x08013988
 800eafc:	0801398c 	.word	0x0801398c
 800eb00:	08013994 	.word	0x08013994
 800eb04:	08013990 	.word	0x08013990
 800eb08:	08013c99 	.word	0x08013c99
 800eb0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eb0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eb10:	429a      	cmp	r2, r3
 800eb12:	bfa8      	it	ge
 800eb14:	461a      	movge	r2, r3
 800eb16:	2a00      	cmp	r2, #0
 800eb18:	4691      	mov	r9, r2
 800eb1a:	dc37      	bgt.n	800eb8c <_printf_float+0x374>
 800eb1c:	f04f 0b00 	mov.w	fp, #0
 800eb20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eb24:	f104 021a 	add.w	r2, r4, #26
 800eb28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eb2a:	9305      	str	r3, [sp, #20]
 800eb2c:	eba3 0309 	sub.w	r3, r3, r9
 800eb30:	455b      	cmp	r3, fp
 800eb32:	dc33      	bgt.n	800eb9c <_printf_float+0x384>
 800eb34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eb38:	429a      	cmp	r2, r3
 800eb3a:	db3b      	blt.n	800ebb4 <_printf_float+0x39c>
 800eb3c:	6823      	ldr	r3, [r4, #0]
 800eb3e:	07da      	lsls	r2, r3, #31
 800eb40:	d438      	bmi.n	800ebb4 <_printf_float+0x39c>
 800eb42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eb44:	9b05      	ldr	r3, [sp, #20]
 800eb46:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb48:	1ad3      	subs	r3, r2, r3
 800eb4a:	eba2 0901 	sub.w	r9, r2, r1
 800eb4e:	4599      	cmp	r9, r3
 800eb50:	bfa8      	it	ge
 800eb52:	4699      	movge	r9, r3
 800eb54:	f1b9 0f00 	cmp.w	r9, #0
 800eb58:	dc35      	bgt.n	800ebc6 <_printf_float+0x3ae>
 800eb5a:	f04f 0800 	mov.w	r8, #0
 800eb5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eb62:	f104 0a1a 	add.w	sl, r4, #26
 800eb66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eb6a:	1a9b      	subs	r3, r3, r2
 800eb6c:	eba3 0309 	sub.w	r3, r3, r9
 800eb70:	4543      	cmp	r3, r8
 800eb72:	f77f af79 	ble.w	800ea68 <_printf_float+0x250>
 800eb76:	2301      	movs	r3, #1
 800eb78:	4652      	mov	r2, sl
 800eb7a:	4631      	mov	r1, r6
 800eb7c:	4628      	mov	r0, r5
 800eb7e:	47b8      	blx	r7
 800eb80:	3001      	adds	r0, #1
 800eb82:	f43f aeaa 	beq.w	800e8da <_printf_float+0xc2>
 800eb86:	f108 0801 	add.w	r8, r8, #1
 800eb8a:	e7ec      	b.n	800eb66 <_printf_float+0x34e>
 800eb8c:	4613      	mov	r3, r2
 800eb8e:	4631      	mov	r1, r6
 800eb90:	4642      	mov	r2, r8
 800eb92:	4628      	mov	r0, r5
 800eb94:	47b8      	blx	r7
 800eb96:	3001      	adds	r0, #1
 800eb98:	d1c0      	bne.n	800eb1c <_printf_float+0x304>
 800eb9a:	e69e      	b.n	800e8da <_printf_float+0xc2>
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	4631      	mov	r1, r6
 800eba0:	4628      	mov	r0, r5
 800eba2:	9205      	str	r2, [sp, #20]
 800eba4:	47b8      	blx	r7
 800eba6:	3001      	adds	r0, #1
 800eba8:	f43f ae97 	beq.w	800e8da <_printf_float+0xc2>
 800ebac:	9a05      	ldr	r2, [sp, #20]
 800ebae:	f10b 0b01 	add.w	fp, fp, #1
 800ebb2:	e7b9      	b.n	800eb28 <_printf_float+0x310>
 800ebb4:	ee18 3a10 	vmov	r3, s16
 800ebb8:	4652      	mov	r2, sl
 800ebba:	4631      	mov	r1, r6
 800ebbc:	4628      	mov	r0, r5
 800ebbe:	47b8      	blx	r7
 800ebc0:	3001      	adds	r0, #1
 800ebc2:	d1be      	bne.n	800eb42 <_printf_float+0x32a>
 800ebc4:	e689      	b.n	800e8da <_printf_float+0xc2>
 800ebc6:	9a05      	ldr	r2, [sp, #20]
 800ebc8:	464b      	mov	r3, r9
 800ebca:	4442      	add	r2, r8
 800ebcc:	4631      	mov	r1, r6
 800ebce:	4628      	mov	r0, r5
 800ebd0:	47b8      	blx	r7
 800ebd2:	3001      	adds	r0, #1
 800ebd4:	d1c1      	bne.n	800eb5a <_printf_float+0x342>
 800ebd6:	e680      	b.n	800e8da <_printf_float+0xc2>
 800ebd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ebda:	2a01      	cmp	r2, #1
 800ebdc:	dc01      	bgt.n	800ebe2 <_printf_float+0x3ca>
 800ebde:	07db      	lsls	r3, r3, #31
 800ebe0:	d538      	bpl.n	800ec54 <_printf_float+0x43c>
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	4642      	mov	r2, r8
 800ebe6:	4631      	mov	r1, r6
 800ebe8:	4628      	mov	r0, r5
 800ebea:	47b8      	blx	r7
 800ebec:	3001      	adds	r0, #1
 800ebee:	f43f ae74 	beq.w	800e8da <_printf_float+0xc2>
 800ebf2:	ee18 3a10 	vmov	r3, s16
 800ebf6:	4652      	mov	r2, sl
 800ebf8:	4631      	mov	r1, r6
 800ebfa:	4628      	mov	r0, r5
 800ebfc:	47b8      	blx	r7
 800ebfe:	3001      	adds	r0, #1
 800ec00:	f43f ae6b 	beq.w	800e8da <_printf_float+0xc2>
 800ec04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ec08:	2200      	movs	r2, #0
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	f7f1 ff6c 	bl	8000ae8 <__aeabi_dcmpeq>
 800ec10:	b9d8      	cbnz	r0, 800ec4a <_printf_float+0x432>
 800ec12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec14:	f108 0201 	add.w	r2, r8, #1
 800ec18:	3b01      	subs	r3, #1
 800ec1a:	4631      	mov	r1, r6
 800ec1c:	4628      	mov	r0, r5
 800ec1e:	47b8      	blx	r7
 800ec20:	3001      	adds	r0, #1
 800ec22:	d10e      	bne.n	800ec42 <_printf_float+0x42a>
 800ec24:	e659      	b.n	800e8da <_printf_float+0xc2>
 800ec26:	2301      	movs	r3, #1
 800ec28:	4652      	mov	r2, sl
 800ec2a:	4631      	mov	r1, r6
 800ec2c:	4628      	mov	r0, r5
 800ec2e:	47b8      	blx	r7
 800ec30:	3001      	adds	r0, #1
 800ec32:	f43f ae52 	beq.w	800e8da <_printf_float+0xc2>
 800ec36:	f108 0801 	add.w	r8, r8, #1
 800ec3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec3c:	3b01      	subs	r3, #1
 800ec3e:	4543      	cmp	r3, r8
 800ec40:	dcf1      	bgt.n	800ec26 <_printf_float+0x40e>
 800ec42:	464b      	mov	r3, r9
 800ec44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ec48:	e6dc      	b.n	800ea04 <_printf_float+0x1ec>
 800ec4a:	f04f 0800 	mov.w	r8, #0
 800ec4e:	f104 0a1a 	add.w	sl, r4, #26
 800ec52:	e7f2      	b.n	800ec3a <_printf_float+0x422>
 800ec54:	2301      	movs	r3, #1
 800ec56:	4642      	mov	r2, r8
 800ec58:	e7df      	b.n	800ec1a <_printf_float+0x402>
 800ec5a:	2301      	movs	r3, #1
 800ec5c:	464a      	mov	r2, r9
 800ec5e:	4631      	mov	r1, r6
 800ec60:	4628      	mov	r0, r5
 800ec62:	47b8      	blx	r7
 800ec64:	3001      	adds	r0, #1
 800ec66:	f43f ae38 	beq.w	800e8da <_printf_float+0xc2>
 800ec6a:	f108 0801 	add.w	r8, r8, #1
 800ec6e:	68e3      	ldr	r3, [r4, #12]
 800ec70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ec72:	1a5b      	subs	r3, r3, r1
 800ec74:	4543      	cmp	r3, r8
 800ec76:	dcf0      	bgt.n	800ec5a <_printf_float+0x442>
 800ec78:	e6fa      	b.n	800ea70 <_printf_float+0x258>
 800ec7a:	f04f 0800 	mov.w	r8, #0
 800ec7e:	f104 0919 	add.w	r9, r4, #25
 800ec82:	e7f4      	b.n	800ec6e <_printf_float+0x456>

0800ec84 <_printf_common>:
 800ec84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec88:	4616      	mov	r6, r2
 800ec8a:	4699      	mov	r9, r3
 800ec8c:	688a      	ldr	r2, [r1, #8]
 800ec8e:	690b      	ldr	r3, [r1, #16]
 800ec90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ec94:	4293      	cmp	r3, r2
 800ec96:	bfb8      	it	lt
 800ec98:	4613      	movlt	r3, r2
 800ec9a:	6033      	str	r3, [r6, #0]
 800ec9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eca0:	4607      	mov	r7, r0
 800eca2:	460c      	mov	r4, r1
 800eca4:	b10a      	cbz	r2, 800ecaa <_printf_common+0x26>
 800eca6:	3301      	adds	r3, #1
 800eca8:	6033      	str	r3, [r6, #0]
 800ecaa:	6823      	ldr	r3, [r4, #0]
 800ecac:	0699      	lsls	r1, r3, #26
 800ecae:	bf42      	ittt	mi
 800ecb0:	6833      	ldrmi	r3, [r6, #0]
 800ecb2:	3302      	addmi	r3, #2
 800ecb4:	6033      	strmi	r3, [r6, #0]
 800ecb6:	6825      	ldr	r5, [r4, #0]
 800ecb8:	f015 0506 	ands.w	r5, r5, #6
 800ecbc:	d106      	bne.n	800eccc <_printf_common+0x48>
 800ecbe:	f104 0a19 	add.w	sl, r4, #25
 800ecc2:	68e3      	ldr	r3, [r4, #12]
 800ecc4:	6832      	ldr	r2, [r6, #0]
 800ecc6:	1a9b      	subs	r3, r3, r2
 800ecc8:	42ab      	cmp	r3, r5
 800ecca:	dc26      	bgt.n	800ed1a <_printf_common+0x96>
 800eccc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ecd0:	1e13      	subs	r3, r2, #0
 800ecd2:	6822      	ldr	r2, [r4, #0]
 800ecd4:	bf18      	it	ne
 800ecd6:	2301      	movne	r3, #1
 800ecd8:	0692      	lsls	r2, r2, #26
 800ecda:	d42b      	bmi.n	800ed34 <_printf_common+0xb0>
 800ecdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ece0:	4649      	mov	r1, r9
 800ece2:	4638      	mov	r0, r7
 800ece4:	47c0      	blx	r8
 800ece6:	3001      	adds	r0, #1
 800ece8:	d01e      	beq.n	800ed28 <_printf_common+0xa4>
 800ecea:	6823      	ldr	r3, [r4, #0]
 800ecec:	68e5      	ldr	r5, [r4, #12]
 800ecee:	6832      	ldr	r2, [r6, #0]
 800ecf0:	f003 0306 	and.w	r3, r3, #6
 800ecf4:	2b04      	cmp	r3, #4
 800ecf6:	bf08      	it	eq
 800ecf8:	1aad      	subeq	r5, r5, r2
 800ecfa:	68a3      	ldr	r3, [r4, #8]
 800ecfc:	6922      	ldr	r2, [r4, #16]
 800ecfe:	bf0c      	ite	eq
 800ed00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ed04:	2500      	movne	r5, #0
 800ed06:	4293      	cmp	r3, r2
 800ed08:	bfc4      	itt	gt
 800ed0a:	1a9b      	subgt	r3, r3, r2
 800ed0c:	18ed      	addgt	r5, r5, r3
 800ed0e:	2600      	movs	r6, #0
 800ed10:	341a      	adds	r4, #26
 800ed12:	42b5      	cmp	r5, r6
 800ed14:	d11a      	bne.n	800ed4c <_printf_common+0xc8>
 800ed16:	2000      	movs	r0, #0
 800ed18:	e008      	b.n	800ed2c <_printf_common+0xa8>
 800ed1a:	2301      	movs	r3, #1
 800ed1c:	4652      	mov	r2, sl
 800ed1e:	4649      	mov	r1, r9
 800ed20:	4638      	mov	r0, r7
 800ed22:	47c0      	blx	r8
 800ed24:	3001      	adds	r0, #1
 800ed26:	d103      	bne.n	800ed30 <_printf_common+0xac>
 800ed28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ed2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed30:	3501      	adds	r5, #1
 800ed32:	e7c6      	b.n	800ecc2 <_printf_common+0x3e>
 800ed34:	18e1      	adds	r1, r4, r3
 800ed36:	1c5a      	adds	r2, r3, #1
 800ed38:	2030      	movs	r0, #48	; 0x30
 800ed3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ed3e:	4422      	add	r2, r4
 800ed40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ed44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ed48:	3302      	adds	r3, #2
 800ed4a:	e7c7      	b.n	800ecdc <_printf_common+0x58>
 800ed4c:	2301      	movs	r3, #1
 800ed4e:	4622      	mov	r2, r4
 800ed50:	4649      	mov	r1, r9
 800ed52:	4638      	mov	r0, r7
 800ed54:	47c0      	blx	r8
 800ed56:	3001      	adds	r0, #1
 800ed58:	d0e6      	beq.n	800ed28 <_printf_common+0xa4>
 800ed5a:	3601      	adds	r6, #1
 800ed5c:	e7d9      	b.n	800ed12 <_printf_common+0x8e>
	...

0800ed60 <_printf_i>:
 800ed60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ed64:	460c      	mov	r4, r1
 800ed66:	4691      	mov	r9, r2
 800ed68:	7e27      	ldrb	r7, [r4, #24]
 800ed6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ed6c:	2f78      	cmp	r7, #120	; 0x78
 800ed6e:	4680      	mov	r8, r0
 800ed70:	469a      	mov	sl, r3
 800ed72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ed76:	d807      	bhi.n	800ed88 <_printf_i+0x28>
 800ed78:	2f62      	cmp	r7, #98	; 0x62
 800ed7a:	d80a      	bhi.n	800ed92 <_printf_i+0x32>
 800ed7c:	2f00      	cmp	r7, #0
 800ed7e:	f000 80d8 	beq.w	800ef32 <_printf_i+0x1d2>
 800ed82:	2f58      	cmp	r7, #88	; 0x58
 800ed84:	f000 80a3 	beq.w	800eece <_printf_i+0x16e>
 800ed88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ed8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ed90:	e03a      	b.n	800ee08 <_printf_i+0xa8>
 800ed92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ed96:	2b15      	cmp	r3, #21
 800ed98:	d8f6      	bhi.n	800ed88 <_printf_i+0x28>
 800ed9a:	a001      	add	r0, pc, #4	; (adr r0, 800eda0 <_printf_i+0x40>)
 800ed9c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800eda0:	0800edf9 	.word	0x0800edf9
 800eda4:	0800ee0d 	.word	0x0800ee0d
 800eda8:	0800ed89 	.word	0x0800ed89
 800edac:	0800ed89 	.word	0x0800ed89
 800edb0:	0800ed89 	.word	0x0800ed89
 800edb4:	0800ed89 	.word	0x0800ed89
 800edb8:	0800ee0d 	.word	0x0800ee0d
 800edbc:	0800ed89 	.word	0x0800ed89
 800edc0:	0800ed89 	.word	0x0800ed89
 800edc4:	0800ed89 	.word	0x0800ed89
 800edc8:	0800ed89 	.word	0x0800ed89
 800edcc:	0800ef19 	.word	0x0800ef19
 800edd0:	0800ee3d 	.word	0x0800ee3d
 800edd4:	0800eefb 	.word	0x0800eefb
 800edd8:	0800ed89 	.word	0x0800ed89
 800eddc:	0800ed89 	.word	0x0800ed89
 800ede0:	0800ef3b 	.word	0x0800ef3b
 800ede4:	0800ed89 	.word	0x0800ed89
 800ede8:	0800ee3d 	.word	0x0800ee3d
 800edec:	0800ed89 	.word	0x0800ed89
 800edf0:	0800ed89 	.word	0x0800ed89
 800edf4:	0800ef03 	.word	0x0800ef03
 800edf8:	680b      	ldr	r3, [r1, #0]
 800edfa:	1d1a      	adds	r2, r3, #4
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	600a      	str	r2, [r1, #0]
 800ee00:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ee04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ee08:	2301      	movs	r3, #1
 800ee0a:	e0a3      	b.n	800ef54 <_printf_i+0x1f4>
 800ee0c:	6825      	ldr	r5, [r4, #0]
 800ee0e:	6808      	ldr	r0, [r1, #0]
 800ee10:	062e      	lsls	r6, r5, #24
 800ee12:	f100 0304 	add.w	r3, r0, #4
 800ee16:	d50a      	bpl.n	800ee2e <_printf_i+0xce>
 800ee18:	6805      	ldr	r5, [r0, #0]
 800ee1a:	600b      	str	r3, [r1, #0]
 800ee1c:	2d00      	cmp	r5, #0
 800ee1e:	da03      	bge.n	800ee28 <_printf_i+0xc8>
 800ee20:	232d      	movs	r3, #45	; 0x2d
 800ee22:	426d      	negs	r5, r5
 800ee24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee28:	485e      	ldr	r0, [pc, #376]	; (800efa4 <_printf_i+0x244>)
 800ee2a:	230a      	movs	r3, #10
 800ee2c:	e019      	b.n	800ee62 <_printf_i+0x102>
 800ee2e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ee32:	6805      	ldr	r5, [r0, #0]
 800ee34:	600b      	str	r3, [r1, #0]
 800ee36:	bf18      	it	ne
 800ee38:	b22d      	sxthne	r5, r5
 800ee3a:	e7ef      	b.n	800ee1c <_printf_i+0xbc>
 800ee3c:	680b      	ldr	r3, [r1, #0]
 800ee3e:	6825      	ldr	r5, [r4, #0]
 800ee40:	1d18      	adds	r0, r3, #4
 800ee42:	6008      	str	r0, [r1, #0]
 800ee44:	0628      	lsls	r0, r5, #24
 800ee46:	d501      	bpl.n	800ee4c <_printf_i+0xec>
 800ee48:	681d      	ldr	r5, [r3, #0]
 800ee4a:	e002      	b.n	800ee52 <_printf_i+0xf2>
 800ee4c:	0669      	lsls	r1, r5, #25
 800ee4e:	d5fb      	bpl.n	800ee48 <_printf_i+0xe8>
 800ee50:	881d      	ldrh	r5, [r3, #0]
 800ee52:	4854      	ldr	r0, [pc, #336]	; (800efa4 <_printf_i+0x244>)
 800ee54:	2f6f      	cmp	r7, #111	; 0x6f
 800ee56:	bf0c      	ite	eq
 800ee58:	2308      	moveq	r3, #8
 800ee5a:	230a      	movne	r3, #10
 800ee5c:	2100      	movs	r1, #0
 800ee5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ee62:	6866      	ldr	r6, [r4, #4]
 800ee64:	60a6      	str	r6, [r4, #8]
 800ee66:	2e00      	cmp	r6, #0
 800ee68:	bfa2      	ittt	ge
 800ee6a:	6821      	ldrge	r1, [r4, #0]
 800ee6c:	f021 0104 	bicge.w	r1, r1, #4
 800ee70:	6021      	strge	r1, [r4, #0]
 800ee72:	b90d      	cbnz	r5, 800ee78 <_printf_i+0x118>
 800ee74:	2e00      	cmp	r6, #0
 800ee76:	d04d      	beq.n	800ef14 <_printf_i+0x1b4>
 800ee78:	4616      	mov	r6, r2
 800ee7a:	fbb5 f1f3 	udiv	r1, r5, r3
 800ee7e:	fb03 5711 	mls	r7, r3, r1, r5
 800ee82:	5dc7      	ldrb	r7, [r0, r7]
 800ee84:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ee88:	462f      	mov	r7, r5
 800ee8a:	42bb      	cmp	r3, r7
 800ee8c:	460d      	mov	r5, r1
 800ee8e:	d9f4      	bls.n	800ee7a <_printf_i+0x11a>
 800ee90:	2b08      	cmp	r3, #8
 800ee92:	d10b      	bne.n	800eeac <_printf_i+0x14c>
 800ee94:	6823      	ldr	r3, [r4, #0]
 800ee96:	07df      	lsls	r7, r3, #31
 800ee98:	d508      	bpl.n	800eeac <_printf_i+0x14c>
 800ee9a:	6923      	ldr	r3, [r4, #16]
 800ee9c:	6861      	ldr	r1, [r4, #4]
 800ee9e:	4299      	cmp	r1, r3
 800eea0:	bfde      	ittt	le
 800eea2:	2330      	movle	r3, #48	; 0x30
 800eea4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eea8:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800eeac:	1b92      	subs	r2, r2, r6
 800eeae:	6122      	str	r2, [r4, #16]
 800eeb0:	f8cd a000 	str.w	sl, [sp]
 800eeb4:	464b      	mov	r3, r9
 800eeb6:	aa03      	add	r2, sp, #12
 800eeb8:	4621      	mov	r1, r4
 800eeba:	4640      	mov	r0, r8
 800eebc:	f7ff fee2 	bl	800ec84 <_printf_common>
 800eec0:	3001      	adds	r0, #1
 800eec2:	d14c      	bne.n	800ef5e <_printf_i+0x1fe>
 800eec4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eec8:	b004      	add	sp, #16
 800eeca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eece:	4835      	ldr	r0, [pc, #212]	; (800efa4 <_printf_i+0x244>)
 800eed0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800eed4:	6823      	ldr	r3, [r4, #0]
 800eed6:	680e      	ldr	r6, [r1, #0]
 800eed8:	061f      	lsls	r7, r3, #24
 800eeda:	f856 5b04 	ldr.w	r5, [r6], #4
 800eede:	600e      	str	r6, [r1, #0]
 800eee0:	d514      	bpl.n	800ef0c <_printf_i+0x1ac>
 800eee2:	07d9      	lsls	r1, r3, #31
 800eee4:	bf44      	itt	mi
 800eee6:	f043 0320 	orrmi.w	r3, r3, #32
 800eeea:	6023      	strmi	r3, [r4, #0]
 800eeec:	b91d      	cbnz	r5, 800eef6 <_printf_i+0x196>
 800eeee:	6823      	ldr	r3, [r4, #0]
 800eef0:	f023 0320 	bic.w	r3, r3, #32
 800eef4:	6023      	str	r3, [r4, #0]
 800eef6:	2310      	movs	r3, #16
 800eef8:	e7b0      	b.n	800ee5c <_printf_i+0xfc>
 800eefa:	6823      	ldr	r3, [r4, #0]
 800eefc:	f043 0320 	orr.w	r3, r3, #32
 800ef00:	6023      	str	r3, [r4, #0]
 800ef02:	2378      	movs	r3, #120	; 0x78
 800ef04:	4828      	ldr	r0, [pc, #160]	; (800efa8 <_printf_i+0x248>)
 800ef06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ef0a:	e7e3      	b.n	800eed4 <_printf_i+0x174>
 800ef0c:	065e      	lsls	r6, r3, #25
 800ef0e:	bf48      	it	mi
 800ef10:	b2ad      	uxthmi	r5, r5
 800ef12:	e7e6      	b.n	800eee2 <_printf_i+0x182>
 800ef14:	4616      	mov	r6, r2
 800ef16:	e7bb      	b.n	800ee90 <_printf_i+0x130>
 800ef18:	680b      	ldr	r3, [r1, #0]
 800ef1a:	6826      	ldr	r6, [r4, #0]
 800ef1c:	6960      	ldr	r0, [r4, #20]
 800ef1e:	1d1d      	adds	r5, r3, #4
 800ef20:	600d      	str	r5, [r1, #0]
 800ef22:	0635      	lsls	r5, r6, #24
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	d501      	bpl.n	800ef2c <_printf_i+0x1cc>
 800ef28:	6018      	str	r0, [r3, #0]
 800ef2a:	e002      	b.n	800ef32 <_printf_i+0x1d2>
 800ef2c:	0671      	lsls	r1, r6, #25
 800ef2e:	d5fb      	bpl.n	800ef28 <_printf_i+0x1c8>
 800ef30:	8018      	strh	r0, [r3, #0]
 800ef32:	2300      	movs	r3, #0
 800ef34:	6123      	str	r3, [r4, #16]
 800ef36:	4616      	mov	r6, r2
 800ef38:	e7ba      	b.n	800eeb0 <_printf_i+0x150>
 800ef3a:	680b      	ldr	r3, [r1, #0]
 800ef3c:	1d1a      	adds	r2, r3, #4
 800ef3e:	600a      	str	r2, [r1, #0]
 800ef40:	681e      	ldr	r6, [r3, #0]
 800ef42:	6862      	ldr	r2, [r4, #4]
 800ef44:	2100      	movs	r1, #0
 800ef46:	4630      	mov	r0, r6
 800ef48:	f7f1 f95a 	bl	8000200 <memchr>
 800ef4c:	b108      	cbz	r0, 800ef52 <_printf_i+0x1f2>
 800ef4e:	1b80      	subs	r0, r0, r6
 800ef50:	6060      	str	r0, [r4, #4]
 800ef52:	6863      	ldr	r3, [r4, #4]
 800ef54:	6123      	str	r3, [r4, #16]
 800ef56:	2300      	movs	r3, #0
 800ef58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef5c:	e7a8      	b.n	800eeb0 <_printf_i+0x150>
 800ef5e:	6923      	ldr	r3, [r4, #16]
 800ef60:	4632      	mov	r2, r6
 800ef62:	4649      	mov	r1, r9
 800ef64:	4640      	mov	r0, r8
 800ef66:	47d0      	blx	sl
 800ef68:	3001      	adds	r0, #1
 800ef6a:	d0ab      	beq.n	800eec4 <_printf_i+0x164>
 800ef6c:	6823      	ldr	r3, [r4, #0]
 800ef6e:	079b      	lsls	r3, r3, #30
 800ef70:	d413      	bmi.n	800ef9a <_printf_i+0x23a>
 800ef72:	68e0      	ldr	r0, [r4, #12]
 800ef74:	9b03      	ldr	r3, [sp, #12]
 800ef76:	4298      	cmp	r0, r3
 800ef78:	bfb8      	it	lt
 800ef7a:	4618      	movlt	r0, r3
 800ef7c:	e7a4      	b.n	800eec8 <_printf_i+0x168>
 800ef7e:	2301      	movs	r3, #1
 800ef80:	4632      	mov	r2, r6
 800ef82:	4649      	mov	r1, r9
 800ef84:	4640      	mov	r0, r8
 800ef86:	47d0      	blx	sl
 800ef88:	3001      	adds	r0, #1
 800ef8a:	d09b      	beq.n	800eec4 <_printf_i+0x164>
 800ef8c:	3501      	adds	r5, #1
 800ef8e:	68e3      	ldr	r3, [r4, #12]
 800ef90:	9903      	ldr	r1, [sp, #12]
 800ef92:	1a5b      	subs	r3, r3, r1
 800ef94:	42ab      	cmp	r3, r5
 800ef96:	dcf2      	bgt.n	800ef7e <_printf_i+0x21e>
 800ef98:	e7eb      	b.n	800ef72 <_printf_i+0x212>
 800ef9a:	2500      	movs	r5, #0
 800ef9c:	f104 0619 	add.w	r6, r4, #25
 800efa0:	e7f5      	b.n	800ef8e <_printf_i+0x22e>
 800efa2:	bf00      	nop
 800efa4:	08013998 	.word	0x08013998
 800efa8:	080139a9 	.word	0x080139a9

0800efac <_scanf_float>:
 800efac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efb0:	b087      	sub	sp, #28
 800efb2:	4617      	mov	r7, r2
 800efb4:	9303      	str	r3, [sp, #12]
 800efb6:	688b      	ldr	r3, [r1, #8]
 800efb8:	1e5a      	subs	r2, r3, #1
 800efba:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800efbe:	bf83      	ittte	hi
 800efc0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800efc4:	195b      	addhi	r3, r3, r5
 800efc6:	9302      	strhi	r3, [sp, #8]
 800efc8:	2300      	movls	r3, #0
 800efca:	bf86      	itte	hi
 800efcc:	f240 135d 	movwhi	r3, #349	; 0x15d
 800efd0:	608b      	strhi	r3, [r1, #8]
 800efd2:	9302      	strls	r3, [sp, #8]
 800efd4:	680b      	ldr	r3, [r1, #0]
 800efd6:	468b      	mov	fp, r1
 800efd8:	2500      	movs	r5, #0
 800efda:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800efde:	f84b 3b1c 	str.w	r3, [fp], #28
 800efe2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800efe6:	4680      	mov	r8, r0
 800efe8:	460c      	mov	r4, r1
 800efea:	465e      	mov	r6, fp
 800efec:	46aa      	mov	sl, r5
 800efee:	46a9      	mov	r9, r5
 800eff0:	9501      	str	r5, [sp, #4]
 800eff2:	68a2      	ldr	r2, [r4, #8]
 800eff4:	b152      	cbz	r2, 800f00c <_scanf_float+0x60>
 800eff6:	683b      	ldr	r3, [r7, #0]
 800eff8:	781b      	ldrb	r3, [r3, #0]
 800effa:	2b4e      	cmp	r3, #78	; 0x4e
 800effc:	d864      	bhi.n	800f0c8 <_scanf_float+0x11c>
 800effe:	2b40      	cmp	r3, #64	; 0x40
 800f000:	d83c      	bhi.n	800f07c <_scanf_float+0xd0>
 800f002:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800f006:	b2c8      	uxtb	r0, r1
 800f008:	280e      	cmp	r0, #14
 800f00a:	d93a      	bls.n	800f082 <_scanf_float+0xd6>
 800f00c:	f1b9 0f00 	cmp.w	r9, #0
 800f010:	d003      	beq.n	800f01a <_scanf_float+0x6e>
 800f012:	6823      	ldr	r3, [r4, #0]
 800f014:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f018:	6023      	str	r3, [r4, #0]
 800f01a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f01e:	f1ba 0f01 	cmp.w	sl, #1
 800f022:	f200 8113 	bhi.w	800f24c <_scanf_float+0x2a0>
 800f026:	455e      	cmp	r6, fp
 800f028:	f200 8105 	bhi.w	800f236 <_scanf_float+0x28a>
 800f02c:	2501      	movs	r5, #1
 800f02e:	4628      	mov	r0, r5
 800f030:	b007      	add	sp, #28
 800f032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f036:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f03a:	2a0d      	cmp	r2, #13
 800f03c:	d8e6      	bhi.n	800f00c <_scanf_float+0x60>
 800f03e:	a101      	add	r1, pc, #4	; (adr r1, 800f044 <_scanf_float+0x98>)
 800f040:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f044:	0800f183 	.word	0x0800f183
 800f048:	0800f00d 	.word	0x0800f00d
 800f04c:	0800f00d 	.word	0x0800f00d
 800f050:	0800f00d 	.word	0x0800f00d
 800f054:	0800f1e3 	.word	0x0800f1e3
 800f058:	0800f1bb 	.word	0x0800f1bb
 800f05c:	0800f00d 	.word	0x0800f00d
 800f060:	0800f00d 	.word	0x0800f00d
 800f064:	0800f191 	.word	0x0800f191
 800f068:	0800f00d 	.word	0x0800f00d
 800f06c:	0800f00d 	.word	0x0800f00d
 800f070:	0800f00d 	.word	0x0800f00d
 800f074:	0800f00d 	.word	0x0800f00d
 800f078:	0800f149 	.word	0x0800f149
 800f07c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f080:	e7db      	b.n	800f03a <_scanf_float+0x8e>
 800f082:	290e      	cmp	r1, #14
 800f084:	d8c2      	bhi.n	800f00c <_scanf_float+0x60>
 800f086:	a001      	add	r0, pc, #4	; (adr r0, 800f08c <_scanf_float+0xe0>)
 800f088:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f08c:	0800f13b 	.word	0x0800f13b
 800f090:	0800f00d 	.word	0x0800f00d
 800f094:	0800f13b 	.word	0x0800f13b
 800f098:	0800f1cf 	.word	0x0800f1cf
 800f09c:	0800f00d 	.word	0x0800f00d
 800f0a0:	0800f0e9 	.word	0x0800f0e9
 800f0a4:	0800f125 	.word	0x0800f125
 800f0a8:	0800f125 	.word	0x0800f125
 800f0ac:	0800f125 	.word	0x0800f125
 800f0b0:	0800f125 	.word	0x0800f125
 800f0b4:	0800f125 	.word	0x0800f125
 800f0b8:	0800f125 	.word	0x0800f125
 800f0bc:	0800f125 	.word	0x0800f125
 800f0c0:	0800f125 	.word	0x0800f125
 800f0c4:	0800f125 	.word	0x0800f125
 800f0c8:	2b6e      	cmp	r3, #110	; 0x6e
 800f0ca:	d809      	bhi.n	800f0e0 <_scanf_float+0x134>
 800f0cc:	2b60      	cmp	r3, #96	; 0x60
 800f0ce:	d8b2      	bhi.n	800f036 <_scanf_float+0x8a>
 800f0d0:	2b54      	cmp	r3, #84	; 0x54
 800f0d2:	d077      	beq.n	800f1c4 <_scanf_float+0x218>
 800f0d4:	2b59      	cmp	r3, #89	; 0x59
 800f0d6:	d199      	bne.n	800f00c <_scanf_float+0x60>
 800f0d8:	2d07      	cmp	r5, #7
 800f0da:	d197      	bne.n	800f00c <_scanf_float+0x60>
 800f0dc:	2508      	movs	r5, #8
 800f0de:	e029      	b.n	800f134 <_scanf_float+0x188>
 800f0e0:	2b74      	cmp	r3, #116	; 0x74
 800f0e2:	d06f      	beq.n	800f1c4 <_scanf_float+0x218>
 800f0e4:	2b79      	cmp	r3, #121	; 0x79
 800f0e6:	e7f6      	b.n	800f0d6 <_scanf_float+0x12a>
 800f0e8:	6821      	ldr	r1, [r4, #0]
 800f0ea:	05c8      	lsls	r0, r1, #23
 800f0ec:	d51a      	bpl.n	800f124 <_scanf_float+0x178>
 800f0ee:	9b02      	ldr	r3, [sp, #8]
 800f0f0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f0f4:	6021      	str	r1, [r4, #0]
 800f0f6:	f109 0901 	add.w	r9, r9, #1
 800f0fa:	b11b      	cbz	r3, 800f104 <_scanf_float+0x158>
 800f0fc:	3b01      	subs	r3, #1
 800f0fe:	3201      	adds	r2, #1
 800f100:	9302      	str	r3, [sp, #8]
 800f102:	60a2      	str	r2, [r4, #8]
 800f104:	68a3      	ldr	r3, [r4, #8]
 800f106:	3b01      	subs	r3, #1
 800f108:	60a3      	str	r3, [r4, #8]
 800f10a:	6923      	ldr	r3, [r4, #16]
 800f10c:	3301      	adds	r3, #1
 800f10e:	6123      	str	r3, [r4, #16]
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	3b01      	subs	r3, #1
 800f114:	2b00      	cmp	r3, #0
 800f116:	607b      	str	r3, [r7, #4]
 800f118:	f340 8084 	ble.w	800f224 <_scanf_float+0x278>
 800f11c:	683b      	ldr	r3, [r7, #0]
 800f11e:	3301      	adds	r3, #1
 800f120:	603b      	str	r3, [r7, #0]
 800f122:	e766      	b.n	800eff2 <_scanf_float+0x46>
 800f124:	eb1a 0f05 	cmn.w	sl, r5
 800f128:	f47f af70 	bne.w	800f00c <_scanf_float+0x60>
 800f12c:	6822      	ldr	r2, [r4, #0]
 800f12e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f132:	6022      	str	r2, [r4, #0]
 800f134:	f806 3b01 	strb.w	r3, [r6], #1
 800f138:	e7e4      	b.n	800f104 <_scanf_float+0x158>
 800f13a:	6822      	ldr	r2, [r4, #0]
 800f13c:	0610      	lsls	r0, r2, #24
 800f13e:	f57f af65 	bpl.w	800f00c <_scanf_float+0x60>
 800f142:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f146:	e7f4      	b.n	800f132 <_scanf_float+0x186>
 800f148:	f1ba 0f00 	cmp.w	sl, #0
 800f14c:	d10e      	bne.n	800f16c <_scanf_float+0x1c0>
 800f14e:	f1b9 0f00 	cmp.w	r9, #0
 800f152:	d10e      	bne.n	800f172 <_scanf_float+0x1c6>
 800f154:	6822      	ldr	r2, [r4, #0]
 800f156:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f15a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f15e:	d108      	bne.n	800f172 <_scanf_float+0x1c6>
 800f160:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f164:	6022      	str	r2, [r4, #0]
 800f166:	f04f 0a01 	mov.w	sl, #1
 800f16a:	e7e3      	b.n	800f134 <_scanf_float+0x188>
 800f16c:	f1ba 0f02 	cmp.w	sl, #2
 800f170:	d055      	beq.n	800f21e <_scanf_float+0x272>
 800f172:	2d01      	cmp	r5, #1
 800f174:	d002      	beq.n	800f17c <_scanf_float+0x1d0>
 800f176:	2d04      	cmp	r5, #4
 800f178:	f47f af48 	bne.w	800f00c <_scanf_float+0x60>
 800f17c:	3501      	adds	r5, #1
 800f17e:	b2ed      	uxtb	r5, r5
 800f180:	e7d8      	b.n	800f134 <_scanf_float+0x188>
 800f182:	f1ba 0f01 	cmp.w	sl, #1
 800f186:	f47f af41 	bne.w	800f00c <_scanf_float+0x60>
 800f18a:	f04f 0a02 	mov.w	sl, #2
 800f18e:	e7d1      	b.n	800f134 <_scanf_float+0x188>
 800f190:	b97d      	cbnz	r5, 800f1b2 <_scanf_float+0x206>
 800f192:	f1b9 0f00 	cmp.w	r9, #0
 800f196:	f47f af3c 	bne.w	800f012 <_scanf_float+0x66>
 800f19a:	6822      	ldr	r2, [r4, #0]
 800f19c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f1a0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f1a4:	f47f af39 	bne.w	800f01a <_scanf_float+0x6e>
 800f1a8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f1ac:	6022      	str	r2, [r4, #0]
 800f1ae:	2501      	movs	r5, #1
 800f1b0:	e7c0      	b.n	800f134 <_scanf_float+0x188>
 800f1b2:	2d03      	cmp	r5, #3
 800f1b4:	d0e2      	beq.n	800f17c <_scanf_float+0x1d0>
 800f1b6:	2d05      	cmp	r5, #5
 800f1b8:	e7de      	b.n	800f178 <_scanf_float+0x1cc>
 800f1ba:	2d02      	cmp	r5, #2
 800f1bc:	f47f af26 	bne.w	800f00c <_scanf_float+0x60>
 800f1c0:	2503      	movs	r5, #3
 800f1c2:	e7b7      	b.n	800f134 <_scanf_float+0x188>
 800f1c4:	2d06      	cmp	r5, #6
 800f1c6:	f47f af21 	bne.w	800f00c <_scanf_float+0x60>
 800f1ca:	2507      	movs	r5, #7
 800f1cc:	e7b2      	b.n	800f134 <_scanf_float+0x188>
 800f1ce:	6822      	ldr	r2, [r4, #0]
 800f1d0:	0591      	lsls	r1, r2, #22
 800f1d2:	f57f af1b 	bpl.w	800f00c <_scanf_float+0x60>
 800f1d6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f1da:	6022      	str	r2, [r4, #0]
 800f1dc:	f8cd 9004 	str.w	r9, [sp, #4]
 800f1e0:	e7a8      	b.n	800f134 <_scanf_float+0x188>
 800f1e2:	6822      	ldr	r2, [r4, #0]
 800f1e4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f1e8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f1ec:	d006      	beq.n	800f1fc <_scanf_float+0x250>
 800f1ee:	0550      	lsls	r0, r2, #21
 800f1f0:	f57f af0c 	bpl.w	800f00c <_scanf_float+0x60>
 800f1f4:	f1b9 0f00 	cmp.w	r9, #0
 800f1f8:	f43f af0f 	beq.w	800f01a <_scanf_float+0x6e>
 800f1fc:	0591      	lsls	r1, r2, #22
 800f1fe:	bf58      	it	pl
 800f200:	9901      	ldrpl	r1, [sp, #4]
 800f202:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f206:	bf58      	it	pl
 800f208:	eba9 0101 	subpl.w	r1, r9, r1
 800f20c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f210:	bf58      	it	pl
 800f212:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f216:	6022      	str	r2, [r4, #0]
 800f218:	f04f 0900 	mov.w	r9, #0
 800f21c:	e78a      	b.n	800f134 <_scanf_float+0x188>
 800f21e:	f04f 0a03 	mov.w	sl, #3
 800f222:	e787      	b.n	800f134 <_scanf_float+0x188>
 800f224:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f228:	4639      	mov	r1, r7
 800f22a:	4640      	mov	r0, r8
 800f22c:	4798      	blx	r3
 800f22e:	2800      	cmp	r0, #0
 800f230:	f43f aedf 	beq.w	800eff2 <_scanf_float+0x46>
 800f234:	e6ea      	b.n	800f00c <_scanf_float+0x60>
 800f236:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f23a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f23e:	463a      	mov	r2, r7
 800f240:	4640      	mov	r0, r8
 800f242:	4798      	blx	r3
 800f244:	6923      	ldr	r3, [r4, #16]
 800f246:	3b01      	subs	r3, #1
 800f248:	6123      	str	r3, [r4, #16]
 800f24a:	e6ec      	b.n	800f026 <_scanf_float+0x7a>
 800f24c:	1e6b      	subs	r3, r5, #1
 800f24e:	2b06      	cmp	r3, #6
 800f250:	d825      	bhi.n	800f29e <_scanf_float+0x2f2>
 800f252:	2d02      	cmp	r5, #2
 800f254:	d836      	bhi.n	800f2c4 <_scanf_float+0x318>
 800f256:	455e      	cmp	r6, fp
 800f258:	f67f aee8 	bls.w	800f02c <_scanf_float+0x80>
 800f25c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f260:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f264:	463a      	mov	r2, r7
 800f266:	4640      	mov	r0, r8
 800f268:	4798      	blx	r3
 800f26a:	6923      	ldr	r3, [r4, #16]
 800f26c:	3b01      	subs	r3, #1
 800f26e:	6123      	str	r3, [r4, #16]
 800f270:	e7f1      	b.n	800f256 <_scanf_float+0x2aa>
 800f272:	9802      	ldr	r0, [sp, #8]
 800f274:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f278:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f27c:	9002      	str	r0, [sp, #8]
 800f27e:	463a      	mov	r2, r7
 800f280:	4640      	mov	r0, r8
 800f282:	4798      	blx	r3
 800f284:	6923      	ldr	r3, [r4, #16]
 800f286:	3b01      	subs	r3, #1
 800f288:	6123      	str	r3, [r4, #16]
 800f28a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f28e:	fa5f fa8a 	uxtb.w	sl, sl
 800f292:	f1ba 0f02 	cmp.w	sl, #2
 800f296:	d1ec      	bne.n	800f272 <_scanf_float+0x2c6>
 800f298:	3d03      	subs	r5, #3
 800f29a:	b2ed      	uxtb	r5, r5
 800f29c:	1b76      	subs	r6, r6, r5
 800f29e:	6823      	ldr	r3, [r4, #0]
 800f2a0:	05da      	lsls	r2, r3, #23
 800f2a2:	d52f      	bpl.n	800f304 <_scanf_float+0x358>
 800f2a4:	055b      	lsls	r3, r3, #21
 800f2a6:	d510      	bpl.n	800f2ca <_scanf_float+0x31e>
 800f2a8:	455e      	cmp	r6, fp
 800f2aa:	f67f aebf 	bls.w	800f02c <_scanf_float+0x80>
 800f2ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f2b6:	463a      	mov	r2, r7
 800f2b8:	4640      	mov	r0, r8
 800f2ba:	4798      	blx	r3
 800f2bc:	6923      	ldr	r3, [r4, #16]
 800f2be:	3b01      	subs	r3, #1
 800f2c0:	6123      	str	r3, [r4, #16]
 800f2c2:	e7f1      	b.n	800f2a8 <_scanf_float+0x2fc>
 800f2c4:	46aa      	mov	sl, r5
 800f2c6:	9602      	str	r6, [sp, #8]
 800f2c8:	e7df      	b.n	800f28a <_scanf_float+0x2de>
 800f2ca:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f2ce:	6923      	ldr	r3, [r4, #16]
 800f2d0:	2965      	cmp	r1, #101	; 0x65
 800f2d2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800f2d6:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800f2da:	6123      	str	r3, [r4, #16]
 800f2dc:	d00c      	beq.n	800f2f8 <_scanf_float+0x34c>
 800f2de:	2945      	cmp	r1, #69	; 0x45
 800f2e0:	d00a      	beq.n	800f2f8 <_scanf_float+0x34c>
 800f2e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2e6:	463a      	mov	r2, r7
 800f2e8:	4640      	mov	r0, r8
 800f2ea:	4798      	blx	r3
 800f2ec:	6923      	ldr	r3, [r4, #16]
 800f2ee:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f2f2:	3b01      	subs	r3, #1
 800f2f4:	1eb5      	subs	r5, r6, #2
 800f2f6:	6123      	str	r3, [r4, #16]
 800f2f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f2fc:	463a      	mov	r2, r7
 800f2fe:	4640      	mov	r0, r8
 800f300:	4798      	blx	r3
 800f302:	462e      	mov	r6, r5
 800f304:	6825      	ldr	r5, [r4, #0]
 800f306:	f015 0510 	ands.w	r5, r5, #16
 800f30a:	d158      	bne.n	800f3be <_scanf_float+0x412>
 800f30c:	7035      	strb	r5, [r6, #0]
 800f30e:	6823      	ldr	r3, [r4, #0]
 800f310:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f314:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f318:	d11c      	bne.n	800f354 <_scanf_float+0x3a8>
 800f31a:	9b01      	ldr	r3, [sp, #4]
 800f31c:	454b      	cmp	r3, r9
 800f31e:	eba3 0209 	sub.w	r2, r3, r9
 800f322:	d124      	bne.n	800f36e <_scanf_float+0x3c2>
 800f324:	2200      	movs	r2, #0
 800f326:	4659      	mov	r1, fp
 800f328:	4640      	mov	r0, r8
 800f32a:	f000 ff9b 	bl	8010264 <_strtod_r>
 800f32e:	9b03      	ldr	r3, [sp, #12]
 800f330:	6821      	ldr	r1, [r4, #0]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	f011 0f02 	tst.w	r1, #2
 800f338:	ec57 6b10 	vmov	r6, r7, d0
 800f33c:	f103 0204 	add.w	r2, r3, #4
 800f340:	d020      	beq.n	800f384 <_scanf_float+0x3d8>
 800f342:	9903      	ldr	r1, [sp, #12]
 800f344:	600a      	str	r2, [r1, #0]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	e9c3 6700 	strd	r6, r7, [r3]
 800f34c:	68e3      	ldr	r3, [r4, #12]
 800f34e:	3301      	adds	r3, #1
 800f350:	60e3      	str	r3, [r4, #12]
 800f352:	e66c      	b.n	800f02e <_scanf_float+0x82>
 800f354:	9b04      	ldr	r3, [sp, #16]
 800f356:	2b00      	cmp	r3, #0
 800f358:	d0e4      	beq.n	800f324 <_scanf_float+0x378>
 800f35a:	9905      	ldr	r1, [sp, #20]
 800f35c:	230a      	movs	r3, #10
 800f35e:	462a      	mov	r2, r5
 800f360:	3101      	adds	r1, #1
 800f362:	4640      	mov	r0, r8
 800f364:	f001 f808 	bl	8010378 <_strtol_r>
 800f368:	9b04      	ldr	r3, [sp, #16]
 800f36a:	9e05      	ldr	r6, [sp, #20]
 800f36c:	1ac2      	subs	r2, r0, r3
 800f36e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f372:	429e      	cmp	r6, r3
 800f374:	bf28      	it	cs
 800f376:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f37a:	4912      	ldr	r1, [pc, #72]	; (800f3c4 <_scanf_float+0x418>)
 800f37c:	4630      	mov	r0, r6
 800f37e:	f000 f8a5 	bl	800f4cc <siprintf>
 800f382:	e7cf      	b.n	800f324 <_scanf_float+0x378>
 800f384:	f011 0f04 	tst.w	r1, #4
 800f388:	9903      	ldr	r1, [sp, #12]
 800f38a:	600a      	str	r2, [r1, #0]
 800f38c:	d1db      	bne.n	800f346 <_scanf_float+0x39a>
 800f38e:	f8d3 8000 	ldr.w	r8, [r3]
 800f392:	ee10 2a10 	vmov	r2, s0
 800f396:	ee10 0a10 	vmov	r0, s0
 800f39a:	463b      	mov	r3, r7
 800f39c:	4639      	mov	r1, r7
 800f39e:	f7f1 fbd5 	bl	8000b4c <__aeabi_dcmpun>
 800f3a2:	b128      	cbz	r0, 800f3b0 <_scanf_float+0x404>
 800f3a4:	4808      	ldr	r0, [pc, #32]	; (800f3c8 <_scanf_float+0x41c>)
 800f3a6:	f000 f88b 	bl	800f4c0 <nanf>
 800f3aa:	ed88 0a00 	vstr	s0, [r8]
 800f3ae:	e7cd      	b.n	800f34c <_scanf_float+0x3a0>
 800f3b0:	4630      	mov	r0, r6
 800f3b2:	4639      	mov	r1, r7
 800f3b4:	f7f1 fc28 	bl	8000c08 <__aeabi_d2f>
 800f3b8:	f8c8 0000 	str.w	r0, [r8]
 800f3bc:	e7c6      	b.n	800f34c <_scanf_float+0x3a0>
 800f3be:	2500      	movs	r5, #0
 800f3c0:	e635      	b.n	800f02e <_scanf_float+0x82>
 800f3c2:	bf00      	nop
 800f3c4:	080139ba 	.word	0x080139ba
 800f3c8:	08013ceb 	.word	0x08013ceb

0800f3cc <cleanup_glue>:
 800f3cc:	b538      	push	{r3, r4, r5, lr}
 800f3ce:	460c      	mov	r4, r1
 800f3d0:	6809      	ldr	r1, [r1, #0]
 800f3d2:	4605      	mov	r5, r0
 800f3d4:	b109      	cbz	r1, 800f3da <cleanup_glue+0xe>
 800f3d6:	f7ff fff9 	bl	800f3cc <cleanup_glue>
 800f3da:	4621      	mov	r1, r4
 800f3dc:	4628      	mov	r0, r5
 800f3de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f3e2:	f002 bfd9 	b.w	8012398 <_free_r>
	...

0800f3e8 <_reclaim_reent>:
 800f3e8:	4b2c      	ldr	r3, [pc, #176]	; (800f49c <_reclaim_reent+0xb4>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	4283      	cmp	r3, r0
 800f3ee:	b570      	push	{r4, r5, r6, lr}
 800f3f0:	4604      	mov	r4, r0
 800f3f2:	d051      	beq.n	800f498 <_reclaim_reent+0xb0>
 800f3f4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f3f6:	b143      	cbz	r3, 800f40a <_reclaim_reent+0x22>
 800f3f8:	68db      	ldr	r3, [r3, #12]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d14a      	bne.n	800f494 <_reclaim_reent+0xac>
 800f3fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f400:	6819      	ldr	r1, [r3, #0]
 800f402:	b111      	cbz	r1, 800f40a <_reclaim_reent+0x22>
 800f404:	4620      	mov	r0, r4
 800f406:	f002 ffc7 	bl	8012398 <_free_r>
 800f40a:	6961      	ldr	r1, [r4, #20]
 800f40c:	b111      	cbz	r1, 800f414 <_reclaim_reent+0x2c>
 800f40e:	4620      	mov	r0, r4
 800f410:	f002 ffc2 	bl	8012398 <_free_r>
 800f414:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f416:	b111      	cbz	r1, 800f41e <_reclaim_reent+0x36>
 800f418:	4620      	mov	r0, r4
 800f41a:	f002 ffbd 	bl	8012398 <_free_r>
 800f41e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f420:	b111      	cbz	r1, 800f428 <_reclaim_reent+0x40>
 800f422:	4620      	mov	r0, r4
 800f424:	f002 ffb8 	bl	8012398 <_free_r>
 800f428:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f42a:	b111      	cbz	r1, 800f432 <_reclaim_reent+0x4a>
 800f42c:	4620      	mov	r0, r4
 800f42e:	f002 ffb3 	bl	8012398 <_free_r>
 800f432:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f434:	b111      	cbz	r1, 800f43c <_reclaim_reent+0x54>
 800f436:	4620      	mov	r0, r4
 800f438:	f002 ffae 	bl	8012398 <_free_r>
 800f43c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f43e:	b111      	cbz	r1, 800f446 <_reclaim_reent+0x5e>
 800f440:	4620      	mov	r0, r4
 800f442:	f002 ffa9 	bl	8012398 <_free_r>
 800f446:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f448:	b111      	cbz	r1, 800f450 <_reclaim_reent+0x68>
 800f44a:	4620      	mov	r0, r4
 800f44c:	f002 ffa4 	bl	8012398 <_free_r>
 800f450:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f452:	b111      	cbz	r1, 800f45a <_reclaim_reent+0x72>
 800f454:	4620      	mov	r0, r4
 800f456:	f002 ff9f 	bl	8012398 <_free_r>
 800f45a:	69a3      	ldr	r3, [r4, #24]
 800f45c:	b1e3      	cbz	r3, 800f498 <_reclaim_reent+0xb0>
 800f45e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f460:	4620      	mov	r0, r4
 800f462:	4798      	blx	r3
 800f464:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f466:	b1b9      	cbz	r1, 800f498 <_reclaim_reent+0xb0>
 800f468:	4620      	mov	r0, r4
 800f46a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f46e:	f7ff bfad 	b.w	800f3cc <cleanup_glue>
 800f472:	5949      	ldr	r1, [r1, r5]
 800f474:	b941      	cbnz	r1, 800f488 <_reclaim_reent+0xa0>
 800f476:	3504      	adds	r5, #4
 800f478:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f47a:	2d80      	cmp	r5, #128	; 0x80
 800f47c:	68d9      	ldr	r1, [r3, #12]
 800f47e:	d1f8      	bne.n	800f472 <_reclaim_reent+0x8a>
 800f480:	4620      	mov	r0, r4
 800f482:	f002 ff89 	bl	8012398 <_free_r>
 800f486:	e7ba      	b.n	800f3fe <_reclaim_reent+0x16>
 800f488:	680e      	ldr	r6, [r1, #0]
 800f48a:	4620      	mov	r0, r4
 800f48c:	f002 ff84 	bl	8012398 <_free_r>
 800f490:	4631      	mov	r1, r6
 800f492:	e7ef      	b.n	800f474 <_reclaim_reent+0x8c>
 800f494:	2500      	movs	r5, #0
 800f496:	e7ef      	b.n	800f478 <_reclaim_reent+0x90>
 800f498:	bd70      	pop	{r4, r5, r6, pc}
 800f49a:	bf00      	nop
 800f49c:	20000198 	.word	0x20000198

0800f4a0 <_sbrk_r>:
 800f4a0:	b538      	push	{r3, r4, r5, lr}
 800f4a2:	4d06      	ldr	r5, [pc, #24]	; (800f4bc <_sbrk_r+0x1c>)
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	4604      	mov	r4, r0
 800f4a8:	4608      	mov	r0, r1
 800f4aa:	602b      	str	r3, [r5, #0]
 800f4ac:	f7f3 fc18 	bl	8002ce0 <_sbrk>
 800f4b0:	1c43      	adds	r3, r0, #1
 800f4b2:	d102      	bne.n	800f4ba <_sbrk_r+0x1a>
 800f4b4:	682b      	ldr	r3, [r5, #0]
 800f4b6:	b103      	cbz	r3, 800f4ba <_sbrk_r+0x1a>
 800f4b8:	6023      	str	r3, [r4, #0]
 800f4ba:	bd38      	pop	{r3, r4, r5, pc}
 800f4bc:	20007628 	.word	0x20007628

0800f4c0 <nanf>:
 800f4c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f4c8 <nanf+0x8>
 800f4c4:	4770      	bx	lr
 800f4c6:	bf00      	nop
 800f4c8:	7fc00000 	.word	0x7fc00000

0800f4cc <siprintf>:
 800f4cc:	b40e      	push	{r1, r2, r3}
 800f4ce:	b500      	push	{lr}
 800f4d0:	b09c      	sub	sp, #112	; 0x70
 800f4d2:	ab1d      	add	r3, sp, #116	; 0x74
 800f4d4:	9002      	str	r0, [sp, #8]
 800f4d6:	9006      	str	r0, [sp, #24]
 800f4d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f4dc:	4809      	ldr	r0, [pc, #36]	; (800f504 <siprintf+0x38>)
 800f4de:	9107      	str	r1, [sp, #28]
 800f4e0:	9104      	str	r1, [sp, #16]
 800f4e2:	4909      	ldr	r1, [pc, #36]	; (800f508 <siprintf+0x3c>)
 800f4e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4e8:	9105      	str	r1, [sp, #20]
 800f4ea:	6800      	ldr	r0, [r0, #0]
 800f4ec:	9301      	str	r3, [sp, #4]
 800f4ee:	a902      	add	r1, sp, #8
 800f4f0:	f002 fffe 	bl	80124f0 <_svfiprintf_r>
 800f4f4:	9b02      	ldr	r3, [sp, #8]
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	701a      	strb	r2, [r3, #0]
 800f4fa:	b01c      	add	sp, #112	; 0x70
 800f4fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f500:	b003      	add	sp, #12
 800f502:	4770      	bx	lr
 800f504:	20000198 	.word	0x20000198
 800f508:	ffff0208 	.word	0xffff0208

0800f50c <siscanf>:
 800f50c:	b40e      	push	{r1, r2, r3}
 800f50e:	b510      	push	{r4, lr}
 800f510:	b09f      	sub	sp, #124	; 0x7c
 800f512:	ac21      	add	r4, sp, #132	; 0x84
 800f514:	f44f 7101 	mov.w	r1, #516	; 0x204
 800f518:	f854 2b04 	ldr.w	r2, [r4], #4
 800f51c:	9201      	str	r2, [sp, #4]
 800f51e:	f8ad 101c 	strh.w	r1, [sp, #28]
 800f522:	9004      	str	r0, [sp, #16]
 800f524:	9008      	str	r0, [sp, #32]
 800f526:	f7f0 fe63 	bl	80001f0 <strlen>
 800f52a:	4b0c      	ldr	r3, [pc, #48]	; (800f55c <siscanf+0x50>)
 800f52c:	9005      	str	r0, [sp, #20]
 800f52e:	9009      	str	r0, [sp, #36]	; 0x24
 800f530:	930d      	str	r3, [sp, #52]	; 0x34
 800f532:	480b      	ldr	r0, [pc, #44]	; (800f560 <siscanf+0x54>)
 800f534:	9a01      	ldr	r2, [sp, #4]
 800f536:	6800      	ldr	r0, [r0, #0]
 800f538:	9403      	str	r4, [sp, #12]
 800f53a:	2300      	movs	r3, #0
 800f53c:	9311      	str	r3, [sp, #68]	; 0x44
 800f53e:	9316      	str	r3, [sp, #88]	; 0x58
 800f540:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f544:	f8ad 301e 	strh.w	r3, [sp, #30]
 800f548:	a904      	add	r1, sp, #16
 800f54a:	4623      	mov	r3, r4
 800f54c:	f003 f92a 	bl	80127a4 <__ssvfiscanf_r>
 800f550:	b01f      	add	sp, #124	; 0x7c
 800f552:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f556:	b003      	add	sp, #12
 800f558:	4770      	bx	lr
 800f55a:	bf00      	nop
 800f55c:	0800f587 	.word	0x0800f587
 800f560:	20000198 	.word	0x20000198

0800f564 <__sread>:
 800f564:	b510      	push	{r4, lr}
 800f566:	460c      	mov	r4, r1
 800f568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f56c:	f003 fbde 	bl	8012d2c <_read_r>
 800f570:	2800      	cmp	r0, #0
 800f572:	bfab      	itete	ge
 800f574:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f576:	89a3      	ldrhlt	r3, [r4, #12]
 800f578:	181b      	addge	r3, r3, r0
 800f57a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f57e:	bfac      	ite	ge
 800f580:	6563      	strge	r3, [r4, #84]	; 0x54
 800f582:	81a3      	strhlt	r3, [r4, #12]
 800f584:	bd10      	pop	{r4, pc}

0800f586 <__seofread>:
 800f586:	2000      	movs	r0, #0
 800f588:	4770      	bx	lr

0800f58a <__swrite>:
 800f58a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f58e:	461f      	mov	r7, r3
 800f590:	898b      	ldrh	r3, [r1, #12]
 800f592:	05db      	lsls	r3, r3, #23
 800f594:	4605      	mov	r5, r0
 800f596:	460c      	mov	r4, r1
 800f598:	4616      	mov	r6, r2
 800f59a:	d505      	bpl.n	800f5a8 <__swrite+0x1e>
 800f59c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5a0:	2302      	movs	r3, #2
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	f002 f9f6 	bl	8011994 <_lseek_r>
 800f5a8:	89a3      	ldrh	r3, [r4, #12]
 800f5aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f5b2:	81a3      	strh	r3, [r4, #12]
 800f5b4:	4632      	mov	r2, r6
 800f5b6:	463b      	mov	r3, r7
 800f5b8:	4628      	mov	r0, r5
 800f5ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f5be:	f000 bf17 	b.w	80103f0 <_write_r>

0800f5c2 <__sseek>:
 800f5c2:	b510      	push	{r4, lr}
 800f5c4:	460c      	mov	r4, r1
 800f5c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5ca:	f002 f9e3 	bl	8011994 <_lseek_r>
 800f5ce:	1c43      	adds	r3, r0, #1
 800f5d0:	89a3      	ldrh	r3, [r4, #12]
 800f5d2:	bf15      	itete	ne
 800f5d4:	6560      	strne	r0, [r4, #84]	; 0x54
 800f5d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f5da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f5de:	81a3      	strheq	r3, [r4, #12]
 800f5e0:	bf18      	it	ne
 800f5e2:	81a3      	strhne	r3, [r4, #12]
 800f5e4:	bd10      	pop	{r4, pc}

0800f5e6 <__sclose>:
 800f5e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5ea:	f000 bf13 	b.w	8010414 <_close_r>

0800f5ee <strncmp>:
 800f5ee:	b510      	push	{r4, lr}
 800f5f0:	b16a      	cbz	r2, 800f60e <strncmp+0x20>
 800f5f2:	3901      	subs	r1, #1
 800f5f4:	1884      	adds	r4, r0, r2
 800f5f6:	f810 3b01 	ldrb.w	r3, [r0], #1
 800f5fa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f5fe:	4293      	cmp	r3, r2
 800f600:	d103      	bne.n	800f60a <strncmp+0x1c>
 800f602:	42a0      	cmp	r0, r4
 800f604:	d001      	beq.n	800f60a <strncmp+0x1c>
 800f606:	2b00      	cmp	r3, #0
 800f608:	d1f5      	bne.n	800f5f6 <strncmp+0x8>
 800f60a:	1a98      	subs	r0, r3, r2
 800f60c:	bd10      	pop	{r4, pc}
 800f60e:	4610      	mov	r0, r2
 800f610:	e7fc      	b.n	800f60c <strncmp+0x1e>

0800f612 <sulp>:
 800f612:	b570      	push	{r4, r5, r6, lr}
 800f614:	4604      	mov	r4, r0
 800f616:	460d      	mov	r5, r1
 800f618:	ec45 4b10 	vmov	d0, r4, r5
 800f61c:	4616      	mov	r6, r2
 800f61e:	f002 fd5d 	bl	80120dc <__ulp>
 800f622:	ec51 0b10 	vmov	r0, r1, d0
 800f626:	b17e      	cbz	r6, 800f648 <sulp+0x36>
 800f628:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f62c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f630:	2b00      	cmp	r3, #0
 800f632:	dd09      	ble.n	800f648 <sulp+0x36>
 800f634:	051b      	lsls	r3, r3, #20
 800f636:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800f63a:	2400      	movs	r4, #0
 800f63c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800f640:	4622      	mov	r2, r4
 800f642:	462b      	mov	r3, r5
 800f644:	f7f0 ffe8 	bl	8000618 <__aeabi_dmul>
 800f648:	bd70      	pop	{r4, r5, r6, pc}
 800f64a:	0000      	movs	r0, r0
 800f64c:	0000      	movs	r0, r0
	...

0800f650 <_strtod_l>:
 800f650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f654:	b0a3      	sub	sp, #140	; 0x8c
 800f656:	461f      	mov	r7, r3
 800f658:	2300      	movs	r3, #0
 800f65a:	931e      	str	r3, [sp, #120]	; 0x78
 800f65c:	4ba4      	ldr	r3, [pc, #656]	; (800f8f0 <_strtod_l+0x2a0>)
 800f65e:	9219      	str	r2, [sp, #100]	; 0x64
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	9307      	str	r3, [sp, #28]
 800f664:	4604      	mov	r4, r0
 800f666:	4618      	mov	r0, r3
 800f668:	4688      	mov	r8, r1
 800f66a:	f7f0 fdc1 	bl	80001f0 <strlen>
 800f66e:	f04f 0a00 	mov.w	sl, #0
 800f672:	4605      	mov	r5, r0
 800f674:	f04f 0b00 	mov.w	fp, #0
 800f678:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f67c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f67e:	781a      	ldrb	r2, [r3, #0]
 800f680:	2a2b      	cmp	r2, #43	; 0x2b
 800f682:	d04c      	beq.n	800f71e <_strtod_l+0xce>
 800f684:	d839      	bhi.n	800f6fa <_strtod_l+0xaa>
 800f686:	2a0d      	cmp	r2, #13
 800f688:	d832      	bhi.n	800f6f0 <_strtod_l+0xa0>
 800f68a:	2a08      	cmp	r2, #8
 800f68c:	d832      	bhi.n	800f6f4 <_strtod_l+0xa4>
 800f68e:	2a00      	cmp	r2, #0
 800f690:	d03c      	beq.n	800f70c <_strtod_l+0xbc>
 800f692:	2300      	movs	r3, #0
 800f694:	930e      	str	r3, [sp, #56]	; 0x38
 800f696:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800f698:	7833      	ldrb	r3, [r6, #0]
 800f69a:	2b30      	cmp	r3, #48	; 0x30
 800f69c:	f040 80b4 	bne.w	800f808 <_strtod_l+0x1b8>
 800f6a0:	7873      	ldrb	r3, [r6, #1]
 800f6a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f6a6:	2b58      	cmp	r3, #88	; 0x58
 800f6a8:	d16c      	bne.n	800f784 <_strtod_l+0x134>
 800f6aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f6ac:	9301      	str	r3, [sp, #4]
 800f6ae:	ab1e      	add	r3, sp, #120	; 0x78
 800f6b0:	9702      	str	r7, [sp, #8]
 800f6b2:	9300      	str	r3, [sp, #0]
 800f6b4:	4a8f      	ldr	r2, [pc, #572]	; (800f8f4 <_strtod_l+0x2a4>)
 800f6b6:	ab1f      	add	r3, sp, #124	; 0x7c
 800f6b8:	a91d      	add	r1, sp, #116	; 0x74
 800f6ba:	4620      	mov	r0, r4
 800f6bc:	f001 fe5e 	bl	801137c <__gethex>
 800f6c0:	f010 0707 	ands.w	r7, r0, #7
 800f6c4:	4605      	mov	r5, r0
 800f6c6:	d005      	beq.n	800f6d4 <_strtod_l+0x84>
 800f6c8:	2f06      	cmp	r7, #6
 800f6ca:	d12a      	bne.n	800f722 <_strtod_l+0xd2>
 800f6cc:	3601      	adds	r6, #1
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	961d      	str	r6, [sp, #116]	; 0x74
 800f6d2:	930e      	str	r3, [sp, #56]	; 0x38
 800f6d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	f040 8596 	bne.w	8010208 <_strtod_l+0xbb8>
 800f6dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f6de:	b1db      	cbz	r3, 800f718 <_strtod_l+0xc8>
 800f6e0:	4652      	mov	r2, sl
 800f6e2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f6e6:	ec43 2b10 	vmov	d0, r2, r3
 800f6ea:	b023      	add	sp, #140	; 0x8c
 800f6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6f0:	2a20      	cmp	r2, #32
 800f6f2:	d1ce      	bne.n	800f692 <_strtod_l+0x42>
 800f6f4:	3301      	adds	r3, #1
 800f6f6:	931d      	str	r3, [sp, #116]	; 0x74
 800f6f8:	e7c0      	b.n	800f67c <_strtod_l+0x2c>
 800f6fa:	2a2d      	cmp	r2, #45	; 0x2d
 800f6fc:	d1c9      	bne.n	800f692 <_strtod_l+0x42>
 800f6fe:	2201      	movs	r2, #1
 800f700:	920e      	str	r2, [sp, #56]	; 0x38
 800f702:	1c5a      	adds	r2, r3, #1
 800f704:	921d      	str	r2, [sp, #116]	; 0x74
 800f706:	785b      	ldrb	r3, [r3, #1]
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d1c4      	bne.n	800f696 <_strtod_l+0x46>
 800f70c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f70e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f712:	2b00      	cmp	r3, #0
 800f714:	f040 8576 	bne.w	8010204 <_strtod_l+0xbb4>
 800f718:	4652      	mov	r2, sl
 800f71a:	465b      	mov	r3, fp
 800f71c:	e7e3      	b.n	800f6e6 <_strtod_l+0x96>
 800f71e:	2200      	movs	r2, #0
 800f720:	e7ee      	b.n	800f700 <_strtod_l+0xb0>
 800f722:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f724:	b13a      	cbz	r2, 800f736 <_strtod_l+0xe6>
 800f726:	2135      	movs	r1, #53	; 0x35
 800f728:	a820      	add	r0, sp, #128	; 0x80
 800f72a:	f002 fde2 	bl	80122f2 <__copybits>
 800f72e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f730:	4620      	mov	r0, r4
 800f732:	f002 f9a7 	bl	8011a84 <_Bfree>
 800f736:	3f01      	subs	r7, #1
 800f738:	2f05      	cmp	r7, #5
 800f73a:	d807      	bhi.n	800f74c <_strtod_l+0xfc>
 800f73c:	e8df f007 	tbb	[pc, r7]
 800f740:	1d180b0e 	.word	0x1d180b0e
 800f744:	030e      	.short	0x030e
 800f746:	f04f 0b00 	mov.w	fp, #0
 800f74a:	46da      	mov	sl, fp
 800f74c:	0728      	lsls	r0, r5, #28
 800f74e:	d5c1      	bpl.n	800f6d4 <_strtod_l+0x84>
 800f750:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f754:	e7be      	b.n	800f6d4 <_strtod_l+0x84>
 800f756:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800f75a:	e7f7      	b.n	800f74c <_strtod_l+0xfc>
 800f75c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800f760:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800f762:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f766:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f76a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f76e:	e7ed      	b.n	800f74c <_strtod_l+0xfc>
 800f770:	f8df b184 	ldr.w	fp, [pc, #388]	; 800f8f8 <_strtod_l+0x2a8>
 800f774:	f04f 0a00 	mov.w	sl, #0
 800f778:	e7e8      	b.n	800f74c <_strtod_l+0xfc>
 800f77a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f77e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800f782:	e7e3      	b.n	800f74c <_strtod_l+0xfc>
 800f784:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f786:	1c5a      	adds	r2, r3, #1
 800f788:	921d      	str	r2, [sp, #116]	; 0x74
 800f78a:	785b      	ldrb	r3, [r3, #1]
 800f78c:	2b30      	cmp	r3, #48	; 0x30
 800f78e:	d0f9      	beq.n	800f784 <_strtod_l+0x134>
 800f790:	2b00      	cmp	r3, #0
 800f792:	d09f      	beq.n	800f6d4 <_strtod_l+0x84>
 800f794:	2301      	movs	r3, #1
 800f796:	f04f 0900 	mov.w	r9, #0
 800f79a:	9304      	str	r3, [sp, #16]
 800f79c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f79e:	930a      	str	r3, [sp, #40]	; 0x28
 800f7a0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f7a4:	464f      	mov	r7, r9
 800f7a6:	220a      	movs	r2, #10
 800f7a8:	981d      	ldr	r0, [sp, #116]	; 0x74
 800f7aa:	7806      	ldrb	r6, [r0, #0]
 800f7ac:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800f7b0:	b2d9      	uxtb	r1, r3
 800f7b2:	2909      	cmp	r1, #9
 800f7b4:	d92a      	bls.n	800f80c <_strtod_l+0x1bc>
 800f7b6:	9907      	ldr	r1, [sp, #28]
 800f7b8:	462a      	mov	r2, r5
 800f7ba:	f7ff ff18 	bl	800f5ee <strncmp>
 800f7be:	b398      	cbz	r0, 800f828 <_strtod_l+0x1d8>
 800f7c0:	2000      	movs	r0, #0
 800f7c2:	4633      	mov	r3, r6
 800f7c4:	463d      	mov	r5, r7
 800f7c6:	9007      	str	r0, [sp, #28]
 800f7c8:	4602      	mov	r2, r0
 800f7ca:	2b65      	cmp	r3, #101	; 0x65
 800f7cc:	d001      	beq.n	800f7d2 <_strtod_l+0x182>
 800f7ce:	2b45      	cmp	r3, #69	; 0x45
 800f7d0:	d118      	bne.n	800f804 <_strtod_l+0x1b4>
 800f7d2:	b91d      	cbnz	r5, 800f7dc <_strtod_l+0x18c>
 800f7d4:	9b04      	ldr	r3, [sp, #16]
 800f7d6:	4303      	orrs	r3, r0
 800f7d8:	d098      	beq.n	800f70c <_strtod_l+0xbc>
 800f7da:	2500      	movs	r5, #0
 800f7dc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800f7e0:	f108 0301 	add.w	r3, r8, #1
 800f7e4:	931d      	str	r3, [sp, #116]	; 0x74
 800f7e6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f7ea:	2b2b      	cmp	r3, #43	; 0x2b
 800f7ec:	d075      	beq.n	800f8da <_strtod_l+0x28a>
 800f7ee:	2b2d      	cmp	r3, #45	; 0x2d
 800f7f0:	d07b      	beq.n	800f8ea <_strtod_l+0x29a>
 800f7f2:	f04f 0c00 	mov.w	ip, #0
 800f7f6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800f7fa:	2909      	cmp	r1, #9
 800f7fc:	f240 8082 	bls.w	800f904 <_strtod_l+0x2b4>
 800f800:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f804:	2600      	movs	r6, #0
 800f806:	e09d      	b.n	800f944 <_strtod_l+0x2f4>
 800f808:	2300      	movs	r3, #0
 800f80a:	e7c4      	b.n	800f796 <_strtod_l+0x146>
 800f80c:	2f08      	cmp	r7, #8
 800f80e:	bfd8      	it	le
 800f810:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800f812:	f100 0001 	add.w	r0, r0, #1
 800f816:	bfda      	itte	le
 800f818:	fb02 3301 	mlale	r3, r2, r1, r3
 800f81c:	9309      	strle	r3, [sp, #36]	; 0x24
 800f81e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800f822:	3701      	adds	r7, #1
 800f824:	901d      	str	r0, [sp, #116]	; 0x74
 800f826:	e7bf      	b.n	800f7a8 <_strtod_l+0x158>
 800f828:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f82a:	195a      	adds	r2, r3, r5
 800f82c:	921d      	str	r2, [sp, #116]	; 0x74
 800f82e:	5d5b      	ldrb	r3, [r3, r5]
 800f830:	2f00      	cmp	r7, #0
 800f832:	d037      	beq.n	800f8a4 <_strtod_l+0x254>
 800f834:	9007      	str	r0, [sp, #28]
 800f836:	463d      	mov	r5, r7
 800f838:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800f83c:	2a09      	cmp	r2, #9
 800f83e:	d912      	bls.n	800f866 <_strtod_l+0x216>
 800f840:	2201      	movs	r2, #1
 800f842:	e7c2      	b.n	800f7ca <_strtod_l+0x17a>
 800f844:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f846:	1c5a      	adds	r2, r3, #1
 800f848:	921d      	str	r2, [sp, #116]	; 0x74
 800f84a:	785b      	ldrb	r3, [r3, #1]
 800f84c:	3001      	adds	r0, #1
 800f84e:	2b30      	cmp	r3, #48	; 0x30
 800f850:	d0f8      	beq.n	800f844 <_strtod_l+0x1f4>
 800f852:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800f856:	2a08      	cmp	r2, #8
 800f858:	f200 84db 	bhi.w	8010212 <_strtod_l+0xbc2>
 800f85c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800f85e:	9007      	str	r0, [sp, #28]
 800f860:	2000      	movs	r0, #0
 800f862:	920a      	str	r2, [sp, #40]	; 0x28
 800f864:	4605      	mov	r5, r0
 800f866:	3b30      	subs	r3, #48	; 0x30
 800f868:	f100 0201 	add.w	r2, r0, #1
 800f86c:	d014      	beq.n	800f898 <_strtod_l+0x248>
 800f86e:	9907      	ldr	r1, [sp, #28]
 800f870:	4411      	add	r1, r2
 800f872:	9107      	str	r1, [sp, #28]
 800f874:	462a      	mov	r2, r5
 800f876:	eb00 0e05 	add.w	lr, r0, r5
 800f87a:	210a      	movs	r1, #10
 800f87c:	4572      	cmp	r2, lr
 800f87e:	d113      	bne.n	800f8a8 <_strtod_l+0x258>
 800f880:	182a      	adds	r2, r5, r0
 800f882:	2a08      	cmp	r2, #8
 800f884:	f105 0501 	add.w	r5, r5, #1
 800f888:	4405      	add	r5, r0
 800f88a:	dc1c      	bgt.n	800f8c6 <_strtod_l+0x276>
 800f88c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f88e:	220a      	movs	r2, #10
 800f890:	fb02 3301 	mla	r3, r2, r1, r3
 800f894:	9309      	str	r3, [sp, #36]	; 0x24
 800f896:	2200      	movs	r2, #0
 800f898:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f89a:	1c59      	adds	r1, r3, #1
 800f89c:	911d      	str	r1, [sp, #116]	; 0x74
 800f89e:	785b      	ldrb	r3, [r3, #1]
 800f8a0:	4610      	mov	r0, r2
 800f8a2:	e7c9      	b.n	800f838 <_strtod_l+0x1e8>
 800f8a4:	4638      	mov	r0, r7
 800f8a6:	e7d2      	b.n	800f84e <_strtod_l+0x1fe>
 800f8a8:	2a08      	cmp	r2, #8
 800f8aa:	dc04      	bgt.n	800f8b6 <_strtod_l+0x266>
 800f8ac:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800f8ae:	434e      	muls	r6, r1
 800f8b0:	9609      	str	r6, [sp, #36]	; 0x24
 800f8b2:	3201      	adds	r2, #1
 800f8b4:	e7e2      	b.n	800f87c <_strtod_l+0x22c>
 800f8b6:	f102 0c01 	add.w	ip, r2, #1
 800f8ba:	f1bc 0f10 	cmp.w	ip, #16
 800f8be:	bfd8      	it	le
 800f8c0:	fb01 f909 	mulle.w	r9, r1, r9
 800f8c4:	e7f5      	b.n	800f8b2 <_strtod_l+0x262>
 800f8c6:	2d10      	cmp	r5, #16
 800f8c8:	bfdc      	itt	le
 800f8ca:	220a      	movle	r2, #10
 800f8cc:	fb02 3909 	mlale	r9, r2, r9, r3
 800f8d0:	e7e1      	b.n	800f896 <_strtod_l+0x246>
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	9307      	str	r3, [sp, #28]
 800f8d6:	2201      	movs	r2, #1
 800f8d8:	e77c      	b.n	800f7d4 <_strtod_l+0x184>
 800f8da:	f04f 0c00 	mov.w	ip, #0
 800f8de:	f108 0302 	add.w	r3, r8, #2
 800f8e2:	931d      	str	r3, [sp, #116]	; 0x74
 800f8e4:	f898 3002 	ldrb.w	r3, [r8, #2]
 800f8e8:	e785      	b.n	800f7f6 <_strtod_l+0x1a6>
 800f8ea:	f04f 0c01 	mov.w	ip, #1
 800f8ee:	e7f6      	b.n	800f8de <_strtod_l+0x28e>
 800f8f0:	08013b10 	.word	0x08013b10
 800f8f4:	080139c0 	.word	0x080139c0
 800f8f8:	7ff00000 	.word	0x7ff00000
 800f8fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f8fe:	1c59      	adds	r1, r3, #1
 800f900:	911d      	str	r1, [sp, #116]	; 0x74
 800f902:	785b      	ldrb	r3, [r3, #1]
 800f904:	2b30      	cmp	r3, #48	; 0x30
 800f906:	d0f9      	beq.n	800f8fc <_strtod_l+0x2ac>
 800f908:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800f90c:	2908      	cmp	r1, #8
 800f90e:	f63f af79 	bhi.w	800f804 <_strtod_l+0x1b4>
 800f912:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800f916:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f918:	9308      	str	r3, [sp, #32]
 800f91a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f91c:	1c59      	adds	r1, r3, #1
 800f91e:	911d      	str	r1, [sp, #116]	; 0x74
 800f920:	785b      	ldrb	r3, [r3, #1]
 800f922:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800f926:	2e09      	cmp	r6, #9
 800f928:	d937      	bls.n	800f99a <_strtod_l+0x34a>
 800f92a:	9e08      	ldr	r6, [sp, #32]
 800f92c:	1b89      	subs	r1, r1, r6
 800f92e:	2908      	cmp	r1, #8
 800f930:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800f934:	dc02      	bgt.n	800f93c <_strtod_l+0x2ec>
 800f936:	4576      	cmp	r6, lr
 800f938:	bfa8      	it	ge
 800f93a:	4676      	movge	r6, lr
 800f93c:	f1bc 0f00 	cmp.w	ip, #0
 800f940:	d000      	beq.n	800f944 <_strtod_l+0x2f4>
 800f942:	4276      	negs	r6, r6
 800f944:	2d00      	cmp	r5, #0
 800f946:	d14f      	bne.n	800f9e8 <_strtod_l+0x398>
 800f948:	9904      	ldr	r1, [sp, #16]
 800f94a:	4301      	orrs	r1, r0
 800f94c:	f47f aec2 	bne.w	800f6d4 <_strtod_l+0x84>
 800f950:	2a00      	cmp	r2, #0
 800f952:	f47f aedb 	bne.w	800f70c <_strtod_l+0xbc>
 800f956:	2b69      	cmp	r3, #105	; 0x69
 800f958:	d027      	beq.n	800f9aa <_strtod_l+0x35a>
 800f95a:	dc24      	bgt.n	800f9a6 <_strtod_l+0x356>
 800f95c:	2b49      	cmp	r3, #73	; 0x49
 800f95e:	d024      	beq.n	800f9aa <_strtod_l+0x35a>
 800f960:	2b4e      	cmp	r3, #78	; 0x4e
 800f962:	f47f aed3 	bne.w	800f70c <_strtod_l+0xbc>
 800f966:	499e      	ldr	r1, [pc, #632]	; (800fbe0 <_strtod_l+0x590>)
 800f968:	a81d      	add	r0, sp, #116	; 0x74
 800f96a:	f001 ff5f 	bl	801182c <__match>
 800f96e:	2800      	cmp	r0, #0
 800f970:	f43f aecc 	beq.w	800f70c <_strtod_l+0xbc>
 800f974:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f976:	781b      	ldrb	r3, [r3, #0]
 800f978:	2b28      	cmp	r3, #40	; 0x28
 800f97a:	d12d      	bne.n	800f9d8 <_strtod_l+0x388>
 800f97c:	4999      	ldr	r1, [pc, #612]	; (800fbe4 <_strtod_l+0x594>)
 800f97e:	aa20      	add	r2, sp, #128	; 0x80
 800f980:	a81d      	add	r0, sp, #116	; 0x74
 800f982:	f001 ff67 	bl	8011854 <__hexnan>
 800f986:	2805      	cmp	r0, #5
 800f988:	d126      	bne.n	800f9d8 <_strtod_l+0x388>
 800f98a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f98c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800f990:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800f994:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800f998:	e69c      	b.n	800f6d4 <_strtod_l+0x84>
 800f99a:	210a      	movs	r1, #10
 800f99c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800f9a0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800f9a4:	e7b9      	b.n	800f91a <_strtod_l+0x2ca>
 800f9a6:	2b6e      	cmp	r3, #110	; 0x6e
 800f9a8:	e7db      	b.n	800f962 <_strtod_l+0x312>
 800f9aa:	498f      	ldr	r1, [pc, #572]	; (800fbe8 <_strtod_l+0x598>)
 800f9ac:	a81d      	add	r0, sp, #116	; 0x74
 800f9ae:	f001 ff3d 	bl	801182c <__match>
 800f9b2:	2800      	cmp	r0, #0
 800f9b4:	f43f aeaa 	beq.w	800f70c <_strtod_l+0xbc>
 800f9b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f9ba:	498c      	ldr	r1, [pc, #560]	; (800fbec <_strtod_l+0x59c>)
 800f9bc:	3b01      	subs	r3, #1
 800f9be:	a81d      	add	r0, sp, #116	; 0x74
 800f9c0:	931d      	str	r3, [sp, #116]	; 0x74
 800f9c2:	f001 ff33 	bl	801182c <__match>
 800f9c6:	b910      	cbnz	r0, 800f9ce <_strtod_l+0x37e>
 800f9c8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f9ca:	3301      	adds	r3, #1
 800f9cc:	931d      	str	r3, [sp, #116]	; 0x74
 800f9ce:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800fbfc <_strtod_l+0x5ac>
 800f9d2:	f04f 0a00 	mov.w	sl, #0
 800f9d6:	e67d      	b.n	800f6d4 <_strtod_l+0x84>
 800f9d8:	4885      	ldr	r0, [pc, #532]	; (800fbf0 <_strtod_l+0x5a0>)
 800f9da:	f003 f9b9 	bl	8012d50 <nan>
 800f9de:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f9e2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800f9e6:	e675      	b.n	800f6d4 <_strtod_l+0x84>
 800f9e8:	9b07      	ldr	r3, [sp, #28]
 800f9ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f9ec:	1af3      	subs	r3, r6, r3
 800f9ee:	2f00      	cmp	r7, #0
 800f9f0:	bf08      	it	eq
 800f9f2:	462f      	moveq	r7, r5
 800f9f4:	2d10      	cmp	r5, #16
 800f9f6:	9308      	str	r3, [sp, #32]
 800f9f8:	46a8      	mov	r8, r5
 800f9fa:	bfa8      	it	ge
 800f9fc:	f04f 0810 	movge.w	r8, #16
 800fa00:	f7f0 fd90 	bl	8000524 <__aeabi_ui2d>
 800fa04:	2d09      	cmp	r5, #9
 800fa06:	4682      	mov	sl, r0
 800fa08:	468b      	mov	fp, r1
 800fa0a:	dd13      	ble.n	800fa34 <_strtod_l+0x3e4>
 800fa0c:	4b79      	ldr	r3, [pc, #484]	; (800fbf4 <_strtod_l+0x5a4>)
 800fa0e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800fa12:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800fa16:	f7f0 fdff 	bl	8000618 <__aeabi_dmul>
 800fa1a:	4682      	mov	sl, r0
 800fa1c:	4648      	mov	r0, r9
 800fa1e:	468b      	mov	fp, r1
 800fa20:	f7f0 fd80 	bl	8000524 <__aeabi_ui2d>
 800fa24:	4602      	mov	r2, r0
 800fa26:	460b      	mov	r3, r1
 800fa28:	4650      	mov	r0, sl
 800fa2a:	4659      	mov	r1, fp
 800fa2c:	f7f0 fc3e 	bl	80002ac <__adddf3>
 800fa30:	4682      	mov	sl, r0
 800fa32:	468b      	mov	fp, r1
 800fa34:	2d0f      	cmp	r5, #15
 800fa36:	dc38      	bgt.n	800faaa <_strtod_l+0x45a>
 800fa38:	9b08      	ldr	r3, [sp, #32]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	f43f ae4a 	beq.w	800f6d4 <_strtod_l+0x84>
 800fa40:	dd24      	ble.n	800fa8c <_strtod_l+0x43c>
 800fa42:	2b16      	cmp	r3, #22
 800fa44:	dc0b      	bgt.n	800fa5e <_strtod_l+0x40e>
 800fa46:	4d6b      	ldr	r5, [pc, #428]	; (800fbf4 <_strtod_l+0x5a4>)
 800fa48:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800fa4c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800fa50:	4652      	mov	r2, sl
 800fa52:	465b      	mov	r3, fp
 800fa54:	f7f0 fde0 	bl	8000618 <__aeabi_dmul>
 800fa58:	4682      	mov	sl, r0
 800fa5a:	468b      	mov	fp, r1
 800fa5c:	e63a      	b.n	800f6d4 <_strtod_l+0x84>
 800fa5e:	9a08      	ldr	r2, [sp, #32]
 800fa60:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800fa64:	4293      	cmp	r3, r2
 800fa66:	db20      	blt.n	800faaa <_strtod_l+0x45a>
 800fa68:	4c62      	ldr	r4, [pc, #392]	; (800fbf4 <_strtod_l+0x5a4>)
 800fa6a:	f1c5 050f 	rsb	r5, r5, #15
 800fa6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fa72:	4652      	mov	r2, sl
 800fa74:	465b      	mov	r3, fp
 800fa76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa7a:	f7f0 fdcd 	bl	8000618 <__aeabi_dmul>
 800fa7e:	9b08      	ldr	r3, [sp, #32]
 800fa80:	1b5d      	subs	r5, r3, r5
 800fa82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fa86:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fa8a:	e7e3      	b.n	800fa54 <_strtod_l+0x404>
 800fa8c:	9b08      	ldr	r3, [sp, #32]
 800fa8e:	3316      	adds	r3, #22
 800fa90:	db0b      	blt.n	800faaa <_strtod_l+0x45a>
 800fa92:	9b07      	ldr	r3, [sp, #28]
 800fa94:	4a57      	ldr	r2, [pc, #348]	; (800fbf4 <_strtod_l+0x5a4>)
 800fa96:	1b9e      	subs	r6, r3, r6
 800fa98:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800fa9c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800faa0:	4650      	mov	r0, sl
 800faa2:	4659      	mov	r1, fp
 800faa4:	f7f0 fee2 	bl	800086c <__aeabi_ddiv>
 800faa8:	e7d6      	b.n	800fa58 <_strtod_l+0x408>
 800faaa:	9b08      	ldr	r3, [sp, #32]
 800faac:	eba5 0808 	sub.w	r8, r5, r8
 800fab0:	4498      	add	r8, r3
 800fab2:	f1b8 0f00 	cmp.w	r8, #0
 800fab6:	dd71      	ble.n	800fb9c <_strtod_l+0x54c>
 800fab8:	f018 030f 	ands.w	r3, r8, #15
 800fabc:	d00a      	beq.n	800fad4 <_strtod_l+0x484>
 800fabe:	494d      	ldr	r1, [pc, #308]	; (800fbf4 <_strtod_l+0x5a4>)
 800fac0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fac4:	4652      	mov	r2, sl
 800fac6:	465b      	mov	r3, fp
 800fac8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800facc:	f7f0 fda4 	bl	8000618 <__aeabi_dmul>
 800fad0:	4682      	mov	sl, r0
 800fad2:	468b      	mov	fp, r1
 800fad4:	f038 080f 	bics.w	r8, r8, #15
 800fad8:	d04d      	beq.n	800fb76 <_strtod_l+0x526>
 800fada:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800fade:	dd22      	ble.n	800fb26 <_strtod_l+0x4d6>
 800fae0:	2500      	movs	r5, #0
 800fae2:	462e      	mov	r6, r5
 800fae4:	9509      	str	r5, [sp, #36]	; 0x24
 800fae6:	9507      	str	r5, [sp, #28]
 800fae8:	2322      	movs	r3, #34	; 0x22
 800faea:	f8df b110 	ldr.w	fp, [pc, #272]	; 800fbfc <_strtod_l+0x5ac>
 800faee:	6023      	str	r3, [r4, #0]
 800faf0:	f04f 0a00 	mov.w	sl, #0
 800faf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	f43f adec 	beq.w	800f6d4 <_strtod_l+0x84>
 800fafc:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fafe:	4620      	mov	r0, r4
 800fb00:	f001 ffc0 	bl	8011a84 <_Bfree>
 800fb04:	9907      	ldr	r1, [sp, #28]
 800fb06:	4620      	mov	r0, r4
 800fb08:	f001 ffbc 	bl	8011a84 <_Bfree>
 800fb0c:	4631      	mov	r1, r6
 800fb0e:	4620      	mov	r0, r4
 800fb10:	f001 ffb8 	bl	8011a84 <_Bfree>
 800fb14:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fb16:	4620      	mov	r0, r4
 800fb18:	f001 ffb4 	bl	8011a84 <_Bfree>
 800fb1c:	4629      	mov	r1, r5
 800fb1e:	4620      	mov	r0, r4
 800fb20:	f001 ffb0 	bl	8011a84 <_Bfree>
 800fb24:	e5d6      	b.n	800f6d4 <_strtod_l+0x84>
 800fb26:	2300      	movs	r3, #0
 800fb28:	ea4f 1828 	mov.w	r8, r8, asr #4
 800fb2c:	4650      	mov	r0, sl
 800fb2e:	4659      	mov	r1, fp
 800fb30:	4699      	mov	r9, r3
 800fb32:	f1b8 0f01 	cmp.w	r8, #1
 800fb36:	dc21      	bgt.n	800fb7c <_strtod_l+0x52c>
 800fb38:	b10b      	cbz	r3, 800fb3e <_strtod_l+0x4ee>
 800fb3a:	4682      	mov	sl, r0
 800fb3c:	468b      	mov	fp, r1
 800fb3e:	4b2e      	ldr	r3, [pc, #184]	; (800fbf8 <_strtod_l+0x5a8>)
 800fb40:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800fb44:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800fb48:	4652      	mov	r2, sl
 800fb4a:	465b      	mov	r3, fp
 800fb4c:	e9d9 0100 	ldrd	r0, r1, [r9]
 800fb50:	f7f0 fd62 	bl	8000618 <__aeabi_dmul>
 800fb54:	4b29      	ldr	r3, [pc, #164]	; (800fbfc <_strtod_l+0x5ac>)
 800fb56:	460a      	mov	r2, r1
 800fb58:	400b      	ands	r3, r1
 800fb5a:	4929      	ldr	r1, [pc, #164]	; (800fc00 <_strtod_l+0x5b0>)
 800fb5c:	428b      	cmp	r3, r1
 800fb5e:	4682      	mov	sl, r0
 800fb60:	d8be      	bhi.n	800fae0 <_strtod_l+0x490>
 800fb62:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800fb66:	428b      	cmp	r3, r1
 800fb68:	bf86      	itte	hi
 800fb6a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800fc04 <_strtod_l+0x5b4>
 800fb6e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800fb72:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800fb76:	2300      	movs	r3, #0
 800fb78:	9304      	str	r3, [sp, #16]
 800fb7a:	e081      	b.n	800fc80 <_strtod_l+0x630>
 800fb7c:	f018 0f01 	tst.w	r8, #1
 800fb80:	d007      	beq.n	800fb92 <_strtod_l+0x542>
 800fb82:	4b1d      	ldr	r3, [pc, #116]	; (800fbf8 <_strtod_l+0x5a8>)
 800fb84:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800fb88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb8c:	f7f0 fd44 	bl	8000618 <__aeabi_dmul>
 800fb90:	2301      	movs	r3, #1
 800fb92:	f109 0901 	add.w	r9, r9, #1
 800fb96:	ea4f 0868 	mov.w	r8, r8, asr #1
 800fb9a:	e7ca      	b.n	800fb32 <_strtod_l+0x4e2>
 800fb9c:	d0eb      	beq.n	800fb76 <_strtod_l+0x526>
 800fb9e:	f1c8 0800 	rsb	r8, r8, #0
 800fba2:	f018 020f 	ands.w	r2, r8, #15
 800fba6:	d00a      	beq.n	800fbbe <_strtod_l+0x56e>
 800fba8:	4b12      	ldr	r3, [pc, #72]	; (800fbf4 <_strtod_l+0x5a4>)
 800fbaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fbae:	4650      	mov	r0, sl
 800fbb0:	4659      	mov	r1, fp
 800fbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbb6:	f7f0 fe59 	bl	800086c <__aeabi_ddiv>
 800fbba:	4682      	mov	sl, r0
 800fbbc:	468b      	mov	fp, r1
 800fbbe:	ea5f 1828 	movs.w	r8, r8, asr #4
 800fbc2:	d0d8      	beq.n	800fb76 <_strtod_l+0x526>
 800fbc4:	f1b8 0f1f 	cmp.w	r8, #31
 800fbc8:	dd1e      	ble.n	800fc08 <_strtod_l+0x5b8>
 800fbca:	2500      	movs	r5, #0
 800fbcc:	462e      	mov	r6, r5
 800fbce:	9509      	str	r5, [sp, #36]	; 0x24
 800fbd0:	9507      	str	r5, [sp, #28]
 800fbd2:	2322      	movs	r3, #34	; 0x22
 800fbd4:	f04f 0a00 	mov.w	sl, #0
 800fbd8:	f04f 0b00 	mov.w	fp, #0
 800fbdc:	6023      	str	r3, [r4, #0]
 800fbde:	e789      	b.n	800faf4 <_strtod_l+0x4a4>
 800fbe0:	08013995 	.word	0x08013995
 800fbe4:	080139d4 	.word	0x080139d4
 800fbe8:	0801398d 	.word	0x0801398d
 800fbec:	08013a13 	.word	0x08013a13
 800fbf0:	08013ceb 	.word	0x08013ceb
 800fbf4:	08013bb0 	.word	0x08013bb0
 800fbf8:	08013b88 	.word	0x08013b88
 800fbfc:	7ff00000 	.word	0x7ff00000
 800fc00:	7ca00000 	.word	0x7ca00000
 800fc04:	7fefffff 	.word	0x7fefffff
 800fc08:	f018 0310 	ands.w	r3, r8, #16
 800fc0c:	bf18      	it	ne
 800fc0e:	236a      	movne	r3, #106	; 0x6a
 800fc10:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800ffc8 <_strtod_l+0x978>
 800fc14:	9304      	str	r3, [sp, #16]
 800fc16:	4650      	mov	r0, sl
 800fc18:	4659      	mov	r1, fp
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	f018 0f01 	tst.w	r8, #1
 800fc20:	d004      	beq.n	800fc2c <_strtod_l+0x5dc>
 800fc22:	e9d9 2300 	ldrd	r2, r3, [r9]
 800fc26:	f7f0 fcf7 	bl	8000618 <__aeabi_dmul>
 800fc2a:	2301      	movs	r3, #1
 800fc2c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800fc30:	f109 0908 	add.w	r9, r9, #8
 800fc34:	d1f2      	bne.n	800fc1c <_strtod_l+0x5cc>
 800fc36:	b10b      	cbz	r3, 800fc3c <_strtod_l+0x5ec>
 800fc38:	4682      	mov	sl, r0
 800fc3a:	468b      	mov	fp, r1
 800fc3c:	9b04      	ldr	r3, [sp, #16]
 800fc3e:	b1bb      	cbz	r3, 800fc70 <_strtod_l+0x620>
 800fc40:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800fc44:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	4659      	mov	r1, fp
 800fc4c:	dd10      	ble.n	800fc70 <_strtod_l+0x620>
 800fc4e:	2b1f      	cmp	r3, #31
 800fc50:	f340 8128 	ble.w	800fea4 <_strtod_l+0x854>
 800fc54:	2b34      	cmp	r3, #52	; 0x34
 800fc56:	bfde      	ittt	le
 800fc58:	3b20      	suble	r3, #32
 800fc5a:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800fc5e:	fa02 f303 	lslle.w	r3, r2, r3
 800fc62:	f04f 0a00 	mov.w	sl, #0
 800fc66:	bfcc      	ite	gt
 800fc68:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800fc6c:	ea03 0b01 	andle.w	fp, r3, r1
 800fc70:	2200      	movs	r2, #0
 800fc72:	2300      	movs	r3, #0
 800fc74:	4650      	mov	r0, sl
 800fc76:	4659      	mov	r1, fp
 800fc78:	f7f0 ff36 	bl	8000ae8 <__aeabi_dcmpeq>
 800fc7c:	2800      	cmp	r0, #0
 800fc7e:	d1a4      	bne.n	800fbca <_strtod_l+0x57a>
 800fc80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc82:	9300      	str	r3, [sp, #0]
 800fc84:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fc86:	462b      	mov	r3, r5
 800fc88:	463a      	mov	r2, r7
 800fc8a:	4620      	mov	r0, r4
 800fc8c:	f001 ff66 	bl	8011b5c <__s2b>
 800fc90:	9009      	str	r0, [sp, #36]	; 0x24
 800fc92:	2800      	cmp	r0, #0
 800fc94:	f43f af24 	beq.w	800fae0 <_strtod_l+0x490>
 800fc98:	9b07      	ldr	r3, [sp, #28]
 800fc9a:	1b9e      	subs	r6, r3, r6
 800fc9c:	9b08      	ldr	r3, [sp, #32]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	bfb4      	ite	lt
 800fca2:	4633      	movlt	r3, r6
 800fca4:	2300      	movge	r3, #0
 800fca6:	9310      	str	r3, [sp, #64]	; 0x40
 800fca8:	9b08      	ldr	r3, [sp, #32]
 800fcaa:	2500      	movs	r5, #0
 800fcac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800fcb0:	9318      	str	r3, [sp, #96]	; 0x60
 800fcb2:	462e      	mov	r6, r5
 800fcb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcb6:	4620      	mov	r0, r4
 800fcb8:	6859      	ldr	r1, [r3, #4]
 800fcba:	f001 fea3 	bl	8011a04 <_Balloc>
 800fcbe:	9007      	str	r0, [sp, #28]
 800fcc0:	2800      	cmp	r0, #0
 800fcc2:	f43f af11 	beq.w	800fae8 <_strtod_l+0x498>
 800fcc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcc8:	691a      	ldr	r2, [r3, #16]
 800fcca:	3202      	adds	r2, #2
 800fccc:	f103 010c 	add.w	r1, r3, #12
 800fcd0:	0092      	lsls	r2, r2, #2
 800fcd2:	300c      	adds	r0, #12
 800fcd4:	f7fe fc8f 	bl	800e5f6 <memcpy>
 800fcd8:	ec4b ab10 	vmov	d0, sl, fp
 800fcdc:	aa20      	add	r2, sp, #128	; 0x80
 800fcde:	a91f      	add	r1, sp, #124	; 0x7c
 800fce0:	4620      	mov	r0, r4
 800fce2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800fce6:	f002 fa75 	bl	80121d4 <__d2b>
 800fcea:	901e      	str	r0, [sp, #120]	; 0x78
 800fcec:	2800      	cmp	r0, #0
 800fcee:	f43f aefb 	beq.w	800fae8 <_strtod_l+0x498>
 800fcf2:	2101      	movs	r1, #1
 800fcf4:	4620      	mov	r0, r4
 800fcf6:	f001 ffcb 	bl	8011c90 <__i2b>
 800fcfa:	4606      	mov	r6, r0
 800fcfc:	2800      	cmp	r0, #0
 800fcfe:	f43f aef3 	beq.w	800fae8 <_strtod_l+0x498>
 800fd02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fd04:	9904      	ldr	r1, [sp, #16]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	bfab      	itete	ge
 800fd0a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800fd0c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800fd0e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800fd10:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800fd14:	bfac      	ite	ge
 800fd16:	eb03 0902 	addge.w	r9, r3, r2
 800fd1a:	1ad7      	sublt	r7, r2, r3
 800fd1c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800fd1e:	eba3 0801 	sub.w	r8, r3, r1
 800fd22:	4490      	add	r8, r2
 800fd24:	4ba3      	ldr	r3, [pc, #652]	; (800ffb4 <_strtod_l+0x964>)
 800fd26:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800fd2a:	4598      	cmp	r8, r3
 800fd2c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800fd30:	f280 80cc 	bge.w	800fecc <_strtod_l+0x87c>
 800fd34:	eba3 0308 	sub.w	r3, r3, r8
 800fd38:	2b1f      	cmp	r3, #31
 800fd3a:	eba2 0203 	sub.w	r2, r2, r3
 800fd3e:	f04f 0101 	mov.w	r1, #1
 800fd42:	f300 80b6 	bgt.w	800feb2 <_strtod_l+0x862>
 800fd46:	fa01 f303 	lsl.w	r3, r1, r3
 800fd4a:	9311      	str	r3, [sp, #68]	; 0x44
 800fd4c:	2300      	movs	r3, #0
 800fd4e:	930c      	str	r3, [sp, #48]	; 0x30
 800fd50:	eb09 0802 	add.w	r8, r9, r2
 800fd54:	9b04      	ldr	r3, [sp, #16]
 800fd56:	45c1      	cmp	r9, r8
 800fd58:	4417      	add	r7, r2
 800fd5a:	441f      	add	r7, r3
 800fd5c:	464b      	mov	r3, r9
 800fd5e:	bfa8      	it	ge
 800fd60:	4643      	movge	r3, r8
 800fd62:	42bb      	cmp	r3, r7
 800fd64:	bfa8      	it	ge
 800fd66:	463b      	movge	r3, r7
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	bfc2      	ittt	gt
 800fd6c:	eba8 0803 	subgt.w	r8, r8, r3
 800fd70:	1aff      	subgt	r7, r7, r3
 800fd72:	eba9 0903 	subgt.w	r9, r9, r3
 800fd76:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	dd17      	ble.n	800fdac <_strtod_l+0x75c>
 800fd7c:	4631      	mov	r1, r6
 800fd7e:	461a      	mov	r2, r3
 800fd80:	4620      	mov	r0, r4
 800fd82:	f002 f841 	bl	8011e08 <__pow5mult>
 800fd86:	4606      	mov	r6, r0
 800fd88:	2800      	cmp	r0, #0
 800fd8a:	f43f aead 	beq.w	800fae8 <_strtod_l+0x498>
 800fd8e:	4601      	mov	r1, r0
 800fd90:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fd92:	4620      	mov	r0, r4
 800fd94:	f001 ff92 	bl	8011cbc <__multiply>
 800fd98:	900f      	str	r0, [sp, #60]	; 0x3c
 800fd9a:	2800      	cmp	r0, #0
 800fd9c:	f43f aea4 	beq.w	800fae8 <_strtod_l+0x498>
 800fda0:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fda2:	4620      	mov	r0, r4
 800fda4:	f001 fe6e 	bl	8011a84 <_Bfree>
 800fda8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fdaa:	931e      	str	r3, [sp, #120]	; 0x78
 800fdac:	f1b8 0f00 	cmp.w	r8, #0
 800fdb0:	f300 8091 	bgt.w	800fed6 <_strtod_l+0x886>
 800fdb4:	9b08      	ldr	r3, [sp, #32]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	dd08      	ble.n	800fdcc <_strtod_l+0x77c>
 800fdba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fdbc:	9907      	ldr	r1, [sp, #28]
 800fdbe:	4620      	mov	r0, r4
 800fdc0:	f002 f822 	bl	8011e08 <__pow5mult>
 800fdc4:	9007      	str	r0, [sp, #28]
 800fdc6:	2800      	cmp	r0, #0
 800fdc8:	f43f ae8e 	beq.w	800fae8 <_strtod_l+0x498>
 800fdcc:	2f00      	cmp	r7, #0
 800fdce:	dd08      	ble.n	800fde2 <_strtod_l+0x792>
 800fdd0:	9907      	ldr	r1, [sp, #28]
 800fdd2:	463a      	mov	r2, r7
 800fdd4:	4620      	mov	r0, r4
 800fdd6:	f002 f871 	bl	8011ebc <__lshift>
 800fdda:	9007      	str	r0, [sp, #28]
 800fddc:	2800      	cmp	r0, #0
 800fdde:	f43f ae83 	beq.w	800fae8 <_strtod_l+0x498>
 800fde2:	f1b9 0f00 	cmp.w	r9, #0
 800fde6:	dd08      	ble.n	800fdfa <_strtod_l+0x7aa>
 800fde8:	4631      	mov	r1, r6
 800fdea:	464a      	mov	r2, r9
 800fdec:	4620      	mov	r0, r4
 800fdee:	f002 f865 	bl	8011ebc <__lshift>
 800fdf2:	4606      	mov	r6, r0
 800fdf4:	2800      	cmp	r0, #0
 800fdf6:	f43f ae77 	beq.w	800fae8 <_strtod_l+0x498>
 800fdfa:	9a07      	ldr	r2, [sp, #28]
 800fdfc:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fdfe:	4620      	mov	r0, r4
 800fe00:	f002 f8e4 	bl	8011fcc <__mdiff>
 800fe04:	4605      	mov	r5, r0
 800fe06:	2800      	cmp	r0, #0
 800fe08:	f43f ae6e 	beq.w	800fae8 <_strtod_l+0x498>
 800fe0c:	68c3      	ldr	r3, [r0, #12]
 800fe0e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fe10:	2300      	movs	r3, #0
 800fe12:	60c3      	str	r3, [r0, #12]
 800fe14:	4631      	mov	r1, r6
 800fe16:	f002 f8bd 	bl	8011f94 <__mcmp>
 800fe1a:	2800      	cmp	r0, #0
 800fe1c:	da65      	bge.n	800feea <_strtod_l+0x89a>
 800fe1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fe20:	ea53 030a 	orrs.w	r3, r3, sl
 800fe24:	f040 8087 	bne.w	800ff36 <_strtod_l+0x8e6>
 800fe28:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	f040 8082 	bne.w	800ff36 <_strtod_l+0x8e6>
 800fe32:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fe36:	0d1b      	lsrs	r3, r3, #20
 800fe38:	051b      	lsls	r3, r3, #20
 800fe3a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800fe3e:	d97a      	bls.n	800ff36 <_strtod_l+0x8e6>
 800fe40:	696b      	ldr	r3, [r5, #20]
 800fe42:	b913      	cbnz	r3, 800fe4a <_strtod_l+0x7fa>
 800fe44:	692b      	ldr	r3, [r5, #16]
 800fe46:	2b01      	cmp	r3, #1
 800fe48:	dd75      	ble.n	800ff36 <_strtod_l+0x8e6>
 800fe4a:	4629      	mov	r1, r5
 800fe4c:	2201      	movs	r2, #1
 800fe4e:	4620      	mov	r0, r4
 800fe50:	f002 f834 	bl	8011ebc <__lshift>
 800fe54:	4631      	mov	r1, r6
 800fe56:	4605      	mov	r5, r0
 800fe58:	f002 f89c 	bl	8011f94 <__mcmp>
 800fe5c:	2800      	cmp	r0, #0
 800fe5e:	dd6a      	ble.n	800ff36 <_strtod_l+0x8e6>
 800fe60:	9904      	ldr	r1, [sp, #16]
 800fe62:	4a55      	ldr	r2, [pc, #340]	; (800ffb8 <_strtod_l+0x968>)
 800fe64:	465b      	mov	r3, fp
 800fe66:	2900      	cmp	r1, #0
 800fe68:	f000 8085 	beq.w	800ff76 <_strtod_l+0x926>
 800fe6c:	ea02 010b 	and.w	r1, r2, fp
 800fe70:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800fe74:	dc7f      	bgt.n	800ff76 <_strtod_l+0x926>
 800fe76:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800fe7a:	f77f aeaa 	ble.w	800fbd2 <_strtod_l+0x582>
 800fe7e:	4a4f      	ldr	r2, [pc, #316]	; (800ffbc <_strtod_l+0x96c>)
 800fe80:	2300      	movs	r3, #0
 800fe82:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800fe86:	4650      	mov	r0, sl
 800fe88:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800fe8c:	4659      	mov	r1, fp
 800fe8e:	f7f0 fbc3 	bl	8000618 <__aeabi_dmul>
 800fe92:	460b      	mov	r3, r1
 800fe94:	4303      	orrs	r3, r0
 800fe96:	bf08      	it	eq
 800fe98:	2322      	moveq	r3, #34	; 0x22
 800fe9a:	4682      	mov	sl, r0
 800fe9c:	468b      	mov	fp, r1
 800fe9e:	bf08      	it	eq
 800fea0:	6023      	streq	r3, [r4, #0]
 800fea2:	e62b      	b.n	800fafc <_strtod_l+0x4ac>
 800fea4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fea8:	fa02 f303 	lsl.w	r3, r2, r3
 800feac:	ea03 0a0a 	and.w	sl, r3, sl
 800feb0:	e6de      	b.n	800fc70 <_strtod_l+0x620>
 800feb2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800feb6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800feba:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800febe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800fec2:	fa01 f308 	lsl.w	r3, r1, r8
 800fec6:	930c      	str	r3, [sp, #48]	; 0x30
 800fec8:	9111      	str	r1, [sp, #68]	; 0x44
 800feca:	e741      	b.n	800fd50 <_strtod_l+0x700>
 800fecc:	2300      	movs	r3, #0
 800fece:	930c      	str	r3, [sp, #48]	; 0x30
 800fed0:	2301      	movs	r3, #1
 800fed2:	9311      	str	r3, [sp, #68]	; 0x44
 800fed4:	e73c      	b.n	800fd50 <_strtod_l+0x700>
 800fed6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fed8:	4642      	mov	r2, r8
 800feda:	4620      	mov	r0, r4
 800fedc:	f001 ffee 	bl	8011ebc <__lshift>
 800fee0:	901e      	str	r0, [sp, #120]	; 0x78
 800fee2:	2800      	cmp	r0, #0
 800fee4:	f47f af66 	bne.w	800fdb4 <_strtod_l+0x764>
 800fee8:	e5fe      	b.n	800fae8 <_strtod_l+0x498>
 800feea:	465f      	mov	r7, fp
 800feec:	d16e      	bne.n	800ffcc <_strtod_l+0x97c>
 800feee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fef0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fef4:	b342      	cbz	r2, 800ff48 <_strtod_l+0x8f8>
 800fef6:	4a32      	ldr	r2, [pc, #200]	; (800ffc0 <_strtod_l+0x970>)
 800fef8:	4293      	cmp	r3, r2
 800fefa:	d128      	bne.n	800ff4e <_strtod_l+0x8fe>
 800fefc:	9b04      	ldr	r3, [sp, #16]
 800fefe:	4650      	mov	r0, sl
 800ff00:	b1eb      	cbz	r3, 800ff3e <_strtod_l+0x8ee>
 800ff02:	4a2d      	ldr	r2, [pc, #180]	; (800ffb8 <_strtod_l+0x968>)
 800ff04:	403a      	ands	r2, r7
 800ff06:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ff0a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800ff0e:	d819      	bhi.n	800ff44 <_strtod_l+0x8f4>
 800ff10:	0d12      	lsrs	r2, r2, #20
 800ff12:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ff16:	fa01 f303 	lsl.w	r3, r1, r3
 800ff1a:	4298      	cmp	r0, r3
 800ff1c:	d117      	bne.n	800ff4e <_strtod_l+0x8fe>
 800ff1e:	4b29      	ldr	r3, [pc, #164]	; (800ffc4 <_strtod_l+0x974>)
 800ff20:	429f      	cmp	r7, r3
 800ff22:	d102      	bne.n	800ff2a <_strtod_l+0x8da>
 800ff24:	3001      	adds	r0, #1
 800ff26:	f43f addf 	beq.w	800fae8 <_strtod_l+0x498>
 800ff2a:	4b23      	ldr	r3, [pc, #140]	; (800ffb8 <_strtod_l+0x968>)
 800ff2c:	403b      	ands	r3, r7
 800ff2e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ff32:	f04f 0a00 	mov.w	sl, #0
 800ff36:	9b04      	ldr	r3, [sp, #16]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d1a0      	bne.n	800fe7e <_strtod_l+0x82e>
 800ff3c:	e5de      	b.n	800fafc <_strtod_l+0x4ac>
 800ff3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ff42:	e7ea      	b.n	800ff1a <_strtod_l+0x8ca>
 800ff44:	460b      	mov	r3, r1
 800ff46:	e7e8      	b.n	800ff1a <_strtod_l+0x8ca>
 800ff48:	ea53 030a 	orrs.w	r3, r3, sl
 800ff4c:	d088      	beq.n	800fe60 <_strtod_l+0x810>
 800ff4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ff50:	b1db      	cbz	r3, 800ff8a <_strtod_l+0x93a>
 800ff52:	423b      	tst	r3, r7
 800ff54:	d0ef      	beq.n	800ff36 <_strtod_l+0x8e6>
 800ff56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ff58:	9a04      	ldr	r2, [sp, #16]
 800ff5a:	4650      	mov	r0, sl
 800ff5c:	4659      	mov	r1, fp
 800ff5e:	b1c3      	cbz	r3, 800ff92 <_strtod_l+0x942>
 800ff60:	f7ff fb57 	bl	800f612 <sulp>
 800ff64:	4602      	mov	r2, r0
 800ff66:	460b      	mov	r3, r1
 800ff68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ff6c:	f7f0 f99e 	bl	80002ac <__adddf3>
 800ff70:	4682      	mov	sl, r0
 800ff72:	468b      	mov	fp, r1
 800ff74:	e7df      	b.n	800ff36 <_strtod_l+0x8e6>
 800ff76:	4013      	ands	r3, r2
 800ff78:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ff7c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ff80:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ff84:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800ff88:	e7d5      	b.n	800ff36 <_strtod_l+0x8e6>
 800ff8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ff8c:	ea13 0f0a 	tst.w	r3, sl
 800ff90:	e7e0      	b.n	800ff54 <_strtod_l+0x904>
 800ff92:	f7ff fb3e 	bl	800f612 <sulp>
 800ff96:	4602      	mov	r2, r0
 800ff98:	460b      	mov	r3, r1
 800ff9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ff9e:	f7f0 f983 	bl	80002a8 <__aeabi_dsub>
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	2300      	movs	r3, #0
 800ffa6:	4682      	mov	sl, r0
 800ffa8:	468b      	mov	fp, r1
 800ffaa:	f7f0 fd9d 	bl	8000ae8 <__aeabi_dcmpeq>
 800ffae:	2800      	cmp	r0, #0
 800ffb0:	d0c1      	beq.n	800ff36 <_strtod_l+0x8e6>
 800ffb2:	e60e      	b.n	800fbd2 <_strtod_l+0x582>
 800ffb4:	fffffc02 	.word	0xfffffc02
 800ffb8:	7ff00000 	.word	0x7ff00000
 800ffbc:	39500000 	.word	0x39500000
 800ffc0:	000fffff 	.word	0x000fffff
 800ffc4:	7fefffff 	.word	0x7fefffff
 800ffc8:	080139e8 	.word	0x080139e8
 800ffcc:	4631      	mov	r1, r6
 800ffce:	4628      	mov	r0, r5
 800ffd0:	f002 f95c 	bl	801228c <__ratio>
 800ffd4:	ec59 8b10 	vmov	r8, r9, d0
 800ffd8:	ee10 0a10 	vmov	r0, s0
 800ffdc:	2200      	movs	r2, #0
 800ffde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ffe2:	4649      	mov	r1, r9
 800ffe4:	f7f0 fd94 	bl	8000b10 <__aeabi_dcmple>
 800ffe8:	2800      	cmp	r0, #0
 800ffea:	d07c      	beq.n	80100e6 <_strtod_l+0xa96>
 800ffec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d04c      	beq.n	801008c <_strtod_l+0xa3c>
 800fff2:	4b95      	ldr	r3, [pc, #596]	; (8010248 <_strtod_l+0xbf8>)
 800fff4:	2200      	movs	r2, #0
 800fff6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800fffa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010248 <_strtod_l+0xbf8>
 800fffe:	f04f 0800 	mov.w	r8, #0
 8010002:	4b92      	ldr	r3, [pc, #584]	; (801024c <_strtod_l+0xbfc>)
 8010004:	403b      	ands	r3, r7
 8010006:	9311      	str	r3, [sp, #68]	; 0x44
 8010008:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801000a:	4b91      	ldr	r3, [pc, #580]	; (8010250 <_strtod_l+0xc00>)
 801000c:	429a      	cmp	r2, r3
 801000e:	f040 80b2 	bne.w	8010176 <_strtod_l+0xb26>
 8010012:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010016:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801001a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801001e:	ec4b ab10 	vmov	d0, sl, fp
 8010022:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8010026:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801002a:	f002 f857 	bl	80120dc <__ulp>
 801002e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010032:	ec53 2b10 	vmov	r2, r3, d0
 8010036:	f7f0 faef 	bl	8000618 <__aeabi_dmul>
 801003a:	4652      	mov	r2, sl
 801003c:	465b      	mov	r3, fp
 801003e:	f7f0 f935 	bl	80002ac <__adddf3>
 8010042:	460b      	mov	r3, r1
 8010044:	4981      	ldr	r1, [pc, #516]	; (801024c <_strtod_l+0xbfc>)
 8010046:	4a83      	ldr	r2, [pc, #524]	; (8010254 <_strtod_l+0xc04>)
 8010048:	4019      	ands	r1, r3
 801004a:	4291      	cmp	r1, r2
 801004c:	4682      	mov	sl, r0
 801004e:	d95e      	bls.n	801010e <_strtod_l+0xabe>
 8010050:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010052:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010056:	4293      	cmp	r3, r2
 8010058:	d103      	bne.n	8010062 <_strtod_l+0xa12>
 801005a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801005c:	3301      	adds	r3, #1
 801005e:	f43f ad43 	beq.w	800fae8 <_strtod_l+0x498>
 8010062:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8010260 <_strtod_l+0xc10>
 8010066:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801006a:	991e      	ldr	r1, [sp, #120]	; 0x78
 801006c:	4620      	mov	r0, r4
 801006e:	f001 fd09 	bl	8011a84 <_Bfree>
 8010072:	9907      	ldr	r1, [sp, #28]
 8010074:	4620      	mov	r0, r4
 8010076:	f001 fd05 	bl	8011a84 <_Bfree>
 801007a:	4631      	mov	r1, r6
 801007c:	4620      	mov	r0, r4
 801007e:	f001 fd01 	bl	8011a84 <_Bfree>
 8010082:	4629      	mov	r1, r5
 8010084:	4620      	mov	r0, r4
 8010086:	f001 fcfd 	bl	8011a84 <_Bfree>
 801008a:	e613      	b.n	800fcb4 <_strtod_l+0x664>
 801008c:	f1ba 0f00 	cmp.w	sl, #0
 8010090:	d11b      	bne.n	80100ca <_strtod_l+0xa7a>
 8010092:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010096:	b9f3      	cbnz	r3, 80100d6 <_strtod_l+0xa86>
 8010098:	4b6b      	ldr	r3, [pc, #428]	; (8010248 <_strtod_l+0xbf8>)
 801009a:	2200      	movs	r2, #0
 801009c:	4640      	mov	r0, r8
 801009e:	4649      	mov	r1, r9
 80100a0:	f7f0 fd2c 	bl	8000afc <__aeabi_dcmplt>
 80100a4:	b9d0      	cbnz	r0, 80100dc <_strtod_l+0xa8c>
 80100a6:	4640      	mov	r0, r8
 80100a8:	4649      	mov	r1, r9
 80100aa:	4b6b      	ldr	r3, [pc, #428]	; (8010258 <_strtod_l+0xc08>)
 80100ac:	2200      	movs	r2, #0
 80100ae:	f7f0 fab3 	bl	8000618 <__aeabi_dmul>
 80100b2:	4680      	mov	r8, r0
 80100b4:	4689      	mov	r9, r1
 80100b6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80100ba:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80100be:	931b      	str	r3, [sp, #108]	; 0x6c
 80100c0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80100c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80100c8:	e79b      	b.n	8010002 <_strtod_l+0x9b2>
 80100ca:	f1ba 0f01 	cmp.w	sl, #1
 80100ce:	d102      	bne.n	80100d6 <_strtod_l+0xa86>
 80100d0:	2f00      	cmp	r7, #0
 80100d2:	f43f ad7e 	beq.w	800fbd2 <_strtod_l+0x582>
 80100d6:	4b61      	ldr	r3, [pc, #388]	; (801025c <_strtod_l+0xc0c>)
 80100d8:	2200      	movs	r2, #0
 80100da:	e78c      	b.n	800fff6 <_strtod_l+0x9a6>
 80100dc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8010258 <_strtod_l+0xc08>
 80100e0:	f04f 0800 	mov.w	r8, #0
 80100e4:	e7e7      	b.n	80100b6 <_strtod_l+0xa66>
 80100e6:	4b5c      	ldr	r3, [pc, #368]	; (8010258 <_strtod_l+0xc08>)
 80100e8:	4640      	mov	r0, r8
 80100ea:	4649      	mov	r1, r9
 80100ec:	2200      	movs	r2, #0
 80100ee:	f7f0 fa93 	bl	8000618 <__aeabi_dmul>
 80100f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80100f4:	4680      	mov	r8, r0
 80100f6:	4689      	mov	r9, r1
 80100f8:	b933      	cbnz	r3, 8010108 <_strtod_l+0xab8>
 80100fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80100fe:	9012      	str	r0, [sp, #72]	; 0x48
 8010100:	9313      	str	r3, [sp, #76]	; 0x4c
 8010102:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8010106:	e7dd      	b.n	80100c4 <_strtod_l+0xa74>
 8010108:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801010c:	e7f9      	b.n	8010102 <_strtod_l+0xab2>
 801010e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8010112:	9b04      	ldr	r3, [sp, #16]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d1a8      	bne.n	801006a <_strtod_l+0xa1a>
 8010118:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801011c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801011e:	0d1b      	lsrs	r3, r3, #20
 8010120:	051b      	lsls	r3, r3, #20
 8010122:	429a      	cmp	r2, r3
 8010124:	d1a1      	bne.n	801006a <_strtod_l+0xa1a>
 8010126:	4640      	mov	r0, r8
 8010128:	4649      	mov	r1, r9
 801012a:	f7f0 fdd5 	bl	8000cd8 <__aeabi_d2lz>
 801012e:	f7f0 fa45 	bl	80005bc <__aeabi_l2d>
 8010132:	4602      	mov	r2, r0
 8010134:	460b      	mov	r3, r1
 8010136:	4640      	mov	r0, r8
 8010138:	4649      	mov	r1, r9
 801013a:	f7f0 f8b5 	bl	80002a8 <__aeabi_dsub>
 801013e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010140:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010144:	ea43 030a 	orr.w	r3, r3, sl
 8010148:	4313      	orrs	r3, r2
 801014a:	4680      	mov	r8, r0
 801014c:	4689      	mov	r9, r1
 801014e:	d053      	beq.n	80101f8 <_strtod_l+0xba8>
 8010150:	a335      	add	r3, pc, #212	; (adr r3, 8010228 <_strtod_l+0xbd8>)
 8010152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010156:	f7f0 fcd1 	bl	8000afc <__aeabi_dcmplt>
 801015a:	2800      	cmp	r0, #0
 801015c:	f47f acce 	bne.w	800fafc <_strtod_l+0x4ac>
 8010160:	a333      	add	r3, pc, #204	; (adr r3, 8010230 <_strtod_l+0xbe0>)
 8010162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010166:	4640      	mov	r0, r8
 8010168:	4649      	mov	r1, r9
 801016a:	f7f0 fce5 	bl	8000b38 <__aeabi_dcmpgt>
 801016e:	2800      	cmp	r0, #0
 8010170:	f43f af7b 	beq.w	801006a <_strtod_l+0xa1a>
 8010174:	e4c2      	b.n	800fafc <_strtod_l+0x4ac>
 8010176:	9b04      	ldr	r3, [sp, #16]
 8010178:	b333      	cbz	r3, 80101c8 <_strtod_l+0xb78>
 801017a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801017c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010180:	d822      	bhi.n	80101c8 <_strtod_l+0xb78>
 8010182:	a32d      	add	r3, pc, #180	; (adr r3, 8010238 <_strtod_l+0xbe8>)
 8010184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010188:	4640      	mov	r0, r8
 801018a:	4649      	mov	r1, r9
 801018c:	f7f0 fcc0 	bl	8000b10 <__aeabi_dcmple>
 8010190:	b1a0      	cbz	r0, 80101bc <_strtod_l+0xb6c>
 8010192:	4649      	mov	r1, r9
 8010194:	4640      	mov	r0, r8
 8010196:	f7f0 fd17 	bl	8000bc8 <__aeabi_d2uiz>
 801019a:	2801      	cmp	r0, #1
 801019c:	bf38      	it	cc
 801019e:	2001      	movcc	r0, #1
 80101a0:	f7f0 f9c0 	bl	8000524 <__aeabi_ui2d>
 80101a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80101a6:	4680      	mov	r8, r0
 80101a8:	4689      	mov	r9, r1
 80101aa:	bb13      	cbnz	r3, 80101f2 <_strtod_l+0xba2>
 80101ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80101b0:	9014      	str	r0, [sp, #80]	; 0x50
 80101b2:	9315      	str	r3, [sp, #84]	; 0x54
 80101b4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80101b8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80101bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80101be:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80101c0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80101c4:	1a9b      	subs	r3, r3, r2
 80101c6:	930d      	str	r3, [sp, #52]	; 0x34
 80101c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80101cc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80101d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80101d4:	f001 ff82 	bl	80120dc <__ulp>
 80101d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80101dc:	ec53 2b10 	vmov	r2, r3, d0
 80101e0:	f7f0 fa1a 	bl	8000618 <__aeabi_dmul>
 80101e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80101e8:	f7f0 f860 	bl	80002ac <__adddf3>
 80101ec:	4682      	mov	sl, r0
 80101ee:	468b      	mov	fp, r1
 80101f0:	e78f      	b.n	8010112 <_strtod_l+0xac2>
 80101f2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80101f6:	e7dd      	b.n	80101b4 <_strtod_l+0xb64>
 80101f8:	a311      	add	r3, pc, #68	; (adr r3, 8010240 <_strtod_l+0xbf0>)
 80101fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101fe:	f7f0 fc7d 	bl	8000afc <__aeabi_dcmplt>
 8010202:	e7b4      	b.n	801016e <_strtod_l+0xb1e>
 8010204:	2300      	movs	r3, #0
 8010206:	930e      	str	r3, [sp, #56]	; 0x38
 8010208:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801020a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801020c:	6013      	str	r3, [r2, #0]
 801020e:	f7ff ba65 	b.w	800f6dc <_strtod_l+0x8c>
 8010212:	2b65      	cmp	r3, #101	; 0x65
 8010214:	f43f ab5d 	beq.w	800f8d2 <_strtod_l+0x282>
 8010218:	2b45      	cmp	r3, #69	; 0x45
 801021a:	f43f ab5a 	beq.w	800f8d2 <_strtod_l+0x282>
 801021e:	2201      	movs	r2, #1
 8010220:	f7ff bb92 	b.w	800f948 <_strtod_l+0x2f8>
 8010224:	f3af 8000 	nop.w
 8010228:	94a03595 	.word	0x94a03595
 801022c:	3fdfffff 	.word	0x3fdfffff
 8010230:	35afe535 	.word	0x35afe535
 8010234:	3fe00000 	.word	0x3fe00000
 8010238:	ffc00000 	.word	0xffc00000
 801023c:	41dfffff 	.word	0x41dfffff
 8010240:	94a03595 	.word	0x94a03595
 8010244:	3fcfffff 	.word	0x3fcfffff
 8010248:	3ff00000 	.word	0x3ff00000
 801024c:	7ff00000 	.word	0x7ff00000
 8010250:	7fe00000 	.word	0x7fe00000
 8010254:	7c9fffff 	.word	0x7c9fffff
 8010258:	3fe00000 	.word	0x3fe00000
 801025c:	bff00000 	.word	0xbff00000
 8010260:	7fefffff 	.word	0x7fefffff

08010264 <_strtod_r>:
 8010264:	4b01      	ldr	r3, [pc, #4]	; (801026c <_strtod_r+0x8>)
 8010266:	f7ff b9f3 	b.w	800f650 <_strtod_l>
 801026a:	bf00      	nop
 801026c:	20000200 	.word	0x20000200

08010270 <_strtol_l.isra.0>:
 8010270:	2b01      	cmp	r3, #1
 8010272:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010276:	d001      	beq.n	801027c <_strtol_l.isra.0+0xc>
 8010278:	2b24      	cmp	r3, #36	; 0x24
 801027a:	d906      	bls.n	801028a <_strtol_l.isra.0+0x1a>
 801027c:	f7fe f898 	bl	800e3b0 <__errno>
 8010280:	2316      	movs	r3, #22
 8010282:	6003      	str	r3, [r0, #0]
 8010284:	2000      	movs	r0, #0
 8010286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801028a:	4f3a      	ldr	r7, [pc, #232]	; (8010374 <_strtol_l.isra.0+0x104>)
 801028c:	468e      	mov	lr, r1
 801028e:	4676      	mov	r6, lr
 8010290:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8010294:	5de5      	ldrb	r5, [r4, r7]
 8010296:	f015 0508 	ands.w	r5, r5, #8
 801029a:	d1f8      	bne.n	801028e <_strtol_l.isra.0+0x1e>
 801029c:	2c2d      	cmp	r4, #45	; 0x2d
 801029e:	d134      	bne.n	801030a <_strtol_l.isra.0+0x9a>
 80102a0:	f89e 4000 	ldrb.w	r4, [lr]
 80102a4:	f04f 0801 	mov.w	r8, #1
 80102a8:	f106 0e02 	add.w	lr, r6, #2
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d05c      	beq.n	801036a <_strtol_l.isra.0+0xfa>
 80102b0:	2b10      	cmp	r3, #16
 80102b2:	d10c      	bne.n	80102ce <_strtol_l.isra.0+0x5e>
 80102b4:	2c30      	cmp	r4, #48	; 0x30
 80102b6:	d10a      	bne.n	80102ce <_strtol_l.isra.0+0x5e>
 80102b8:	f89e 4000 	ldrb.w	r4, [lr]
 80102bc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80102c0:	2c58      	cmp	r4, #88	; 0x58
 80102c2:	d14d      	bne.n	8010360 <_strtol_l.isra.0+0xf0>
 80102c4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80102c8:	2310      	movs	r3, #16
 80102ca:	f10e 0e02 	add.w	lr, lr, #2
 80102ce:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80102d2:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80102d6:	2600      	movs	r6, #0
 80102d8:	fbbc f9f3 	udiv	r9, ip, r3
 80102dc:	4635      	mov	r5, r6
 80102de:	fb03 ca19 	mls	sl, r3, r9, ip
 80102e2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80102e6:	2f09      	cmp	r7, #9
 80102e8:	d818      	bhi.n	801031c <_strtol_l.isra.0+0xac>
 80102ea:	463c      	mov	r4, r7
 80102ec:	42a3      	cmp	r3, r4
 80102ee:	dd24      	ble.n	801033a <_strtol_l.isra.0+0xca>
 80102f0:	2e00      	cmp	r6, #0
 80102f2:	db1f      	blt.n	8010334 <_strtol_l.isra.0+0xc4>
 80102f4:	45a9      	cmp	r9, r5
 80102f6:	d31d      	bcc.n	8010334 <_strtol_l.isra.0+0xc4>
 80102f8:	d101      	bne.n	80102fe <_strtol_l.isra.0+0x8e>
 80102fa:	45a2      	cmp	sl, r4
 80102fc:	db1a      	blt.n	8010334 <_strtol_l.isra.0+0xc4>
 80102fe:	fb05 4503 	mla	r5, r5, r3, r4
 8010302:	2601      	movs	r6, #1
 8010304:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8010308:	e7eb      	b.n	80102e2 <_strtol_l.isra.0+0x72>
 801030a:	2c2b      	cmp	r4, #43	; 0x2b
 801030c:	bf08      	it	eq
 801030e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8010312:	46a8      	mov	r8, r5
 8010314:	bf08      	it	eq
 8010316:	f106 0e02 	addeq.w	lr, r6, #2
 801031a:	e7c7      	b.n	80102ac <_strtol_l.isra.0+0x3c>
 801031c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8010320:	2f19      	cmp	r7, #25
 8010322:	d801      	bhi.n	8010328 <_strtol_l.isra.0+0xb8>
 8010324:	3c37      	subs	r4, #55	; 0x37
 8010326:	e7e1      	b.n	80102ec <_strtol_l.isra.0+0x7c>
 8010328:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801032c:	2f19      	cmp	r7, #25
 801032e:	d804      	bhi.n	801033a <_strtol_l.isra.0+0xca>
 8010330:	3c57      	subs	r4, #87	; 0x57
 8010332:	e7db      	b.n	80102ec <_strtol_l.isra.0+0x7c>
 8010334:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8010338:	e7e4      	b.n	8010304 <_strtol_l.isra.0+0x94>
 801033a:	2e00      	cmp	r6, #0
 801033c:	da05      	bge.n	801034a <_strtol_l.isra.0+0xda>
 801033e:	2322      	movs	r3, #34	; 0x22
 8010340:	6003      	str	r3, [r0, #0]
 8010342:	4665      	mov	r5, ip
 8010344:	b942      	cbnz	r2, 8010358 <_strtol_l.isra.0+0xe8>
 8010346:	4628      	mov	r0, r5
 8010348:	e79d      	b.n	8010286 <_strtol_l.isra.0+0x16>
 801034a:	f1b8 0f00 	cmp.w	r8, #0
 801034e:	d000      	beq.n	8010352 <_strtol_l.isra.0+0xe2>
 8010350:	426d      	negs	r5, r5
 8010352:	2a00      	cmp	r2, #0
 8010354:	d0f7      	beq.n	8010346 <_strtol_l.isra.0+0xd6>
 8010356:	b10e      	cbz	r6, 801035c <_strtol_l.isra.0+0xec>
 8010358:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 801035c:	6011      	str	r1, [r2, #0]
 801035e:	e7f2      	b.n	8010346 <_strtol_l.isra.0+0xd6>
 8010360:	2430      	movs	r4, #48	; 0x30
 8010362:	2b00      	cmp	r3, #0
 8010364:	d1b3      	bne.n	80102ce <_strtol_l.isra.0+0x5e>
 8010366:	2308      	movs	r3, #8
 8010368:	e7b1      	b.n	80102ce <_strtol_l.isra.0+0x5e>
 801036a:	2c30      	cmp	r4, #48	; 0x30
 801036c:	d0a4      	beq.n	80102b8 <_strtol_l.isra.0+0x48>
 801036e:	230a      	movs	r3, #10
 8010370:	e7ad      	b.n	80102ce <_strtol_l.isra.0+0x5e>
 8010372:	bf00      	nop
 8010374:	08013821 	.word	0x08013821

08010378 <_strtol_r>:
 8010378:	f7ff bf7a 	b.w	8010270 <_strtol_l.isra.0>

0801037c <_vsniprintf_r>:
 801037c:	b530      	push	{r4, r5, lr}
 801037e:	1e14      	subs	r4, r2, #0
 8010380:	4605      	mov	r5, r0
 8010382:	b09b      	sub	sp, #108	; 0x6c
 8010384:	4618      	mov	r0, r3
 8010386:	da05      	bge.n	8010394 <_vsniprintf_r+0x18>
 8010388:	238b      	movs	r3, #139	; 0x8b
 801038a:	602b      	str	r3, [r5, #0]
 801038c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010390:	b01b      	add	sp, #108	; 0x6c
 8010392:	bd30      	pop	{r4, r5, pc}
 8010394:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010398:	f8ad 300c 	strh.w	r3, [sp, #12]
 801039c:	bf14      	ite	ne
 801039e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80103a2:	4623      	moveq	r3, r4
 80103a4:	9302      	str	r3, [sp, #8]
 80103a6:	9305      	str	r3, [sp, #20]
 80103a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80103ac:	9100      	str	r1, [sp, #0]
 80103ae:	9104      	str	r1, [sp, #16]
 80103b0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80103b4:	4602      	mov	r2, r0
 80103b6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80103b8:	4669      	mov	r1, sp
 80103ba:	4628      	mov	r0, r5
 80103bc:	f002 f898 	bl	80124f0 <_svfiprintf_r>
 80103c0:	1c43      	adds	r3, r0, #1
 80103c2:	bfbc      	itt	lt
 80103c4:	238b      	movlt	r3, #139	; 0x8b
 80103c6:	602b      	strlt	r3, [r5, #0]
 80103c8:	2c00      	cmp	r4, #0
 80103ca:	d0e1      	beq.n	8010390 <_vsniprintf_r+0x14>
 80103cc:	9b00      	ldr	r3, [sp, #0]
 80103ce:	2200      	movs	r2, #0
 80103d0:	701a      	strb	r2, [r3, #0]
 80103d2:	e7dd      	b.n	8010390 <_vsniprintf_r+0x14>

080103d4 <vsniprintf>:
 80103d4:	b507      	push	{r0, r1, r2, lr}
 80103d6:	9300      	str	r3, [sp, #0]
 80103d8:	4613      	mov	r3, r2
 80103da:	460a      	mov	r2, r1
 80103dc:	4601      	mov	r1, r0
 80103de:	4803      	ldr	r0, [pc, #12]	; (80103ec <vsniprintf+0x18>)
 80103e0:	6800      	ldr	r0, [r0, #0]
 80103e2:	f7ff ffcb 	bl	801037c <_vsniprintf_r>
 80103e6:	b003      	add	sp, #12
 80103e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80103ec:	20000198 	.word	0x20000198

080103f0 <_write_r>:
 80103f0:	b538      	push	{r3, r4, r5, lr}
 80103f2:	4d07      	ldr	r5, [pc, #28]	; (8010410 <_write_r+0x20>)
 80103f4:	4604      	mov	r4, r0
 80103f6:	4608      	mov	r0, r1
 80103f8:	4611      	mov	r1, r2
 80103fa:	2200      	movs	r2, #0
 80103fc:	602a      	str	r2, [r5, #0]
 80103fe:	461a      	mov	r2, r3
 8010400:	f7f2 fc1d 	bl	8002c3e <_write>
 8010404:	1c43      	adds	r3, r0, #1
 8010406:	d102      	bne.n	801040e <_write_r+0x1e>
 8010408:	682b      	ldr	r3, [r5, #0]
 801040a:	b103      	cbz	r3, 801040e <_write_r+0x1e>
 801040c:	6023      	str	r3, [r4, #0]
 801040e:	bd38      	pop	{r3, r4, r5, pc}
 8010410:	20007628 	.word	0x20007628

08010414 <_close_r>:
 8010414:	b538      	push	{r3, r4, r5, lr}
 8010416:	4d06      	ldr	r5, [pc, #24]	; (8010430 <_close_r+0x1c>)
 8010418:	2300      	movs	r3, #0
 801041a:	4604      	mov	r4, r0
 801041c:	4608      	mov	r0, r1
 801041e:	602b      	str	r3, [r5, #0]
 8010420:	f7f2 fc29 	bl	8002c76 <_close>
 8010424:	1c43      	adds	r3, r0, #1
 8010426:	d102      	bne.n	801042e <_close_r+0x1a>
 8010428:	682b      	ldr	r3, [r5, #0]
 801042a:	b103      	cbz	r3, 801042e <_close_r+0x1a>
 801042c:	6023      	str	r3, [r4, #0]
 801042e:	bd38      	pop	{r3, r4, r5, pc}
 8010430:	20007628 	.word	0x20007628

08010434 <quorem>:
 8010434:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010438:	6903      	ldr	r3, [r0, #16]
 801043a:	690c      	ldr	r4, [r1, #16]
 801043c:	42a3      	cmp	r3, r4
 801043e:	4607      	mov	r7, r0
 8010440:	f2c0 8081 	blt.w	8010546 <quorem+0x112>
 8010444:	3c01      	subs	r4, #1
 8010446:	f101 0814 	add.w	r8, r1, #20
 801044a:	f100 0514 	add.w	r5, r0, #20
 801044e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010452:	9301      	str	r3, [sp, #4]
 8010454:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010458:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801045c:	3301      	adds	r3, #1
 801045e:	429a      	cmp	r2, r3
 8010460:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010464:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010468:	fbb2 f6f3 	udiv	r6, r2, r3
 801046c:	d331      	bcc.n	80104d2 <quorem+0x9e>
 801046e:	f04f 0e00 	mov.w	lr, #0
 8010472:	4640      	mov	r0, r8
 8010474:	46ac      	mov	ip, r5
 8010476:	46f2      	mov	sl, lr
 8010478:	f850 2b04 	ldr.w	r2, [r0], #4
 801047c:	b293      	uxth	r3, r2
 801047e:	fb06 e303 	mla	r3, r6, r3, lr
 8010482:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010486:	b29b      	uxth	r3, r3
 8010488:	ebaa 0303 	sub.w	r3, sl, r3
 801048c:	0c12      	lsrs	r2, r2, #16
 801048e:	f8dc a000 	ldr.w	sl, [ip]
 8010492:	fb06 e202 	mla	r2, r6, r2, lr
 8010496:	fa13 f38a 	uxtah	r3, r3, sl
 801049a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801049e:	fa1f fa82 	uxth.w	sl, r2
 80104a2:	f8dc 2000 	ldr.w	r2, [ip]
 80104a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80104aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80104ae:	b29b      	uxth	r3, r3
 80104b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80104b4:	4581      	cmp	r9, r0
 80104b6:	f84c 3b04 	str.w	r3, [ip], #4
 80104ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80104be:	d2db      	bcs.n	8010478 <quorem+0x44>
 80104c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80104c4:	b92b      	cbnz	r3, 80104d2 <quorem+0x9e>
 80104c6:	9b01      	ldr	r3, [sp, #4]
 80104c8:	3b04      	subs	r3, #4
 80104ca:	429d      	cmp	r5, r3
 80104cc:	461a      	mov	r2, r3
 80104ce:	d32e      	bcc.n	801052e <quorem+0xfa>
 80104d0:	613c      	str	r4, [r7, #16]
 80104d2:	4638      	mov	r0, r7
 80104d4:	f001 fd5e 	bl	8011f94 <__mcmp>
 80104d8:	2800      	cmp	r0, #0
 80104da:	db24      	blt.n	8010526 <quorem+0xf2>
 80104dc:	3601      	adds	r6, #1
 80104de:	4628      	mov	r0, r5
 80104e0:	f04f 0c00 	mov.w	ip, #0
 80104e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80104e8:	f8d0 e000 	ldr.w	lr, [r0]
 80104ec:	b293      	uxth	r3, r2
 80104ee:	ebac 0303 	sub.w	r3, ip, r3
 80104f2:	0c12      	lsrs	r2, r2, #16
 80104f4:	fa13 f38e 	uxtah	r3, r3, lr
 80104f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80104fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010500:	b29b      	uxth	r3, r3
 8010502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010506:	45c1      	cmp	r9, r8
 8010508:	f840 3b04 	str.w	r3, [r0], #4
 801050c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010510:	d2e8      	bcs.n	80104e4 <quorem+0xb0>
 8010512:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010516:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801051a:	b922      	cbnz	r2, 8010526 <quorem+0xf2>
 801051c:	3b04      	subs	r3, #4
 801051e:	429d      	cmp	r5, r3
 8010520:	461a      	mov	r2, r3
 8010522:	d30a      	bcc.n	801053a <quorem+0x106>
 8010524:	613c      	str	r4, [r7, #16]
 8010526:	4630      	mov	r0, r6
 8010528:	b003      	add	sp, #12
 801052a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801052e:	6812      	ldr	r2, [r2, #0]
 8010530:	3b04      	subs	r3, #4
 8010532:	2a00      	cmp	r2, #0
 8010534:	d1cc      	bne.n	80104d0 <quorem+0x9c>
 8010536:	3c01      	subs	r4, #1
 8010538:	e7c7      	b.n	80104ca <quorem+0x96>
 801053a:	6812      	ldr	r2, [r2, #0]
 801053c:	3b04      	subs	r3, #4
 801053e:	2a00      	cmp	r2, #0
 8010540:	d1f0      	bne.n	8010524 <quorem+0xf0>
 8010542:	3c01      	subs	r4, #1
 8010544:	e7eb      	b.n	801051e <quorem+0xea>
 8010546:	2000      	movs	r0, #0
 8010548:	e7ee      	b.n	8010528 <quorem+0xf4>
 801054a:	0000      	movs	r0, r0
 801054c:	0000      	movs	r0, r0
	...

08010550 <_dtoa_r>:
 8010550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010554:	ed2d 8b02 	vpush	{d8}
 8010558:	ec57 6b10 	vmov	r6, r7, d0
 801055c:	b095      	sub	sp, #84	; 0x54
 801055e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010560:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010564:	9105      	str	r1, [sp, #20]
 8010566:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801056a:	4604      	mov	r4, r0
 801056c:	9209      	str	r2, [sp, #36]	; 0x24
 801056e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010570:	b975      	cbnz	r5, 8010590 <_dtoa_r+0x40>
 8010572:	2010      	movs	r0, #16
 8010574:	f001 fa20 	bl	80119b8 <malloc>
 8010578:	4602      	mov	r2, r0
 801057a:	6260      	str	r0, [r4, #36]	; 0x24
 801057c:	b920      	cbnz	r0, 8010588 <_dtoa_r+0x38>
 801057e:	4bb2      	ldr	r3, [pc, #712]	; (8010848 <_dtoa_r+0x2f8>)
 8010580:	21ea      	movs	r1, #234	; 0xea
 8010582:	48b2      	ldr	r0, [pc, #712]	; (801084c <_dtoa_r+0x2fc>)
 8010584:	f002 fcec 	bl	8012f60 <__assert_func>
 8010588:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801058c:	6005      	str	r5, [r0, #0]
 801058e:	60c5      	str	r5, [r0, #12]
 8010590:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010592:	6819      	ldr	r1, [r3, #0]
 8010594:	b151      	cbz	r1, 80105ac <_dtoa_r+0x5c>
 8010596:	685a      	ldr	r2, [r3, #4]
 8010598:	604a      	str	r2, [r1, #4]
 801059a:	2301      	movs	r3, #1
 801059c:	4093      	lsls	r3, r2
 801059e:	608b      	str	r3, [r1, #8]
 80105a0:	4620      	mov	r0, r4
 80105a2:	f001 fa6f 	bl	8011a84 <_Bfree>
 80105a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80105a8:	2200      	movs	r2, #0
 80105aa:	601a      	str	r2, [r3, #0]
 80105ac:	1e3b      	subs	r3, r7, #0
 80105ae:	bfb9      	ittee	lt
 80105b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80105b4:	9303      	strlt	r3, [sp, #12]
 80105b6:	2300      	movge	r3, #0
 80105b8:	f8c8 3000 	strge.w	r3, [r8]
 80105bc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80105c0:	4ba3      	ldr	r3, [pc, #652]	; (8010850 <_dtoa_r+0x300>)
 80105c2:	bfbc      	itt	lt
 80105c4:	2201      	movlt	r2, #1
 80105c6:	f8c8 2000 	strlt.w	r2, [r8]
 80105ca:	ea33 0309 	bics.w	r3, r3, r9
 80105ce:	d11b      	bne.n	8010608 <_dtoa_r+0xb8>
 80105d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80105d2:	f242 730f 	movw	r3, #9999	; 0x270f
 80105d6:	6013      	str	r3, [r2, #0]
 80105d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80105dc:	4333      	orrs	r3, r6
 80105de:	f000 857a 	beq.w	80110d6 <_dtoa_r+0xb86>
 80105e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80105e4:	b963      	cbnz	r3, 8010600 <_dtoa_r+0xb0>
 80105e6:	4b9b      	ldr	r3, [pc, #620]	; (8010854 <_dtoa_r+0x304>)
 80105e8:	e024      	b.n	8010634 <_dtoa_r+0xe4>
 80105ea:	4b9b      	ldr	r3, [pc, #620]	; (8010858 <_dtoa_r+0x308>)
 80105ec:	9300      	str	r3, [sp, #0]
 80105ee:	3308      	adds	r3, #8
 80105f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80105f2:	6013      	str	r3, [r2, #0]
 80105f4:	9800      	ldr	r0, [sp, #0]
 80105f6:	b015      	add	sp, #84	; 0x54
 80105f8:	ecbd 8b02 	vpop	{d8}
 80105fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010600:	4b94      	ldr	r3, [pc, #592]	; (8010854 <_dtoa_r+0x304>)
 8010602:	9300      	str	r3, [sp, #0]
 8010604:	3303      	adds	r3, #3
 8010606:	e7f3      	b.n	80105f0 <_dtoa_r+0xa0>
 8010608:	ed9d 7b02 	vldr	d7, [sp, #8]
 801060c:	2200      	movs	r2, #0
 801060e:	ec51 0b17 	vmov	r0, r1, d7
 8010612:	2300      	movs	r3, #0
 8010614:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8010618:	f7f0 fa66 	bl	8000ae8 <__aeabi_dcmpeq>
 801061c:	4680      	mov	r8, r0
 801061e:	b158      	cbz	r0, 8010638 <_dtoa_r+0xe8>
 8010620:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010622:	2301      	movs	r3, #1
 8010624:	6013      	str	r3, [r2, #0]
 8010626:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010628:	2b00      	cmp	r3, #0
 801062a:	f000 8551 	beq.w	80110d0 <_dtoa_r+0xb80>
 801062e:	488b      	ldr	r0, [pc, #556]	; (801085c <_dtoa_r+0x30c>)
 8010630:	6018      	str	r0, [r3, #0]
 8010632:	1e43      	subs	r3, r0, #1
 8010634:	9300      	str	r3, [sp, #0]
 8010636:	e7dd      	b.n	80105f4 <_dtoa_r+0xa4>
 8010638:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801063c:	aa12      	add	r2, sp, #72	; 0x48
 801063e:	a913      	add	r1, sp, #76	; 0x4c
 8010640:	4620      	mov	r0, r4
 8010642:	f001 fdc7 	bl	80121d4 <__d2b>
 8010646:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801064a:	4683      	mov	fp, r0
 801064c:	2d00      	cmp	r5, #0
 801064e:	d07c      	beq.n	801074a <_dtoa_r+0x1fa>
 8010650:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010652:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8010656:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801065a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801065e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010662:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010666:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801066a:	4b7d      	ldr	r3, [pc, #500]	; (8010860 <_dtoa_r+0x310>)
 801066c:	2200      	movs	r2, #0
 801066e:	4630      	mov	r0, r6
 8010670:	4639      	mov	r1, r7
 8010672:	f7ef fe19 	bl	80002a8 <__aeabi_dsub>
 8010676:	a36e      	add	r3, pc, #440	; (adr r3, 8010830 <_dtoa_r+0x2e0>)
 8010678:	e9d3 2300 	ldrd	r2, r3, [r3]
 801067c:	f7ef ffcc 	bl	8000618 <__aeabi_dmul>
 8010680:	a36d      	add	r3, pc, #436	; (adr r3, 8010838 <_dtoa_r+0x2e8>)
 8010682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010686:	f7ef fe11 	bl	80002ac <__adddf3>
 801068a:	4606      	mov	r6, r0
 801068c:	4628      	mov	r0, r5
 801068e:	460f      	mov	r7, r1
 8010690:	f7ef ff58 	bl	8000544 <__aeabi_i2d>
 8010694:	a36a      	add	r3, pc, #424	; (adr r3, 8010840 <_dtoa_r+0x2f0>)
 8010696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801069a:	f7ef ffbd 	bl	8000618 <__aeabi_dmul>
 801069e:	4602      	mov	r2, r0
 80106a0:	460b      	mov	r3, r1
 80106a2:	4630      	mov	r0, r6
 80106a4:	4639      	mov	r1, r7
 80106a6:	f7ef fe01 	bl	80002ac <__adddf3>
 80106aa:	4606      	mov	r6, r0
 80106ac:	460f      	mov	r7, r1
 80106ae:	f7f0 fa63 	bl	8000b78 <__aeabi_d2iz>
 80106b2:	2200      	movs	r2, #0
 80106b4:	4682      	mov	sl, r0
 80106b6:	2300      	movs	r3, #0
 80106b8:	4630      	mov	r0, r6
 80106ba:	4639      	mov	r1, r7
 80106bc:	f7f0 fa1e 	bl	8000afc <__aeabi_dcmplt>
 80106c0:	b148      	cbz	r0, 80106d6 <_dtoa_r+0x186>
 80106c2:	4650      	mov	r0, sl
 80106c4:	f7ef ff3e 	bl	8000544 <__aeabi_i2d>
 80106c8:	4632      	mov	r2, r6
 80106ca:	463b      	mov	r3, r7
 80106cc:	f7f0 fa0c 	bl	8000ae8 <__aeabi_dcmpeq>
 80106d0:	b908      	cbnz	r0, 80106d6 <_dtoa_r+0x186>
 80106d2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80106d6:	f1ba 0f16 	cmp.w	sl, #22
 80106da:	d854      	bhi.n	8010786 <_dtoa_r+0x236>
 80106dc:	4b61      	ldr	r3, [pc, #388]	; (8010864 <_dtoa_r+0x314>)
 80106de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80106e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80106ea:	f7f0 fa07 	bl	8000afc <__aeabi_dcmplt>
 80106ee:	2800      	cmp	r0, #0
 80106f0:	d04b      	beq.n	801078a <_dtoa_r+0x23a>
 80106f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80106f6:	2300      	movs	r3, #0
 80106f8:	930e      	str	r3, [sp, #56]	; 0x38
 80106fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80106fc:	1b5d      	subs	r5, r3, r5
 80106fe:	1e6b      	subs	r3, r5, #1
 8010700:	9304      	str	r3, [sp, #16]
 8010702:	bf43      	ittte	mi
 8010704:	2300      	movmi	r3, #0
 8010706:	f1c5 0801 	rsbmi	r8, r5, #1
 801070a:	9304      	strmi	r3, [sp, #16]
 801070c:	f04f 0800 	movpl.w	r8, #0
 8010710:	f1ba 0f00 	cmp.w	sl, #0
 8010714:	db3b      	blt.n	801078e <_dtoa_r+0x23e>
 8010716:	9b04      	ldr	r3, [sp, #16]
 8010718:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801071c:	4453      	add	r3, sl
 801071e:	9304      	str	r3, [sp, #16]
 8010720:	2300      	movs	r3, #0
 8010722:	9306      	str	r3, [sp, #24]
 8010724:	9b05      	ldr	r3, [sp, #20]
 8010726:	2b09      	cmp	r3, #9
 8010728:	d869      	bhi.n	80107fe <_dtoa_r+0x2ae>
 801072a:	2b05      	cmp	r3, #5
 801072c:	bfc4      	itt	gt
 801072e:	3b04      	subgt	r3, #4
 8010730:	9305      	strgt	r3, [sp, #20]
 8010732:	9b05      	ldr	r3, [sp, #20]
 8010734:	f1a3 0302 	sub.w	r3, r3, #2
 8010738:	bfcc      	ite	gt
 801073a:	2500      	movgt	r5, #0
 801073c:	2501      	movle	r5, #1
 801073e:	2b03      	cmp	r3, #3
 8010740:	d869      	bhi.n	8010816 <_dtoa_r+0x2c6>
 8010742:	e8df f003 	tbb	[pc, r3]
 8010746:	4e2c      	.short	0x4e2c
 8010748:	5a4c      	.short	0x5a4c
 801074a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801074e:	441d      	add	r5, r3
 8010750:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010754:	2b20      	cmp	r3, #32
 8010756:	bfc1      	itttt	gt
 8010758:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801075c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010760:	fa09 f303 	lslgt.w	r3, r9, r3
 8010764:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010768:	bfda      	itte	le
 801076a:	f1c3 0320 	rsble	r3, r3, #32
 801076e:	fa06 f003 	lslle.w	r0, r6, r3
 8010772:	4318      	orrgt	r0, r3
 8010774:	f7ef fed6 	bl	8000524 <__aeabi_ui2d>
 8010778:	2301      	movs	r3, #1
 801077a:	4606      	mov	r6, r0
 801077c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010780:	3d01      	subs	r5, #1
 8010782:	9310      	str	r3, [sp, #64]	; 0x40
 8010784:	e771      	b.n	801066a <_dtoa_r+0x11a>
 8010786:	2301      	movs	r3, #1
 8010788:	e7b6      	b.n	80106f8 <_dtoa_r+0x1a8>
 801078a:	900e      	str	r0, [sp, #56]	; 0x38
 801078c:	e7b5      	b.n	80106fa <_dtoa_r+0x1aa>
 801078e:	f1ca 0300 	rsb	r3, sl, #0
 8010792:	9306      	str	r3, [sp, #24]
 8010794:	2300      	movs	r3, #0
 8010796:	eba8 080a 	sub.w	r8, r8, sl
 801079a:	930d      	str	r3, [sp, #52]	; 0x34
 801079c:	e7c2      	b.n	8010724 <_dtoa_r+0x1d4>
 801079e:	2300      	movs	r3, #0
 80107a0:	9308      	str	r3, [sp, #32]
 80107a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	dc39      	bgt.n	801081c <_dtoa_r+0x2cc>
 80107a8:	f04f 0901 	mov.w	r9, #1
 80107ac:	f8cd 9004 	str.w	r9, [sp, #4]
 80107b0:	464b      	mov	r3, r9
 80107b2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80107b6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80107b8:	2200      	movs	r2, #0
 80107ba:	6042      	str	r2, [r0, #4]
 80107bc:	2204      	movs	r2, #4
 80107be:	f102 0614 	add.w	r6, r2, #20
 80107c2:	429e      	cmp	r6, r3
 80107c4:	6841      	ldr	r1, [r0, #4]
 80107c6:	d92f      	bls.n	8010828 <_dtoa_r+0x2d8>
 80107c8:	4620      	mov	r0, r4
 80107ca:	f001 f91b 	bl	8011a04 <_Balloc>
 80107ce:	9000      	str	r0, [sp, #0]
 80107d0:	2800      	cmp	r0, #0
 80107d2:	d14b      	bne.n	801086c <_dtoa_r+0x31c>
 80107d4:	4b24      	ldr	r3, [pc, #144]	; (8010868 <_dtoa_r+0x318>)
 80107d6:	4602      	mov	r2, r0
 80107d8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80107dc:	e6d1      	b.n	8010582 <_dtoa_r+0x32>
 80107de:	2301      	movs	r3, #1
 80107e0:	e7de      	b.n	80107a0 <_dtoa_r+0x250>
 80107e2:	2300      	movs	r3, #0
 80107e4:	9308      	str	r3, [sp, #32]
 80107e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107e8:	eb0a 0903 	add.w	r9, sl, r3
 80107ec:	f109 0301 	add.w	r3, r9, #1
 80107f0:	2b01      	cmp	r3, #1
 80107f2:	9301      	str	r3, [sp, #4]
 80107f4:	bfb8      	it	lt
 80107f6:	2301      	movlt	r3, #1
 80107f8:	e7dd      	b.n	80107b6 <_dtoa_r+0x266>
 80107fa:	2301      	movs	r3, #1
 80107fc:	e7f2      	b.n	80107e4 <_dtoa_r+0x294>
 80107fe:	2501      	movs	r5, #1
 8010800:	2300      	movs	r3, #0
 8010802:	9305      	str	r3, [sp, #20]
 8010804:	9508      	str	r5, [sp, #32]
 8010806:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 801080a:	2200      	movs	r2, #0
 801080c:	f8cd 9004 	str.w	r9, [sp, #4]
 8010810:	2312      	movs	r3, #18
 8010812:	9209      	str	r2, [sp, #36]	; 0x24
 8010814:	e7cf      	b.n	80107b6 <_dtoa_r+0x266>
 8010816:	2301      	movs	r3, #1
 8010818:	9308      	str	r3, [sp, #32]
 801081a:	e7f4      	b.n	8010806 <_dtoa_r+0x2b6>
 801081c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8010820:	f8cd 9004 	str.w	r9, [sp, #4]
 8010824:	464b      	mov	r3, r9
 8010826:	e7c6      	b.n	80107b6 <_dtoa_r+0x266>
 8010828:	3101      	adds	r1, #1
 801082a:	6041      	str	r1, [r0, #4]
 801082c:	0052      	lsls	r2, r2, #1
 801082e:	e7c6      	b.n	80107be <_dtoa_r+0x26e>
 8010830:	636f4361 	.word	0x636f4361
 8010834:	3fd287a7 	.word	0x3fd287a7
 8010838:	8b60c8b3 	.word	0x8b60c8b3
 801083c:	3fc68a28 	.word	0x3fc68a28
 8010840:	509f79fb 	.word	0x509f79fb
 8010844:	3fd34413 	.word	0x3fd34413
 8010848:	08013a1d 	.word	0x08013a1d
 801084c:	08013a34 	.word	0x08013a34
 8010850:	7ff00000 	.word	0x7ff00000
 8010854:	08013a19 	.word	0x08013a19
 8010858:	08013a10 	.word	0x08013a10
 801085c:	08013c9a 	.word	0x08013c9a
 8010860:	3ff80000 	.word	0x3ff80000
 8010864:	08013bb0 	.word	0x08013bb0
 8010868:	08013a93 	.word	0x08013a93
 801086c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801086e:	9a00      	ldr	r2, [sp, #0]
 8010870:	601a      	str	r2, [r3, #0]
 8010872:	9b01      	ldr	r3, [sp, #4]
 8010874:	2b0e      	cmp	r3, #14
 8010876:	f200 80ad 	bhi.w	80109d4 <_dtoa_r+0x484>
 801087a:	2d00      	cmp	r5, #0
 801087c:	f000 80aa 	beq.w	80109d4 <_dtoa_r+0x484>
 8010880:	f1ba 0f00 	cmp.w	sl, #0
 8010884:	dd36      	ble.n	80108f4 <_dtoa_r+0x3a4>
 8010886:	4ac3      	ldr	r2, [pc, #780]	; (8010b94 <_dtoa_r+0x644>)
 8010888:	f00a 030f 	and.w	r3, sl, #15
 801088c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010890:	ed93 7b00 	vldr	d7, [r3]
 8010894:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8010898:	ea4f 172a 	mov.w	r7, sl, asr #4
 801089c:	eeb0 8a47 	vmov.f32	s16, s14
 80108a0:	eef0 8a67 	vmov.f32	s17, s15
 80108a4:	d016      	beq.n	80108d4 <_dtoa_r+0x384>
 80108a6:	4bbc      	ldr	r3, [pc, #752]	; (8010b98 <_dtoa_r+0x648>)
 80108a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80108ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80108b0:	f7ef ffdc 	bl	800086c <__aeabi_ddiv>
 80108b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80108b8:	f007 070f 	and.w	r7, r7, #15
 80108bc:	2503      	movs	r5, #3
 80108be:	4eb6      	ldr	r6, [pc, #728]	; (8010b98 <_dtoa_r+0x648>)
 80108c0:	b957      	cbnz	r7, 80108d8 <_dtoa_r+0x388>
 80108c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108c6:	ec53 2b18 	vmov	r2, r3, d8
 80108ca:	f7ef ffcf 	bl	800086c <__aeabi_ddiv>
 80108ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80108d2:	e029      	b.n	8010928 <_dtoa_r+0x3d8>
 80108d4:	2502      	movs	r5, #2
 80108d6:	e7f2      	b.n	80108be <_dtoa_r+0x36e>
 80108d8:	07f9      	lsls	r1, r7, #31
 80108da:	d508      	bpl.n	80108ee <_dtoa_r+0x39e>
 80108dc:	ec51 0b18 	vmov	r0, r1, d8
 80108e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80108e4:	f7ef fe98 	bl	8000618 <__aeabi_dmul>
 80108e8:	ec41 0b18 	vmov	d8, r0, r1
 80108ec:	3501      	adds	r5, #1
 80108ee:	107f      	asrs	r7, r7, #1
 80108f0:	3608      	adds	r6, #8
 80108f2:	e7e5      	b.n	80108c0 <_dtoa_r+0x370>
 80108f4:	f000 80a6 	beq.w	8010a44 <_dtoa_r+0x4f4>
 80108f8:	f1ca 0600 	rsb	r6, sl, #0
 80108fc:	4ba5      	ldr	r3, [pc, #660]	; (8010b94 <_dtoa_r+0x644>)
 80108fe:	4fa6      	ldr	r7, [pc, #664]	; (8010b98 <_dtoa_r+0x648>)
 8010900:	f006 020f 	and.w	r2, r6, #15
 8010904:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801090c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010910:	f7ef fe82 	bl	8000618 <__aeabi_dmul>
 8010914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010918:	1136      	asrs	r6, r6, #4
 801091a:	2300      	movs	r3, #0
 801091c:	2502      	movs	r5, #2
 801091e:	2e00      	cmp	r6, #0
 8010920:	f040 8085 	bne.w	8010a2e <_dtoa_r+0x4de>
 8010924:	2b00      	cmp	r3, #0
 8010926:	d1d2      	bne.n	80108ce <_dtoa_r+0x37e>
 8010928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801092a:	2b00      	cmp	r3, #0
 801092c:	f000 808c 	beq.w	8010a48 <_dtoa_r+0x4f8>
 8010930:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010934:	4b99      	ldr	r3, [pc, #612]	; (8010b9c <_dtoa_r+0x64c>)
 8010936:	2200      	movs	r2, #0
 8010938:	4630      	mov	r0, r6
 801093a:	4639      	mov	r1, r7
 801093c:	f7f0 f8de 	bl	8000afc <__aeabi_dcmplt>
 8010940:	2800      	cmp	r0, #0
 8010942:	f000 8081 	beq.w	8010a48 <_dtoa_r+0x4f8>
 8010946:	9b01      	ldr	r3, [sp, #4]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d07d      	beq.n	8010a48 <_dtoa_r+0x4f8>
 801094c:	f1b9 0f00 	cmp.w	r9, #0
 8010950:	dd3c      	ble.n	80109cc <_dtoa_r+0x47c>
 8010952:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8010956:	9307      	str	r3, [sp, #28]
 8010958:	2200      	movs	r2, #0
 801095a:	4b91      	ldr	r3, [pc, #580]	; (8010ba0 <_dtoa_r+0x650>)
 801095c:	4630      	mov	r0, r6
 801095e:	4639      	mov	r1, r7
 8010960:	f7ef fe5a 	bl	8000618 <__aeabi_dmul>
 8010964:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010968:	3501      	adds	r5, #1
 801096a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801096e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010972:	4628      	mov	r0, r5
 8010974:	f7ef fde6 	bl	8000544 <__aeabi_i2d>
 8010978:	4632      	mov	r2, r6
 801097a:	463b      	mov	r3, r7
 801097c:	f7ef fe4c 	bl	8000618 <__aeabi_dmul>
 8010980:	4b88      	ldr	r3, [pc, #544]	; (8010ba4 <_dtoa_r+0x654>)
 8010982:	2200      	movs	r2, #0
 8010984:	f7ef fc92 	bl	80002ac <__adddf3>
 8010988:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801098c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010990:	9303      	str	r3, [sp, #12]
 8010992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010994:	2b00      	cmp	r3, #0
 8010996:	d15c      	bne.n	8010a52 <_dtoa_r+0x502>
 8010998:	4b83      	ldr	r3, [pc, #524]	; (8010ba8 <_dtoa_r+0x658>)
 801099a:	2200      	movs	r2, #0
 801099c:	4630      	mov	r0, r6
 801099e:	4639      	mov	r1, r7
 80109a0:	f7ef fc82 	bl	80002a8 <__aeabi_dsub>
 80109a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80109a8:	4606      	mov	r6, r0
 80109aa:	460f      	mov	r7, r1
 80109ac:	f7f0 f8c4 	bl	8000b38 <__aeabi_dcmpgt>
 80109b0:	2800      	cmp	r0, #0
 80109b2:	f040 8296 	bne.w	8010ee2 <_dtoa_r+0x992>
 80109b6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80109ba:	4630      	mov	r0, r6
 80109bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80109c0:	4639      	mov	r1, r7
 80109c2:	f7f0 f89b 	bl	8000afc <__aeabi_dcmplt>
 80109c6:	2800      	cmp	r0, #0
 80109c8:	f040 8288 	bne.w	8010edc <_dtoa_r+0x98c>
 80109cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80109d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80109d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	f2c0 8158 	blt.w	8010c8c <_dtoa_r+0x73c>
 80109dc:	f1ba 0f0e 	cmp.w	sl, #14
 80109e0:	f300 8154 	bgt.w	8010c8c <_dtoa_r+0x73c>
 80109e4:	4b6b      	ldr	r3, [pc, #428]	; (8010b94 <_dtoa_r+0x644>)
 80109e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80109ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 80109ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	f280 80e3 	bge.w	8010bbc <_dtoa_r+0x66c>
 80109f6:	9b01      	ldr	r3, [sp, #4]
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	f300 80df 	bgt.w	8010bbc <_dtoa_r+0x66c>
 80109fe:	f040 826d 	bne.w	8010edc <_dtoa_r+0x98c>
 8010a02:	4b69      	ldr	r3, [pc, #420]	; (8010ba8 <_dtoa_r+0x658>)
 8010a04:	2200      	movs	r2, #0
 8010a06:	4640      	mov	r0, r8
 8010a08:	4649      	mov	r1, r9
 8010a0a:	f7ef fe05 	bl	8000618 <__aeabi_dmul>
 8010a0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010a12:	f7f0 f887 	bl	8000b24 <__aeabi_dcmpge>
 8010a16:	9e01      	ldr	r6, [sp, #4]
 8010a18:	4637      	mov	r7, r6
 8010a1a:	2800      	cmp	r0, #0
 8010a1c:	f040 8243 	bne.w	8010ea6 <_dtoa_r+0x956>
 8010a20:	9d00      	ldr	r5, [sp, #0]
 8010a22:	2331      	movs	r3, #49	; 0x31
 8010a24:	f805 3b01 	strb.w	r3, [r5], #1
 8010a28:	f10a 0a01 	add.w	sl, sl, #1
 8010a2c:	e23f      	b.n	8010eae <_dtoa_r+0x95e>
 8010a2e:	07f2      	lsls	r2, r6, #31
 8010a30:	d505      	bpl.n	8010a3e <_dtoa_r+0x4ee>
 8010a32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a36:	f7ef fdef 	bl	8000618 <__aeabi_dmul>
 8010a3a:	3501      	adds	r5, #1
 8010a3c:	2301      	movs	r3, #1
 8010a3e:	1076      	asrs	r6, r6, #1
 8010a40:	3708      	adds	r7, #8
 8010a42:	e76c      	b.n	801091e <_dtoa_r+0x3ce>
 8010a44:	2502      	movs	r5, #2
 8010a46:	e76f      	b.n	8010928 <_dtoa_r+0x3d8>
 8010a48:	9b01      	ldr	r3, [sp, #4]
 8010a4a:	f8cd a01c 	str.w	sl, [sp, #28]
 8010a4e:	930c      	str	r3, [sp, #48]	; 0x30
 8010a50:	e78d      	b.n	801096e <_dtoa_r+0x41e>
 8010a52:	9900      	ldr	r1, [sp, #0]
 8010a54:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010a56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010a58:	4b4e      	ldr	r3, [pc, #312]	; (8010b94 <_dtoa_r+0x644>)
 8010a5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010a5e:	4401      	add	r1, r0
 8010a60:	9102      	str	r1, [sp, #8]
 8010a62:	9908      	ldr	r1, [sp, #32]
 8010a64:	eeb0 8a47 	vmov.f32	s16, s14
 8010a68:	eef0 8a67 	vmov.f32	s17, s15
 8010a6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010a74:	2900      	cmp	r1, #0
 8010a76:	d045      	beq.n	8010b04 <_dtoa_r+0x5b4>
 8010a78:	494c      	ldr	r1, [pc, #304]	; (8010bac <_dtoa_r+0x65c>)
 8010a7a:	2000      	movs	r0, #0
 8010a7c:	f7ef fef6 	bl	800086c <__aeabi_ddiv>
 8010a80:	ec53 2b18 	vmov	r2, r3, d8
 8010a84:	f7ef fc10 	bl	80002a8 <__aeabi_dsub>
 8010a88:	9d00      	ldr	r5, [sp, #0]
 8010a8a:	ec41 0b18 	vmov	d8, r0, r1
 8010a8e:	4639      	mov	r1, r7
 8010a90:	4630      	mov	r0, r6
 8010a92:	f7f0 f871 	bl	8000b78 <__aeabi_d2iz>
 8010a96:	900c      	str	r0, [sp, #48]	; 0x30
 8010a98:	f7ef fd54 	bl	8000544 <__aeabi_i2d>
 8010a9c:	4602      	mov	r2, r0
 8010a9e:	460b      	mov	r3, r1
 8010aa0:	4630      	mov	r0, r6
 8010aa2:	4639      	mov	r1, r7
 8010aa4:	f7ef fc00 	bl	80002a8 <__aeabi_dsub>
 8010aa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010aaa:	3330      	adds	r3, #48	; 0x30
 8010aac:	f805 3b01 	strb.w	r3, [r5], #1
 8010ab0:	ec53 2b18 	vmov	r2, r3, d8
 8010ab4:	4606      	mov	r6, r0
 8010ab6:	460f      	mov	r7, r1
 8010ab8:	f7f0 f820 	bl	8000afc <__aeabi_dcmplt>
 8010abc:	2800      	cmp	r0, #0
 8010abe:	d165      	bne.n	8010b8c <_dtoa_r+0x63c>
 8010ac0:	4632      	mov	r2, r6
 8010ac2:	463b      	mov	r3, r7
 8010ac4:	4935      	ldr	r1, [pc, #212]	; (8010b9c <_dtoa_r+0x64c>)
 8010ac6:	2000      	movs	r0, #0
 8010ac8:	f7ef fbee 	bl	80002a8 <__aeabi_dsub>
 8010acc:	ec53 2b18 	vmov	r2, r3, d8
 8010ad0:	f7f0 f814 	bl	8000afc <__aeabi_dcmplt>
 8010ad4:	2800      	cmp	r0, #0
 8010ad6:	f040 80b9 	bne.w	8010c4c <_dtoa_r+0x6fc>
 8010ada:	9b02      	ldr	r3, [sp, #8]
 8010adc:	429d      	cmp	r5, r3
 8010ade:	f43f af75 	beq.w	80109cc <_dtoa_r+0x47c>
 8010ae2:	4b2f      	ldr	r3, [pc, #188]	; (8010ba0 <_dtoa_r+0x650>)
 8010ae4:	ec51 0b18 	vmov	r0, r1, d8
 8010ae8:	2200      	movs	r2, #0
 8010aea:	f7ef fd95 	bl	8000618 <__aeabi_dmul>
 8010aee:	4b2c      	ldr	r3, [pc, #176]	; (8010ba0 <_dtoa_r+0x650>)
 8010af0:	ec41 0b18 	vmov	d8, r0, r1
 8010af4:	2200      	movs	r2, #0
 8010af6:	4630      	mov	r0, r6
 8010af8:	4639      	mov	r1, r7
 8010afa:	f7ef fd8d 	bl	8000618 <__aeabi_dmul>
 8010afe:	4606      	mov	r6, r0
 8010b00:	460f      	mov	r7, r1
 8010b02:	e7c4      	b.n	8010a8e <_dtoa_r+0x53e>
 8010b04:	ec51 0b17 	vmov	r0, r1, d7
 8010b08:	f7ef fd86 	bl	8000618 <__aeabi_dmul>
 8010b0c:	9b02      	ldr	r3, [sp, #8]
 8010b0e:	9d00      	ldr	r5, [sp, #0]
 8010b10:	930c      	str	r3, [sp, #48]	; 0x30
 8010b12:	ec41 0b18 	vmov	d8, r0, r1
 8010b16:	4639      	mov	r1, r7
 8010b18:	4630      	mov	r0, r6
 8010b1a:	f7f0 f82d 	bl	8000b78 <__aeabi_d2iz>
 8010b1e:	9011      	str	r0, [sp, #68]	; 0x44
 8010b20:	f7ef fd10 	bl	8000544 <__aeabi_i2d>
 8010b24:	4602      	mov	r2, r0
 8010b26:	460b      	mov	r3, r1
 8010b28:	4630      	mov	r0, r6
 8010b2a:	4639      	mov	r1, r7
 8010b2c:	f7ef fbbc 	bl	80002a8 <__aeabi_dsub>
 8010b30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010b32:	3330      	adds	r3, #48	; 0x30
 8010b34:	f805 3b01 	strb.w	r3, [r5], #1
 8010b38:	9b02      	ldr	r3, [sp, #8]
 8010b3a:	429d      	cmp	r5, r3
 8010b3c:	4606      	mov	r6, r0
 8010b3e:	460f      	mov	r7, r1
 8010b40:	f04f 0200 	mov.w	r2, #0
 8010b44:	d134      	bne.n	8010bb0 <_dtoa_r+0x660>
 8010b46:	4b19      	ldr	r3, [pc, #100]	; (8010bac <_dtoa_r+0x65c>)
 8010b48:	ec51 0b18 	vmov	r0, r1, d8
 8010b4c:	f7ef fbae 	bl	80002ac <__adddf3>
 8010b50:	4602      	mov	r2, r0
 8010b52:	460b      	mov	r3, r1
 8010b54:	4630      	mov	r0, r6
 8010b56:	4639      	mov	r1, r7
 8010b58:	f7ef ffee 	bl	8000b38 <__aeabi_dcmpgt>
 8010b5c:	2800      	cmp	r0, #0
 8010b5e:	d175      	bne.n	8010c4c <_dtoa_r+0x6fc>
 8010b60:	ec53 2b18 	vmov	r2, r3, d8
 8010b64:	4911      	ldr	r1, [pc, #68]	; (8010bac <_dtoa_r+0x65c>)
 8010b66:	2000      	movs	r0, #0
 8010b68:	f7ef fb9e 	bl	80002a8 <__aeabi_dsub>
 8010b6c:	4602      	mov	r2, r0
 8010b6e:	460b      	mov	r3, r1
 8010b70:	4630      	mov	r0, r6
 8010b72:	4639      	mov	r1, r7
 8010b74:	f7ef ffc2 	bl	8000afc <__aeabi_dcmplt>
 8010b78:	2800      	cmp	r0, #0
 8010b7a:	f43f af27 	beq.w	80109cc <_dtoa_r+0x47c>
 8010b7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010b80:	1e6b      	subs	r3, r5, #1
 8010b82:	930c      	str	r3, [sp, #48]	; 0x30
 8010b84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010b88:	2b30      	cmp	r3, #48	; 0x30
 8010b8a:	d0f8      	beq.n	8010b7e <_dtoa_r+0x62e>
 8010b8c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010b90:	e04a      	b.n	8010c28 <_dtoa_r+0x6d8>
 8010b92:	bf00      	nop
 8010b94:	08013bb0 	.word	0x08013bb0
 8010b98:	08013b88 	.word	0x08013b88
 8010b9c:	3ff00000 	.word	0x3ff00000
 8010ba0:	40240000 	.word	0x40240000
 8010ba4:	401c0000 	.word	0x401c0000
 8010ba8:	40140000 	.word	0x40140000
 8010bac:	3fe00000 	.word	0x3fe00000
 8010bb0:	4baf      	ldr	r3, [pc, #700]	; (8010e70 <_dtoa_r+0x920>)
 8010bb2:	f7ef fd31 	bl	8000618 <__aeabi_dmul>
 8010bb6:	4606      	mov	r6, r0
 8010bb8:	460f      	mov	r7, r1
 8010bba:	e7ac      	b.n	8010b16 <_dtoa_r+0x5c6>
 8010bbc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010bc0:	9d00      	ldr	r5, [sp, #0]
 8010bc2:	4642      	mov	r2, r8
 8010bc4:	464b      	mov	r3, r9
 8010bc6:	4630      	mov	r0, r6
 8010bc8:	4639      	mov	r1, r7
 8010bca:	f7ef fe4f 	bl	800086c <__aeabi_ddiv>
 8010bce:	f7ef ffd3 	bl	8000b78 <__aeabi_d2iz>
 8010bd2:	9002      	str	r0, [sp, #8]
 8010bd4:	f7ef fcb6 	bl	8000544 <__aeabi_i2d>
 8010bd8:	4642      	mov	r2, r8
 8010bda:	464b      	mov	r3, r9
 8010bdc:	f7ef fd1c 	bl	8000618 <__aeabi_dmul>
 8010be0:	4602      	mov	r2, r0
 8010be2:	460b      	mov	r3, r1
 8010be4:	4630      	mov	r0, r6
 8010be6:	4639      	mov	r1, r7
 8010be8:	f7ef fb5e 	bl	80002a8 <__aeabi_dsub>
 8010bec:	9e02      	ldr	r6, [sp, #8]
 8010bee:	9f01      	ldr	r7, [sp, #4]
 8010bf0:	3630      	adds	r6, #48	; 0x30
 8010bf2:	f805 6b01 	strb.w	r6, [r5], #1
 8010bf6:	9e00      	ldr	r6, [sp, #0]
 8010bf8:	1bae      	subs	r6, r5, r6
 8010bfa:	42b7      	cmp	r7, r6
 8010bfc:	4602      	mov	r2, r0
 8010bfe:	460b      	mov	r3, r1
 8010c00:	d137      	bne.n	8010c72 <_dtoa_r+0x722>
 8010c02:	f7ef fb53 	bl	80002ac <__adddf3>
 8010c06:	4642      	mov	r2, r8
 8010c08:	464b      	mov	r3, r9
 8010c0a:	4606      	mov	r6, r0
 8010c0c:	460f      	mov	r7, r1
 8010c0e:	f7ef ff93 	bl	8000b38 <__aeabi_dcmpgt>
 8010c12:	b9c8      	cbnz	r0, 8010c48 <_dtoa_r+0x6f8>
 8010c14:	4642      	mov	r2, r8
 8010c16:	464b      	mov	r3, r9
 8010c18:	4630      	mov	r0, r6
 8010c1a:	4639      	mov	r1, r7
 8010c1c:	f7ef ff64 	bl	8000ae8 <__aeabi_dcmpeq>
 8010c20:	b110      	cbz	r0, 8010c28 <_dtoa_r+0x6d8>
 8010c22:	9b02      	ldr	r3, [sp, #8]
 8010c24:	07d9      	lsls	r1, r3, #31
 8010c26:	d40f      	bmi.n	8010c48 <_dtoa_r+0x6f8>
 8010c28:	4620      	mov	r0, r4
 8010c2a:	4659      	mov	r1, fp
 8010c2c:	f000 ff2a 	bl	8011a84 <_Bfree>
 8010c30:	2300      	movs	r3, #0
 8010c32:	702b      	strb	r3, [r5, #0]
 8010c34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010c36:	f10a 0001 	add.w	r0, sl, #1
 8010c3a:	6018      	str	r0, [r3, #0]
 8010c3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	f43f acd8 	beq.w	80105f4 <_dtoa_r+0xa4>
 8010c44:	601d      	str	r5, [r3, #0]
 8010c46:	e4d5      	b.n	80105f4 <_dtoa_r+0xa4>
 8010c48:	f8cd a01c 	str.w	sl, [sp, #28]
 8010c4c:	462b      	mov	r3, r5
 8010c4e:	461d      	mov	r5, r3
 8010c50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010c54:	2a39      	cmp	r2, #57	; 0x39
 8010c56:	d108      	bne.n	8010c6a <_dtoa_r+0x71a>
 8010c58:	9a00      	ldr	r2, [sp, #0]
 8010c5a:	429a      	cmp	r2, r3
 8010c5c:	d1f7      	bne.n	8010c4e <_dtoa_r+0x6fe>
 8010c5e:	9a07      	ldr	r2, [sp, #28]
 8010c60:	9900      	ldr	r1, [sp, #0]
 8010c62:	3201      	adds	r2, #1
 8010c64:	9207      	str	r2, [sp, #28]
 8010c66:	2230      	movs	r2, #48	; 0x30
 8010c68:	700a      	strb	r2, [r1, #0]
 8010c6a:	781a      	ldrb	r2, [r3, #0]
 8010c6c:	3201      	adds	r2, #1
 8010c6e:	701a      	strb	r2, [r3, #0]
 8010c70:	e78c      	b.n	8010b8c <_dtoa_r+0x63c>
 8010c72:	4b7f      	ldr	r3, [pc, #508]	; (8010e70 <_dtoa_r+0x920>)
 8010c74:	2200      	movs	r2, #0
 8010c76:	f7ef fccf 	bl	8000618 <__aeabi_dmul>
 8010c7a:	2200      	movs	r2, #0
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	4606      	mov	r6, r0
 8010c80:	460f      	mov	r7, r1
 8010c82:	f7ef ff31 	bl	8000ae8 <__aeabi_dcmpeq>
 8010c86:	2800      	cmp	r0, #0
 8010c88:	d09b      	beq.n	8010bc2 <_dtoa_r+0x672>
 8010c8a:	e7cd      	b.n	8010c28 <_dtoa_r+0x6d8>
 8010c8c:	9a08      	ldr	r2, [sp, #32]
 8010c8e:	2a00      	cmp	r2, #0
 8010c90:	f000 80c4 	beq.w	8010e1c <_dtoa_r+0x8cc>
 8010c94:	9a05      	ldr	r2, [sp, #20]
 8010c96:	2a01      	cmp	r2, #1
 8010c98:	f300 80a8 	bgt.w	8010dec <_dtoa_r+0x89c>
 8010c9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010c9e:	2a00      	cmp	r2, #0
 8010ca0:	f000 80a0 	beq.w	8010de4 <_dtoa_r+0x894>
 8010ca4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010ca8:	9e06      	ldr	r6, [sp, #24]
 8010caa:	4645      	mov	r5, r8
 8010cac:	9a04      	ldr	r2, [sp, #16]
 8010cae:	2101      	movs	r1, #1
 8010cb0:	441a      	add	r2, r3
 8010cb2:	4620      	mov	r0, r4
 8010cb4:	4498      	add	r8, r3
 8010cb6:	9204      	str	r2, [sp, #16]
 8010cb8:	f000 ffea 	bl	8011c90 <__i2b>
 8010cbc:	4607      	mov	r7, r0
 8010cbe:	2d00      	cmp	r5, #0
 8010cc0:	dd0b      	ble.n	8010cda <_dtoa_r+0x78a>
 8010cc2:	9b04      	ldr	r3, [sp, #16]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	dd08      	ble.n	8010cda <_dtoa_r+0x78a>
 8010cc8:	42ab      	cmp	r3, r5
 8010cca:	9a04      	ldr	r2, [sp, #16]
 8010ccc:	bfa8      	it	ge
 8010cce:	462b      	movge	r3, r5
 8010cd0:	eba8 0803 	sub.w	r8, r8, r3
 8010cd4:	1aed      	subs	r5, r5, r3
 8010cd6:	1ad3      	subs	r3, r2, r3
 8010cd8:	9304      	str	r3, [sp, #16]
 8010cda:	9b06      	ldr	r3, [sp, #24]
 8010cdc:	b1fb      	cbz	r3, 8010d1e <_dtoa_r+0x7ce>
 8010cde:	9b08      	ldr	r3, [sp, #32]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	f000 809f 	beq.w	8010e24 <_dtoa_r+0x8d4>
 8010ce6:	2e00      	cmp	r6, #0
 8010ce8:	dd11      	ble.n	8010d0e <_dtoa_r+0x7be>
 8010cea:	4639      	mov	r1, r7
 8010cec:	4632      	mov	r2, r6
 8010cee:	4620      	mov	r0, r4
 8010cf0:	f001 f88a 	bl	8011e08 <__pow5mult>
 8010cf4:	465a      	mov	r2, fp
 8010cf6:	4601      	mov	r1, r0
 8010cf8:	4607      	mov	r7, r0
 8010cfa:	4620      	mov	r0, r4
 8010cfc:	f000 ffde 	bl	8011cbc <__multiply>
 8010d00:	4659      	mov	r1, fp
 8010d02:	9007      	str	r0, [sp, #28]
 8010d04:	4620      	mov	r0, r4
 8010d06:	f000 febd 	bl	8011a84 <_Bfree>
 8010d0a:	9b07      	ldr	r3, [sp, #28]
 8010d0c:	469b      	mov	fp, r3
 8010d0e:	9b06      	ldr	r3, [sp, #24]
 8010d10:	1b9a      	subs	r2, r3, r6
 8010d12:	d004      	beq.n	8010d1e <_dtoa_r+0x7ce>
 8010d14:	4659      	mov	r1, fp
 8010d16:	4620      	mov	r0, r4
 8010d18:	f001 f876 	bl	8011e08 <__pow5mult>
 8010d1c:	4683      	mov	fp, r0
 8010d1e:	2101      	movs	r1, #1
 8010d20:	4620      	mov	r0, r4
 8010d22:	f000 ffb5 	bl	8011c90 <__i2b>
 8010d26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	4606      	mov	r6, r0
 8010d2c:	dd7c      	ble.n	8010e28 <_dtoa_r+0x8d8>
 8010d2e:	461a      	mov	r2, r3
 8010d30:	4601      	mov	r1, r0
 8010d32:	4620      	mov	r0, r4
 8010d34:	f001 f868 	bl	8011e08 <__pow5mult>
 8010d38:	9b05      	ldr	r3, [sp, #20]
 8010d3a:	2b01      	cmp	r3, #1
 8010d3c:	4606      	mov	r6, r0
 8010d3e:	dd76      	ble.n	8010e2e <_dtoa_r+0x8de>
 8010d40:	2300      	movs	r3, #0
 8010d42:	9306      	str	r3, [sp, #24]
 8010d44:	6933      	ldr	r3, [r6, #16]
 8010d46:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010d4a:	6918      	ldr	r0, [r3, #16]
 8010d4c:	f000 ff50 	bl	8011bf0 <__hi0bits>
 8010d50:	f1c0 0020 	rsb	r0, r0, #32
 8010d54:	9b04      	ldr	r3, [sp, #16]
 8010d56:	4418      	add	r0, r3
 8010d58:	f010 001f 	ands.w	r0, r0, #31
 8010d5c:	f000 8086 	beq.w	8010e6c <_dtoa_r+0x91c>
 8010d60:	f1c0 0320 	rsb	r3, r0, #32
 8010d64:	2b04      	cmp	r3, #4
 8010d66:	dd7f      	ble.n	8010e68 <_dtoa_r+0x918>
 8010d68:	f1c0 001c 	rsb	r0, r0, #28
 8010d6c:	9b04      	ldr	r3, [sp, #16]
 8010d6e:	4403      	add	r3, r0
 8010d70:	4480      	add	r8, r0
 8010d72:	4405      	add	r5, r0
 8010d74:	9304      	str	r3, [sp, #16]
 8010d76:	f1b8 0f00 	cmp.w	r8, #0
 8010d7a:	dd05      	ble.n	8010d88 <_dtoa_r+0x838>
 8010d7c:	4659      	mov	r1, fp
 8010d7e:	4642      	mov	r2, r8
 8010d80:	4620      	mov	r0, r4
 8010d82:	f001 f89b 	bl	8011ebc <__lshift>
 8010d86:	4683      	mov	fp, r0
 8010d88:	9b04      	ldr	r3, [sp, #16]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	dd05      	ble.n	8010d9a <_dtoa_r+0x84a>
 8010d8e:	4631      	mov	r1, r6
 8010d90:	461a      	mov	r2, r3
 8010d92:	4620      	mov	r0, r4
 8010d94:	f001 f892 	bl	8011ebc <__lshift>
 8010d98:	4606      	mov	r6, r0
 8010d9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d069      	beq.n	8010e74 <_dtoa_r+0x924>
 8010da0:	4631      	mov	r1, r6
 8010da2:	4658      	mov	r0, fp
 8010da4:	f001 f8f6 	bl	8011f94 <__mcmp>
 8010da8:	2800      	cmp	r0, #0
 8010daa:	da63      	bge.n	8010e74 <_dtoa_r+0x924>
 8010dac:	2300      	movs	r3, #0
 8010dae:	4659      	mov	r1, fp
 8010db0:	220a      	movs	r2, #10
 8010db2:	4620      	mov	r0, r4
 8010db4:	f000 fe88 	bl	8011ac8 <__multadd>
 8010db8:	9b08      	ldr	r3, [sp, #32]
 8010dba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8010dbe:	4683      	mov	fp, r0
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	f000 818f 	beq.w	80110e4 <_dtoa_r+0xb94>
 8010dc6:	4639      	mov	r1, r7
 8010dc8:	2300      	movs	r3, #0
 8010dca:	220a      	movs	r2, #10
 8010dcc:	4620      	mov	r0, r4
 8010dce:	f000 fe7b 	bl	8011ac8 <__multadd>
 8010dd2:	f1b9 0f00 	cmp.w	r9, #0
 8010dd6:	4607      	mov	r7, r0
 8010dd8:	f300 808e 	bgt.w	8010ef8 <_dtoa_r+0x9a8>
 8010ddc:	9b05      	ldr	r3, [sp, #20]
 8010dde:	2b02      	cmp	r3, #2
 8010de0:	dc50      	bgt.n	8010e84 <_dtoa_r+0x934>
 8010de2:	e089      	b.n	8010ef8 <_dtoa_r+0x9a8>
 8010de4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010de6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010dea:	e75d      	b.n	8010ca8 <_dtoa_r+0x758>
 8010dec:	9b01      	ldr	r3, [sp, #4]
 8010dee:	1e5e      	subs	r6, r3, #1
 8010df0:	9b06      	ldr	r3, [sp, #24]
 8010df2:	42b3      	cmp	r3, r6
 8010df4:	bfbf      	itttt	lt
 8010df6:	9b06      	ldrlt	r3, [sp, #24]
 8010df8:	9606      	strlt	r6, [sp, #24]
 8010dfa:	1af2      	sublt	r2, r6, r3
 8010dfc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8010dfe:	bfb6      	itet	lt
 8010e00:	189b      	addlt	r3, r3, r2
 8010e02:	1b9e      	subge	r6, r3, r6
 8010e04:	930d      	strlt	r3, [sp, #52]	; 0x34
 8010e06:	9b01      	ldr	r3, [sp, #4]
 8010e08:	bfb8      	it	lt
 8010e0a:	2600      	movlt	r6, #0
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	bfb5      	itete	lt
 8010e10:	eba8 0503 	sublt.w	r5, r8, r3
 8010e14:	9b01      	ldrge	r3, [sp, #4]
 8010e16:	2300      	movlt	r3, #0
 8010e18:	4645      	movge	r5, r8
 8010e1a:	e747      	b.n	8010cac <_dtoa_r+0x75c>
 8010e1c:	9e06      	ldr	r6, [sp, #24]
 8010e1e:	9f08      	ldr	r7, [sp, #32]
 8010e20:	4645      	mov	r5, r8
 8010e22:	e74c      	b.n	8010cbe <_dtoa_r+0x76e>
 8010e24:	9a06      	ldr	r2, [sp, #24]
 8010e26:	e775      	b.n	8010d14 <_dtoa_r+0x7c4>
 8010e28:	9b05      	ldr	r3, [sp, #20]
 8010e2a:	2b01      	cmp	r3, #1
 8010e2c:	dc18      	bgt.n	8010e60 <_dtoa_r+0x910>
 8010e2e:	9b02      	ldr	r3, [sp, #8]
 8010e30:	b9b3      	cbnz	r3, 8010e60 <_dtoa_r+0x910>
 8010e32:	9b03      	ldr	r3, [sp, #12]
 8010e34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010e38:	b9a3      	cbnz	r3, 8010e64 <_dtoa_r+0x914>
 8010e3a:	9b03      	ldr	r3, [sp, #12]
 8010e3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010e40:	0d1b      	lsrs	r3, r3, #20
 8010e42:	051b      	lsls	r3, r3, #20
 8010e44:	b12b      	cbz	r3, 8010e52 <_dtoa_r+0x902>
 8010e46:	9b04      	ldr	r3, [sp, #16]
 8010e48:	3301      	adds	r3, #1
 8010e4a:	9304      	str	r3, [sp, #16]
 8010e4c:	f108 0801 	add.w	r8, r8, #1
 8010e50:	2301      	movs	r3, #1
 8010e52:	9306      	str	r3, [sp, #24]
 8010e54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	f47f af74 	bne.w	8010d44 <_dtoa_r+0x7f4>
 8010e5c:	2001      	movs	r0, #1
 8010e5e:	e779      	b.n	8010d54 <_dtoa_r+0x804>
 8010e60:	2300      	movs	r3, #0
 8010e62:	e7f6      	b.n	8010e52 <_dtoa_r+0x902>
 8010e64:	9b02      	ldr	r3, [sp, #8]
 8010e66:	e7f4      	b.n	8010e52 <_dtoa_r+0x902>
 8010e68:	d085      	beq.n	8010d76 <_dtoa_r+0x826>
 8010e6a:	4618      	mov	r0, r3
 8010e6c:	301c      	adds	r0, #28
 8010e6e:	e77d      	b.n	8010d6c <_dtoa_r+0x81c>
 8010e70:	40240000 	.word	0x40240000
 8010e74:	9b01      	ldr	r3, [sp, #4]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	dc38      	bgt.n	8010eec <_dtoa_r+0x99c>
 8010e7a:	9b05      	ldr	r3, [sp, #20]
 8010e7c:	2b02      	cmp	r3, #2
 8010e7e:	dd35      	ble.n	8010eec <_dtoa_r+0x99c>
 8010e80:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010e84:	f1b9 0f00 	cmp.w	r9, #0
 8010e88:	d10d      	bne.n	8010ea6 <_dtoa_r+0x956>
 8010e8a:	4631      	mov	r1, r6
 8010e8c:	464b      	mov	r3, r9
 8010e8e:	2205      	movs	r2, #5
 8010e90:	4620      	mov	r0, r4
 8010e92:	f000 fe19 	bl	8011ac8 <__multadd>
 8010e96:	4601      	mov	r1, r0
 8010e98:	4606      	mov	r6, r0
 8010e9a:	4658      	mov	r0, fp
 8010e9c:	f001 f87a 	bl	8011f94 <__mcmp>
 8010ea0:	2800      	cmp	r0, #0
 8010ea2:	f73f adbd 	bgt.w	8010a20 <_dtoa_r+0x4d0>
 8010ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ea8:	9d00      	ldr	r5, [sp, #0]
 8010eaa:	ea6f 0a03 	mvn.w	sl, r3
 8010eae:	f04f 0800 	mov.w	r8, #0
 8010eb2:	4631      	mov	r1, r6
 8010eb4:	4620      	mov	r0, r4
 8010eb6:	f000 fde5 	bl	8011a84 <_Bfree>
 8010eba:	2f00      	cmp	r7, #0
 8010ebc:	f43f aeb4 	beq.w	8010c28 <_dtoa_r+0x6d8>
 8010ec0:	f1b8 0f00 	cmp.w	r8, #0
 8010ec4:	d005      	beq.n	8010ed2 <_dtoa_r+0x982>
 8010ec6:	45b8      	cmp	r8, r7
 8010ec8:	d003      	beq.n	8010ed2 <_dtoa_r+0x982>
 8010eca:	4641      	mov	r1, r8
 8010ecc:	4620      	mov	r0, r4
 8010ece:	f000 fdd9 	bl	8011a84 <_Bfree>
 8010ed2:	4639      	mov	r1, r7
 8010ed4:	4620      	mov	r0, r4
 8010ed6:	f000 fdd5 	bl	8011a84 <_Bfree>
 8010eda:	e6a5      	b.n	8010c28 <_dtoa_r+0x6d8>
 8010edc:	2600      	movs	r6, #0
 8010ede:	4637      	mov	r7, r6
 8010ee0:	e7e1      	b.n	8010ea6 <_dtoa_r+0x956>
 8010ee2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8010ee4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010ee8:	4637      	mov	r7, r6
 8010eea:	e599      	b.n	8010a20 <_dtoa_r+0x4d0>
 8010eec:	9b08      	ldr	r3, [sp, #32]
 8010eee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	f000 80fd 	beq.w	80110f2 <_dtoa_r+0xba2>
 8010ef8:	2d00      	cmp	r5, #0
 8010efa:	dd05      	ble.n	8010f08 <_dtoa_r+0x9b8>
 8010efc:	4639      	mov	r1, r7
 8010efe:	462a      	mov	r2, r5
 8010f00:	4620      	mov	r0, r4
 8010f02:	f000 ffdb 	bl	8011ebc <__lshift>
 8010f06:	4607      	mov	r7, r0
 8010f08:	9b06      	ldr	r3, [sp, #24]
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d05c      	beq.n	8010fc8 <_dtoa_r+0xa78>
 8010f0e:	6879      	ldr	r1, [r7, #4]
 8010f10:	4620      	mov	r0, r4
 8010f12:	f000 fd77 	bl	8011a04 <_Balloc>
 8010f16:	4605      	mov	r5, r0
 8010f18:	b928      	cbnz	r0, 8010f26 <_dtoa_r+0x9d6>
 8010f1a:	4b80      	ldr	r3, [pc, #512]	; (801111c <_dtoa_r+0xbcc>)
 8010f1c:	4602      	mov	r2, r0
 8010f1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010f22:	f7ff bb2e 	b.w	8010582 <_dtoa_r+0x32>
 8010f26:	693a      	ldr	r2, [r7, #16]
 8010f28:	3202      	adds	r2, #2
 8010f2a:	0092      	lsls	r2, r2, #2
 8010f2c:	f107 010c 	add.w	r1, r7, #12
 8010f30:	300c      	adds	r0, #12
 8010f32:	f7fd fb60 	bl	800e5f6 <memcpy>
 8010f36:	2201      	movs	r2, #1
 8010f38:	4629      	mov	r1, r5
 8010f3a:	4620      	mov	r0, r4
 8010f3c:	f000 ffbe 	bl	8011ebc <__lshift>
 8010f40:	9b00      	ldr	r3, [sp, #0]
 8010f42:	3301      	adds	r3, #1
 8010f44:	9301      	str	r3, [sp, #4]
 8010f46:	9b00      	ldr	r3, [sp, #0]
 8010f48:	444b      	add	r3, r9
 8010f4a:	9307      	str	r3, [sp, #28]
 8010f4c:	9b02      	ldr	r3, [sp, #8]
 8010f4e:	f003 0301 	and.w	r3, r3, #1
 8010f52:	46b8      	mov	r8, r7
 8010f54:	9306      	str	r3, [sp, #24]
 8010f56:	4607      	mov	r7, r0
 8010f58:	9b01      	ldr	r3, [sp, #4]
 8010f5a:	4631      	mov	r1, r6
 8010f5c:	3b01      	subs	r3, #1
 8010f5e:	4658      	mov	r0, fp
 8010f60:	9302      	str	r3, [sp, #8]
 8010f62:	f7ff fa67 	bl	8010434 <quorem>
 8010f66:	4603      	mov	r3, r0
 8010f68:	3330      	adds	r3, #48	; 0x30
 8010f6a:	9004      	str	r0, [sp, #16]
 8010f6c:	4641      	mov	r1, r8
 8010f6e:	4658      	mov	r0, fp
 8010f70:	9308      	str	r3, [sp, #32]
 8010f72:	f001 f80f 	bl	8011f94 <__mcmp>
 8010f76:	463a      	mov	r2, r7
 8010f78:	4681      	mov	r9, r0
 8010f7a:	4631      	mov	r1, r6
 8010f7c:	4620      	mov	r0, r4
 8010f7e:	f001 f825 	bl	8011fcc <__mdiff>
 8010f82:	68c2      	ldr	r2, [r0, #12]
 8010f84:	9b08      	ldr	r3, [sp, #32]
 8010f86:	4605      	mov	r5, r0
 8010f88:	bb02      	cbnz	r2, 8010fcc <_dtoa_r+0xa7c>
 8010f8a:	4601      	mov	r1, r0
 8010f8c:	4658      	mov	r0, fp
 8010f8e:	f001 f801 	bl	8011f94 <__mcmp>
 8010f92:	9b08      	ldr	r3, [sp, #32]
 8010f94:	4602      	mov	r2, r0
 8010f96:	4629      	mov	r1, r5
 8010f98:	4620      	mov	r0, r4
 8010f9a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8010f9e:	f000 fd71 	bl	8011a84 <_Bfree>
 8010fa2:	9b05      	ldr	r3, [sp, #20]
 8010fa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010fa6:	9d01      	ldr	r5, [sp, #4]
 8010fa8:	ea43 0102 	orr.w	r1, r3, r2
 8010fac:	9b06      	ldr	r3, [sp, #24]
 8010fae:	430b      	orrs	r3, r1
 8010fb0:	9b08      	ldr	r3, [sp, #32]
 8010fb2:	d10d      	bne.n	8010fd0 <_dtoa_r+0xa80>
 8010fb4:	2b39      	cmp	r3, #57	; 0x39
 8010fb6:	d029      	beq.n	801100c <_dtoa_r+0xabc>
 8010fb8:	f1b9 0f00 	cmp.w	r9, #0
 8010fbc:	dd01      	ble.n	8010fc2 <_dtoa_r+0xa72>
 8010fbe:	9b04      	ldr	r3, [sp, #16]
 8010fc0:	3331      	adds	r3, #49	; 0x31
 8010fc2:	9a02      	ldr	r2, [sp, #8]
 8010fc4:	7013      	strb	r3, [r2, #0]
 8010fc6:	e774      	b.n	8010eb2 <_dtoa_r+0x962>
 8010fc8:	4638      	mov	r0, r7
 8010fca:	e7b9      	b.n	8010f40 <_dtoa_r+0x9f0>
 8010fcc:	2201      	movs	r2, #1
 8010fce:	e7e2      	b.n	8010f96 <_dtoa_r+0xa46>
 8010fd0:	f1b9 0f00 	cmp.w	r9, #0
 8010fd4:	db06      	blt.n	8010fe4 <_dtoa_r+0xa94>
 8010fd6:	9905      	ldr	r1, [sp, #20]
 8010fd8:	ea41 0909 	orr.w	r9, r1, r9
 8010fdc:	9906      	ldr	r1, [sp, #24]
 8010fde:	ea59 0101 	orrs.w	r1, r9, r1
 8010fe2:	d120      	bne.n	8011026 <_dtoa_r+0xad6>
 8010fe4:	2a00      	cmp	r2, #0
 8010fe6:	ddec      	ble.n	8010fc2 <_dtoa_r+0xa72>
 8010fe8:	4659      	mov	r1, fp
 8010fea:	2201      	movs	r2, #1
 8010fec:	4620      	mov	r0, r4
 8010fee:	9301      	str	r3, [sp, #4]
 8010ff0:	f000 ff64 	bl	8011ebc <__lshift>
 8010ff4:	4631      	mov	r1, r6
 8010ff6:	4683      	mov	fp, r0
 8010ff8:	f000 ffcc 	bl	8011f94 <__mcmp>
 8010ffc:	2800      	cmp	r0, #0
 8010ffe:	9b01      	ldr	r3, [sp, #4]
 8011000:	dc02      	bgt.n	8011008 <_dtoa_r+0xab8>
 8011002:	d1de      	bne.n	8010fc2 <_dtoa_r+0xa72>
 8011004:	07da      	lsls	r2, r3, #31
 8011006:	d5dc      	bpl.n	8010fc2 <_dtoa_r+0xa72>
 8011008:	2b39      	cmp	r3, #57	; 0x39
 801100a:	d1d8      	bne.n	8010fbe <_dtoa_r+0xa6e>
 801100c:	9a02      	ldr	r2, [sp, #8]
 801100e:	2339      	movs	r3, #57	; 0x39
 8011010:	7013      	strb	r3, [r2, #0]
 8011012:	462b      	mov	r3, r5
 8011014:	461d      	mov	r5, r3
 8011016:	3b01      	subs	r3, #1
 8011018:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801101c:	2a39      	cmp	r2, #57	; 0x39
 801101e:	d050      	beq.n	80110c2 <_dtoa_r+0xb72>
 8011020:	3201      	adds	r2, #1
 8011022:	701a      	strb	r2, [r3, #0]
 8011024:	e745      	b.n	8010eb2 <_dtoa_r+0x962>
 8011026:	2a00      	cmp	r2, #0
 8011028:	dd03      	ble.n	8011032 <_dtoa_r+0xae2>
 801102a:	2b39      	cmp	r3, #57	; 0x39
 801102c:	d0ee      	beq.n	801100c <_dtoa_r+0xabc>
 801102e:	3301      	adds	r3, #1
 8011030:	e7c7      	b.n	8010fc2 <_dtoa_r+0xa72>
 8011032:	9a01      	ldr	r2, [sp, #4]
 8011034:	9907      	ldr	r1, [sp, #28]
 8011036:	f802 3c01 	strb.w	r3, [r2, #-1]
 801103a:	428a      	cmp	r2, r1
 801103c:	d02a      	beq.n	8011094 <_dtoa_r+0xb44>
 801103e:	4659      	mov	r1, fp
 8011040:	2300      	movs	r3, #0
 8011042:	220a      	movs	r2, #10
 8011044:	4620      	mov	r0, r4
 8011046:	f000 fd3f 	bl	8011ac8 <__multadd>
 801104a:	45b8      	cmp	r8, r7
 801104c:	4683      	mov	fp, r0
 801104e:	f04f 0300 	mov.w	r3, #0
 8011052:	f04f 020a 	mov.w	r2, #10
 8011056:	4641      	mov	r1, r8
 8011058:	4620      	mov	r0, r4
 801105a:	d107      	bne.n	801106c <_dtoa_r+0xb1c>
 801105c:	f000 fd34 	bl	8011ac8 <__multadd>
 8011060:	4680      	mov	r8, r0
 8011062:	4607      	mov	r7, r0
 8011064:	9b01      	ldr	r3, [sp, #4]
 8011066:	3301      	adds	r3, #1
 8011068:	9301      	str	r3, [sp, #4]
 801106a:	e775      	b.n	8010f58 <_dtoa_r+0xa08>
 801106c:	f000 fd2c 	bl	8011ac8 <__multadd>
 8011070:	4639      	mov	r1, r7
 8011072:	4680      	mov	r8, r0
 8011074:	2300      	movs	r3, #0
 8011076:	220a      	movs	r2, #10
 8011078:	4620      	mov	r0, r4
 801107a:	f000 fd25 	bl	8011ac8 <__multadd>
 801107e:	4607      	mov	r7, r0
 8011080:	e7f0      	b.n	8011064 <_dtoa_r+0xb14>
 8011082:	f1b9 0f00 	cmp.w	r9, #0
 8011086:	9a00      	ldr	r2, [sp, #0]
 8011088:	bfcc      	ite	gt
 801108a:	464d      	movgt	r5, r9
 801108c:	2501      	movle	r5, #1
 801108e:	4415      	add	r5, r2
 8011090:	f04f 0800 	mov.w	r8, #0
 8011094:	4659      	mov	r1, fp
 8011096:	2201      	movs	r2, #1
 8011098:	4620      	mov	r0, r4
 801109a:	9301      	str	r3, [sp, #4]
 801109c:	f000 ff0e 	bl	8011ebc <__lshift>
 80110a0:	4631      	mov	r1, r6
 80110a2:	4683      	mov	fp, r0
 80110a4:	f000 ff76 	bl	8011f94 <__mcmp>
 80110a8:	2800      	cmp	r0, #0
 80110aa:	dcb2      	bgt.n	8011012 <_dtoa_r+0xac2>
 80110ac:	d102      	bne.n	80110b4 <_dtoa_r+0xb64>
 80110ae:	9b01      	ldr	r3, [sp, #4]
 80110b0:	07db      	lsls	r3, r3, #31
 80110b2:	d4ae      	bmi.n	8011012 <_dtoa_r+0xac2>
 80110b4:	462b      	mov	r3, r5
 80110b6:	461d      	mov	r5, r3
 80110b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110bc:	2a30      	cmp	r2, #48	; 0x30
 80110be:	d0fa      	beq.n	80110b6 <_dtoa_r+0xb66>
 80110c0:	e6f7      	b.n	8010eb2 <_dtoa_r+0x962>
 80110c2:	9a00      	ldr	r2, [sp, #0]
 80110c4:	429a      	cmp	r2, r3
 80110c6:	d1a5      	bne.n	8011014 <_dtoa_r+0xac4>
 80110c8:	f10a 0a01 	add.w	sl, sl, #1
 80110cc:	2331      	movs	r3, #49	; 0x31
 80110ce:	e779      	b.n	8010fc4 <_dtoa_r+0xa74>
 80110d0:	4b13      	ldr	r3, [pc, #76]	; (8011120 <_dtoa_r+0xbd0>)
 80110d2:	f7ff baaf 	b.w	8010634 <_dtoa_r+0xe4>
 80110d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80110d8:	2b00      	cmp	r3, #0
 80110da:	f47f aa86 	bne.w	80105ea <_dtoa_r+0x9a>
 80110de:	4b11      	ldr	r3, [pc, #68]	; (8011124 <_dtoa_r+0xbd4>)
 80110e0:	f7ff baa8 	b.w	8010634 <_dtoa_r+0xe4>
 80110e4:	f1b9 0f00 	cmp.w	r9, #0
 80110e8:	dc03      	bgt.n	80110f2 <_dtoa_r+0xba2>
 80110ea:	9b05      	ldr	r3, [sp, #20]
 80110ec:	2b02      	cmp	r3, #2
 80110ee:	f73f aec9 	bgt.w	8010e84 <_dtoa_r+0x934>
 80110f2:	9d00      	ldr	r5, [sp, #0]
 80110f4:	4631      	mov	r1, r6
 80110f6:	4658      	mov	r0, fp
 80110f8:	f7ff f99c 	bl	8010434 <quorem>
 80110fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8011100:	f805 3b01 	strb.w	r3, [r5], #1
 8011104:	9a00      	ldr	r2, [sp, #0]
 8011106:	1aaa      	subs	r2, r5, r2
 8011108:	4591      	cmp	r9, r2
 801110a:	ddba      	ble.n	8011082 <_dtoa_r+0xb32>
 801110c:	4659      	mov	r1, fp
 801110e:	2300      	movs	r3, #0
 8011110:	220a      	movs	r2, #10
 8011112:	4620      	mov	r0, r4
 8011114:	f000 fcd8 	bl	8011ac8 <__multadd>
 8011118:	4683      	mov	fp, r0
 801111a:	e7eb      	b.n	80110f4 <_dtoa_r+0xba4>
 801111c:	08013a93 	.word	0x08013a93
 8011120:	08013c99 	.word	0x08013c99
 8011124:	08013a10 	.word	0x08013a10

08011128 <__sflush_r>:
 8011128:	898a      	ldrh	r2, [r1, #12]
 801112a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801112e:	4605      	mov	r5, r0
 8011130:	0710      	lsls	r0, r2, #28
 8011132:	460c      	mov	r4, r1
 8011134:	d458      	bmi.n	80111e8 <__sflush_r+0xc0>
 8011136:	684b      	ldr	r3, [r1, #4]
 8011138:	2b00      	cmp	r3, #0
 801113a:	dc05      	bgt.n	8011148 <__sflush_r+0x20>
 801113c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801113e:	2b00      	cmp	r3, #0
 8011140:	dc02      	bgt.n	8011148 <__sflush_r+0x20>
 8011142:	2000      	movs	r0, #0
 8011144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011148:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801114a:	2e00      	cmp	r6, #0
 801114c:	d0f9      	beq.n	8011142 <__sflush_r+0x1a>
 801114e:	2300      	movs	r3, #0
 8011150:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011154:	682f      	ldr	r7, [r5, #0]
 8011156:	602b      	str	r3, [r5, #0]
 8011158:	d032      	beq.n	80111c0 <__sflush_r+0x98>
 801115a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801115c:	89a3      	ldrh	r3, [r4, #12]
 801115e:	075a      	lsls	r2, r3, #29
 8011160:	d505      	bpl.n	801116e <__sflush_r+0x46>
 8011162:	6863      	ldr	r3, [r4, #4]
 8011164:	1ac0      	subs	r0, r0, r3
 8011166:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011168:	b10b      	cbz	r3, 801116e <__sflush_r+0x46>
 801116a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801116c:	1ac0      	subs	r0, r0, r3
 801116e:	2300      	movs	r3, #0
 8011170:	4602      	mov	r2, r0
 8011172:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011174:	6a21      	ldr	r1, [r4, #32]
 8011176:	4628      	mov	r0, r5
 8011178:	47b0      	blx	r6
 801117a:	1c43      	adds	r3, r0, #1
 801117c:	89a3      	ldrh	r3, [r4, #12]
 801117e:	d106      	bne.n	801118e <__sflush_r+0x66>
 8011180:	6829      	ldr	r1, [r5, #0]
 8011182:	291d      	cmp	r1, #29
 8011184:	d82c      	bhi.n	80111e0 <__sflush_r+0xb8>
 8011186:	4a2a      	ldr	r2, [pc, #168]	; (8011230 <__sflush_r+0x108>)
 8011188:	40ca      	lsrs	r2, r1
 801118a:	07d6      	lsls	r6, r2, #31
 801118c:	d528      	bpl.n	80111e0 <__sflush_r+0xb8>
 801118e:	2200      	movs	r2, #0
 8011190:	6062      	str	r2, [r4, #4]
 8011192:	04d9      	lsls	r1, r3, #19
 8011194:	6922      	ldr	r2, [r4, #16]
 8011196:	6022      	str	r2, [r4, #0]
 8011198:	d504      	bpl.n	80111a4 <__sflush_r+0x7c>
 801119a:	1c42      	adds	r2, r0, #1
 801119c:	d101      	bne.n	80111a2 <__sflush_r+0x7a>
 801119e:	682b      	ldr	r3, [r5, #0]
 80111a0:	b903      	cbnz	r3, 80111a4 <__sflush_r+0x7c>
 80111a2:	6560      	str	r0, [r4, #84]	; 0x54
 80111a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80111a6:	602f      	str	r7, [r5, #0]
 80111a8:	2900      	cmp	r1, #0
 80111aa:	d0ca      	beq.n	8011142 <__sflush_r+0x1a>
 80111ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80111b0:	4299      	cmp	r1, r3
 80111b2:	d002      	beq.n	80111ba <__sflush_r+0x92>
 80111b4:	4628      	mov	r0, r5
 80111b6:	f001 f8ef 	bl	8012398 <_free_r>
 80111ba:	2000      	movs	r0, #0
 80111bc:	6360      	str	r0, [r4, #52]	; 0x34
 80111be:	e7c1      	b.n	8011144 <__sflush_r+0x1c>
 80111c0:	6a21      	ldr	r1, [r4, #32]
 80111c2:	2301      	movs	r3, #1
 80111c4:	4628      	mov	r0, r5
 80111c6:	47b0      	blx	r6
 80111c8:	1c41      	adds	r1, r0, #1
 80111ca:	d1c7      	bne.n	801115c <__sflush_r+0x34>
 80111cc:	682b      	ldr	r3, [r5, #0]
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d0c4      	beq.n	801115c <__sflush_r+0x34>
 80111d2:	2b1d      	cmp	r3, #29
 80111d4:	d001      	beq.n	80111da <__sflush_r+0xb2>
 80111d6:	2b16      	cmp	r3, #22
 80111d8:	d101      	bne.n	80111de <__sflush_r+0xb6>
 80111da:	602f      	str	r7, [r5, #0]
 80111dc:	e7b1      	b.n	8011142 <__sflush_r+0x1a>
 80111de:	89a3      	ldrh	r3, [r4, #12]
 80111e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111e4:	81a3      	strh	r3, [r4, #12]
 80111e6:	e7ad      	b.n	8011144 <__sflush_r+0x1c>
 80111e8:	690f      	ldr	r7, [r1, #16]
 80111ea:	2f00      	cmp	r7, #0
 80111ec:	d0a9      	beq.n	8011142 <__sflush_r+0x1a>
 80111ee:	0793      	lsls	r3, r2, #30
 80111f0:	680e      	ldr	r6, [r1, #0]
 80111f2:	bf08      	it	eq
 80111f4:	694b      	ldreq	r3, [r1, #20]
 80111f6:	600f      	str	r7, [r1, #0]
 80111f8:	bf18      	it	ne
 80111fa:	2300      	movne	r3, #0
 80111fc:	eba6 0807 	sub.w	r8, r6, r7
 8011200:	608b      	str	r3, [r1, #8]
 8011202:	f1b8 0f00 	cmp.w	r8, #0
 8011206:	dd9c      	ble.n	8011142 <__sflush_r+0x1a>
 8011208:	6a21      	ldr	r1, [r4, #32]
 801120a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801120c:	4643      	mov	r3, r8
 801120e:	463a      	mov	r2, r7
 8011210:	4628      	mov	r0, r5
 8011212:	47b0      	blx	r6
 8011214:	2800      	cmp	r0, #0
 8011216:	dc06      	bgt.n	8011226 <__sflush_r+0xfe>
 8011218:	89a3      	ldrh	r3, [r4, #12]
 801121a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801121e:	81a3      	strh	r3, [r4, #12]
 8011220:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011224:	e78e      	b.n	8011144 <__sflush_r+0x1c>
 8011226:	4407      	add	r7, r0
 8011228:	eba8 0800 	sub.w	r8, r8, r0
 801122c:	e7e9      	b.n	8011202 <__sflush_r+0xda>
 801122e:	bf00      	nop
 8011230:	20400001 	.word	0x20400001

08011234 <_fflush_r>:
 8011234:	b538      	push	{r3, r4, r5, lr}
 8011236:	690b      	ldr	r3, [r1, #16]
 8011238:	4605      	mov	r5, r0
 801123a:	460c      	mov	r4, r1
 801123c:	b913      	cbnz	r3, 8011244 <_fflush_r+0x10>
 801123e:	2500      	movs	r5, #0
 8011240:	4628      	mov	r0, r5
 8011242:	bd38      	pop	{r3, r4, r5, pc}
 8011244:	b118      	cbz	r0, 801124e <_fflush_r+0x1a>
 8011246:	6983      	ldr	r3, [r0, #24]
 8011248:	b90b      	cbnz	r3, 801124e <_fflush_r+0x1a>
 801124a:	f7fd f90f 	bl	800e46c <__sinit>
 801124e:	4b14      	ldr	r3, [pc, #80]	; (80112a0 <_fflush_r+0x6c>)
 8011250:	429c      	cmp	r4, r3
 8011252:	d11b      	bne.n	801128c <_fflush_r+0x58>
 8011254:	686c      	ldr	r4, [r5, #4]
 8011256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801125a:	2b00      	cmp	r3, #0
 801125c:	d0ef      	beq.n	801123e <_fflush_r+0xa>
 801125e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011260:	07d0      	lsls	r0, r2, #31
 8011262:	d404      	bmi.n	801126e <_fflush_r+0x3a>
 8011264:	0599      	lsls	r1, r3, #22
 8011266:	d402      	bmi.n	801126e <_fflush_r+0x3a>
 8011268:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801126a:	f7fd f9c2 	bl	800e5f2 <__retarget_lock_acquire_recursive>
 801126e:	4628      	mov	r0, r5
 8011270:	4621      	mov	r1, r4
 8011272:	f7ff ff59 	bl	8011128 <__sflush_r>
 8011276:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011278:	07da      	lsls	r2, r3, #31
 801127a:	4605      	mov	r5, r0
 801127c:	d4e0      	bmi.n	8011240 <_fflush_r+0xc>
 801127e:	89a3      	ldrh	r3, [r4, #12]
 8011280:	059b      	lsls	r3, r3, #22
 8011282:	d4dd      	bmi.n	8011240 <_fflush_r+0xc>
 8011284:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011286:	f7fd f9b5 	bl	800e5f4 <__retarget_lock_release_recursive>
 801128a:	e7d9      	b.n	8011240 <_fflush_r+0xc>
 801128c:	4b05      	ldr	r3, [pc, #20]	; (80112a4 <_fflush_r+0x70>)
 801128e:	429c      	cmp	r4, r3
 8011290:	d101      	bne.n	8011296 <_fflush_r+0x62>
 8011292:	68ac      	ldr	r4, [r5, #8]
 8011294:	e7df      	b.n	8011256 <_fflush_r+0x22>
 8011296:	4b04      	ldr	r3, [pc, #16]	; (80112a8 <_fflush_r+0x74>)
 8011298:	429c      	cmp	r4, r3
 801129a:	bf08      	it	eq
 801129c:	68ec      	ldreq	r4, [r5, #12]
 801129e:	e7da      	b.n	8011256 <_fflush_r+0x22>
 80112a0:	08013944 	.word	0x08013944
 80112a4:	08013964 	.word	0x08013964
 80112a8:	08013924 	.word	0x08013924

080112ac <rshift>:
 80112ac:	6903      	ldr	r3, [r0, #16]
 80112ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80112b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80112b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80112ba:	f100 0414 	add.w	r4, r0, #20
 80112be:	dd45      	ble.n	801134c <rshift+0xa0>
 80112c0:	f011 011f 	ands.w	r1, r1, #31
 80112c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80112c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80112cc:	d10c      	bne.n	80112e8 <rshift+0x3c>
 80112ce:	f100 0710 	add.w	r7, r0, #16
 80112d2:	4629      	mov	r1, r5
 80112d4:	42b1      	cmp	r1, r6
 80112d6:	d334      	bcc.n	8011342 <rshift+0x96>
 80112d8:	1a9b      	subs	r3, r3, r2
 80112da:	009b      	lsls	r3, r3, #2
 80112dc:	1eea      	subs	r2, r5, #3
 80112de:	4296      	cmp	r6, r2
 80112e0:	bf38      	it	cc
 80112e2:	2300      	movcc	r3, #0
 80112e4:	4423      	add	r3, r4
 80112e6:	e015      	b.n	8011314 <rshift+0x68>
 80112e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80112ec:	f1c1 0820 	rsb	r8, r1, #32
 80112f0:	40cf      	lsrs	r7, r1
 80112f2:	f105 0e04 	add.w	lr, r5, #4
 80112f6:	46a1      	mov	r9, r4
 80112f8:	4576      	cmp	r6, lr
 80112fa:	46f4      	mov	ip, lr
 80112fc:	d815      	bhi.n	801132a <rshift+0x7e>
 80112fe:	1a9b      	subs	r3, r3, r2
 8011300:	009a      	lsls	r2, r3, #2
 8011302:	3a04      	subs	r2, #4
 8011304:	3501      	adds	r5, #1
 8011306:	42ae      	cmp	r6, r5
 8011308:	bf38      	it	cc
 801130a:	2200      	movcc	r2, #0
 801130c:	18a3      	adds	r3, r4, r2
 801130e:	50a7      	str	r7, [r4, r2]
 8011310:	b107      	cbz	r7, 8011314 <rshift+0x68>
 8011312:	3304      	adds	r3, #4
 8011314:	1b1a      	subs	r2, r3, r4
 8011316:	42a3      	cmp	r3, r4
 8011318:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801131c:	bf08      	it	eq
 801131e:	2300      	moveq	r3, #0
 8011320:	6102      	str	r2, [r0, #16]
 8011322:	bf08      	it	eq
 8011324:	6143      	streq	r3, [r0, #20]
 8011326:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801132a:	f8dc c000 	ldr.w	ip, [ip]
 801132e:	fa0c fc08 	lsl.w	ip, ip, r8
 8011332:	ea4c 0707 	orr.w	r7, ip, r7
 8011336:	f849 7b04 	str.w	r7, [r9], #4
 801133a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801133e:	40cf      	lsrs	r7, r1
 8011340:	e7da      	b.n	80112f8 <rshift+0x4c>
 8011342:	f851 cb04 	ldr.w	ip, [r1], #4
 8011346:	f847 cf04 	str.w	ip, [r7, #4]!
 801134a:	e7c3      	b.n	80112d4 <rshift+0x28>
 801134c:	4623      	mov	r3, r4
 801134e:	e7e1      	b.n	8011314 <rshift+0x68>

08011350 <__hexdig_fun>:
 8011350:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011354:	2b09      	cmp	r3, #9
 8011356:	d802      	bhi.n	801135e <__hexdig_fun+0xe>
 8011358:	3820      	subs	r0, #32
 801135a:	b2c0      	uxtb	r0, r0
 801135c:	4770      	bx	lr
 801135e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011362:	2b05      	cmp	r3, #5
 8011364:	d801      	bhi.n	801136a <__hexdig_fun+0x1a>
 8011366:	3847      	subs	r0, #71	; 0x47
 8011368:	e7f7      	b.n	801135a <__hexdig_fun+0xa>
 801136a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801136e:	2b05      	cmp	r3, #5
 8011370:	d801      	bhi.n	8011376 <__hexdig_fun+0x26>
 8011372:	3827      	subs	r0, #39	; 0x27
 8011374:	e7f1      	b.n	801135a <__hexdig_fun+0xa>
 8011376:	2000      	movs	r0, #0
 8011378:	4770      	bx	lr
	...

0801137c <__gethex>:
 801137c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011380:	ed2d 8b02 	vpush	{d8}
 8011384:	b089      	sub	sp, #36	; 0x24
 8011386:	ee08 0a10 	vmov	s16, r0
 801138a:	9304      	str	r3, [sp, #16]
 801138c:	4bbc      	ldr	r3, [pc, #752]	; (8011680 <__gethex+0x304>)
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	9301      	str	r3, [sp, #4]
 8011392:	4618      	mov	r0, r3
 8011394:	468b      	mov	fp, r1
 8011396:	4690      	mov	r8, r2
 8011398:	f7ee ff2a 	bl	80001f0 <strlen>
 801139c:	9b01      	ldr	r3, [sp, #4]
 801139e:	f8db 2000 	ldr.w	r2, [fp]
 80113a2:	4403      	add	r3, r0
 80113a4:	4682      	mov	sl, r0
 80113a6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80113aa:	9305      	str	r3, [sp, #20]
 80113ac:	1c93      	adds	r3, r2, #2
 80113ae:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80113b2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80113b6:	32fe      	adds	r2, #254	; 0xfe
 80113b8:	18d1      	adds	r1, r2, r3
 80113ba:	461f      	mov	r7, r3
 80113bc:	f813 0b01 	ldrb.w	r0, [r3], #1
 80113c0:	9100      	str	r1, [sp, #0]
 80113c2:	2830      	cmp	r0, #48	; 0x30
 80113c4:	d0f8      	beq.n	80113b8 <__gethex+0x3c>
 80113c6:	f7ff ffc3 	bl	8011350 <__hexdig_fun>
 80113ca:	4604      	mov	r4, r0
 80113cc:	2800      	cmp	r0, #0
 80113ce:	d13a      	bne.n	8011446 <__gethex+0xca>
 80113d0:	9901      	ldr	r1, [sp, #4]
 80113d2:	4652      	mov	r2, sl
 80113d4:	4638      	mov	r0, r7
 80113d6:	f7fe f90a 	bl	800f5ee <strncmp>
 80113da:	4605      	mov	r5, r0
 80113dc:	2800      	cmp	r0, #0
 80113de:	d168      	bne.n	80114b2 <__gethex+0x136>
 80113e0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80113e4:	eb07 060a 	add.w	r6, r7, sl
 80113e8:	f7ff ffb2 	bl	8011350 <__hexdig_fun>
 80113ec:	2800      	cmp	r0, #0
 80113ee:	d062      	beq.n	80114b6 <__gethex+0x13a>
 80113f0:	4633      	mov	r3, r6
 80113f2:	7818      	ldrb	r0, [r3, #0]
 80113f4:	2830      	cmp	r0, #48	; 0x30
 80113f6:	461f      	mov	r7, r3
 80113f8:	f103 0301 	add.w	r3, r3, #1
 80113fc:	d0f9      	beq.n	80113f2 <__gethex+0x76>
 80113fe:	f7ff ffa7 	bl	8011350 <__hexdig_fun>
 8011402:	2301      	movs	r3, #1
 8011404:	fab0 f480 	clz	r4, r0
 8011408:	0964      	lsrs	r4, r4, #5
 801140a:	4635      	mov	r5, r6
 801140c:	9300      	str	r3, [sp, #0]
 801140e:	463a      	mov	r2, r7
 8011410:	4616      	mov	r6, r2
 8011412:	3201      	adds	r2, #1
 8011414:	7830      	ldrb	r0, [r6, #0]
 8011416:	f7ff ff9b 	bl	8011350 <__hexdig_fun>
 801141a:	2800      	cmp	r0, #0
 801141c:	d1f8      	bne.n	8011410 <__gethex+0x94>
 801141e:	9901      	ldr	r1, [sp, #4]
 8011420:	4652      	mov	r2, sl
 8011422:	4630      	mov	r0, r6
 8011424:	f7fe f8e3 	bl	800f5ee <strncmp>
 8011428:	b980      	cbnz	r0, 801144c <__gethex+0xd0>
 801142a:	b94d      	cbnz	r5, 8011440 <__gethex+0xc4>
 801142c:	eb06 050a 	add.w	r5, r6, sl
 8011430:	462a      	mov	r2, r5
 8011432:	4616      	mov	r6, r2
 8011434:	3201      	adds	r2, #1
 8011436:	7830      	ldrb	r0, [r6, #0]
 8011438:	f7ff ff8a 	bl	8011350 <__hexdig_fun>
 801143c:	2800      	cmp	r0, #0
 801143e:	d1f8      	bne.n	8011432 <__gethex+0xb6>
 8011440:	1bad      	subs	r5, r5, r6
 8011442:	00ad      	lsls	r5, r5, #2
 8011444:	e004      	b.n	8011450 <__gethex+0xd4>
 8011446:	2400      	movs	r4, #0
 8011448:	4625      	mov	r5, r4
 801144a:	e7e0      	b.n	801140e <__gethex+0x92>
 801144c:	2d00      	cmp	r5, #0
 801144e:	d1f7      	bne.n	8011440 <__gethex+0xc4>
 8011450:	7833      	ldrb	r3, [r6, #0]
 8011452:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011456:	2b50      	cmp	r3, #80	; 0x50
 8011458:	d13b      	bne.n	80114d2 <__gethex+0x156>
 801145a:	7873      	ldrb	r3, [r6, #1]
 801145c:	2b2b      	cmp	r3, #43	; 0x2b
 801145e:	d02c      	beq.n	80114ba <__gethex+0x13e>
 8011460:	2b2d      	cmp	r3, #45	; 0x2d
 8011462:	d02e      	beq.n	80114c2 <__gethex+0x146>
 8011464:	1c71      	adds	r1, r6, #1
 8011466:	f04f 0900 	mov.w	r9, #0
 801146a:	7808      	ldrb	r0, [r1, #0]
 801146c:	f7ff ff70 	bl	8011350 <__hexdig_fun>
 8011470:	1e43      	subs	r3, r0, #1
 8011472:	b2db      	uxtb	r3, r3
 8011474:	2b18      	cmp	r3, #24
 8011476:	d82c      	bhi.n	80114d2 <__gethex+0x156>
 8011478:	f1a0 0210 	sub.w	r2, r0, #16
 801147c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011480:	f7ff ff66 	bl	8011350 <__hexdig_fun>
 8011484:	1e43      	subs	r3, r0, #1
 8011486:	b2db      	uxtb	r3, r3
 8011488:	2b18      	cmp	r3, #24
 801148a:	d91d      	bls.n	80114c8 <__gethex+0x14c>
 801148c:	f1b9 0f00 	cmp.w	r9, #0
 8011490:	d000      	beq.n	8011494 <__gethex+0x118>
 8011492:	4252      	negs	r2, r2
 8011494:	4415      	add	r5, r2
 8011496:	f8cb 1000 	str.w	r1, [fp]
 801149a:	b1e4      	cbz	r4, 80114d6 <__gethex+0x15a>
 801149c:	9b00      	ldr	r3, [sp, #0]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	bf14      	ite	ne
 80114a2:	2700      	movne	r7, #0
 80114a4:	2706      	moveq	r7, #6
 80114a6:	4638      	mov	r0, r7
 80114a8:	b009      	add	sp, #36	; 0x24
 80114aa:	ecbd 8b02 	vpop	{d8}
 80114ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114b2:	463e      	mov	r6, r7
 80114b4:	4625      	mov	r5, r4
 80114b6:	2401      	movs	r4, #1
 80114b8:	e7ca      	b.n	8011450 <__gethex+0xd4>
 80114ba:	f04f 0900 	mov.w	r9, #0
 80114be:	1cb1      	adds	r1, r6, #2
 80114c0:	e7d3      	b.n	801146a <__gethex+0xee>
 80114c2:	f04f 0901 	mov.w	r9, #1
 80114c6:	e7fa      	b.n	80114be <__gethex+0x142>
 80114c8:	230a      	movs	r3, #10
 80114ca:	fb03 0202 	mla	r2, r3, r2, r0
 80114ce:	3a10      	subs	r2, #16
 80114d0:	e7d4      	b.n	801147c <__gethex+0x100>
 80114d2:	4631      	mov	r1, r6
 80114d4:	e7df      	b.n	8011496 <__gethex+0x11a>
 80114d6:	1bf3      	subs	r3, r6, r7
 80114d8:	3b01      	subs	r3, #1
 80114da:	4621      	mov	r1, r4
 80114dc:	2b07      	cmp	r3, #7
 80114de:	dc0b      	bgt.n	80114f8 <__gethex+0x17c>
 80114e0:	ee18 0a10 	vmov	r0, s16
 80114e4:	f000 fa8e 	bl	8011a04 <_Balloc>
 80114e8:	4604      	mov	r4, r0
 80114ea:	b940      	cbnz	r0, 80114fe <__gethex+0x182>
 80114ec:	4b65      	ldr	r3, [pc, #404]	; (8011684 <__gethex+0x308>)
 80114ee:	4602      	mov	r2, r0
 80114f0:	21de      	movs	r1, #222	; 0xde
 80114f2:	4865      	ldr	r0, [pc, #404]	; (8011688 <__gethex+0x30c>)
 80114f4:	f001 fd34 	bl	8012f60 <__assert_func>
 80114f8:	3101      	adds	r1, #1
 80114fa:	105b      	asrs	r3, r3, #1
 80114fc:	e7ee      	b.n	80114dc <__gethex+0x160>
 80114fe:	f100 0914 	add.w	r9, r0, #20
 8011502:	f04f 0b00 	mov.w	fp, #0
 8011506:	f1ca 0301 	rsb	r3, sl, #1
 801150a:	f8cd 9008 	str.w	r9, [sp, #8]
 801150e:	f8cd b000 	str.w	fp, [sp]
 8011512:	9306      	str	r3, [sp, #24]
 8011514:	42b7      	cmp	r7, r6
 8011516:	d340      	bcc.n	801159a <__gethex+0x21e>
 8011518:	9802      	ldr	r0, [sp, #8]
 801151a:	9b00      	ldr	r3, [sp, #0]
 801151c:	f840 3b04 	str.w	r3, [r0], #4
 8011520:	eba0 0009 	sub.w	r0, r0, r9
 8011524:	1080      	asrs	r0, r0, #2
 8011526:	0146      	lsls	r6, r0, #5
 8011528:	6120      	str	r0, [r4, #16]
 801152a:	4618      	mov	r0, r3
 801152c:	f000 fb60 	bl	8011bf0 <__hi0bits>
 8011530:	1a30      	subs	r0, r6, r0
 8011532:	f8d8 6000 	ldr.w	r6, [r8]
 8011536:	42b0      	cmp	r0, r6
 8011538:	dd63      	ble.n	8011602 <__gethex+0x286>
 801153a:	1b87      	subs	r7, r0, r6
 801153c:	4639      	mov	r1, r7
 801153e:	4620      	mov	r0, r4
 8011540:	f000 fefa 	bl	8012338 <__any_on>
 8011544:	4682      	mov	sl, r0
 8011546:	b1a8      	cbz	r0, 8011574 <__gethex+0x1f8>
 8011548:	1e7b      	subs	r3, r7, #1
 801154a:	1159      	asrs	r1, r3, #5
 801154c:	f003 021f 	and.w	r2, r3, #31
 8011550:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011554:	f04f 0a01 	mov.w	sl, #1
 8011558:	fa0a f202 	lsl.w	r2, sl, r2
 801155c:	420a      	tst	r2, r1
 801155e:	d009      	beq.n	8011574 <__gethex+0x1f8>
 8011560:	4553      	cmp	r3, sl
 8011562:	dd05      	ble.n	8011570 <__gethex+0x1f4>
 8011564:	1eb9      	subs	r1, r7, #2
 8011566:	4620      	mov	r0, r4
 8011568:	f000 fee6 	bl	8012338 <__any_on>
 801156c:	2800      	cmp	r0, #0
 801156e:	d145      	bne.n	80115fc <__gethex+0x280>
 8011570:	f04f 0a02 	mov.w	sl, #2
 8011574:	4639      	mov	r1, r7
 8011576:	4620      	mov	r0, r4
 8011578:	f7ff fe98 	bl	80112ac <rshift>
 801157c:	443d      	add	r5, r7
 801157e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011582:	42ab      	cmp	r3, r5
 8011584:	da4c      	bge.n	8011620 <__gethex+0x2a4>
 8011586:	ee18 0a10 	vmov	r0, s16
 801158a:	4621      	mov	r1, r4
 801158c:	f000 fa7a 	bl	8011a84 <_Bfree>
 8011590:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011592:	2300      	movs	r3, #0
 8011594:	6013      	str	r3, [r2, #0]
 8011596:	27a3      	movs	r7, #163	; 0xa3
 8011598:	e785      	b.n	80114a6 <__gethex+0x12a>
 801159a:	1e73      	subs	r3, r6, #1
 801159c:	9a05      	ldr	r2, [sp, #20]
 801159e:	9303      	str	r3, [sp, #12]
 80115a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80115a4:	4293      	cmp	r3, r2
 80115a6:	d019      	beq.n	80115dc <__gethex+0x260>
 80115a8:	f1bb 0f20 	cmp.w	fp, #32
 80115ac:	d107      	bne.n	80115be <__gethex+0x242>
 80115ae:	9b02      	ldr	r3, [sp, #8]
 80115b0:	9a00      	ldr	r2, [sp, #0]
 80115b2:	f843 2b04 	str.w	r2, [r3], #4
 80115b6:	9302      	str	r3, [sp, #8]
 80115b8:	2300      	movs	r3, #0
 80115ba:	9300      	str	r3, [sp, #0]
 80115bc:	469b      	mov	fp, r3
 80115be:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80115c2:	f7ff fec5 	bl	8011350 <__hexdig_fun>
 80115c6:	9b00      	ldr	r3, [sp, #0]
 80115c8:	f000 000f 	and.w	r0, r0, #15
 80115cc:	fa00 f00b 	lsl.w	r0, r0, fp
 80115d0:	4303      	orrs	r3, r0
 80115d2:	9300      	str	r3, [sp, #0]
 80115d4:	f10b 0b04 	add.w	fp, fp, #4
 80115d8:	9b03      	ldr	r3, [sp, #12]
 80115da:	e00d      	b.n	80115f8 <__gethex+0x27c>
 80115dc:	9b03      	ldr	r3, [sp, #12]
 80115de:	9a06      	ldr	r2, [sp, #24]
 80115e0:	4413      	add	r3, r2
 80115e2:	42bb      	cmp	r3, r7
 80115e4:	d3e0      	bcc.n	80115a8 <__gethex+0x22c>
 80115e6:	4618      	mov	r0, r3
 80115e8:	9901      	ldr	r1, [sp, #4]
 80115ea:	9307      	str	r3, [sp, #28]
 80115ec:	4652      	mov	r2, sl
 80115ee:	f7fd fffe 	bl	800f5ee <strncmp>
 80115f2:	9b07      	ldr	r3, [sp, #28]
 80115f4:	2800      	cmp	r0, #0
 80115f6:	d1d7      	bne.n	80115a8 <__gethex+0x22c>
 80115f8:	461e      	mov	r6, r3
 80115fa:	e78b      	b.n	8011514 <__gethex+0x198>
 80115fc:	f04f 0a03 	mov.w	sl, #3
 8011600:	e7b8      	b.n	8011574 <__gethex+0x1f8>
 8011602:	da0a      	bge.n	801161a <__gethex+0x29e>
 8011604:	1a37      	subs	r7, r6, r0
 8011606:	4621      	mov	r1, r4
 8011608:	ee18 0a10 	vmov	r0, s16
 801160c:	463a      	mov	r2, r7
 801160e:	f000 fc55 	bl	8011ebc <__lshift>
 8011612:	1bed      	subs	r5, r5, r7
 8011614:	4604      	mov	r4, r0
 8011616:	f100 0914 	add.w	r9, r0, #20
 801161a:	f04f 0a00 	mov.w	sl, #0
 801161e:	e7ae      	b.n	801157e <__gethex+0x202>
 8011620:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011624:	42a8      	cmp	r0, r5
 8011626:	dd72      	ble.n	801170e <__gethex+0x392>
 8011628:	1b45      	subs	r5, r0, r5
 801162a:	42ae      	cmp	r6, r5
 801162c:	dc36      	bgt.n	801169c <__gethex+0x320>
 801162e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011632:	2b02      	cmp	r3, #2
 8011634:	d02a      	beq.n	801168c <__gethex+0x310>
 8011636:	2b03      	cmp	r3, #3
 8011638:	d02c      	beq.n	8011694 <__gethex+0x318>
 801163a:	2b01      	cmp	r3, #1
 801163c:	d115      	bne.n	801166a <__gethex+0x2ee>
 801163e:	42ae      	cmp	r6, r5
 8011640:	d113      	bne.n	801166a <__gethex+0x2ee>
 8011642:	2e01      	cmp	r6, #1
 8011644:	d10b      	bne.n	801165e <__gethex+0x2e2>
 8011646:	9a04      	ldr	r2, [sp, #16]
 8011648:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801164c:	6013      	str	r3, [r2, #0]
 801164e:	2301      	movs	r3, #1
 8011650:	6123      	str	r3, [r4, #16]
 8011652:	f8c9 3000 	str.w	r3, [r9]
 8011656:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011658:	2762      	movs	r7, #98	; 0x62
 801165a:	601c      	str	r4, [r3, #0]
 801165c:	e723      	b.n	80114a6 <__gethex+0x12a>
 801165e:	1e71      	subs	r1, r6, #1
 8011660:	4620      	mov	r0, r4
 8011662:	f000 fe69 	bl	8012338 <__any_on>
 8011666:	2800      	cmp	r0, #0
 8011668:	d1ed      	bne.n	8011646 <__gethex+0x2ca>
 801166a:	ee18 0a10 	vmov	r0, s16
 801166e:	4621      	mov	r1, r4
 8011670:	f000 fa08 	bl	8011a84 <_Bfree>
 8011674:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011676:	2300      	movs	r3, #0
 8011678:	6013      	str	r3, [r2, #0]
 801167a:	2750      	movs	r7, #80	; 0x50
 801167c:	e713      	b.n	80114a6 <__gethex+0x12a>
 801167e:	bf00      	nop
 8011680:	08013b10 	.word	0x08013b10
 8011684:	08013a93 	.word	0x08013a93
 8011688:	08013aa4 	.word	0x08013aa4
 801168c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801168e:	2b00      	cmp	r3, #0
 8011690:	d1eb      	bne.n	801166a <__gethex+0x2ee>
 8011692:	e7d8      	b.n	8011646 <__gethex+0x2ca>
 8011694:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011696:	2b00      	cmp	r3, #0
 8011698:	d1d5      	bne.n	8011646 <__gethex+0x2ca>
 801169a:	e7e6      	b.n	801166a <__gethex+0x2ee>
 801169c:	1e6f      	subs	r7, r5, #1
 801169e:	f1ba 0f00 	cmp.w	sl, #0
 80116a2:	d131      	bne.n	8011708 <__gethex+0x38c>
 80116a4:	b127      	cbz	r7, 80116b0 <__gethex+0x334>
 80116a6:	4639      	mov	r1, r7
 80116a8:	4620      	mov	r0, r4
 80116aa:	f000 fe45 	bl	8012338 <__any_on>
 80116ae:	4682      	mov	sl, r0
 80116b0:	117b      	asrs	r3, r7, #5
 80116b2:	2101      	movs	r1, #1
 80116b4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80116b8:	f007 071f 	and.w	r7, r7, #31
 80116bc:	fa01 f707 	lsl.w	r7, r1, r7
 80116c0:	421f      	tst	r7, r3
 80116c2:	4629      	mov	r1, r5
 80116c4:	4620      	mov	r0, r4
 80116c6:	bf18      	it	ne
 80116c8:	f04a 0a02 	orrne.w	sl, sl, #2
 80116cc:	1b76      	subs	r6, r6, r5
 80116ce:	f7ff fded 	bl	80112ac <rshift>
 80116d2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80116d6:	2702      	movs	r7, #2
 80116d8:	f1ba 0f00 	cmp.w	sl, #0
 80116dc:	d048      	beq.n	8011770 <__gethex+0x3f4>
 80116de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80116e2:	2b02      	cmp	r3, #2
 80116e4:	d015      	beq.n	8011712 <__gethex+0x396>
 80116e6:	2b03      	cmp	r3, #3
 80116e8:	d017      	beq.n	801171a <__gethex+0x39e>
 80116ea:	2b01      	cmp	r3, #1
 80116ec:	d109      	bne.n	8011702 <__gethex+0x386>
 80116ee:	f01a 0f02 	tst.w	sl, #2
 80116f2:	d006      	beq.n	8011702 <__gethex+0x386>
 80116f4:	f8d9 0000 	ldr.w	r0, [r9]
 80116f8:	ea4a 0a00 	orr.w	sl, sl, r0
 80116fc:	f01a 0f01 	tst.w	sl, #1
 8011700:	d10e      	bne.n	8011720 <__gethex+0x3a4>
 8011702:	f047 0710 	orr.w	r7, r7, #16
 8011706:	e033      	b.n	8011770 <__gethex+0x3f4>
 8011708:	f04f 0a01 	mov.w	sl, #1
 801170c:	e7d0      	b.n	80116b0 <__gethex+0x334>
 801170e:	2701      	movs	r7, #1
 8011710:	e7e2      	b.n	80116d8 <__gethex+0x35c>
 8011712:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011714:	f1c3 0301 	rsb	r3, r3, #1
 8011718:	9315      	str	r3, [sp, #84]	; 0x54
 801171a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801171c:	2b00      	cmp	r3, #0
 801171e:	d0f0      	beq.n	8011702 <__gethex+0x386>
 8011720:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011724:	f104 0314 	add.w	r3, r4, #20
 8011728:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801172c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011730:	f04f 0c00 	mov.w	ip, #0
 8011734:	4618      	mov	r0, r3
 8011736:	f853 2b04 	ldr.w	r2, [r3], #4
 801173a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 801173e:	d01c      	beq.n	801177a <__gethex+0x3fe>
 8011740:	3201      	adds	r2, #1
 8011742:	6002      	str	r2, [r0, #0]
 8011744:	2f02      	cmp	r7, #2
 8011746:	f104 0314 	add.w	r3, r4, #20
 801174a:	d13f      	bne.n	80117cc <__gethex+0x450>
 801174c:	f8d8 2000 	ldr.w	r2, [r8]
 8011750:	3a01      	subs	r2, #1
 8011752:	42b2      	cmp	r2, r6
 8011754:	d10a      	bne.n	801176c <__gethex+0x3f0>
 8011756:	1171      	asrs	r1, r6, #5
 8011758:	2201      	movs	r2, #1
 801175a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801175e:	f006 061f 	and.w	r6, r6, #31
 8011762:	fa02 f606 	lsl.w	r6, r2, r6
 8011766:	421e      	tst	r6, r3
 8011768:	bf18      	it	ne
 801176a:	4617      	movne	r7, r2
 801176c:	f047 0720 	orr.w	r7, r7, #32
 8011770:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011772:	601c      	str	r4, [r3, #0]
 8011774:	9b04      	ldr	r3, [sp, #16]
 8011776:	601d      	str	r5, [r3, #0]
 8011778:	e695      	b.n	80114a6 <__gethex+0x12a>
 801177a:	4299      	cmp	r1, r3
 801177c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011780:	d8d8      	bhi.n	8011734 <__gethex+0x3b8>
 8011782:	68a3      	ldr	r3, [r4, #8]
 8011784:	459b      	cmp	fp, r3
 8011786:	db19      	blt.n	80117bc <__gethex+0x440>
 8011788:	6861      	ldr	r1, [r4, #4]
 801178a:	ee18 0a10 	vmov	r0, s16
 801178e:	3101      	adds	r1, #1
 8011790:	f000 f938 	bl	8011a04 <_Balloc>
 8011794:	4681      	mov	r9, r0
 8011796:	b918      	cbnz	r0, 80117a0 <__gethex+0x424>
 8011798:	4b1a      	ldr	r3, [pc, #104]	; (8011804 <__gethex+0x488>)
 801179a:	4602      	mov	r2, r0
 801179c:	2184      	movs	r1, #132	; 0x84
 801179e:	e6a8      	b.n	80114f2 <__gethex+0x176>
 80117a0:	6922      	ldr	r2, [r4, #16]
 80117a2:	3202      	adds	r2, #2
 80117a4:	f104 010c 	add.w	r1, r4, #12
 80117a8:	0092      	lsls	r2, r2, #2
 80117aa:	300c      	adds	r0, #12
 80117ac:	f7fc ff23 	bl	800e5f6 <memcpy>
 80117b0:	4621      	mov	r1, r4
 80117b2:	ee18 0a10 	vmov	r0, s16
 80117b6:	f000 f965 	bl	8011a84 <_Bfree>
 80117ba:	464c      	mov	r4, r9
 80117bc:	6923      	ldr	r3, [r4, #16]
 80117be:	1c5a      	adds	r2, r3, #1
 80117c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80117c4:	6122      	str	r2, [r4, #16]
 80117c6:	2201      	movs	r2, #1
 80117c8:	615a      	str	r2, [r3, #20]
 80117ca:	e7bb      	b.n	8011744 <__gethex+0x3c8>
 80117cc:	6922      	ldr	r2, [r4, #16]
 80117ce:	455a      	cmp	r2, fp
 80117d0:	dd0b      	ble.n	80117ea <__gethex+0x46e>
 80117d2:	2101      	movs	r1, #1
 80117d4:	4620      	mov	r0, r4
 80117d6:	f7ff fd69 	bl	80112ac <rshift>
 80117da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80117de:	3501      	adds	r5, #1
 80117e0:	42ab      	cmp	r3, r5
 80117e2:	f6ff aed0 	blt.w	8011586 <__gethex+0x20a>
 80117e6:	2701      	movs	r7, #1
 80117e8:	e7c0      	b.n	801176c <__gethex+0x3f0>
 80117ea:	f016 061f 	ands.w	r6, r6, #31
 80117ee:	d0fa      	beq.n	80117e6 <__gethex+0x46a>
 80117f0:	449a      	add	sl, r3
 80117f2:	f1c6 0620 	rsb	r6, r6, #32
 80117f6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80117fa:	f000 f9f9 	bl	8011bf0 <__hi0bits>
 80117fe:	42b0      	cmp	r0, r6
 8011800:	dbe7      	blt.n	80117d2 <__gethex+0x456>
 8011802:	e7f0      	b.n	80117e6 <__gethex+0x46a>
 8011804:	08013a93 	.word	0x08013a93

08011808 <L_shift>:
 8011808:	f1c2 0208 	rsb	r2, r2, #8
 801180c:	0092      	lsls	r2, r2, #2
 801180e:	b570      	push	{r4, r5, r6, lr}
 8011810:	f1c2 0620 	rsb	r6, r2, #32
 8011814:	6843      	ldr	r3, [r0, #4]
 8011816:	6804      	ldr	r4, [r0, #0]
 8011818:	fa03 f506 	lsl.w	r5, r3, r6
 801181c:	432c      	orrs	r4, r5
 801181e:	40d3      	lsrs	r3, r2
 8011820:	6004      	str	r4, [r0, #0]
 8011822:	f840 3f04 	str.w	r3, [r0, #4]!
 8011826:	4288      	cmp	r0, r1
 8011828:	d3f4      	bcc.n	8011814 <L_shift+0xc>
 801182a:	bd70      	pop	{r4, r5, r6, pc}

0801182c <__match>:
 801182c:	b530      	push	{r4, r5, lr}
 801182e:	6803      	ldr	r3, [r0, #0]
 8011830:	3301      	adds	r3, #1
 8011832:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011836:	b914      	cbnz	r4, 801183e <__match+0x12>
 8011838:	6003      	str	r3, [r0, #0]
 801183a:	2001      	movs	r0, #1
 801183c:	bd30      	pop	{r4, r5, pc}
 801183e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011842:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011846:	2d19      	cmp	r5, #25
 8011848:	bf98      	it	ls
 801184a:	3220      	addls	r2, #32
 801184c:	42a2      	cmp	r2, r4
 801184e:	d0f0      	beq.n	8011832 <__match+0x6>
 8011850:	2000      	movs	r0, #0
 8011852:	e7f3      	b.n	801183c <__match+0x10>

08011854 <__hexnan>:
 8011854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011858:	680b      	ldr	r3, [r1, #0]
 801185a:	6801      	ldr	r1, [r0, #0]
 801185c:	115e      	asrs	r6, r3, #5
 801185e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011862:	f013 031f 	ands.w	r3, r3, #31
 8011866:	b087      	sub	sp, #28
 8011868:	bf18      	it	ne
 801186a:	3604      	addne	r6, #4
 801186c:	2500      	movs	r5, #0
 801186e:	1f37      	subs	r7, r6, #4
 8011870:	4682      	mov	sl, r0
 8011872:	4690      	mov	r8, r2
 8011874:	9301      	str	r3, [sp, #4]
 8011876:	f846 5c04 	str.w	r5, [r6, #-4]
 801187a:	46b9      	mov	r9, r7
 801187c:	463c      	mov	r4, r7
 801187e:	9502      	str	r5, [sp, #8]
 8011880:	46ab      	mov	fp, r5
 8011882:	784a      	ldrb	r2, [r1, #1]
 8011884:	1c4b      	adds	r3, r1, #1
 8011886:	9303      	str	r3, [sp, #12]
 8011888:	b342      	cbz	r2, 80118dc <__hexnan+0x88>
 801188a:	4610      	mov	r0, r2
 801188c:	9105      	str	r1, [sp, #20]
 801188e:	9204      	str	r2, [sp, #16]
 8011890:	f7ff fd5e 	bl	8011350 <__hexdig_fun>
 8011894:	2800      	cmp	r0, #0
 8011896:	d14f      	bne.n	8011938 <__hexnan+0xe4>
 8011898:	9a04      	ldr	r2, [sp, #16]
 801189a:	9905      	ldr	r1, [sp, #20]
 801189c:	2a20      	cmp	r2, #32
 801189e:	d818      	bhi.n	80118d2 <__hexnan+0x7e>
 80118a0:	9b02      	ldr	r3, [sp, #8]
 80118a2:	459b      	cmp	fp, r3
 80118a4:	dd13      	ble.n	80118ce <__hexnan+0x7a>
 80118a6:	454c      	cmp	r4, r9
 80118a8:	d206      	bcs.n	80118b8 <__hexnan+0x64>
 80118aa:	2d07      	cmp	r5, #7
 80118ac:	dc04      	bgt.n	80118b8 <__hexnan+0x64>
 80118ae:	462a      	mov	r2, r5
 80118b0:	4649      	mov	r1, r9
 80118b2:	4620      	mov	r0, r4
 80118b4:	f7ff ffa8 	bl	8011808 <L_shift>
 80118b8:	4544      	cmp	r4, r8
 80118ba:	d950      	bls.n	801195e <__hexnan+0x10a>
 80118bc:	2300      	movs	r3, #0
 80118be:	f1a4 0904 	sub.w	r9, r4, #4
 80118c2:	f844 3c04 	str.w	r3, [r4, #-4]
 80118c6:	f8cd b008 	str.w	fp, [sp, #8]
 80118ca:	464c      	mov	r4, r9
 80118cc:	461d      	mov	r5, r3
 80118ce:	9903      	ldr	r1, [sp, #12]
 80118d0:	e7d7      	b.n	8011882 <__hexnan+0x2e>
 80118d2:	2a29      	cmp	r2, #41	; 0x29
 80118d4:	d156      	bne.n	8011984 <__hexnan+0x130>
 80118d6:	3102      	adds	r1, #2
 80118d8:	f8ca 1000 	str.w	r1, [sl]
 80118dc:	f1bb 0f00 	cmp.w	fp, #0
 80118e0:	d050      	beq.n	8011984 <__hexnan+0x130>
 80118e2:	454c      	cmp	r4, r9
 80118e4:	d206      	bcs.n	80118f4 <__hexnan+0xa0>
 80118e6:	2d07      	cmp	r5, #7
 80118e8:	dc04      	bgt.n	80118f4 <__hexnan+0xa0>
 80118ea:	462a      	mov	r2, r5
 80118ec:	4649      	mov	r1, r9
 80118ee:	4620      	mov	r0, r4
 80118f0:	f7ff ff8a 	bl	8011808 <L_shift>
 80118f4:	4544      	cmp	r4, r8
 80118f6:	d934      	bls.n	8011962 <__hexnan+0x10e>
 80118f8:	f1a8 0204 	sub.w	r2, r8, #4
 80118fc:	4623      	mov	r3, r4
 80118fe:	f853 1b04 	ldr.w	r1, [r3], #4
 8011902:	f842 1f04 	str.w	r1, [r2, #4]!
 8011906:	429f      	cmp	r7, r3
 8011908:	d2f9      	bcs.n	80118fe <__hexnan+0xaa>
 801190a:	1b3b      	subs	r3, r7, r4
 801190c:	f023 0303 	bic.w	r3, r3, #3
 8011910:	3304      	adds	r3, #4
 8011912:	3401      	adds	r4, #1
 8011914:	3e03      	subs	r6, #3
 8011916:	42b4      	cmp	r4, r6
 8011918:	bf88      	it	hi
 801191a:	2304      	movhi	r3, #4
 801191c:	4443      	add	r3, r8
 801191e:	2200      	movs	r2, #0
 8011920:	f843 2b04 	str.w	r2, [r3], #4
 8011924:	429f      	cmp	r7, r3
 8011926:	d2fb      	bcs.n	8011920 <__hexnan+0xcc>
 8011928:	683b      	ldr	r3, [r7, #0]
 801192a:	b91b      	cbnz	r3, 8011934 <__hexnan+0xe0>
 801192c:	4547      	cmp	r7, r8
 801192e:	d127      	bne.n	8011980 <__hexnan+0x12c>
 8011930:	2301      	movs	r3, #1
 8011932:	603b      	str	r3, [r7, #0]
 8011934:	2005      	movs	r0, #5
 8011936:	e026      	b.n	8011986 <__hexnan+0x132>
 8011938:	3501      	adds	r5, #1
 801193a:	2d08      	cmp	r5, #8
 801193c:	f10b 0b01 	add.w	fp, fp, #1
 8011940:	dd06      	ble.n	8011950 <__hexnan+0xfc>
 8011942:	4544      	cmp	r4, r8
 8011944:	d9c3      	bls.n	80118ce <__hexnan+0x7a>
 8011946:	2300      	movs	r3, #0
 8011948:	f844 3c04 	str.w	r3, [r4, #-4]
 801194c:	2501      	movs	r5, #1
 801194e:	3c04      	subs	r4, #4
 8011950:	6822      	ldr	r2, [r4, #0]
 8011952:	f000 000f 	and.w	r0, r0, #15
 8011956:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801195a:	6022      	str	r2, [r4, #0]
 801195c:	e7b7      	b.n	80118ce <__hexnan+0x7a>
 801195e:	2508      	movs	r5, #8
 8011960:	e7b5      	b.n	80118ce <__hexnan+0x7a>
 8011962:	9b01      	ldr	r3, [sp, #4]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d0df      	beq.n	8011928 <__hexnan+0xd4>
 8011968:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801196c:	f1c3 0320 	rsb	r3, r3, #32
 8011970:	fa22 f303 	lsr.w	r3, r2, r3
 8011974:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011978:	401a      	ands	r2, r3
 801197a:	f846 2c04 	str.w	r2, [r6, #-4]
 801197e:	e7d3      	b.n	8011928 <__hexnan+0xd4>
 8011980:	3f04      	subs	r7, #4
 8011982:	e7d1      	b.n	8011928 <__hexnan+0xd4>
 8011984:	2004      	movs	r0, #4
 8011986:	b007      	add	sp, #28
 8011988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801198c <_localeconv_r>:
 801198c:	4800      	ldr	r0, [pc, #0]	; (8011990 <_localeconv_r+0x4>)
 801198e:	4770      	bx	lr
 8011990:	200002f0 	.word	0x200002f0

08011994 <_lseek_r>:
 8011994:	b538      	push	{r3, r4, r5, lr}
 8011996:	4d07      	ldr	r5, [pc, #28]	; (80119b4 <_lseek_r+0x20>)
 8011998:	4604      	mov	r4, r0
 801199a:	4608      	mov	r0, r1
 801199c:	4611      	mov	r1, r2
 801199e:	2200      	movs	r2, #0
 80119a0:	602a      	str	r2, [r5, #0]
 80119a2:	461a      	mov	r2, r3
 80119a4:	f7f1 f98e 	bl	8002cc4 <_lseek>
 80119a8:	1c43      	adds	r3, r0, #1
 80119aa:	d102      	bne.n	80119b2 <_lseek_r+0x1e>
 80119ac:	682b      	ldr	r3, [r5, #0]
 80119ae:	b103      	cbz	r3, 80119b2 <_lseek_r+0x1e>
 80119b0:	6023      	str	r3, [r4, #0]
 80119b2:	bd38      	pop	{r3, r4, r5, pc}
 80119b4:	20007628 	.word	0x20007628

080119b8 <malloc>:
 80119b8:	4b02      	ldr	r3, [pc, #8]	; (80119c4 <malloc+0xc>)
 80119ba:	4601      	mov	r1, r0
 80119bc:	6818      	ldr	r0, [r3, #0]
 80119be:	f7fc be31 	b.w	800e624 <_malloc_r>
 80119c2:	bf00      	nop
 80119c4:	20000198 	.word	0x20000198

080119c8 <__ascii_mbtowc>:
 80119c8:	b082      	sub	sp, #8
 80119ca:	b901      	cbnz	r1, 80119ce <__ascii_mbtowc+0x6>
 80119cc:	a901      	add	r1, sp, #4
 80119ce:	b142      	cbz	r2, 80119e2 <__ascii_mbtowc+0x1a>
 80119d0:	b14b      	cbz	r3, 80119e6 <__ascii_mbtowc+0x1e>
 80119d2:	7813      	ldrb	r3, [r2, #0]
 80119d4:	600b      	str	r3, [r1, #0]
 80119d6:	7812      	ldrb	r2, [r2, #0]
 80119d8:	1e10      	subs	r0, r2, #0
 80119da:	bf18      	it	ne
 80119dc:	2001      	movne	r0, #1
 80119de:	b002      	add	sp, #8
 80119e0:	4770      	bx	lr
 80119e2:	4610      	mov	r0, r2
 80119e4:	e7fb      	b.n	80119de <__ascii_mbtowc+0x16>
 80119e6:	f06f 0001 	mvn.w	r0, #1
 80119ea:	e7f8      	b.n	80119de <__ascii_mbtowc+0x16>

080119ec <__malloc_lock>:
 80119ec:	4801      	ldr	r0, [pc, #4]	; (80119f4 <__malloc_lock+0x8>)
 80119ee:	f7fc be00 	b.w	800e5f2 <__retarget_lock_acquire_recursive>
 80119f2:	bf00      	nop
 80119f4:	20007620 	.word	0x20007620

080119f8 <__malloc_unlock>:
 80119f8:	4801      	ldr	r0, [pc, #4]	; (8011a00 <__malloc_unlock+0x8>)
 80119fa:	f7fc bdfb 	b.w	800e5f4 <__retarget_lock_release_recursive>
 80119fe:	bf00      	nop
 8011a00:	20007620 	.word	0x20007620

08011a04 <_Balloc>:
 8011a04:	b570      	push	{r4, r5, r6, lr}
 8011a06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011a08:	4604      	mov	r4, r0
 8011a0a:	460d      	mov	r5, r1
 8011a0c:	b976      	cbnz	r6, 8011a2c <_Balloc+0x28>
 8011a0e:	2010      	movs	r0, #16
 8011a10:	f7ff ffd2 	bl	80119b8 <malloc>
 8011a14:	4602      	mov	r2, r0
 8011a16:	6260      	str	r0, [r4, #36]	; 0x24
 8011a18:	b920      	cbnz	r0, 8011a24 <_Balloc+0x20>
 8011a1a:	4b18      	ldr	r3, [pc, #96]	; (8011a7c <_Balloc+0x78>)
 8011a1c:	4818      	ldr	r0, [pc, #96]	; (8011a80 <_Balloc+0x7c>)
 8011a1e:	2166      	movs	r1, #102	; 0x66
 8011a20:	f001 fa9e 	bl	8012f60 <__assert_func>
 8011a24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011a28:	6006      	str	r6, [r0, #0]
 8011a2a:	60c6      	str	r6, [r0, #12]
 8011a2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011a2e:	68f3      	ldr	r3, [r6, #12]
 8011a30:	b183      	cbz	r3, 8011a54 <_Balloc+0x50>
 8011a32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a34:	68db      	ldr	r3, [r3, #12]
 8011a36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011a3a:	b9b8      	cbnz	r0, 8011a6c <_Balloc+0x68>
 8011a3c:	2101      	movs	r1, #1
 8011a3e:	fa01 f605 	lsl.w	r6, r1, r5
 8011a42:	1d72      	adds	r2, r6, #5
 8011a44:	0092      	lsls	r2, r2, #2
 8011a46:	4620      	mov	r0, r4
 8011a48:	f000 fc97 	bl	801237a <_calloc_r>
 8011a4c:	b160      	cbz	r0, 8011a68 <_Balloc+0x64>
 8011a4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011a52:	e00e      	b.n	8011a72 <_Balloc+0x6e>
 8011a54:	2221      	movs	r2, #33	; 0x21
 8011a56:	2104      	movs	r1, #4
 8011a58:	4620      	mov	r0, r4
 8011a5a:	f000 fc8e 	bl	801237a <_calloc_r>
 8011a5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a60:	60f0      	str	r0, [r6, #12]
 8011a62:	68db      	ldr	r3, [r3, #12]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d1e4      	bne.n	8011a32 <_Balloc+0x2e>
 8011a68:	2000      	movs	r0, #0
 8011a6a:	bd70      	pop	{r4, r5, r6, pc}
 8011a6c:	6802      	ldr	r2, [r0, #0]
 8011a6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011a72:	2300      	movs	r3, #0
 8011a74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011a78:	e7f7      	b.n	8011a6a <_Balloc+0x66>
 8011a7a:	bf00      	nop
 8011a7c:	08013a1d 	.word	0x08013a1d
 8011a80:	08013b24 	.word	0x08013b24

08011a84 <_Bfree>:
 8011a84:	b570      	push	{r4, r5, r6, lr}
 8011a86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011a88:	4605      	mov	r5, r0
 8011a8a:	460c      	mov	r4, r1
 8011a8c:	b976      	cbnz	r6, 8011aac <_Bfree+0x28>
 8011a8e:	2010      	movs	r0, #16
 8011a90:	f7ff ff92 	bl	80119b8 <malloc>
 8011a94:	4602      	mov	r2, r0
 8011a96:	6268      	str	r0, [r5, #36]	; 0x24
 8011a98:	b920      	cbnz	r0, 8011aa4 <_Bfree+0x20>
 8011a9a:	4b09      	ldr	r3, [pc, #36]	; (8011ac0 <_Bfree+0x3c>)
 8011a9c:	4809      	ldr	r0, [pc, #36]	; (8011ac4 <_Bfree+0x40>)
 8011a9e:	218a      	movs	r1, #138	; 0x8a
 8011aa0:	f001 fa5e 	bl	8012f60 <__assert_func>
 8011aa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011aa8:	6006      	str	r6, [r0, #0]
 8011aaa:	60c6      	str	r6, [r0, #12]
 8011aac:	b13c      	cbz	r4, 8011abe <_Bfree+0x3a>
 8011aae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011ab0:	6862      	ldr	r2, [r4, #4]
 8011ab2:	68db      	ldr	r3, [r3, #12]
 8011ab4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011ab8:	6021      	str	r1, [r4, #0]
 8011aba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011abe:	bd70      	pop	{r4, r5, r6, pc}
 8011ac0:	08013a1d 	.word	0x08013a1d
 8011ac4:	08013b24 	.word	0x08013b24

08011ac8 <__multadd>:
 8011ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011acc:	690e      	ldr	r6, [r1, #16]
 8011ace:	4607      	mov	r7, r0
 8011ad0:	4698      	mov	r8, r3
 8011ad2:	460c      	mov	r4, r1
 8011ad4:	f101 0014 	add.w	r0, r1, #20
 8011ad8:	2300      	movs	r3, #0
 8011ada:	6805      	ldr	r5, [r0, #0]
 8011adc:	b2a9      	uxth	r1, r5
 8011ade:	fb02 8101 	mla	r1, r2, r1, r8
 8011ae2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8011ae6:	0c2d      	lsrs	r5, r5, #16
 8011ae8:	fb02 c505 	mla	r5, r2, r5, ip
 8011aec:	b289      	uxth	r1, r1
 8011aee:	3301      	adds	r3, #1
 8011af0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8011af4:	429e      	cmp	r6, r3
 8011af6:	f840 1b04 	str.w	r1, [r0], #4
 8011afa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8011afe:	dcec      	bgt.n	8011ada <__multadd+0x12>
 8011b00:	f1b8 0f00 	cmp.w	r8, #0
 8011b04:	d022      	beq.n	8011b4c <__multadd+0x84>
 8011b06:	68a3      	ldr	r3, [r4, #8]
 8011b08:	42b3      	cmp	r3, r6
 8011b0a:	dc19      	bgt.n	8011b40 <__multadd+0x78>
 8011b0c:	6861      	ldr	r1, [r4, #4]
 8011b0e:	4638      	mov	r0, r7
 8011b10:	3101      	adds	r1, #1
 8011b12:	f7ff ff77 	bl	8011a04 <_Balloc>
 8011b16:	4605      	mov	r5, r0
 8011b18:	b928      	cbnz	r0, 8011b26 <__multadd+0x5e>
 8011b1a:	4602      	mov	r2, r0
 8011b1c:	4b0d      	ldr	r3, [pc, #52]	; (8011b54 <__multadd+0x8c>)
 8011b1e:	480e      	ldr	r0, [pc, #56]	; (8011b58 <__multadd+0x90>)
 8011b20:	21b5      	movs	r1, #181	; 0xb5
 8011b22:	f001 fa1d 	bl	8012f60 <__assert_func>
 8011b26:	6922      	ldr	r2, [r4, #16]
 8011b28:	3202      	adds	r2, #2
 8011b2a:	f104 010c 	add.w	r1, r4, #12
 8011b2e:	0092      	lsls	r2, r2, #2
 8011b30:	300c      	adds	r0, #12
 8011b32:	f7fc fd60 	bl	800e5f6 <memcpy>
 8011b36:	4621      	mov	r1, r4
 8011b38:	4638      	mov	r0, r7
 8011b3a:	f7ff ffa3 	bl	8011a84 <_Bfree>
 8011b3e:	462c      	mov	r4, r5
 8011b40:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8011b44:	3601      	adds	r6, #1
 8011b46:	f8c3 8014 	str.w	r8, [r3, #20]
 8011b4a:	6126      	str	r6, [r4, #16]
 8011b4c:	4620      	mov	r0, r4
 8011b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b52:	bf00      	nop
 8011b54:	08013a93 	.word	0x08013a93
 8011b58:	08013b24 	.word	0x08013b24

08011b5c <__s2b>:
 8011b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b60:	460c      	mov	r4, r1
 8011b62:	4615      	mov	r5, r2
 8011b64:	461f      	mov	r7, r3
 8011b66:	2209      	movs	r2, #9
 8011b68:	3308      	adds	r3, #8
 8011b6a:	4606      	mov	r6, r0
 8011b6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b70:	2100      	movs	r1, #0
 8011b72:	2201      	movs	r2, #1
 8011b74:	429a      	cmp	r2, r3
 8011b76:	db09      	blt.n	8011b8c <__s2b+0x30>
 8011b78:	4630      	mov	r0, r6
 8011b7a:	f7ff ff43 	bl	8011a04 <_Balloc>
 8011b7e:	b940      	cbnz	r0, 8011b92 <__s2b+0x36>
 8011b80:	4602      	mov	r2, r0
 8011b82:	4b19      	ldr	r3, [pc, #100]	; (8011be8 <__s2b+0x8c>)
 8011b84:	4819      	ldr	r0, [pc, #100]	; (8011bec <__s2b+0x90>)
 8011b86:	21ce      	movs	r1, #206	; 0xce
 8011b88:	f001 f9ea 	bl	8012f60 <__assert_func>
 8011b8c:	0052      	lsls	r2, r2, #1
 8011b8e:	3101      	adds	r1, #1
 8011b90:	e7f0      	b.n	8011b74 <__s2b+0x18>
 8011b92:	9b08      	ldr	r3, [sp, #32]
 8011b94:	6143      	str	r3, [r0, #20]
 8011b96:	2d09      	cmp	r5, #9
 8011b98:	f04f 0301 	mov.w	r3, #1
 8011b9c:	6103      	str	r3, [r0, #16]
 8011b9e:	dd16      	ble.n	8011bce <__s2b+0x72>
 8011ba0:	f104 0909 	add.w	r9, r4, #9
 8011ba4:	46c8      	mov	r8, r9
 8011ba6:	442c      	add	r4, r5
 8011ba8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011bac:	4601      	mov	r1, r0
 8011bae:	3b30      	subs	r3, #48	; 0x30
 8011bb0:	220a      	movs	r2, #10
 8011bb2:	4630      	mov	r0, r6
 8011bb4:	f7ff ff88 	bl	8011ac8 <__multadd>
 8011bb8:	45a0      	cmp	r8, r4
 8011bba:	d1f5      	bne.n	8011ba8 <__s2b+0x4c>
 8011bbc:	f1a5 0408 	sub.w	r4, r5, #8
 8011bc0:	444c      	add	r4, r9
 8011bc2:	1b2d      	subs	r5, r5, r4
 8011bc4:	1963      	adds	r3, r4, r5
 8011bc6:	42bb      	cmp	r3, r7
 8011bc8:	db04      	blt.n	8011bd4 <__s2b+0x78>
 8011bca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011bce:	340a      	adds	r4, #10
 8011bd0:	2509      	movs	r5, #9
 8011bd2:	e7f6      	b.n	8011bc2 <__s2b+0x66>
 8011bd4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011bd8:	4601      	mov	r1, r0
 8011bda:	3b30      	subs	r3, #48	; 0x30
 8011bdc:	220a      	movs	r2, #10
 8011bde:	4630      	mov	r0, r6
 8011be0:	f7ff ff72 	bl	8011ac8 <__multadd>
 8011be4:	e7ee      	b.n	8011bc4 <__s2b+0x68>
 8011be6:	bf00      	nop
 8011be8:	08013a93 	.word	0x08013a93
 8011bec:	08013b24 	.word	0x08013b24

08011bf0 <__hi0bits>:
 8011bf0:	0c03      	lsrs	r3, r0, #16
 8011bf2:	041b      	lsls	r3, r3, #16
 8011bf4:	b9d3      	cbnz	r3, 8011c2c <__hi0bits+0x3c>
 8011bf6:	0400      	lsls	r0, r0, #16
 8011bf8:	2310      	movs	r3, #16
 8011bfa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011bfe:	bf04      	itt	eq
 8011c00:	0200      	lsleq	r0, r0, #8
 8011c02:	3308      	addeq	r3, #8
 8011c04:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011c08:	bf04      	itt	eq
 8011c0a:	0100      	lsleq	r0, r0, #4
 8011c0c:	3304      	addeq	r3, #4
 8011c0e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011c12:	bf04      	itt	eq
 8011c14:	0080      	lsleq	r0, r0, #2
 8011c16:	3302      	addeq	r3, #2
 8011c18:	2800      	cmp	r0, #0
 8011c1a:	db05      	blt.n	8011c28 <__hi0bits+0x38>
 8011c1c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011c20:	f103 0301 	add.w	r3, r3, #1
 8011c24:	bf08      	it	eq
 8011c26:	2320      	moveq	r3, #32
 8011c28:	4618      	mov	r0, r3
 8011c2a:	4770      	bx	lr
 8011c2c:	2300      	movs	r3, #0
 8011c2e:	e7e4      	b.n	8011bfa <__hi0bits+0xa>

08011c30 <__lo0bits>:
 8011c30:	6803      	ldr	r3, [r0, #0]
 8011c32:	f013 0207 	ands.w	r2, r3, #7
 8011c36:	4601      	mov	r1, r0
 8011c38:	d00b      	beq.n	8011c52 <__lo0bits+0x22>
 8011c3a:	07da      	lsls	r2, r3, #31
 8011c3c:	d424      	bmi.n	8011c88 <__lo0bits+0x58>
 8011c3e:	0798      	lsls	r0, r3, #30
 8011c40:	bf49      	itett	mi
 8011c42:	085b      	lsrmi	r3, r3, #1
 8011c44:	089b      	lsrpl	r3, r3, #2
 8011c46:	2001      	movmi	r0, #1
 8011c48:	600b      	strmi	r3, [r1, #0]
 8011c4a:	bf5c      	itt	pl
 8011c4c:	600b      	strpl	r3, [r1, #0]
 8011c4e:	2002      	movpl	r0, #2
 8011c50:	4770      	bx	lr
 8011c52:	b298      	uxth	r0, r3
 8011c54:	b9b0      	cbnz	r0, 8011c84 <__lo0bits+0x54>
 8011c56:	0c1b      	lsrs	r3, r3, #16
 8011c58:	2010      	movs	r0, #16
 8011c5a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011c5e:	bf04      	itt	eq
 8011c60:	0a1b      	lsreq	r3, r3, #8
 8011c62:	3008      	addeq	r0, #8
 8011c64:	071a      	lsls	r2, r3, #28
 8011c66:	bf04      	itt	eq
 8011c68:	091b      	lsreq	r3, r3, #4
 8011c6a:	3004      	addeq	r0, #4
 8011c6c:	079a      	lsls	r2, r3, #30
 8011c6e:	bf04      	itt	eq
 8011c70:	089b      	lsreq	r3, r3, #2
 8011c72:	3002      	addeq	r0, #2
 8011c74:	07da      	lsls	r2, r3, #31
 8011c76:	d403      	bmi.n	8011c80 <__lo0bits+0x50>
 8011c78:	085b      	lsrs	r3, r3, #1
 8011c7a:	f100 0001 	add.w	r0, r0, #1
 8011c7e:	d005      	beq.n	8011c8c <__lo0bits+0x5c>
 8011c80:	600b      	str	r3, [r1, #0]
 8011c82:	4770      	bx	lr
 8011c84:	4610      	mov	r0, r2
 8011c86:	e7e8      	b.n	8011c5a <__lo0bits+0x2a>
 8011c88:	2000      	movs	r0, #0
 8011c8a:	4770      	bx	lr
 8011c8c:	2020      	movs	r0, #32
 8011c8e:	4770      	bx	lr

08011c90 <__i2b>:
 8011c90:	b510      	push	{r4, lr}
 8011c92:	460c      	mov	r4, r1
 8011c94:	2101      	movs	r1, #1
 8011c96:	f7ff feb5 	bl	8011a04 <_Balloc>
 8011c9a:	4602      	mov	r2, r0
 8011c9c:	b928      	cbnz	r0, 8011caa <__i2b+0x1a>
 8011c9e:	4b05      	ldr	r3, [pc, #20]	; (8011cb4 <__i2b+0x24>)
 8011ca0:	4805      	ldr	r0, [pc, #20]	; (8011cb8 <__i2b+0x28>)
 8011ca2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011ca6:	f001 f95b 	bl	8012f60 <__assert_func>
 8011caa:	2301      	movs	r3, #1
 8011cac:	6144      	str	r4, [r0, #20]
 8011cae:	6103      	str	r3, [r0, #16]
 8011cb0:	bd10      	pop	{r4, pc}
 8011cb2:	bf00      	nop
 8011cb4:	08013a93 	.word	0x08013a93
 8011cb8:	08013b24 	.word	0x08013b24

08011cbc <__multiply>:
 8011cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cc0:	4614      	mov	r4, r2
 8011cc2:	690a      	ldr	r2, [r1, #16]
 8011cc4:	6923      	ldr	r3, [r4, #16]
 8011cc6:	429a      	cmp	r2, r3
 8011cc8:	bfb8      	it	lt
 8011cca:	460b      	movlt	r3, r1
 8011ccc:	460d      	mov	r5, r1
 8011cce:	bfbc      	itt	lt
 8011cd0:	4625      	movlt	r5, r4
 8011cd2:	461c      	movlt	r4, r3
 8011cd4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8011cd8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011cdc:	68ab      	ldr	r3, [r5, #8]
 8011cde:	6869      	ldr	r1, [r5, #4]
 8011ce0:	eb0a 0709 	add.w	r7, sl, r9
 8011ce4:	42bb      	cmp	r3, r7
 8011ce6:	b085      	sub	sp, #20
 8011ce8:	bfb8      	it	lt
 8011cea:	3101      	addlt	r1, #1
 8011cec:	f7ff fe8a 	bl	8011a04 <_Balloc>
 8011cf0:	b930      	cbnz	r0, 8011d00 <__multiply+0x44>
 8011cf2:	4602      	mov	r2, r0
 8011cf4:	4b42      	ldr	r3, [pc, #264]	; (8011e00 <__multiply+0x144>)
 8011cf6:	4843      	ldr	r0, [pc, #268]	; (8011e04 <__multiply+0x148>)
 8011cf8:	f240 115d 	movw	r1, #349	; 0x15d
 8011cfc:	f001 f930 	bl	8012f60 <__assert_func>
 8011d00:	f100 0614 	add.w	r6, r0, #20
 8011d04:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8011d08:	4633      	mov	r3, r6
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	4543      	cmp	r3, r8
 8011d0e:	d31e      	bcc.n	8011d4e <__multiply+0x92>
 8011d10:	f105 0c14 	add.w	ip, r5, #20
 8011d14:	f104 0314 	add.w	r3, r4, #20
 8011d18:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8011d1c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8011d20:	9202      	str	r2, [sp, #8]
 8011d22:	ebac 0205 	sub.w	r2, ip, r5
 8011d26:	3a15      	subs	r2, #21
 8011d28:	f022 0203 	bic.w	r2, r2, #3
 8011d2c:	3204      	adds	r2, #4
 8011d2e:	f105 0115 	add.w	r1, r5, #21
 8011d32:	458c      	cmp	ip, r1
 8011d34:	bf38      	it	cc
 8011d36:	2204      	movcc	r2, #4
 8011d38:	9201      	str	r2, [sp, #4]
 8011d3a:	9a02      	ldr	r2, [sp, #8]
 8011d3c:	9303      	str	r3, [sp, #12]
 8011d3e:	429a      	cmp	r2, r3
 8011d40:	d808      	bhi.n	8011d54 <__multiply+0x98>
 8011d42:	2f00      	cmp	r7, #0
 8011d44:	dc55      	bgt.n	8011df2 <__multiply+0x136>
 8011d46:	6107      	str	r7, [r0, #16]
 8011d48:	b005      	add	sp, #20
 8011d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d4e:	f843 2b04 	str.w	r2, [r3], #4
 8011d52:	e7db      	b.n	8011d0c <__multiply+0x50>
 8011d54:	f8b3 a000 	ldrh.w	sl, [r3]
 8011d58:	f1ba 0f00 	cmp.w	sl, #0
 8011d5c:	d020      	beq.n	8011da0 <__multiply+0xe4>
 8011d5e:	f105 0e14 	add.w	lr, r5, #20
 8011d62:	46b1      	mov	r9, r6
 8011d64:	2200      	movs	r2, #0
 8011d66:	f85e 4b04 	ldr.w	r4, [lr], #4
 8011d6a:	f8d9 b000 	ldr.w	fp, [r9]
 8011d6e:	b2a1      	uxth	r1, r4
 8011d70:	fa1f fb8b 	uxth.w	fp, fp
 8011d74:	fb0a b101 	mla	r1, sl, r1, fp
 8011d78:	4411      	add	r1, r2
 8011d7a:	f8d9 2000 	ldr.w	r2, [r9]
 8011d7e:	0c24      	lsrs	r4, r4, #16
 8011d80:	0c12      	lsrs	r2, r2, #16
 8011d82:	fb0a 2404 	mla	r4, sl, r4, r2
 8011d86:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8011d8a:	b289      	uxth	r1, r1
 8011d8c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8011d90:	45f4      	cmp	ip, lr
 8011d92:	f849 1b04 	str.w	r1, [r9], #4
 8011d96:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8011d9a:	d8e4      	bhi.n	8011d66 <__multiply+0xaa>
 8011d9c:	9901      	ldr	r1, [sp, #4]
 8011d9e:	5072      	str	r2, [r6, r1]
 8011da0:	9a03      	ldr	r2, [sp, #12]
 8011da2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011da6:	3304      	adds	r3, #4
 8011da8:	f1b9 0f00 	cmp.w	r9, #0
 8011dac:	d01f      	beq.n	8011dee <__multiply+0x132>
 8011dae:	6834      	ldr	r4, [r6, #0]
 8011db0:	f105 0114 	add.w	r1, r5, #20
 8011db4:	46b6      	mov	lr, r6
 8011db6:	f04f 0a00 	mov.w	sl, #0
 8011dba:	880a      	ldrh	r2, [r1, #0]
 8011dbc:	f8be b002 	ldrh.w	fp, [lr, #2]
 8011dc0:	fb09 b202 	mla	r2, r9, r2, fp
 8011dc4:	4492      	add	sl, r2
 8011dc6:	b2a4      	uxth	r4, r4
 8011dc8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8011dcc:	f84e 4b04 	str.w	r4, [lr], #4
 8011dd0:	f851 4b04 	ldr.w	r4, [r1], #4
 8011dd4:	f8be 2000 	ldrh.w	r2, [lr]
 8011dd8:	0c24      	lsrs	r4, r4, #16
 8011dda:	fb09 2404 	mla	r4, r9, r4, r2
 8011dde:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8011de2:	458c      	cmp	ip, r1
 8011de4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8011de8:	d8e7      	bhi.n	8011dba <__multiply+0xfe>
 8011dea:	9a01      	ldr	r2, [sp, #4]
 8011dec:	50b4      	str	r4, [r6, r2]
 8011dee:	3604      	adds	r6, #4
 8011df0:	e7a3      	b.n	8011d3a <__multiply+0x7e>
 8011df2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d1a5      	bne.n	8011d46 <__multiply+0x8a>
 8011dfa:	3f01      	subs	r7, #1
 8011dfc:	e7a1      	b.n	8011d42 <__multiply+0x86>
 8011dfe:	bf00      	nop
 8011e00:	08013a93 	.word	0x08013a93
 8011e04:	08013b24 	.word	0x08013b24

08011e08 <__pow5mult>:
 8011e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e0c:	4615      	mov	r5, r2
 8011e0e:	f012 0203 	ands.w	r2, r2, #3
 8011e12:	4606      	mov	r6, r0
 8011e14:	460f      	mov	r7, r1
 8011e16:	d007      	beq.n	8011e28 <__pow5mult+0x20>
 8011e18:	4c25      	ldr	r4, [pc, #148]	; (8011eb0 <__pow5mult+0xa8>)
 8011e1a:	3a01      	subs	r2, #1
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011e22:	f7ff fe51 	bl	8011ac8 <__multadd>
 8011e26:	4607      	mov	r7, r0
 8011e28:	10ad      	asrs	r5, r5, #2
 8011e2a:	d03d      	beq.n	8011ea8 <__pow5mult+0xa0>
 8011e2c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011e2e:	b97c      	cbnz	r4, 8011e50 <__pow5mult+0x48>
 8011e30:	2010      	movs	r0, #16
 8011e32:	f7ff fdc1 	bl	80119b8 <malloc>
 8011e36:	4602      	mov	r2, r0
 8011e38:	6270      	str	r0, [r6, #36]	; 0x24
 8011e3a:	b928      	cbnz	r0, 8011e48 <__pow5mult+0x40>
 8011e3c:	4b1d      	ldr	r3, [pc, #116]	; (8011eb4 <__pow5mult+0xac>)
 8011e3e:	481e      	ldr	r0, [pc, #120]	; (8011eb8 <__pow5mult+0xb0>)
 8011e40:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011e44:	f001 f88c 	bl	8012f60 <__assert_func>
 8011e48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011e4c:	6004      	str	r4, [r0, #0]
 8011e4e:	60c4      	str	r4, [r0, #12]
 8011e50:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011e54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011e58:	b94c      	cbnz	r4, 8011e6e <__pow5mult+0x66>
 8011e5a:	f240 2171 	movw	r1, #625	; 0x271
 8011e5e:	4630      	mov	r0, r6
 8011e60:	f7ff ff16 	bl	8011c90 <__i2b>
 8011e64:	2300      	movs	r3, #0
 8011e66:	f8c8 0008 	str.w	r0, [r8, #8]
 8011e6a:	4604      	mov	r4, r0
 8011e6c:	6003      	str	r3, [r0, #0]
 8011e6e:	f04f 0900 	mov.w	r9, #0
 8011e72:	07eb      	lsls	r3, r5, #31
 8011e74:	d50a      	bpl.n	8011e8c <__pow5mult+0x84>
 8011e76:	4639      	mov	r1, r7
 8011e78:	4622      	mov	r2, r4
 8011e7a:	4630      	mov	r0, r6
 8011e7c:	f7ff ff1e 	bl	8011cbc <__multiply>
 8011e80:	4639      	mov	r1, r7
 8011e82:	4680      	mov	r8, r0
 8011e84:	4630      	mov	r0, r6
 8011e86:	f7ff fdfd 	bl	8011a84 <_Bfree>
 8011e8a:	4647      	mov	r7, r8
 8011e8c:	106d      	asrs	r5, r5, #1
 8011e8e:	d00b      	beq.n	8011ea8 <__pow5mult+0xa0>
 8011e90:	6820      	ldr	r0, [r4, #0]
 8011e92:	b938      	cbnz	r0, 8011ea4 <__pow5mult+0x9c>
 8011e94:	4622      	mov	r2, r4
 8011e96:	4621      	mov	r1, r4
 8011e98:	4630      	mov	r0, r6
 8011e9a:	f7ff ff0f 	bl	8011cbc <__multiply>
 8011e9e:	6020      	str	r0, [r4, #0]
 8011ea0:	f8c0 9000 	str.w	r9, [r0]
 8011ea4:	4604      	mov	r4, r0
 8011ea6:	e7e4      	b.n	8011e72 <__pow5mult+0x6a>
 8011ea8:	4638      	mov	r0, r7
 8011eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011eae:	bf00      	nop
 8011eb0:	08013c78 	.word	0x08013c78
 8011eb4:	08013a1d 	.word	0x08013a1d
 8011eb8:	08013b24 	.word	0x08013b24

08011ebc <__lshift>:
 8011ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ec0:	460c      	mov	r4, r1
 8011ec2:	6849      	ldr	r1, [r1, #4]
 8011ec4:	6923      	ldr	r3, [r4, #16]
 8011ec6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011eca:	68a3      	ldr	r3, [r4, #8]
 8011ecc:	4607      	mov	r7, r0
 8011ece:	4691      	mov	r9, r2
 8011ed0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011ed4:	f108 0601 	add.w	r6, r8, #1
 8011ed8:	42b3      	cmp	r3, r6
 8011eda:	db0b      	blt.n	8011ef4 <__lshift+0x38>
 8011edc:	4638      	mov	r0, r7
 8011ede:	f7ff fd91 	bl	8011a04 <_Balloc>
 8011ee2:	4605      	mov	r5, r0
 8011ee4:	b948      	cbnz	r0, 8011efa <__lshift+0x3e>
 8011ee6:	4602      	mov	r2, r0
 8011ee8:	4b28      	ldr	r3, [pc, #160]	; (8011f8c <__lshift+0xd0>)
 8011eea:	4829      	ldr	r0, [pc, #164]	; (8011f90 <__lshift+0xd4>)
 8011eec:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011ef0:	f001 f836 	bl	8012f60 <__assert_func>
 8011ef4:	3101      	adds	r1, #1
 8011ef6:	005b      	lsls	r3, r3, #1
 8011ef8:	e7ee      	b.n	8011ed8 <__lshift+0x1c>
 8011efa:	2300      	movs	r3, #0
 8011efc:	f100 0114 	add.w	r1, r0, #20
 8011f00:	f100 0210 	add.w	r2, r0, #16
 8011f04:	4618      	mov	r0, r3
 8011f06:	4553      	cmp	r3, sl
 8011f08:	db33      	blt.n	8011f72 <__lshift+0xb6>
 8011f0a:	6920      	ldr	r0, [r4, #16]
 8011f0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011f10:	f104 0314 	add.w	r3, r4, #20
 8011f14:	f019 091f 	ands.w	r9, r9, #31
 8011f18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011f1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011f20:	d02b      	beq.n	8011f7a <__lshift+0xbe>
 8011f22:	f1c9 0e20 	rsb	lr, r9, #32
 8011f26:	468a      	mov	sl, r1
 8011f28:	2200      	movs	r2, #0
 8011f2a:	6818      	ldr	r0, [r3, #0]
 8011f2c:	fa00 f009 	lsl.w	r0, r0, r9
 8011f30:	4302      	orrs	r2, r0
 8011f32:	f84a 2b04 	str.w	r2, [sl], #4
 8011f36:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f3a:	459c      	cmp	ip, r3
 8011f3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8011f40:	d8f3      	bhi.n	8011f2a <__lshift+0x6e>
 8011f42:	ebac 0304 	sub.w	r3, ip, r4
 8011f46:	3b15      	subs	r3, #21
 8011f48:	f023 0303 	bic.w	r3, r3, #3
 8011f4c:	3304      	adds	r3, #4
 8011f4e:	f104 0015 	add.w	r0, r4, #21
 8011f52:	4584      	cmp	ip, r0
 8011f54:	bf38      	it	cc
 8011f56:	2304      	movcc	r3, #4
 8011f58:	50ca      	str	r2, [r1, r3]
 8011f5a:	b10a      	cbz	r2, 8011f60 <__lshift+0xa4>
 8011f5c:	f108 0602 	add.w	r6, r8, #2
 8011f60:	3e01      	subs	r6, #1
 8011f62:	4638      	mov	r0, r7
 8011f64:	612e      	str	r6, [r5, #16]
 8011f66:	4621      	mov	r1, r4
 8011f68:	f7ff fd8c 	bl	8011a84 <_Bfree>
 8011f6c:	4628      	mov	r0, r5
 8011f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f72:	f842 0f04 	str.w	r0, [r2, #4]!
 8011f76:	3301      	adds	r3, #1
 8011f78:	e7c5      	b.n	8011f06 <__lshift+0x4a>
 8011f7a:	3904      	subs	r1, #4
 8011f7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f80:	f841 2f04 	str.w	r2, [r1, #4]!
 8011f84:	459c      	cmp	ip, r3
 8011f86:	d8f9      	bhi.n	8011f7c <__lshift+0xc0>
 8011f88:	e7ea      	b.n	8011f60 <__lshift+0xa4>
 8011f8a:	bf00      	nop
 8011f8c:	08013a93 	.word	0x08013a93
 8011f90:	08013b24 	.word	0x08013b24

08011f94 <__mcmp>:
 8011f94:	b530      	push	{r4, r5, lr}
 8011f96:	6902      	ldr	r2, [r0, #16]
 8011f98:	690c      	ldr	r4, [r1, #16]
 8011f9a:	1b12      	subs	r2, r2, r4
 8011f9c:	d10e      	bne.n	8011fbc <__mcmp+0x28>
 8011f9e:	f100 0314 	add.w	r3, r0, #20
 8011fa2:	3114      	adds	r1, #20
 8011fa4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011fa8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011fac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011fb0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011fb4:	42a5      	cmp	r5, r4
 8011fb6:	d003      	beq.n	8011fc0 <__mcmp+0x2c>
 8011fb8:	d305      	bcc.n	8011fc6 <__mcmp+0x32>
 8011fba:	2201      	movs	r2, #1
 8011fbc:	4610      	mov	r0, r2
 8011fbe:	bd30      	pop	{r4, r5, pc}
 8011fc0:	4283      	cmp	r3, r0
 8011fc2:	d3f3      	bcc.n	8011fac <__mcmp+0x18>
 8011fc4:	e7fa      	b.n	8011fbc <__mcmp+0x28>
 8011fc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011fca:	e7f7      	b.n	8011fbc <__mcmp+0x28>

08011fcc <__mdiff>:
 8011fcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fd0:	460c      	mov	r4, r1
 8011fd2:	4606      	mov	r6, r0
 8011fd4:	4611      	mov	r1, r2
 8011fd6:	4620      	mov	r0, r4
 8011fd8:	4617      	mov	r7, r2
 8011fda:	f7ff ffdb 	bl	8011f94 <__mcmp>
 8011fde:	1e05      	subs	r5, r0, #0
 8011fe0:	d110      	bne.n	8012004 <__mdiff+0x38>
 8011fe2:	4629      	mov	r1, r5
 8011fe4:	4630      	mov	r0, r6
 8011fe6:	f7ff fd0d 	bl	8011a04 <_Balloc>
 8011fea:	b930      	cbnz	r0, 8011ffa <__mdiff+0x2e>
 8011fec:	4b39      	ldr	r3, [pc, #228]	; (80120d4 <__mdiff+0x108>)
 8011fee:	4602      	mov	r2, r0
 8011ff0:	f240 2132 	movw	r1, #562	; 0x232
 8011ff4:	4838      	ldr	r0, [pc, #224]	; (80120d8 <__mdiff+0x10c>)
 8011ff6:	f000 ffb3 	bl	8012f60 <__assert_func>
 8011ffa:	2301      	movs	r3, #1
 8011ffc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012000:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012004:	bfa4      	itt	ge
 8012006:	463b      	movge	r3, r7
 8012008:	4627      	movge	r7, r4
 801200a:	4630      	mov	r0, r6
 801200c:	6879      	ldr	r1, [r7, #4]
 801200e:	bfa6      	itte	ge
 8012010:	461c      	movge	r4, r3
 8012012:	2500      	movge	r5, #0
 8012014:	2501      	movlt	r5, #1
 8012016:	f7ff fcf5 	bl	8011a04 <_Balloc>
 801201a:	b920      	cbnz	r0, 8012026 <__mdiff+0x5a>
 801201c:	4b2d      	ldr	r3, [pc, #180]	; (80120d4 <__mdiff+0x108>)
 801201e:	4602      	mov	r2, r0
 8012020:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012024:	e7e6      	b.n	8011ff4 <__mdiff+0x28>
 8012026:	693e      	ldr	r6, [r7, #16]
 8012028:	60c5      	str	r5, [r0, #12]
 801202a:	6925      	ldr	r5, [r4, #16]
 801202c:	f107 0114 	add.w	r1, r7, #20
 8012030:	f104 0914 	add.w	r9, r4, #20
 8012034:	f100 0e14 	add.w	lr, r0, #20
 8012038:	f107 0210 	add.w	r2, r7, #16
 801203c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8012040:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8012044:	46f2      	mov	sl, lr
 8012046:	2700      	movs	r7, #0
 8012048:	f859 3b04 	ldr.w	r3, [r9], #4
 801204c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012050:	fa1f f883 	uxth.w	r8, r3
 8012054:	fa17 f78b 	uxtah	r7, r7, fp
 8012058:	0c1b      	lsrs	r3, r3, #16
 801205a:	eba7 0808 	sub.w	r8, r7, r8
 801205e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012062:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012066:	fa1f f888 	uxth.w	r8, r8
 801206a:	141f      	asrs	r7, r3, #16
 801206c:	454d      	cmp	r5, r9
 801206e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012072:	f84a 3b04 	str.w	r3, [sl], #4
 8012076:	d8e7      	bhi.n	8012048 <__mdiff+0x7c>
 8012078:	1b2b      	subs	r3, r5, r4
 801207a:	3b15      	subs	r3, #21
 801207c:	f023 0303 	bic.w	r3, r3, #3
 8012080:	3304      	adds	r3, #4
 8012082:	3415      	adds	r4, #21
 8012084:	42a5      	cmp	r5, r4
 8012086:	bf38      	it	cc
 8012088:	2304      	movcc	r3, #4
 801208a:	4419      	add	r1, r3
 801208c:	4473      	add	r3, lr
 801208e:	469e      	mov	lr, r3
 8012090:	460d      	mov	r5, r1
 8012092:	4565      	cmp	r5, ip
 8012094:	d30e      	bcc.n	80120b4 <__mdiff+0xe8>
 8012096:	f10c 0203 	add.w	r2, ip, #3
 801209a:	1a52      	subs	r2, r2, r1
 801209c:	f022 0203 	bic.w	r2, r2, #3
 80120a0:	3903      	subs	r1, #3
 80120a2:	458c      	cmp	ip, r1
 80120a4:	bf38      	it	cc
 80120a6:	2200      	movcc	r2, #0
 80120a8:	441a      	add	r2, r3
 80120aa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80120ae:	b17b      	cbz	r3, 80120d0 <__mdiff+0x104>
 80120b0:	6106      	str	r6, [r0, #16]
 80120b2:	e7a5      	b.n	8012000 <__mdiff+0x34>
 80120b4:	f855 8b04 	ldr.w	r8, [r5], #4
 80120b8:	fa17 f488 	uxtah	r4, r7, r8
 80120bc:	1422      	asrs	r2, r4, #16
 80120be:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80120c2:	b2a4      	uxth	r4, r4
 80120c4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80120c8:	f84e 4b04 	str.w	r4, [lr], #4
 80120cc:	1417      	asrs	r7, r2, #16
 80120ce:	e7e0      	b.n	8012092 <__mdiff+0xc6>
 80120d0:	3e01      	subs	r6, #1
 80120d2:	e7ea      	b.n	80120aa <__mdiff+0xde>
 80120d4:	08013a93 	.word	0x08013a93
 80120d8:	08013b24 	.word	0x08013b24

080120dc <__ulp>:
 80120dc:	b082      	sub	sp, #8
 80120de:	ed8d 0b00 	vstr	d0, [sp]
 80120e2:	9b01      	ldr	r3, [sp, #4]
 80120e4:	4912      	ldr	r1, [pc, #72]	; (8012130 <__ulp+0x54>)
 80120e6:	4019      	ands	r1, r3
 80120e8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80120ec:	2900      	cmp	r1, #0
 80120ee:	dd05      	ble.n	80120fc <__ulp+0x20>
 80120f0:	2200      	movs	r2, #0
 80120f2:	460b      	mov	r3, r1
 80120f4:	ec43 2b10 	vmov	d0, r2, r3
 80120f8:	b002      	add	sp, #8
 80120fa:	4770      	bx	lr
 80120fc:	4249      	negs	r1, r1
 80120fe:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012102:	ea4f 5021 	mov.w	r0, r1, asr #20
 8012106:	f04f 0200 	mov.w	r2, #0
 801210a:	f04f 0300 	mov.w	r3, #0
 801210e:	da04      	bge.n	801211a <__ulp+0x3e>
 8012110:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012114:	fa41 f300 	asr.w	r3, r1, r0
 8012118:	e7ec      	b.n	80120f4 <__ulp+0x18>
 801211a:	f1a0 0114 	sub.w	r1, r0, #20
 801211e:	291e      	cmp	r1, #30
 8012120:	bfda      	itte	le
 8012122:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8012126:	fa20 f101 	lsrle.w	r1, r0, r1
 801212a:	2101      	movgt	r1, #1
 801212c:	460a      	mov	r2, r1
 801212e:	e7e1      	b.n	80120f4 <__ulp+0x18>
 8012130:	7ff00000 	.word	0x7ff00000

08012134 <__b2d>:
 8012134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012136:	6905      	ldr	r5, [r0, #16]
 8012138:	f100 0714 	add.w	r7, r0, #20
 801213c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012140:	1f2e      	subs	r6, r5, #4
 8012142:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012146:	4620      	mov	r0, r4
 8012148:	f7ff fd52 	bl	8011bf0 <__hi0bits>
 801214c:	f1c0 0320 	rsb	r3, r0, #32
 8012150:	280a      	cmp	r0, #10
 8012152:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80121d0 <__b2d+0x9c>
 8012156:	600b      	str	r3, [r1, #0]
 8012158:	dc14      	bgt.n	8012184 <__b2d+0x50>
 801215a:	f1c0 0e0b 	rsb	lr, r0, #11
 801215e:	fa24 f10e 	lsr.w	r1, r4, lr
 8012162:	42b7      	cmp	r7, r6
 8012164:	ea41 030c 	orr.w	r3, r1, ip
 8012168:	bf34      	ite	cc
 801216a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801216e:	2100      	movcs	r1, #0
 8012170:	3015      	adds	r0, #21
 8012172:	fa04 f000 	lsl.w	r0, r4, r0
 8012176:	fa21 f10e 	lsr.w	r1, r1, lr
 801217a:	ea40 0201 	orr.w	r2, r0, r1
 801217e:	ec43 2b10 	vmov	d0, r2, r3
 8012182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012184:	42b7      	cmp	r7, r6
 8012186:	bf3a      	itte	cc
 8012188:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801218c:	f1a5 0608 	subcc.w	r6, r5, #8
 8012190:	2100      	movcs	r1, #0
 8012192:	380b      	subs	r0, #11
 8012194:	d017      	beq.n	80121c6 <__b2d+0x92>
 8012196:	f1c0 0c20 	rsb	ip, r0, #32
 801219a:	fa04 f500 	lsl.w	r5, r4, r0
 801219e:	42be      	cmp	r6, r7
 80121a0:	fa21 f40c 	lsr.w	r4, r1, ip
 80121a4:	ea45 0504 	orr.w	r5, r5, r4
 80121a8:	bf8c      	ite	hi
 80121aa:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80121ae:	2400      	movls	r4, #0
 80121b0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80121b4:	fa01 f000 	lsl.w	r0, r1, r0
 80121b8:	fa24 f40c 	lsr.w	r4, r4, ip
 80121bc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80121c0:	ea40 0204 	orr.w	r2, r0, r4
 80121c4:	e7db      	b.n	801217e <__b2d+0x4a>
 80121c6:	ea44 030c 	orr.w	r3, r4, ip
 80121ca:	460a      	mov	r2, r1
 80121cc:	e7d7      	b.n	801217e <__b2d+0x4a>
 80121ce:	bf00      	nop
 80121d0:	3ff00000 	.word	0x3ff00000

080121d4 <__d2b>:
 80121d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80121d8:	4689      	mov	r9, r1
 80121da:	2101      	movs	r1, #1
 80121dc:	ec57 6b10 	vmov	r6, r7, d0
 80121e0:	4690      	mov	r8, r2
 80121e2:	f7ff fc0f 	bl	8011a04 <_Balloc>
 80121e6:	4604      	mov	r4, r0
 80121e8:	b930      	cbnz	r0, 80121f8 <__d2b+0x24>
 80121ea:	4602      	mov	r2, r0
 80121ec:	4b25      	ldr	r3, [pc, #148]	; (8012284 <__d2b+0xb0>)
 80121ee:	4826      	ldr	r0, [pc, #152]	; (8012288 <__d2b+0xb4>)
 80121f0:	f240 310a 	movw	r1, #778	; 0x30a
 80121f4:	f000 feb4 	bl	8012f60 <__assert_func>
 80121f8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80121fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012200:	bb35      	cbnz	r5, 8012250 <__d2b+0x7c>
 8012202:	2e00      	cmp	r6, #0
 8012204:	9301      	str	r3, [sp, #4]
 8012206:	d028      	beq.n	801225a <__d2b+0x86>
 8012208:	4668      	mov	r0, sp
 801220a:	9600      	str	r6, [sp, #0]
 801220c:	f7ff fd10 	bl	8011c30 <__lo0bits>
 8012210:	9900      	ldr	r1, [sp, #0]
 8012212:	b300      	cbz	r0, 8012256 <__d2b+0x82>
 8012214:	9a01      	ldr	r2, [sp, #4]
 8012216:	f1c0 0320 	rsb	r3, r0, #32
 801221a:	fa02 f303 	lsl.w	r3, r2, r3
 801221e:	430b      	orrs	r3, r1
 8012220:	40c2      	lsrs	r2, r0
 8012222:	6163      	str	r3, [r4, #20]
 8012224:	9201      	str	r2, [sp, #4]
 8012226:	9b01      	ldr	r3, [sp, #4]
 8012228:	61a3      	str	r3, [r4, #24]
 801222a:	2b00      	cmp	r3, #0
 801222c:	bf14      	ite	ne
 801222e:	2202      	movne	r2, #2
 8012230:	2201      	moveq	r2, #1
 8012232:	6122      	str	r2, [r4, #16]
 8012234:	b1d5      	cbz	r5, 801226c <__d2b+0x98>
 8012236:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801223a:	4405      	add	r5, r0
 801223c:	f8c9 5000 	str.w	r5, [r9]
 8012240:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012244:	f8c8 0000 	str.w	r0, [r8]
 8012248:	4620      	mov	r0, r4
 801224a:	b003      	add	sp, #12
 801224c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012250:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012254:	e7d5      	b.n	8012202 <__d2b+0x2e>
 8012256:	6161      	str	r1, [r4, #20]
 8012258:	e7e5      	b.n	8012226 <__d2b+0x52>
 801225a:	a801      	add	r0, sp, #4
 801225c:	f7ff fce8 	bl	8011c30 <__lo0bits>
 8012260:	9b01      	ldr	r3, [sp, #4]
 8012262:	6163      	str	r3, [r4, #20]
 8012264:	2201      	movs	r2, #1
 8012266:	6122      	str	r2, [r4, #16]
 8012268:	3020      	adds	r0, #32
 801226a:	e7e3      	b.n	8012234 <__d2b+0x60>
 801226c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012270:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012274:	f8c9 0000 	str.w	r0, [r9]
 8012278:	6918      	ldr	r0, [r3, #16]
 801227a:	f7ff fcb9 	bl	8011bf0 <__hi0bits>
 801227e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012282:	e7df      	b.n	8012244 <__d2b+0x70>
 8012284:	08013a93 	.word	0x08013a93
 8012288:	08013b24 	.word	0x08013b24

0801228c <__ratio>:
 801228c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012290:	4688      	mov	r8, r1
 8012292:	4669      	mov	r1, sp
 8012294:	4681      	mov	r9, r0
 8012296:	f7ff ff4d 	bl	8012134 <__b2d>
 801229a:	a901      	add	r1, sp, #4
 801229c:	4640      	mov	r0, r8
 801229e:	ec55 4b10 	vmov	r4, r5, d0
 80122a2:	f7ff ff47 	bl	8012134 <__b2d>
 80122a6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80122aa:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80122ae:	eba3 0c02 	sub.w	ip, r3, r2
 80122b2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80122b6:	1a9b      	subs	r3, r3, r2
 80122b8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80122bc:	ec51 0b10 	vmov	r0, r1, d0
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	bfd6      	itet	le
 80122c4:	460a      	movle	r2, r1
 80122c6:	462a      	movgt	r2, r5
 80122c8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80122cc:	468b      	mov	fp, r1
 80122ce:	462f      	mov	r7, r5
 80122d0:	bfd4      	ite	le
 80122d2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80122d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80122da:	4620      	mov	r0, r4
 80122dc:	ee10 2a10 	vmov	r2, s0
 80122e0:	465b      	mov	r3, fp
 80122e2:	4639      	mov	r1, r7
 80122e4:	f7ee fac2 	bl	800086c <__aeabi_ddiv>
 80122e8:	ec41 0b10 	vmov	d0, r0, r1
 80122ec:	b003      	add	sp, #12
 80122ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080122f2 <__copybits>:
 80122f2:	3901      	subs	r1, #1
 80122f4:	b570      	push	{r4, r5, r6, lr}
 80122f6:	1149      	asrs	r1, r1, #5
 80122f8:	6914      	ldr	r4, [r2, #16]
 80122fa:	3101      	adds	r1, #1
 80122fc:	f102 0314 	add.w	r3, r2, #20
 8012300:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012304:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012308:	1f05      	subs	r5, r0, #4
 801230a:	42a3      	cmp	r3, r4
 801230c:	d30c      	bcc.n	8012328 <__copybits+0x36>
 801230e:	1aa3      	subs	r3, r4, r2
 8012310:	3b11      	subs	r3, #17
 8012312:	f023 0303 	bic.w	r3, r3, #3
 8012316:	3211      	adds	r2, #17
 8012318:	42a2      	cmp	r2, r4
 801231a:	bf88      	it	hi
 801231c:	2300      	movhi	r3, #0
 801231e:	4418      	add	r0, r3
 8012320:	2300      	movs	r3, #0
 8012322:	4288      	cmp	r0, r1
 8012324:	d305      	bcc.n	8012332 <__copybits+0x40>
 8012326:	bd70      	pop	{r4, r5, r6, pc}
 8012328:	f853 6b04 	ldr.w	r6, [r3], #4
 801232c:	f845 6f04 	str.w	r6, [r5, #4]!
 8012330:	e7eb      	b.n	801230a <__copybits+0x18>
 8012332:	f840 3b04 	str.w	r3, [r0], #4
 8012336:	e7f4      	b.n	8012322 <__copybits+0x30>

08012338 <__any_on>:
 8012338:	f100 0214 	add.w	r2, r0, #20
 801233c:	6900      	ldr	r0, [r0, #16]
 801233e:	114b      	asrs	r3, r1, #5
 8012340:	4298      	cmp	r0, r3
 8012342:	b510      	push	{r4, lr}
 8012344:	db11      	blt.n	801236a <__any_on+0x32>
 8012346:	dd0a      	ble.n	801235e <__any_on+0x26>
 8012348:	f011 011f 	ands.w	r1, r1, #31
 801234c:	d007      	beq.n	801235e <__any_on+0x26>
 801234e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012352:	fa24 f001 	lsr.w	r0, r4, r1
 8012356:	fa00 f101 	lsl.w	r1, r0, r1
 801235a:	428c      	cmp	r4, r1
 801235c:	d10b      	bne.n	8012376 <__any_on+0x3e>
 801235e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012362:	4293      	cmp	r3, r2
 8012364:	d803      	bhi.n	801236e <__any_on+0x36>
 8012366:	2000      	movs	r0, #0
 8012368:	bd10      	pop	{r4, pc}
 801236a:	4603      	mov	r3, r0
 801236c:	e7f7      	b.n	801235e <__any_on+0x26>
 801236e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012372:	2900      	cmp	r1, #0
 8012374:	d0f5      	beq.n	8012362 <__any_on+0x2a>
 8012376:	2001      	movs	r0, #1
 8012378:	e7f6      	b.n	8012368 <__any_on+0x30>

0801237a <_calloc_r>:
 801237a:	b513      	push	{r0, r1, r4, lr}
 801237c:	434a      	muls	r2, r1
 801237e:	4611      	mov	r1, r2
 8012380:	9201      	str	r2, [sp, #4]
 8012382:	f7fc f94f 	bl	800e624 <_malloc_r>
 8012386:	4604      	mov	r4, r0
 8012388:	b118      	cbz	r0, 8012392 <_calloc_r+0x18>
 801238a:	9a01      	ldr	r2, [sp, #4]
 801238c:	2100      	movs	r1, #0
 801238e:	f7fc f940 	bl	800e612 <memset>
 8012392:	4620      	mov	r0, r4
 8012394:	b002      	add	sp, #8
 8012396:	bd10      	pop	{r4, pc}

08012398 <_free_r>:
 8012398:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801239a:	2900      	cmp	r1, #0
 801239c:	d048      	beq.n	8012430 <_free_r+0x98>
 801239e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80123a2:	9001      	str	r0, [sp, #4]
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	f1a1 0404 	sub.w	r4, r1, #4
 80123aa:	bfb8      	it	lt
 80123ac:	18e4      	addlt	r4, r4, r3
 80123ae:	f7ff fb1d 	bl	80119ec <__malloc_lock>
 80123b2:	4a20      	ldr	r2, [pc, #128]	; (8012434 <_free_r+0x9c>)
 80123b4:	9801      	ldr	r0, [sp, #4]
 80123b6:	6813      	ldr	r3, [r2, #0]
 80123b8:	4615      	mov	r5, r2
 80123ba:	b933      	cbnz	r3, 80123ca <_free_r+0x32>
 80123bc:	6063      	str	r3, [r4, #4]
 80123be:	6014      	str	r4, [r2, #0]
 80123c0:	b003      	add	sp, #12
 80123c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80123c6:	f7ff bb17 	b.w	80119f8 <__malloc_unlock>
 80123ca:	42a3      	cmp	r3, r4
 80123cc:	d90b      	bls.n	80123e6 <_free_r+0x4e>
 80123ce:	6821      	ldr	r1, [r4, #0]
 80123d0:	1862      	adds	r2, r4, r1
 80123d2:	4293      	cmp	r3, r2
 80123d4:	bf04      	itt	eq
 80123d6:	681a      	ldreq	r2, [r3, #0]
 80123d8:	685b      	ldreq	r3, [r3, #4]
 80123da:	6063      	str	r3, [r4, #4]
 80123dc:	bf04      	itt	eq
 80123de:	1852      	addeq	r2, r2, r1
 80123e0:	6022      	streq	r2, [r4, #0]
 80123e2:	602c      	str	r4, [r5, #0]
 80123e4:	e7ec      	b.n	80123c0 <_free_r+0x28>
 80123e6:	461a      	mov	r2, r3
 80123e8:	685b      	ldr	r3, [r3, #4]
 80123ea:	b10b      	cbz	r3, 80123f0 <_free_r+0x58>
 80123ec:	42a3      	cmp	r3, r4
 80123ee:	d9fa      	bls.n	80123e6 <_free_r+0x4e>
 80123f0:	6811      	ldr	r1, [r2, #0]
 80123f2:	1855      	adds	r5, r2, r1
 80123f4:	42a5      	cmp	r5, r4
 80123f6:	d10b      	bne.n	8012410 <_free_r+0x78>
 80123f8:	6824      	ldr	r4, [r4, #0]
 80123fa:	4421      	add	r1, r4
 80123fc:	1854      	adds	r4, r2, r1
 80123fe:	42a3      	cmp	r3, r4
 8012400:	6011      	str	r1, [r2, #0]
 8012402:	d1dd      	bne.n	80123c0 <_free_r+0x28>
 8012404:	681c      	ldr	r4, [r3, #0]
 8012406:	685b      	ldr	r3, [r3, #4]
 8012408:	6053      	str	r3, [r2, #4]
 801240a:	4421      	add	r1, r4
 801240c:	6011      	str	r1, [r2, #0]
 801240e:	e7d7      	b.n	80123c0 <_free_r+0x28>
 8012410:	d902      	bls.n	8012418 <_free_r+0x80>
 8012412:	230c      	movs	r3, #12
 8012414:	6003      	str	r3, [r0, #0]
 8012416:	e7d3      	b.n	80123c0 <_free_r+0x28>
 8012418:	6825      	ldr	r5, [r4, #0]
 801241a:	1961      	adds	r1, r4, r5
 801241c:	428b      	cmp	r3, r1
 801241e:	bf04      	itt	eq
 8012420:	6819      	ldreq	r1, [r3, #0]
 8012422:	685b      	ldreq	r3, [r3, #4]
 8012424:	6063      	str	r3, [r4, #4]
 8012426:	bf04      	itt	eq
 8012428:	1949      	addeq	r1, r1, r5
 801242a:	6021      	streq	r1, [r4, #0]
 801242c:	6054      	str	r4, [r2, #4]
 801242e:	e7c7      	b.n	80123c0 <_free_r+0x28>
 8012430:	b003      	add	sp, #12
 8012432:	bd30      	pop	{r4, r5, pc}
 8012434:	200050bc 	.word	0x200050bc

08012438 <__ssputs_r>:
 8012438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801243c:	688e      	ldr	r6, [r1, #8]
 801243e:	429e      	cmp	r6, r3
 8012440:	4682      	mov	sl, r0
 8012442:	460c      	mov	r4, r1
 8012444:	4690      	mov	r8, r2
 8012446:	461f      	mov	r7, r3
 8012448:	d838      	bhi.n	80124bc <__ssputs_r+0x84>
 801244a:	898a      	ldrh	r2, [r1, #12]
 801244c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012450:	d032      	beq.n	80124b8 <__ssputs_r+0x80>
 8012452:	6825      	ldr	r5, [r4, #0]
 8012454:	6909      	ldr	r1, [r1, #16]
 8012456:	eba5 0901 	sub.w	r9, r5, r1
 801245a:	6965      	ldr	r5, [r4, #20]
 801245c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012460:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012464:	3301      	adds	r3, #1
 8012466:	444b      	add	r3, r9
 8012468:	106d      	asrs	r5, r5, #1
 801246a:	429d      	cmp	r5, r3
 801246c:	bf38      	it	cc
 801246e:	461d      	movcc	r5, r3
 8012470:	0553      	lsls	r3, r2, #21
 8012472:	d531      	bpl.n	80124d8 <__ssputs_r+0xa0>
 8012474:	4629      	mov	r1, r5
 8012476:	f7fc f8d5 	bl	800e624 <_malloc_r>
 801247a:	4606      	mov	r6, r0
 801247c:	b950      	cbnz	r0, 8012494 <__ssputs_r+0x5c>
 801247e:	230c      	movs	r3, #12
 8012480:	f8ca 3000 	str.w	r3, [sl]
 8012484:	89a3      	ldrh	r3, [r4, #12]
 8012486:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801248a:	81a3      	strh	r3, [r4, #12]
 801248c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012494:	6921      	ldr	r1, [r4, #16]
 8012496:	464a      	mov	r2, r9
 8012498:	f7fc f8ad 	bl	800e5f6 <memcpy>
 801249c:	89a3      	ldrh	r3, [r4, #12]
 801249e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80124a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80124a6:	81a3      	strh	r3, [r4, #12]
 80124a8:	6126      	str	r6, [r4, #16]
 80124aa:	6165      	str	r5, [r4, #20]
 80124ac:	444e      	add	r6, r9
 80124ae:	eba5 0509 	sub.w	r5, r5, r9
 80124b2:	6026      	str	r6, [r4, #0]
 80124b4:	60a5      	str	r5, [r4, #8]
 80124b6:	463e      	mov	r6, r7
 80124b8:	42be      	cmp	r6, r7
 80124ba:	d900      	bls.n	80124be <__ssputs_r+0x86>
 80124bc:	463e      	mov	r6, r7
 80124be:	4632      	mov	r2, r6
 80124c0:	6820      	ldr	r0, [r4, #0]
 80124c2:	4641      	mov	r1, r8
 80124c4:	f000 fd7c 	bl	8012fc0 <memmove>
 80124c8:	68a3      	ldr	r3, [r4, #8]
 80124ca:	6822      	ldr	r2, [r4, #0]
 80124cc:	1b9b      	subs	r3, r3, r6
 80124ce:	4432      	add	r2, r6
 80124d0:	60a3      	str	r3, [r4, #8]
 80124d2:	6022      	str	r2, [r4, #0]
 80124d4:	2000      	movs	r0, #0
 80124d6:	e7db      	b.n	8012490 <__ssputs_r+0x58>
 80124d8:	462a      	mov	r2, r5
 80124da:	f000 fd8b 	bl	8012ff4 <_realloc_r>
 80124de:	4606      	mov	r6, r0
 80124e0:	2800      	cmp	r0, #0
 80124e2:	d1e1      	bne.n	80124a8 <__ssputs_r+0x70>
 80124e4:	6921      	ldr	r1, [r4, #16]
 80124e6:	4650      	mov	r0, sl
 80124e8:	f7ff ff56 	bl	8012398 <_free_r>
 80124ec:	e7c7      	b.n	801247e <__ssputs_r+0x46>
	...

080124f0 <_svfiprintf_r>:
 80124f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124f4:	4698      	mov	r8, r3
 80124f6:	898b      	ldrh	r3, [r1, #12]
 80124f8:	061b      	lsls	r3, r3, #24
 80124fa:	b09d      	sub	sp, #116	; 0x74
 80124fc:	4607      	mov	r7, r0
 80124fe:	460d      	mov	r5, r1
 8012500:	4614      	mov	r4, r2
 8012502:	d50e      	bpl.n	8012522 <_svfiprintf_r+0x32>
 8012504:	690b      	ldr	r3, [r1, #16]
 8012506:	b963      	cbnz	r3, 8012522 <_svfiprintf_r+0x32>
 8012508:	2140      	movs	r1, #64	; 0x40
 801250a:	f7fc f88b 	bl	800e624 <_malloc_r>
 801250e:	6028      	str	r0, [r5, #0]
 8012510:	6128      	str	r0, [r5, #16]
 8012512:	b920      	cbnz	r0, 801251e <_svfiprintf_r+0x2e>
 8012514:	230c      	movs	r3, #12
 8012516:	603b      	str	r3, [r7, #0]
 8012518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801251c:	e0d1      	b.n	80126c2 <_svfiprintf_r+0x1d2>
 801251e:	2340      	movs	r3, #64	; 0x40
 8012520:	616b      	str	r3, [r5, #20]
 8012522:	2300      	movs	r3, #0
 8012524:	9309      	str	r3, [sp, #36]	; 0x24
 8012526:	2320      	movs	r3, #32
 8012528:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801252c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012530:	2330      	movs	r3, #48	; 0x30
 8012532:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80126dc <_svfiprintf_r+0x1ec>
 8012536:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801253a:	f04f 0901 	mov.w	r9, #1
 801253e:	4623      	mov	r3, r4
 8012540:	469a      	mov	sl, r3
 8012542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012546:	b10a      	cbz	r2, 801254c <_svfiprintf_r+0x5c>
 8012548:	2a25      	cmp	r2, #37	; 0x25
 801254a:	d1f9      	bne.n	8012540 <_svfiprintf_r+0x50>
 801254c:	ebba 0b04 	subs.w	fp, sl, r4
 8012550:	d00b      	beq.n	801256a <_svfiprintf_r+0x7a>
 8012552:	465b      	mov	r3, fp
 8012554:	4622      	mov	r2, r4
 8012556:	4629      	mov	r1, r5
 8012558:	4638      	mov	r0, r7
 801255a:	f7ff ff6d 	bl	8012438 <__ssputs_r>
 801255e:	3001      	adds	r0, #1
 8012560:	f000 80aa 	beq.w	80126b8 <_svfiprintf_r+0x1c8>
 8012564:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012566:	445a      	add	r2, fp
 8012568:	9209      	str	r2, [sp, #36]	; 0x24
 801256a:	f89a 3000 	ldrb.w	r3, [sl]
 801256e:	2b00      	cmp	r3, #0
 8012570:	f000 80a2 	beq.w	80126b8 <_svfiprintf_r+0x1c8>
 8012574:	2300      	movs	r3, #0
 8012576:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801257a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801257e:	f10a 0a01 	add.w	sl, sl, #1
 8012582:	9304      	str	r3, [sp, #16]
 8012584:	9307      	str	r3, [sp, #28]
 8012586:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801258a:	931a      	str	r3, [sp, #104]	; 0x68
 801258c:	4654      	mov	r4, sl
 801258e:	2205      	movs	r2, #5
 8012590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012594:	4851      	ldr	r0, [pc, #324]	; (80126dc <_svfiprintf_r+0x1ec>)
 8012596:	f7ed fe33 	bl	8000200 <memchr>
 801259a:	9a04      	ldr	r2, [sp, #16]
 801259c:	b9d8      	cbnz	r0, 80125d6 <_svfiprintf_r+0xe6>
 801259e:	06d0      	lsls	r0, r2, #27
 80125a0:	bf44      	itt	mi
 80125a2:	2320      	movmi	r3, #32
 80125a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80125a8:	0711      	lsls	r1, r2, #28
 80125aa:	bf44      	itt	mi
 80125ac:	232b      	movmi	r3, #43	; 0x2b
 80125ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80125b2:	f89a 3000 	ldrb.w	r3, [sl]
 80125b6:	2b2a      	cmp	r3, #42	; 0x2a
 80125b8:	d015      	beq.n	80125e6 <_svfiprintf_r+0xf6>
 80125ba:	9a07      	ldr	r2, [sp, #28]
 80125bc:	4654      	mov	r4, sl
 80125be:	2000      	movs	r0, #0
 80125c0:	f04f 0c0a 	mov.w	ip, #10
 80125c4:	4621      	mov	r1, r4
 80125c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80125ca:	3b30      	subs	r3, #48	; 0x30
 80125cc:	2b09      	cmp	r3, #9
 80125ce:	d94e      	bls.n	801266e <_svfiprintf_r+0x17e>
 80125d0:	b1b0      	cbz	r0, 8012600 <_svfiprintf_r+0x110>
 80125d2:	9207      	str	r2, [sp, #28]
 80125d4:	e014      	b.n	8012600 <_svfiprintf_r+0x110>
 80125d6:	eba0 0308 	sub.w	r3, r0, r8
 80125da:	fa09 f303 	lsl.w	r3, r9, r3
 80125de:	4313      	orrs	r3, r2
 80125e0:	9304      	str	r3, [sp, #16]
 80125e2:	46a2      	mov	sl, r4
 80125e4:	e7d2      	b.n	801258c <_svfiprintf_r+0x9c>
 80125e6:	9b03      	ldr	r3, [sp, #12]
 80125e8:	1d19      	adds	r1, r3, #4
 80125ea:	681b      	ldr	r3, [r3, #0]
 80125ec:	9103      	str	r1, [sp, #12]
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	bfbb      	ittet	lt
 80125f2:	425b      	neglt	r3, r3
 80125f4:	f042 0202 	orrlt.w	r2, r2, #2
 80125f8:	9307      	strge	r3, [sp, #28]
 80125fa:	9307      	strlt	r3, [sp, #28]
 80125fc:	bfb8      	it	lt
 80125fe:	9204      	strlt	r2, [sp, #16]
 8012600:	7823      	ldrb	r3, [r4, #0]
 8012602:	2b2e      	cmp	r3, #46	; 0x2e
 8012604:	d10c      	bne.n	8012620 <_svfiprintf_r+0x130>
 8012606:	7863      	ldrb	r3, [r4, #1]
 8012608:	2b2a      	cmp	r3, #42	; 0x2a
 801260a:	d135      	bne.n	8012678 <_svfiprintf_r+0x188>
 801260c:	9b03      	ldr	r3, [sp, #12]
 801260e:	1d1a      	adds	r2, r3, #4
 8012610:	681b      	ldr	r3, [r3, #0]
 8012612:	9203      	str	r2, [sp, #12]
 8012614:	2b00      	cmp	r3, #0
 8012616:	bfb8      	it	lt
 8012618:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801261c:	3402      	adds	r4, #2
 801261e:	9305      	str	r3, [sp, #20]
 8012620:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80126ec <_svfiprintf_r+0x1fc>
 8012624:	7821      	ldrb	r1, [r4, #0]
 8012626:	2203      	movs	r2, #3
 8012628:	4650      	mov	r0, sl
 801262a:	f7ed fde9 	bl	8000200 <memchr>
 801262e:	b140      	cbz	r0, 8012642 <_svfiprintf_r+0x152>
 8012630:	2340      	movs	r3, #64	; 0x40
 8012632:	eba0 000a 	sub.w	r0, r0, sl
 8012636:	fa03 f000 	lsl.w	r0, r3, r0
 801263a:	9b04      	ldr	r3, [sp, #16]
 801263c:	4303      	orrs	r3, r0
 801263e:	3401      	adds	r4, #1
 8012640:	9304      	str	r3, [sp, #16]
 8012642:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012646:	4826      	ldr	r0, [pc, #152]	; (80126e0 <_svfiprintf_r+0x1f0>)
 8012648:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801264c:	2206      	movs	r2, #6
 801264e:	f7ed fdd7 	bl	8000200 <memchr>
 8012652:	2800      	cmp	r0, #0
 8012654:	d038      	beq.n	80126c8 <_svfiprintf_r+0x1d8>
 8012656:	4b23      	ldr	r3, [pc, #140]	; (80126e4 <_svfiprintf_r+0x1f4>)
 8012658:	bb1b      	cbnz	r3, 80126a2 <_svfiprintf_r+0x1b2>
 801265a:	9b03      	ldr	r3, [sp, #12]
 801265c:	3307      	adds	r3, #7
 801265e:	f023 0307 	bic.w	r3, r3, #7
 8012662:	3308      	adds	r3, #8
 8012664:	9303      	str	r3, [sp, #12]
 8012666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012668:	4433      	add	r3, r6
 801266a:	9309      	str	r3, [sp, #36]	; 0x24
 801266c:	e767      	b.n	801253e <_svfiprintf_r+0x4e>
 801266e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012672:	460c      	mov	r4, r1
 8012674:	2001      	movs	r0, #1
 8012676:	e7a5      	b.n	80125c4 <_svfiprintf_r+0xd4>
 8012678:	2300      	movs	r3, #0
 801267a:	3401      	adds	r4, #1
 801267c:	9305      	str	r3, [sp, #20]
 801267e:	4619      	mov	r1, r3
 8012680:	f04f 0c0a 	mov.w	ip, #10
 8012684:	4620      	mov	r0, r4
 8012686:	f810 2b01 	ldrb.w	r2, [r0], #1
 801268a:	3a30      	subs	r2, #48	; 0x30
 801268c:	2a09      	cmp	r2, #9
 801268e:	d903      	bls.n	8012698 <_svfiprintf_r+0x1a8>
 8012690:	2b00      	cmp	r3, #0
 8012692:	d0c5      	beq.n	8012620 <_svfiprintf_r+0x130>
 8012694:	9105      	str	r1, [sp, #20]
 8012696:	e7c3      	b.n	8012620 <_svfiprintf_r+0x130>
 8012698:	fb0c 2101 	mla	r1, ip, r1, r2
 801269c:	4604      	mov	r4, r0
 801269e:	2301      	movs	r3, #1
 80126a0:	e7f0      	b.n	8012684 <_svfiprintf_r+0x194>
 80126a2:	ab03      	add	r3, sp, #12
 80126a4:	9300      	str	r3, [sp, #0]
 80126a6:	462a      	mov	r2, r5
 80126a8:	4b0f      	ldr	r3, [pc, #60]	; (80126e8 <_svfiprintf_r+0x1f8>)
 80126aa:	a904      	add	r1, sp, #16
 80126ac:	4638      	mov	r0, r7
 80126ae:	f7fc f8b3 	bl	800e818 <_printf_float>
 80126b2:	1c42      	adds	r2, r0, #1
 80126b4:	4606      	mov	r6, r0
 80126b6:	d1d6      	bne.n	8012666 <_svfiprintf_r+0x176>
 80126b8:	89ab      	ldrh	r3, [r5, #12]
 80126ba:	065b      	lsls	r3, r3, #25
 80126bc:	f53f af2c 	bmi.w	8012518 <_svfiprintf_r+0x28>
 80126c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80126c2:	b01d      	add	sp, #116	; 0x74
 80126c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126c8:	ab03      	add	r3, sp, #12
 80126ca:	9300      	str	r3, [sp, #0]
 80126cc:	462a      	mov	r2, r5
 80126ce:	4b06      	ldr	r3, [pc, #24]	; (80126e8 <_svfiprintf_r+0x1f8>)
 80126d0:	a904      	add	r1, sp, #16
 80126d2:	4638      	mov	r0, r7
 80126d4:	f7fc fb44 	bl	800ed60 <_printf_i>
 80126d8:	e7eb      	b.n	80126b2 <_svfiprintf_r+0x1c2>
 80126da:	bf00      	nop
 80126dc:	08013c84 	.word	0x08013c84
 80126e0:	08013c8e 	.word	0x08013c8e
 80126e4:	0800e819 	.word	0x0800e819
 80126e8:	08012439 	.word	0x08012439
 80126ec:	08013c8a 	.word	0x08013c8a

080126f0 <_sungetc_r>:
 80126f0:	b538      	push	{r3, r4, r5, lr}
 80126f2:	1c4b      	adds	r3, r1, #1
 80126f4:	4614      	mov	r4, r2
 80126f6:	d103      	bne.n	8012700 <_sungetc_r+0x10>
 80126f8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80126fc:	4628      	mov	r0, r5
 80126fe:	bd38      	pop	{r3, r4, r5, pc}
 8012700:	8993      	ldrh	r3, [r2, #12]
 8012702:	f023 0320 	bic.w	r3, r3, #32
 8012706:	8193      	strh	r3, [r2, #12]
 8012708:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801270a:	6852      	ldr	r2, [r2, #4]
 801270c:	b2cd      	uxtb	r5, r1
 801270e:	b18b      	cbz	r3, 8012734 <_sungetc_r+0x44>
 8012710:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8012712:	4293      	cmp	r3, r2
 8012714:	dd08      	ble.n	8012728 <_sungetc_r+0x38>
 8012716:	6823      	ldr	r3, [r4, #0]
 8012718:	1e5a      	subs	r2, r3, #1
 801271a:	6022      	str	r2, [r4, #0]
 801271c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012720:	6863      	ldr	r3, [r4, #4]
 8012722:	3301      	adds	r3, #1
 8012724:	6063      	str	r3, [r4, #4]
 8012726:	e7e9      	b.n	80126fc <_sungetc_r+0xc>
 8012728:	4621      	mov	r1, r4
 801272a:	f000 fbd1 	bl	8012ed0 <__submore>
 801272e:	2800      	cmp	r0, #0
 8012730:	d0f1      	beq.n	8012716 <_sungetc_r+0x26>
 8012732:	e7e1      	b.n	80126f8 <_sungetc_r+0x8>
 8012734:	6921      	ldr	r1, [r4, #16]
 8012736:	6823      	ldr	r3, [r4, #0]
 8012738:	b151      	cbz	r1, 8012750 <_sungetc_r+0x60>
 801273a:	4299      	cmp	r1, r3
 801273c:	d208      	bcs.n	8012750 <_sungetc_r+0x60>
 801273e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8012742:	42a9      	cmp	r1, r5
 8012744:	d104      	bne.n	8012750 <_sungetc_r+0x60>
 8012746:	3b01      	subs	r3, #1
 8012748:	3201      	adds	r2, #1
 801274a:	6023      	str	r3, [r4, #0]
 801274c:	6062      	str	r2, [r4, #4]
 801274e:	e7d5      	b.n	80126fc <_sungetc_r+0xc>
 8012750:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8012754:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012758:	6363      	str	r3, [r4, #52]	; 0x34
 801275a:	2303      	movs	r3, #3
 801275c:	63a3      	str	r3, [r4, #56]	; 0x38
 801275e:	4623      	mov	r3, r4
 8012760:	f803 5f46 	strb.w	r5, [r3, #70]!
 8012764:	6023      	str	r3, [r4, #0]
 8012766:	2301      	movs	r3, #1
 8012768:	e7dc      	b.n	8012724 <_sungetc_r+0x34>

0801276a <__ssrefill_r>:
 801276a:	b510      	push	{r4, lr}
 801276c:	460c      	mov	r4, r1
 801276e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8012770:	b169      	cbz	r1, 801278e <__ssrefill_r+0x24>
 8012772:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012776:	4299      	cmp	r1, r3
 8012778:	d001      	beq.n	801277e <__ssrefill_r+0x14>
 801277a:	f7ff fe0d 	bl	8012398 <_free_r>
 801277e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012780:	6063      	str	r3, [r4, #4]
 8012782:	2000      	movs	r0, #0
 8012784:	6360      	str	r0, [r4, #52]	; 0x34
 8012786:	b113      	cbz	r3, 801278e <__ssrefill_r+0x24>
 8012788:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801278a:	6023      	str	r3, [r4, #0]
 801278c:	bd10      	pop	{r4, pc}
 801278e:	6923      	ldr	r3, [r4, #16]
 8012790:	6023      	str	r3, [r4, #0]
 8012792:	2300      	movs	r3, #0
 8012794:	6063      	str	r3, [r4, #4]
 8012796:	89a3      	ldrh	r3, [r4, #12]
 8012798:	f043 0320 	orr.w	r3, r3, #32
 801279c:	81a3      	strh	r3, [r4, #12]
 801279e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80127a2:	e7f3      	b.n	801278c <__ssrefill_r+0x22>

080127a4 <__ssvfiscanf_r>:
 80127a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127a8:	460c      	mov	r4, r1
 80127aa:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80127ae:	2100      	movs	r1, #0
 80127b0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80127b4:	49b2      	ldr	r1, [pc, #712]	; (8012a80 <__ssvfiscanf_r+0x2dc>)
 80127b6:	91a0      	str	r1, [sp, #640]	; 0x280
 80127b8:	f10d 0804 	add.w	r8, sp, #4
 80127bc:	49b1      	ldr	r1, [pc, #708]	; (8012a84 <__ssvfiscanf_r+0x2e0>)
 80127be:	4fb2      	ldr	r7, [pc, #712]	; (8012a88 <__ssvfiscanf_r+0x2e4>)
 80127c0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8012a8c <__ssvfiscanf_r+0x2e8>
 80127c4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80127c8:	4606      	mov	r6, r0
 80127ca:	91a1      	str	r1, [sp, #644]	; 0x284
 80127cc:	9300      	str	r3, [sp, #0]
 80127ce:	f892 a000 	ldrb.w	sl, [r2]
 80127d2:	f1ba 0f00 	cmp.w	sl, #0
 80127d6:	f000 8151 	beq.w	8012a7c <__ssvfiscanf_r+0x2d8>
 80127da:	f81a 3007 	ldrb.w	r3, [sl, r7]
 80127de:	f013 0308 	ands.w	r3, r3, #8
 80127e2:	f102 0501 	add.w	r5, r2, #1
 80127e6:	d019      	beq.n	801281c <__ssvfiscanf_r+0x78>
 80127e8:	6863      	ldr	r3, [r4, #4]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	dd0f      	ble.n	801280e <__ssvfiscanf_r+0x6a>
 80127ee:	6823      	ldr	r3, [r4, #0]
 80127f0:	781a      	ldrb	r2, [r3, #0]
 80127f2:	5cba      	ldrb	r2, [r7, r2]
 80127f4:	0712      	lsls	r2, r2, #28
 80127f6:	d401      	bmi.n	80127fc <__ssvfiscanf_r+0x58>
 80127f8:	462a      	mov	r2, r5
 80127fa:	e7e8      	b.n	80127ce <__ssvfiscanf_r+0x2a>
 80127fc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80127fe:	3201      	adds	r2, #1
 8012800:	9245      	str	r2, [sp, #276]	; 0x114
 8012802:	6862      	ldr	r2, [r4, #4]
 8012804:	3301      	adds	r3, #1
 8012806:	3a01      	subs	r2, #1
 8012808:	6062      	str	r2, [r4, #4]
 801280a:	6023      	str	r3, [r4, #0]
 801280c:	e7ec      	b.n	80127e8 <__ssvfiscanf_r+0x44>
 801280e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012810:	4621      	mov	r1, r4
 8012812:	4630      	mov	r0, r6
 8012814:	4798      	blx	r3
 8012816:	2800      	cmp	r0, #0
 8012818:	d0e9      	beq.n	80127ee <__ssvfiscanf_r+0x4a>
 801281a:	e7ed      	b.n	80127f8 <__ssvfiscanf_r+0x54>
 801281c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8012820:	f040 8083 	bne.w	801292a <__ssvfiscanf_r+0x186>
 8012824:	9341      	str	r3, [sp, #260]	; 0x104
 8012826:	9343      	str	r3, [sp, #268]	; 0x10c
 8012828:	7853      	ldrb	r3, [r2, #1]
 801282a:	2b2a      	cmp	r3, #42	; 0x2a
 801282c:	bf02      	ittt	eq
 801282e:	2310      	moveq	r3, #16
 8012830:	1c95      	addeq	r5, r2, #2
 8012832:	9341      	streq	r3, [sp, #260]	; 0x104
 8012834:	220a      	movs	r2, #10
 8012836:	46ab      	mov	fp, r5
 8012838:	f81b 1b01 	ldrb.w	r1, [fp], #1
 801283c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8012840:	2b09      	cmp	r3, #9
 8012842:	d91d      	bls.n	8012880 <__ssvfiscanf_r+0xdc>
 8012844:	4891      	ldr	r0, [pc, #580]	; (8012a8c <__ssvfiscanf_r+0x2e8>)
 8012846:	2203      	movs	r2, #3
 8012848:	f7ed fcda 	bl	8000200 <memchr>
 801284c:	b140      	cbz	r0, 8012860 <__ssvfiscanf_r+0xbc>
 801284e:	2301      	movs	r3, #1
 8012850:	eba0 0009 	sub.w	r0, r0, r9
 8012854:	fa03 f000 	lsl.w	r0, r3, r0
 8012858:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801285a:	4318      	orrs	r0, r3
 801285c:	9041      	str	r0, [sp, #260]	; 0x104
 801285e:	465d      	mov	r5, fp
 8012860:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012864:	2b78      	cmp	r3, #120	; 0x78
 8012866:	d806      	bhi.n	8012876 <__ssvfiscanf_r+0xd2>
 8012868:	2b57      	cmp	r3, #87	; 0x57
 801286a:	d810      	bhi.n	801288e <__ssvfiscanf_r+0xea>
 801286c:	2b25      	cmp	r3, #37	; 0x25
 801286e:	d05c      	beq.n	801292a <__ssvfiscanf_r+0x186>
 8012870:	d856      	bhi.n	8012920 <__ssvfiscanf_r+0x17c>
 8012872:	2b00      	cmp	r3, #0
 8012874:	d074      	beq.n	8012960 <__ssvfiscanf_r+0x1bc>
 8012876:	2303      	movs	r3, #3
 8012878:	9347      	str	r3, [sp, #284]	; 0x11c
 801287a:	230a      	movs	r3, #10
 801287c:	9342      	str	r3, [sp, #264]	; 0x108
 801287e:	e081      	b.n	8012984 <__ssvfiscanf_r+0x1e0>
 8012880:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8012882:	fb02 1303 	mla	r3, r2, r3, r1
 8012886:	3b30      	subs	r3, #48	; 0x30
 8012888:	9343      	str	r3, [sp, #268]	; 0x10c
 801288a:	465d      	mov	r5, fp
 801288c:	e7d3      	b.n	8012836 <__ssvfiscanf_r+0x92>
 801288e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8012892:	2a20      	cmp	r2, #32
 8012894:	d8ef      	bhi.n	8012876 <__ssvfiscanf_r+0xd2>
 8012896:	a101      	add	r1, pc, #4	; (adr r1, 801289c <__ssvfiscanf_r+0xf8>)
 8012898:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801289c:	0801296f 	.word	0x0801296f
 80128a0:	08012877 	.word	0x08012877
 80128a4:	08012877 	.word	0x08012877
 80128a8:	080129cd 	.word	0x080129cd
 80128ac:	08012877 	.word	0x08012877
 80128b0:	08012877 	.word	0x08012877
 80128b4:	08012877 	.word	0x08012877
 80128b8:	08012877 	.word	0x08012877
 80128bc:	08012877 	.word	0x08012877
 80128c0:	08012877 	.word	0x08012877
 80128c4:	08012877 	.word	0x08012877
 80128c8:	080129e3 	.word	0x080129e3
 80128cc:	080129b9 	.word	0x080129b9
 80128d0:	08012927 	.word	0x08012927
 80128d4:	08012927 	.word	0x08012927
 80128d8:	08012927 	.word	0x08012927
 80128dc:	08012877 	.word	0x08012877
 80128e0:	080129bd 	.word	0x080129bd
 80128e4:	08012877 	.word	0x08012877
 80128e8:	08012877 	.word	0x08012877
 80128ec:	08012877 	.word	0x08012877
 80128f0:	08012877 	.word	0x08012877
 80128f4:	080129f3 	.word	0x080129f3
 80128f8:	080129c5 	.word	0x080129c5
 80128fc:	08012967 	.word	0x08012967
 8012900:	08012877 	.word	0x08012877
 8012904:	08012877 	.word	0x08012877
 8012908:	080129ef 	.word	0x080129ef
 801290c:	08012877 	.word	0x08012877
 8012910:	080129b9 	.word	0x080129b9
 8012914:	08012877 	.word	0x08012877
 8012918:	08012877 	.word	0x08012877
 801291c:	0801296f 	.word	0x0801296f
 8012920:	3b45      	subs	r3, #69	; 0x45
 8012922:	2b02      	cmp	r3, #2
 8012924:	d8a7      	bhi.n	8012876 <__ssvfiscanf_r+0xd2>
 8012926:	2305      	movs	r3, #5
 8012928:	e02b      	b.n	8012982 <__ssvfiscanf_r+0x1de>
 801292a:	6863      	ldr	r3, [r4, #4]
 801292c:	2b00      	cmp	r3, #0
 801292e:	dd0d      	ble.n	801294c <__ssvfiscanf_r+0x1a8>
 8012930:	6823      	ldr	r3, [r4, #0]
 8012932:	781a      	ldrb	r2, [r3, #0]
 8012934:	4552      	cmp	r2, sl
 8012936:	f040 80a1 	bne.w	8012a7c <__ssvfiscanf_r+0x2d8>
 801293a:	3301      	adds	r3, #1
 801293c:	6862      	ldr	r2, [r4, #4]
 801293e:	6023      	str	r3, [r4, #0]
 8012940:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8012942:	3a01      	subs	r2, #1
 8012944:	3301      	adds	r3, #1
 8012946:	6062      	str	r2, [r4, #4]
 8012948:	9345      	str	r3, [sp, #276]	; 0x114
 801294a:	e755      	b.n	80127f8 <__ssvfiscanf_r+0x54>
 801294c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801294e:	4621      	mov	r1, r4
 8012950:	4630      	mov	r0, r6
 8012952:	4798      	blx	r3
 8012954:	2800      	cmp	r0, #0
 8012956:	d0eb      	beq.n	8012930 <__ssvfiscanf_r+0x18c>
 8012958:	9844      	ldr	r0, [sp, #272]	; 0x110
 801295a:	2800      	cmp	r0, #0
 801295c:	f040 8084 	bne.w	8012a68 <__ssvfiscanf_r+0x2c4>
 8012960:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012964:	e086      	b.n	8012a74 <__ssvfiscanf_r+0x2d0>
 8012966:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8012968:	f042 0220 	orr.w	r2, r2, #32
 801296c:	9241      	str	r2, [sp, #260]	; 0x104
 801296e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8012970:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012974:	9241      	str	r2, [sp, #260]	; 0x104
 8012976:	2210      	movs	r2, #16
 8012978:	2b6f      	cmp	r3, #111	; 0x6f
 801297a:	9242      	str	r2, [sp, #264]	; 0x108
 801297c:	bf34      	ite	cc
 801297e:	2303      	movcc	r3, #3
 8012980:	2304      	movcs	r3, #4
 8012982:	9347      	str	r3, [sp, #284]	; 0x11c
 8012984:	6863      	ldr	r3, [r4, #4]
 8012986:	2b00      	cmp	r3, #0
 8012988:	dd41      	ble.n	8012a0e <__ssvfiscanf_r+0x26a>
 801298a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801298c:	0659      	lsls	r1, r3, #25
 801298e:	d404      	bmi.n	801299a <__ssvfiscanf_r+0x1f6>
 8012990:	6823      	ldr	r3, [r4, #0]
 8012992:	781a      	ldrb	r2, [r3, #0]
 8012994:	5cba      	ldrb	r2, [r7, r2]
 8012996:	0712      	lsls	r2, r2, #28
 8012998:	d440      	bmi.n	8012a1c <__ssvfiscanf_r+0x278>
 801299a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801299c:	2b02      	cmp	r3, #2
 801299e:	dc4f      	bgt.n	8012a40 <__ssvfiscanf_r+0x29c>
 80129a0:	466b      	mov	r3, sp
 80129a2:	4622      	mov	r2, r4
 80129a4:	a941      	add	r1, sp, #260	; 0x104
 80129a6:	4630      	mov	r0, r6
 80129a8:	f000 f874 	bl	8012a94 <_scanf_chars>
 80129ac:	2801      	cmp	r0, #1
 80129ae:	d065      	beq.n	8012a7c <__ssvfiscanf_r+0x2d8>
 80129b0:	2802      	cmp	r0, #2
 80129b2:	f47f af21 	bne.w	80127f8 <__ssvfiscanf_r+0x54>
 80129b6:	e7cf      	b.n	8012958 <__ssvfiscanf_r+0x1b4>
 80129b8:	220a      	movs	r2, #10
 80129ba:	e7dd      	b.n	8012978 <__ssvfiscanf_r+0x1d4>
 80129bc:	2300      	movs	r3, #0
 80129be:	9342      	str	r3, [sp, #264]	; 0x108
 80129c0:	2303      	movs	r3, #3
 80129c2:	e7de      	b.n	8012982 <__ssvfiscanf_r+0x1de>
 80129c4:	2308      	movs	r3, #8
 80129c6:	9342      	str	r3, [sp, #264]	; 0x108
 80129c8:	2304      	movs	r3, #4
 80129ca:	e7da      	b.n	8012982 <__ssvfiscanf_r+0x1de>
 80129cc:	4629      	mov	r1, r5
 80129ce:	4640      	mov	r0, r8
 80129d0:	f000 f9c6 	bl	8012d60 <__sccl>
 80129d4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80129d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80129da:	9341      	str	r3, [sp, #260]	; 0x104
 80129dc:	4605      	mov	r5, r0
 80129de:	2301      	movs	r3, #1
 80129e0:	e7cf      	b.n	8012982 <__ssvfiscanf_r+0x1de>
 80129e2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80129e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80129e8:	9341      	str	r3, [sp, #260]	; 0x104
 80129ea:	2300      	movs	r3, #0
 80129ec:	e7c9      	b.n	8012982 <__ssvfiscanf_r+0x1de>
 80129ee:	2302      	movs	r3, #2
 80129f0:	e7c7      	b.n	8012982 <__ssvfiscanf_r+0x1de>
 80129f2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80129f4:	06c3      	lsls	r3, r0, #27
 80129f6:	f53f aeff 	bmi.w	80127f8 <__ssvfiscanf_r+0x54>
 80129fa:	9b00      	ldr	r3, [sp, #0]
 80129fc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80129fe:	1d19      	adds	r1, r3, #4
 8012a00:	9100      	str	r1, [sp, #0]
 8012a02:	681b      	ldr	r3, [r3, #0]
 8012a04:	07c0      	lsls	r0, r0, #31
 8012a06:	bf4c      	ite	mi
 8012a08:	801a      	strhmi	r2, [r3, #0]
 8012a0a:	601a      	strpl	r2, [r3, #0]
 8012a0c:	e6f4      	b.n	80127f8 <__ssvfiscanf_r+0x54>
 8012a0e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012a10:	4621      	mov	r1, r4
 8012a12:	4630      	mov	r0, r6
 8012a14:	4798      	blx	r3
 8012a16:	2800      	cmp	r0, #0
 8012a18:	d0b7      	beq.n	801298a <__ssvfiscanf_r+0x1e6>
 8012a1a:	e79d      	b.n	8012958 <__ssvfiscanf_r+0x1b4>
 8012a1c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012a1e:	3201      	adds	r2, #1
 8012a20:	9245      	str	r2, [sp, #276]	; 0x114
 8012a22:	6862      	ldr	r2, [r4, #4]
 8012a24:	3a01      	subs	r2, #1
 8012a26:	2a00      	cmp	r2, #0
 8012a28:	6062      	str	r2, [r4, #4]
 8012a2a:	dd02      	ble.n	8012a32 <__ssvfiscanf_r+0x28e>
 8012a2c:	3301      	adds	r3, #1
 8012a2e:	6023      	str	r3, [r4, #0]
 8012a30:	e7ae      	b.n	8012990 <__ssvfiscanf_r+0x1ec>
 8012a32:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012a34:	4621      	mov	r1, r4
 8012a36:	4630      	mov	r0, r6
 8012a38:	4798      	blx	r3
 8012a3a:	2800      	cmp	r0, #0
 8012a3c:	d0a8      	beq.n	8012990 <__ssvfiscanf_r+0x1ec>
 8012a3e:	e78b      	b.n	8012958 <__ssvfiscanf_r+0x1b4>
 8012a40:	2b04      	cmp	r3, #4
 8012a42:	dc06      	bgt.n	8012a52 <__ssvfiscanf_r+0x2ae>
 8012a44:	466b      	mov	r3, sp
 8012a46:	4622      	mov	r2, r4
 8012a48:	a941      	add	r1, sp, #260	; 0x104
 8012a4a:	4630      	mov	r0, r6
 8012a4c:	f000 f87a 	bl	8012b44 <_scanf_i>
 8012a50:	e7ac      	b.n	80129ac <__ssvfiscanf_r+0x208>
 8012a52:	4b0f      	ldr	r3, [pc, #60]	; (8012a90 <__ssvfiscanf_r+0x2ec>)
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	f43f aecf 	beq.w	80127f8 <__ssvfiscanf_r+0x54>
 8012a5a:	466b      	mov	r3, sp
 8012a5c:	4622      	mov	r2, r4
 8012a5e:	a941      	add	r1, sp, #260	; 0x104
 8012a60:	4630      	mov	r0, r6
 8012a62:	f7fc faa3 	bl	800efac <_scanf_float>
 8012a66:	e7a1      	b.n	80129ac <__ssvfiscanf_r+0x208>
 8012a68:	89a3      	ldrh	r3, [r4, #12]
 8012a6a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8012a6e:	bf18      	it	ne
 8012a70:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8012a74:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8012a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a7c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8012a7e:	e7f9      	b.n	8012a74 <__ssvfiscanf_r+0x2d0>
 8012a80:	080126f1 	.word	0x080126f1
 8012a84:	0801276b 	.word	0x0801276b
 8012a88:	08013821 	.word	0x08013821
 8012a8c:	08013c8a 	.word	0x08013c8a
 8012a90:	0800efad 	.word	0x0800efad

08012a94 <_scanf_chars>:
 8012a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a98:	4615      	mov	r5, r2
 8012a9a:	688a      	ldr	r2, [r1, #8]
 8012a9c:	4680      	mov	r8, r0
 8012a9e:	460c      	mov	r4, r1
 8012aa0:	b932      	cbnz	r2, 8012ab0 <_scanf_chars+0x1c>
 8012aa2:	698a      	ldr	r2, [r1, #24]
 8012aa4:	2a00      	cmp	r2, #0
 8012aa6:	bf0c      	ite	eq
 8012aa8:	2201      	moveq	r2, #1
 8012aaa:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 8012aae:	608a      	str	r2, [r1, #8]
 8012ab0:	6822      	ldr	r2, [r4, #0]
 8012ab2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8012b40 <_scanf_chars+0xac>
 8012ab6:	06d1      	lsls	r1, r2, #27
 8012ab8:	bf5f      	itttt	pl
 8012aba:	681a      	ldrpl	r2, [r3, #0]
 8012abc:	1d11      	addpl	r1, r2, #4
 8012abe:	6019      	strpl	r1, [r3, #0]
 8012ac0:	6816      	ldrpl	r6, [r2, #0]
 8012ac2:	2700      	movs	r7, #0
 8012ac4:	69a0      	ldr	r0, [r4, #24]
 8012ac6:	b188      	cbz	r0, 8012aec <_scanf_chars+0x58>
 8012ac8:	2801      	cmp	r0, #1
 8012aca:	d107      	bne.n	8012adc <_scanf_chars+0x48>
 8012acc:	682b      	ldr	r3, [r5, #0]
 8012ace:	781a      	ldrb	r2, [r3, #0]
 8012ad0:	6963      	ldr	r3, [r4, #20]
 8012ad2:	5c9b      	ldrb	r3, [r3, r2]
 8012ad4:	b953      	cbnz	r3, 8012aec <_scanf_chars+0x58>
 8012ad6:	bb27      	cbnz	r7, 8012b22 <_scanf_chars+0x8e>
 8012ad8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012adc:	2802      	cmp	r0, #2
 8012ade:	d120      	bne.n	8012b22 <_scanf_chars+0x8e>
 8012ae0:	682b      	ldr	r3, [r5, #0]
 8012ae2:	781b      	ldrb	r3, [r3, #0]
 8012ae4:	f813 3009 	ldrb.w	r3, [r3, r9]
 8012ae8:	071b      	lsls	r3, r3, #28
 8012aea:	d41a      	bmi.n	8012b22 <_scanf_chars+0x8e>
 8012aec:	6823      	ldr	r3, [r4, #0]
 8012aee:	06da      	lsls	r2, r3, #27
 8012af0:	bf5e      	ittt	pl
 8012af2:	682b      	ldrpl	r3, [r5, #0]
 8012af4:	781b      	ldrbpl	r3, [r3, #0]
 8012af6:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012afa:	682a      	ldr	r2, [r5, #0]
 8012afc:	686b      	ldr	r3, [r5, #4]
 8012afe:	3201      	adds	r2, #1
 8012b00:	602a      	str	r2, [r5, #0]
 8012b02:	68a2      	ldr	r2, [r4, #8]
 8012b04:	3b01      	subs	r3, #1
 8012b06:	3a01      	subs	r2, #1
 8012b08:	606b      	str	r3, [r5, #4]
 8012b0a:	3701      	adds	r7, #1
 8012b0c:	60a2      	str	r2, [r4, #8]
 8012b0e:	b142      	cbz	r2, 8012b22 <_scanf_chars+0x8e>
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	dcd7      	bgt.n	8012ac4 <_scanf_chars+0x30>
 8012b14:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012b18:	4629      	mov	r1, r5
 8012b1a:	4640      	mov	r0, r8
 8012b1c:	4798      	blx	r3
 8012b1e:	2800      	cmp	r0, #0
 8012b20:	d0d0      	beq.n	8012ac4 <_scanf_chars+0x30>
 8012b22:	6823      	ldr	r3, [r4, #0]
 8012b24:	f013 0310 	ands.w	r3, r3, #16
 8012b28:	d105      	bne.n	8012b36 <_scanf_chars+0xa2>
 8012b2a:	68e2      	ldr	r2, [r4, #12]
 8012b2c:	3201      	adds	r2, #1
 8012b2e:	60e2      	str	r2, [r4, #12]
 8012b30:	69a2      	ldr	r2, [r4, #24]
 8012b32:	b102      	cbz	r2, 8012b36 <_scanf_chars+0xa2>
 8012b34:	7033      	strb	r3, [r6, #0]
 8012b36:	6923      	ldr	r3, [r4, #16]
 8012b38:	441f      	add	r7, r3
 8012b3a:	6127      	str	r7, [r4, #16]
 8012b3c:	2000      	movs	r0, #0
 8012b3e:	e7cb      	b.n	8012ad8 <_scanf_chars+0x44>
 8012b40:	08013821 	.word	0x08013821

08012b44 <_scanf_i>:
 8012b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b48:	4698      	mov	r8, r3
 8012b4a:	4b74      	ldr	r3, [pc, #464]	; (8012d1c <_scanf_i+0x1d8>)
 8012b4c:	460c      	mov	r4, r1
 8012b4e:	4682      	mov	sl, r0
 8012b50:	4616      	mov	r6, r2
 8012b52:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012b56:	b087      	sub	sp, #28
 8012b58:	ab03      	add	r3, sp, #12
 8012b5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8012b5e:	4b70      	ldr	r3, [pc, #448]	; (8012d20 <_scanf_i+0x1dc>)
 8012b60:	69a1      	ldr	r1, [r4, #24]
 8012b62:	4a70      	ldr	r2, [pc, #448]	; (8012d24 <_scanf_i+0x1e0>)
 8012b64:	2903      	cmp	r1, #3
 8012b66:	bf18      	it	ne
 8012b68:	461a      	movne	r2, r3
 8012b6a:	68a3      	ldr	r3, [r4, #8]
 8012b6c:	9201      	str	r2, [sp, #4]
 8012b6e:	1e5a      	subs	r2, r3, #1
 8012b70:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8012b74:	bf88      	it	hi
 8012b76:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8012b7a:	4627      	mov	r7, r4
 8012b7c:	bf82      	ittt	hi
 8012b7e:	eb03 0905 	addhi.w	r9, r3, r5
 8012b82:	f240 135d 	movwhi	r3, #349	; 0x15d
 8012b86:	60a3      	strhi	r3, [r4, #8]
 8012b88:	f857 3b1c 	ldr.w	r3, [r7], #28
 8012b8c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8012b90:	bf98      	it	ls
 8012b92:	f04f 0900 	movls.w	r9, #0
 8012b96:	6023      	str	r3, [r4, #0]
 8012b98:	463d      	mov	r5, r7
 8012b9a:	f04f 0b00 	mov.w	fp, #0
 8012b9e:	6831      	ldr	r1, [r6, #0]
 8012ba0:	ab03      	add	r3, sp, #12
 8012ba2:	7809      	ldrb	r1, [r1, #0]
 8012ba4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8012ba8:	2202      	movs	r2, #2
 8012baa:	f7ed fb29 	bl	8000200 <memchr>
 8012bae:	b328      	cbz	r0, 8012bfc <_scanf_i+0xb8>
 8012bb0:	f1bb 0f01 	cmp.w	fp, #1
 8012bb4:	d159      	bne.n	8012c6a <_scanf_i+0x126>
 8012bb6:	6862      	ldr	r2, [r4, #4]
 8012bb8:	b92a      	cbnz	r2, 8012bc6 <_scanf_i+0x82>
 8012bba:	6822      	ldr	r2, [r4, #0]
 8012bbc:	2308      	movs	r3, #8
 8012bbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012bc2:	6063      	str	r3, [r4, #4]
 8012bc4:	6022      	str	r2, [r4, #0]
 8012bc6:	6822      	ldr	r2, [r4, #0]
 8012bc8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8012bcc:	6022      	str	r2, [r4, #0]
 8012bce:	68a2      	ldr	r2, [r4, #8]
 8012bd0:	1e51      	subs	r1, r2, #1
 8012bd2:	60a1      	str	r1, [r4, #8]
 8012bd4:	b192      	cbz	r2, 8012bfc <_scanf_i+0xb8>
 8012bd6:	6832      	ldr	r2, [r6, #0]
 8012bd8:	1c51      	adds	r1, r2, #1
 8012bda:	6031      	str	r1, [r6, #0]
 8012bdc:	7812      	ldrb	r2, [r2, #0]
 8012bde:	f805 2b01 	strb.w	r2, [r5], #1
 8012be2:	6872      	ldr	r2, [r6, #4]
 8012be4:	3a01      	subs	r2, #1
 8012be6:	2a00      	cmp	r2, #0
 8012be8:	6072      	str	r2, [r6, #4]
 8012bea:	dc07      	bgt.n	8012bfc <_scanf_i+0xb8>
 8012bec:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8012bf0:	4631      	mov	r1, r6
 8012bf2:	4650      	mov	r0, sl
 8012bf4:	4790      	blx	r2
 8012bf6:	2800      	cmp	r0, #0
 8012bf8:	f040 8085 	bne.w	8012d06 <_scanf_i+0x1c2>
 8012bfc:	f10b 0b01 	add.w	fp, fp, #1
 8012c00:	f1bb 0f03 	cmp.w	fp, #3
 8012c04:	d1cb      	bne.n	8012b9e <_scanf_i+0x5a>
 8012c06:	6863      	ldr	r3, [r4, #4]
 8012c08:	b90b      	cbnz	r3, 8012c0e <_scanf_i+0xca>
 8012c0a:	230a      	movs	r3, #10
 8012c0c:	6063      	str	r3, [r4, #4]
 8012c0e:	6863      	ldr	r3, [r4, #4]
 8012c10:	4945      	ldr	r1, [pc, #276]	; (8012d28 <_scanf_i+0x1e4>)
 8012c12:	6960      	ldr	r0, [r4, #20]
 8012c14:	1ac9      	subs	r1, r1, r3
 8012c16:	f000 f8a3 	bl	8012d60 <__sccl>
 8012c1a:	f04f 0b00 	mov.w	fp, #0
 8012c1e:	68a3      	ldr	r3, [r4, #8]
 8012c20:	6822      	ldr	r2, [r4, #0]
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d03d      	beq.n	8012ca2 <_scanf_i+0x15e>
 8012c26:	6831      	ldr	r1, [r6, #0]
 8012c28:	6960      	ldr	r0, [r4, #20]
 8012c2a:	f891 c000 	ldrb.w	ip, [r1]
 8012c2e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012c32:	2800      	cmp	r0, #0
 8012c34:	d035      	beq.n	8012ca2 <_scanf_i+0x15e>
 8012c36:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8012c3a:	d124      	bne.n	8012c86 <_scanf_i+0x142>
 8012c3c:	0510      	lsls	r0, r2, #20
 8012c3e:	d522      	bpl.n	8012c86 <_scanf_i+0x142>
 8012c40:	f10b 0b01 	add.w	fp, fp, #1
 8012c44:	f1b9 0f00 	cmp.w	r9, #0
 8012c48:	d003      	beq.n	8012c52 <_scanf_i+0x10e>
 8012c4a:	3301      	adds	r3, #1
 8012c4c:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8012c50:	60a3      	str	r3, [r4, #8]
 8012c52:	6873      	ldr	r3, [r6, #4]
 8012c54:	3b01      	subs	r3, #1
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	6073      	str	r3, [r6, #4]
 8012c5a:	dd1b      	ble.n	8012c94 <_scanf_i+0x150>
 8012c5c:	6833      	ldr	r3, [r6, #0]
 8012c5e:	3301      	adds	r3, #1
 8012c60:	6033      	str	r3, [r6, #0]
 8012c62:	68a3      	ldr	r3, [r4, #8]
 8012c64:	3b01      	subs	r3, #1
 8012c66:	60a3      	str	r3, [r4, #8]
 8012c68:	e7d9      	b.n	8012c1e <_scanf_i+0xda>
 8012c6a:	f1bb 0f02 	cmp.w	fp, #2
 8012c6e:	d1ae      	bne.n	8012bce <_scanf_i+0x8a>
 8012c70:	6822      	ldr	r2, [r4, #0]
 8012c72:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8012c76:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8012c7a:	d1bf      	bne.n	8012bfc <_scanf_i+0xb8>
 8012c7c:	2310      	movs	r3, #16
 8012c7e:	6063      	str	r3, [r4, #4]
 8012c80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8012c84:	e7a2      	b.n	8012bcc <_scanf_i+0x88>
 8012c86:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8012c8a:	6022      	str	r2, [r4, #0]
 8012c8c:	780b      	ldrb	r3, [r1, #0]
 8012c8e:	f805 3b01 	strb.w	r3, [r5], #1
 8012c92:	e7de      	b.n	8012c52 <_scanf_i+0x10e>
 8012c94:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012c98:	4631      	mov	r1, r6
 8012c9a:	4650      	mov	r0, sl
 8012c9c:	4798      	blx	r3
 8012c9e:	2800      	cmp	r0, #0
 8012ca0:	d0df      	beq.n	8012c62 <_scanf_i+0x11e>
 8012ca2:	6823      	ldr	r3, [r4, #0]
 8012ca4:	05d9      	lsls	r1, r3, #23
 8012ca6:	d50d      	bpl.n	8012cc4 <_scanf_i+0x180>
 8012ca8:	42bd      	cmp	r5, r7
 8012caa:	d909      	bls.n	8012cc0 <_scanf_i+0x17c>
 8012cac:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8012cb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012cb4:	4632      	mov	r2, r6
 8012cb6:	4650      	mov	r0, sl
 8012cb8:	4798      	blx	r3
 8012cba:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8012cbe:	464d      	mov	r5, r9
 8012cc0:	42bd      	cmp	r5, r7
 8012cc2:	d028      	beq.n	8012d16 <_scanf_i+0x1d2>
 8012cc4:	6822      	ldr	r2, [r4, #0]
 8012cc6:	f012 0210 	ands.w	r2, r2, #16
 8012cca:	d113      	bne.n	8012cf4 <_scanf_i+0x1b0>
 8012ccc:	702a      	strb	r2, [r5, #0]
 8012cce:	6863      	ldr	r3, [r4, #4]
 8012cd0:	9e01      	ldr	r6, [sp, #4]
 8012cd2:	4639      	mov	r1, r7
 8012cd4:	4650      	mov	r0, sl
 8012cd6:	47b0      	blx	r6
 8012cd8:	f8d8 3000 	ldr.w	r3, [r8]
 8012cdc:	6821      	ldr	r1, [r4, #0]
 8012cde:	1d1a      	adds	r2, r3, #4
 8012ce0:	f8c8 2000 	str.w	r2, [r8]
 8012ce4:	f011 0f20 	tst.w	r1, #32
 8012ce8:	681b      	ldr	r3, [r3, #0]
 8012cea:	d00f      	beq.n	8012d0c <_scanf_i+0x1c8>
 8012cec:	6018      	str	r0, [r3, #0]
 8012cee:	68e3      	ldr	r3, [r4, #12]
 8012cf0:	3301      	adds	r3, #1
 8012cf2:	60e3      	str	r3, [r4, #12]
 8012cf4:	1bed      	subs	r5, r5, r7
 8012cf6:	44ab      	add	fp, r5
 8012cf8:	6925      	ldr	r5, [r4, #16]
 8012cfa:	445d      	add	r5, fp
 8012cfc:	6125      	str	r5, [r4, #16]
 8012cfe:	2000      	movs	r0, #0
 8012d00:	b007      	add	sp, #28
 8012d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d06:	f04f 0b00 	mov.w	fp, #0
 8012d0a:	e7ca      	b.n	8012ca2 <_scanf_i+0x15e>
 8012d0c:	07ca      	lsls	r2, r1, #31
 8012d0e:	bf4c      	ite	mi
 8012d10:	8018      	strhmi	r0, [r3, #0]
 8012d12:	6018      	strpl	r0, [r3, #0]
 8012d14:	e7eb      	b.n	8012cee <_scanf_i+0x1aa>
 8012d16:	2001      	movs	r0, #1
 8012d18:	e7f2      	b.n	8012d00 <_scanf_i+0x1bc>
 8012d1a:	bf00      	nop
 8012d1c:	08013790 	.word	0x08013790
 8012d20:	08012ecd 	.word	0x08012ecd
 8012d24:	08010379 	.word	0x08010379
 8012d28:	08013cae 	.word	0x08013cae

08012d2c <_read_r>:
 8012d2c:	b538      	push	{r3, r4, r5, lr}
 8012d2e:	4d07      	ldr	r5, [pc, #28]	; (8012d4c <_read_r+0x20>)
 8012d30:	4604      	mov	r4, r0
 8012d32:	4608      	mov	r0, r1
 8012d34:	4611      	mov	r1, r2
 8012d36:	2200      	movs	r2, #0
 8012d38:	602a      	str	r2, [r5, #0]
 8012d3a:	461a      	mov	r2, r3
 8012d3c:	f7ef ff62 	bl	8002c04 <_read>
 8012d40:	1c43      	adds	r3, r0, #1
 8012d42:	d102      	bne.n	8012d4a <_read_r+0x1e>
 8012d44:	682b      	ldr	r3, [r5, #0]
 8012d46:	b103      	cbz	r3, 8012d4a <_read_r+0x1e>
 8012d48:	6023      	str	r3, [r4, #0]
 8012d4a:	bd38      	pop	{r3, r4, r5, pc}
 8012d4c:	20007628 	.word	0x20007628

08012d50 <nan>:
 8012d50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012d58 <nan+0x8>
 8012d54:	4770      	bx	lr
 8012d56:	bf00      	nop
 8012d58:	00000000 	.word	0x00000000
 8012d5c:	7ff80000 	.word	0x7ff80000

08012d60 <__sccl>:
 8012d60:	b570      	push	{r4, r5, r6, lr}
 8012d62:	780b      	ldrb	r3, [r1, #0]
 8012d64:	4604      	mov	r4, r0
 8012d66:	2b5e      	cmp	r3, #94	; 0x5e
 8012d68:	bf0b      	itete	eq
 8012d6a:	784b      	ldrbeq	r3, [r1, #1]
 8012d6c:	1c48      	addne	r0, r1, #1
 8012d6e:	1c88      	addeq	r0, r1, #2
 8012d70:	2200      	movne	r2, #0
 8012d72:	bf08      	it	eq
 8012d74:	2201      	moveq	r2, #1
 8012d76:	1e61      	subs	r1, r4, #1
 8012d78:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8012d7c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8012d80:	42a9      	cmp	r1, r5
 8012d82:	d1fb      	bne.n	8012d7c <__sccl+0x1c>
 8012d84:	b90b      	cbnz	r3, 8012d8a <__sccl+0x2a>
 8012d86:	3801      	subs	r0, #1
 8012d88:	bd70      	pop	{r4, r5, r6, pc}
 8012d8a:	f082 0101 	eor.w	r1, r2, #1
 8012d8e:	54e1      	strb	r1, [r4, r3]
 8012d90:	1c42      	adds	r2, r0, #1
 8012d92:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8012d96:	2d2d      	cmp	r5, #45	; 0x2d
 8012d98:	f102 36ff 	add.w	r6, r2, #4294967295	; 0xffffffff
 8012d9c:	4610      	mov	r0, r2
 8012d9e:	d006      	beq.n	8012dae <__sccl+0x4e>
 8012da0:	2d5d      	cmp	r5, #93	; 0x5d
 8012da2:	d0f1      	beq.n	8012d88 <__sccl+0x28>
 8012da4:	b90d      	cbnz	r5, 8012daa <__sccl+0x4a>
 8012da6:	4630      	mov	r0, r6
 8012da8:	e7ee      	b.n	8012d88 <__sccl+0x28>
 8012daa:	462b      	mov	r3, r5
 8012dac:	e7ef      	b.n	8012d8e <__sccl+0x2e>
 8012dae:	7816      	ldrb	r6, [r2, #0]
 8012db0:	2e5d      	cmp	r6, #93	; 0x5d
 8012db2:	d0fa      	beq.n	8012daa <__sccl+0x4a>
 8012db4:	42b3      	cmp	r3, r6
 8012db6:	dcf8      	bgt.n	8012daa <__sccl+0x4a>
 8012db8:	4618      	mov	r0, r3
 8012dba:	3001      	adds	r0, #1
 8012dbc:	4286      	cmp	r6, r0
 8012dbe:	5421      	strb	r1, [r4, r0]
 8012dc0:	dcfb      	bgt.n	8012dba <__sccl+0x5a>
 8012dc2:	43d8      	mvns	r0, r3
 8012dc4:	4430      	add	r0, r6
 8012dc6:	1c5d      	adds	r5, r3, #1
 8012dc8:	42b3      	cmp	r3, r6
 8012dca:	bfa8      	it	ge
 8012dcc:	2000      	movge	r0, #0
 8012dce:	182b      	adds	r3, r5, r0
 8012dd0:	3202      	adds	r2, #2
 8012dd2:	e7de      	b.n	8012d92 <__sccl+0x32>

08012dd4 <_strtoul_l.isra.0>:
 8012dd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012dd8:	4e3b      	ldr	r6, [pc, #236]	; (8012ec8 <_strtoul_l.isra.0+0xf4>)
 8012dda:	4686      	mov	lr, r0
 8012ddc:	468c      	mov	ip, r1
 8012dde:	4660      	mov	r0, ip
 8012de0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8012de4:	5da5      	ldrb	r5, [r4, r6]
 8012de6:	f015 0508 	ands.w	r5, r5, #8
 8012dea:	d1f8      	bne.n	8012dde <_strtoul_l.isra.0+0xa>
 8012dec:	2c2d      	cmp	r4, #45	; 0x2d
 8012dee:	d134      	bne.n	8012e5a <_strtoul_l.isra.0+0x86>
 8012df0:	f89c 4000 	ldrb.w	r4, [ip]
 8012df4:	f04f 0801 	mov.w	r8, #1
 8012df8:	f100 0c02 	add.w	ip, r0, #2
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d05e      	beq.n	8012ebe <_strtoul_l.isra.0+0xea>
 8012e00:	2b10      	cmp	r3, #16
 8012e02:	d10c      	bne.n	8012e1e <_strtoul_l.isra.0+0x4a>
 8012e04:	2c30      	cmp	r4, #48	; 0x30
 8012e06:	d10a      	bne.n	8012e1e <_strtoul_l.isra.0+0x4a>
 8012e08:	f89c 0000 	ldrb.w	r0, [ip]
 8012e0c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8012e10:	2858      	cmp	r0, #88	; 0x58
 8012e12:	d14f      	bne.n	8012eb4 <_strtoul_l.isra.0+0xe0>
 8012e14:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8012e18:	2310      	movs	r3, #16
 8012e1a:	f10c 0c02 	add.w	ip, ip, #2
 8012e1e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012e22:	2500      	movs	r5, #0
 8012e24:	fbb7 f7f3 	udiv	r7, r7, r3
 8012e28:	fb03 f907 	mul.w	r9, r3, r7
 8012e2c:	ea6f 0909 	mvn.w	r9, r9
 8012e30:	4628      	mov	r0, r5
 8012e32:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8012e36:	2e09      	cmp	r6, #9
 8012e38:	d818      	bhi.n	8012e6c <_strtoul_l.isra.0+0x98>
 8012e3a:	4634      	mov	r4, r6
 8012e3c:	42a3      	cmp	r3, r4
 8012e3e:	dd24      	ble.n	8012e8a <_strtoul_l.isra.0+0xb6>
 8012e40:	2d00      	cmp	r5, #0
 8012e42:	db1f      	blt.n	8012e84 <_strtoul_l.isra.0+0xb0>
 8012e44:	4287      	cmp	r7, r0
 8012e46:	d31d      	bcc.n	8012e84 <_strtoul_l.isra.0+0xb0>
 8012e48:	d101      	bne.n	8012e4e <_strtoul_l.isra.0+0x7a>
 8012e4a:	45a1      	cmp	r9, r4
 8012e4c:	db1a      	blt.n	8012e84 <_strtoul_l.isra.0+0xb0>
 8012e4e:	fb00 4003 	mla	r0, r0, r3, r4
 8012e52:	2501      	movs	r5, #1
 8012e54:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8012e58:	e7eb      	b.n	8012e32 <_strtoul_l.isra.0+0x5e>
 8012e5a:	2c2b      	cmp	r4, #43	; 0x2b
 8012e5c:	bf08      	it	eq
 8012e5e:	f89c 4000 	ldrbeq.w	r4, [ip]
 8012e62:	46a8      	mov	r8, r5
 8012e64:	bf08      	it	eq
 8012e66:	f100 0c02 	addeq.w	ip, r0, #2
 8012e6a:	e7c7      	b.n	8012dfc <_strtoul_l.isra.0+0x28>
 8012e6c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8012e70:	2e19      	cmp	r6, #25
 8012e72:	d801      	bhi.n	8012e78 <_strtoul_l.isra.0+0xa4>
 8012e74:	3c37      	subs	r4, #55	; 0x37
 8012e76:	e7e1      	b.n	8012e3c <_strtoul_l.isra.0+0x68>
 8012e78:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8012e7c:	2e19      	cmp	r6, #25
 8012e7e:	d804      	bhi.n	8012e8a <_strtoul_l.isra.0+0xb6>
 8012e80:	3c57      	subs	r4, #87	; 0x57
 8012e82:	e7db      	b.n	8012e3c <_strtoul_l.isra.0+0x68>
 8012e84:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8012e88:	e7e4      	b.n	8012e54 <_strtoul_l.isra.0+0x80>
 8012e8a:	2d00      	cmp	r5, #0
 8012e8c:	da07      	bge.n	8012e9e <_strtoul_l.isra.0+0xca>
 8012e8e:	2322      	movs	r3, #34	; 0x22
 8012e90:	f8ce 3000 	str.w	r3, [lr]
 8012e94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012e98:	b942      	cbnz	r2, 8012eac <_strtoul_l.isra.0+0xd8>
 8012e9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e9e:	f1b8 0f00 	cmp.w	r8, #0
 8012ea2:	d000      	beq.n	8012ea6 <_strtoul_l.isra.0+0xd2>
 8012ea4:	4240      	negs	r0, r0
 8012ea6:	2a00      	cmp	r2, #0
 8012ea8:	d0f7      	beq.n	8012e9a <_strtoul_l.isra.0+0xc6>
 8012eaa:	b10d      	cbz	r5, 8012eb0 <_strtoul_l.isra.0+0xdc>
 8012eac:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8012eb0:	6011      	str	r1, [r2, #0]
 8012eb2:	e7f2      	b.n	8012e9a <_strtoul_l.isra.0+0xc6>
 8012eb4:	2430      	movs	r4, #48	; 0x30
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d1b1      	bne.n	8012e1e <_strtoul_l.isra.0+0x4a>
 8012eba:	2308      	movs	r3, #8
 8012ebc:	e7af      	b.n	8012e1e <_strtoul_l.isra.0+0x4a>
 8012ebe:	2c30      	cmp	r4, #48	; 0x30
 8012ec0:	d0a2      	beq.n	8012e08 <_strtoul_l.isra.0+0x34>
 8012ec2:	230a      	movs	r3, #10
 8012ec4:	e7ab      	b.n	8012e1e <_strtoul_l.isra.0+0x4a>
 8012ec6:	bf00      	nop
 8012ec8:	08013821 	.word	0x08013821

08012ecc <_strtoul_r>:
 8012ecc:	f7ff bf82 	b.w	8012dd4 <_strtoul_l.isra.0>

08012ed0 <__submore>:
 8012ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ed4:	460c      	mov	r4, r1
 8012ed6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8012ed8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012edc:	4299      	cmp	r1, r3
 8012ede:	d11d      	bne.n	8012f1c <__submore+0x4c>
 8012ee0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8012ee4:	f7fb fb9e 	bl	800e624 <_malloc_r>
 8012ee8:	b918      	cbnz	r0, 8012ef2 <__submore+0x22>
 8012eea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ef2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012ef6:	63a3      	str	r3, [r4, #56]	; 0x38
 8012ef8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8012efc:	6360      	str	r0, [r4, #52]	; 0x34
 8012efe:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8012f02:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8012f06:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8012f0a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8012f0e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8012f12:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8012f16:	6020      	str	r0, [r4, #0]
 8012f18:	2000      	movs	r0, #0
 8012f1a:	e7e8      	b.n	8012eee <__submore+0x1e>
 8012f1c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8012f1e:	0077      	lsls	r7, r6, #1
 8012f20:	463a      	mov	r2, r7
 8012f22:	f000 f867 	bl	8012ff4 <_realloc_r>
 8012f26:	4605      	mov	r5, r0
 8012f28:	2800      	cmp	r0, #0
 8012f2a:	d0de      	beq.n	8012eea <__submore+0x1a>
 8012f2c:	eb00 0806 	add.w	r8, r0, r6
 8012f30:	4601      	mov	r1, r0
 8012f32:	4632      	mov	r2, r6
 8012f34:	4640      	mov	r0, r8
 8012f36:	f7fb fb5e 	bl	800e5f6 <memcpy>
 8012f3a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8012f3e:	f8c4 8000 	str.w	r8, [r4]
 8012f42:	e7e9      	b.n	8012f18 <__submore+0x48>

08012f44 <__ascii_wctomb>:
 8012f44:	b149      	cbz	r1, 8012f5a <__ascii_wctomb+0x16>
 8012f46:	2aff      	cmp	r2, #255	; 0xff
 8012f48:	bf85      	ittet	hi
 8012f4a:	238a      	movhi	r3, #138	; 0x8a
 8012f4c:	6003      	strhi	r3, [r0, #0]
 8012f4e:	700a      	strbls	r2, [r1, #0]
 8012f50:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8012f54:	bf98      	it	ls
 8012f56:	2001      	movls	r0, #1
 8012f58:	4770      	bx	lr
 8012f5a:	4608      	mov	r0, r1
 8012f5c:	4770      	bx	lr
	...

08012f60 <__assert_func>:
 8012f60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012f62:	4614      	mov	r4, r2
 8012f64:	461a      	mov	r2, r3
 8012f66:	4b09      	ldr	r3, [pc, #36]	; (8012f8c <__assert_func+0x2c>)
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	4605      	mov	r5, r0
 8012f6c:	68d8      	ldr	r0, [r3, #12]
 8012f6e:	b14c      	cbz	r4, 8012f84 <__assert_func+0x24>
 8012f70:	4b07      	ldr	r3, [pc, #28]	; (8012f90 <__assert_func+0x30>)
 8012f72:	9100      	str	r1, [sp, #0]
 8012f74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012f78:	4906      	ldr	r1, [pc, #24]	; (8012f94 <__assert_func+0x34>)
 8012f7a:	462b      	mov	r3, r5
 8012f7c:	f000 f80e 	bl	8012f9c <fiprintf>
 8012f80:	f000 fa78 	bl	8013474 <abort>
 8012f84:	4b04      	ldr	r3, [pc, #16]	; (8012f98 <__assert_func+0x38>)
 8012f86:	461c      	mov	r4, r3
 8012f88:	e7f3      	b.n	8012f72 <__assert_func+0x12>
 8012f8a:	bf00      	nop
 8012f8c:	20000198 	.word	0x20000198
 8012f90:	08013cb0 	.word	0x08013cb0
 8012f94:	08013cbd 	.word	0x08013cbd
 8012f98:	08013ceb 	.word	0x08013ceb

08012f9c <fiprintf>:
 8012f9c:	b40e      	push	{r1, r2, r3}
 8012f9e:	b503      	push	{r0, r1, lr}
 8012fa0:	4601      	mov	r1, r0
 8012fa2:	ab03      	add	r3, sp, #12
 8012fa4:	4805      	ldr	r0, [pc, #20]	; (8012fbc <fiprintf+0x20>)
 8012fa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8012faa:	6800      	ldr	r0, [r0, #0]
 8012fac:	9301      	str	r3, [sp, #4]
 8012fae:	f000 f871 	bl	8013094 <_vfiprintf_r>
 8012fb2:	b002      	add	sp, #8
 8012fb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8012fb8:	b003      	add	sp, #12
 8012fba:	4770      	bx	lr
 8012fbc:	20000198 	.word	0x20000198

08012fc0 <memmove>:
 8012fc0:	4288      	cmp	r0, r1
 8012fc2:	b510      	push	{r4, lr}
 8012fc4:	eb01 0402 	add.w	r4, r1, r2
 8012fc8:	d902      	bls.n	8012fd0 <memmove+0x10>
 8012fca:	4284      	cmp	r4, r0
 8012fcc:	4623      	mov	r3, r4
 8012fce:	d807      	bhi.n	8012fe0 <memmove+0x20>
 8012fd0:	1e43      	subs	r3, r0, #1
 8012fd2:	42a1      	cmp	r1, r4
 8012fd4:	d008      	beq.n	8012fe8 <memmove+0x28>
 8012fd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012fda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012fde:	e7f8      	b.n	8012fd2 <memmove+0x12>
 8012fe0:	4402      	add	r2, r0
 8012fe2:	4601      	mov	r1, r0
 8012fe4:	428a      	cmp	r2, r1
 8012fe6:	d100      	bne.n	8012fea <memmove+0x2a>
 8012fe8:	bd10      	pop	{r4, pc}
 8012fea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012fee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012ff2:	e7f7      	b.n	8012fe4 <memmove+0x24>

08012ff4 <_realloc_r>:
 8012ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ff6:	4607      	mov	r7, r0
 8012ff8:	4614      	mov	r4, r2
 8012ffa:	460e      	mov	r6, r1
 8012ffc:	b921      	cbnz	r1, 8013008 <_realloc_r+0x14>
 8012ffe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8013002:	4611      	mov	r1, r2
 8013004:	f7fb bb0e 	b.w	800e624 <_malloc_r>
 8013008:	b922      	cbnz	r2, 8013014 <_realloc_r+0x20>
 801300a:	f7ff f9c5 	bl	8012398 <_free_r>
 801300e:	4625      	mov	r5, r4
 8013010:	4628      	mov	r0, r5
 8013012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013014:	f000 fa9a 	bl	801354c <_malloc_usable_size_r>
 8013018:	42a0      	cmp	r0, r4
 801301a:	d20f      	bcs.n	801303c <_realloc_r+0x48>
 801301c:	4621      	mov	r1, r4
 801301e:	4638      	mov	r0, r7
 8013020:	f7fb fb00 	bl	800e624 <_malloc_r>
 8013024:	4605      	mov	r5, r0
 8013026:	2800      	cmp	r0, #0
 8013028:	d0f2      	beq.n	8013010 <_realloc_r+0x1c>
 801302a:	4631      	mov	r1, r6
 801302c:	4622      	mov	r2, r4
 801302e:	f7fb fae2 	bl	800e5f6 <memcpy>
 8013032:	4631      	mov	r1, r6
 8013034:	4638      	mov	r0, r7
 8013036:	f7ff f9af 	bl	8012398 <_free_r>
 801303a:	e7e9      	b.n	8013010 <_realloc_r+0x1c>
 801303c:	4635      	mov	r5, r6
 801303e:	e7e7      	b.n	8013010 <_realloc_r+0x1c>

08013040 <__sfputc_r>:
 8013040:	6893      	ldr	r3, [r2, #8]
 8013042:	3b01      	subs	r3, #1
 8013044:	2b00      	cmp	r3, #0
 8013046:	b410      	push	{r4}
 8013048:	6093      	str	r3, [r2, #8]
 801304a:	da08      	bge.n	801305e <__sfputc_r+0x1e>
 801304c:	6994      	ldr	r4, [r2, #24]
 801304e:	42a3      	cmp	r3, r4
 8013050:	db01      	blt.n	8013056 <__sfputc_r+0x16>
 8013052:	290a      	cmp	r1, #10
 8013054:	d103      	bne.n	801305e <__sfputc_r+0x1e>
 8013056:	f85d 4b04 	ldr.w	r4, [sp], #4
 801305a:	f000 b94b 	b.w	80132f4 <__swbuf_r>
 801305e:	6813      	ldr	r3, [r2, #0]
 8013060:	1c58      	adds	r0, r3, #1
 8013062:	6010      	str	r0, [r2, #0]
 8013064:	7019      	strb	r1, [r3, #0]
 8013066:	4608      	mov	r0, r1
 8013068:	f85d 4b04 	ldr.w	r4, [sp], #4
 801306c:	4770      	bx	lr

0801306e <__sfputs_r>:
 801306e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013070:	4606      	mov	r6, r0
 8013072:	460f      	mov	r7, r1
 8013074:	4614      	mov	r4, r2
 8013076:	18d5      	adds	r5, r2, r3
 8013078:	42ac      	cmp	r4, r5
 801307a:	d101      	bne.n	8013080 <__sfputs_r+0x12>
 801307c:	2000      	movs	r0, #0
 801307e:	e007      	b.n	8013090 <__sfputs_r+0x22>
 8013080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013084:	463a      	mov	r2, r7
 8013086:	4630      	mov	r0, r6
 8013088:	f7ff ffda 	bl	8013040 <__sfputc_r>
 801308c:	1c43      	adds	r3, r0, #1
 801308e:	d1f3      	bne.n	8013078 <__sfputs_r+0xa>
 8013090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013094 <_vfiprintf_r>:
 8013094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013098:	460d      	mov	r5, r1
 801309a:	b09d      	sub	sp, #116	; 0x74
 801309c:	4614      	mov	r4, r2
 801309e:	4698      	mov	r8, r3
 80130a0:	4606      	mov	r6, r0
 80130a2:	b118      	cbz	r0, 80130ac <_vfiprintf_r+0x18>
 80130a4:	6983      	ldr	r3, [r0, #24]
 80130a6:	b90b      	cbnz	r3, 80130ac <_vfiprintf_r+0x18>
 80130a8:	f7fb f9e0 	bl	800e46c <__sinit>
 80130ac:	4b89      	ldr	r3, [pc, #548]	; (80132d4 <_vfiprintf_r+0x240>)
 80130ae:	429d      	cmp	r5, r3
 80130b0:	d11b      	bne.n	80130ea <_vfiprintf_r+0x56>
 80130b2:	6875      	ldr	r5, [r6, #4]
 80130b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80130b6:	07d9      	lsls	r1, r3, #31
 80130b8:	d405      	bmi.n	80130c6 <_vfiprintf_r+0x32>
 80130ba:	89ab      	ldrh	r3, [r5, #12]
 80130bc:	059a      	lsls	r2, r3, #22
 80130be:	d402      	bmi.n	80130c6 <_vfiprintf_r+0x32>
 80130c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80130c2:	f7fb fa96 	bl	800e5f2 <__retarget_lock_acquire_recursive>
 80130c6:	89ab      	ldrh	r3, [r5, #12]
 80130c8:	071b      	lsls	r3, r3, #28
 80130ca:	d501      	bpl.n	80130d0 <_vfiprintf_r+0x3c>
 80130cc:	692b      	ldr	r3, [r5, #16]
 80130ce:	b9eb      	cbnz	r3, 801310c <_vfiprintf_r+0x78>
 80130d0:	4629      	mov	r1, r5
 80130d2:	4630      	mov	r0, r6
 80130d4:	f000 f960 	bl	8013398 <__swsetup_r>
 80130d8:	b1c0      	cbz	r0, 801310c <_vfiprintf_r+0x78>
 80130da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80130dc:	07dc      	lsls	r4, r3, #31
 80130de:	d50e      	bpl.n	80130fe <_vfiprintf_r+0x6a>
 80130e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80130e4:	b01d      	add	sp, #116	; 0x74
 80130e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130ea:	4b7b      	ldr	r3, [pc, #492]	; (80132d8 <_vfiprintf_r+0x244>)
 80130ec:	429d      	cmp	r5, r3
 80130ee:	d101      	bne.n	80130f4 <_vfiprintf_r+0x60>
 80130f0:	68b5      	ldr	r5, [r6, #8]
 80130f2:	e7df      	b.n	80130b4 <_vfiprintf_r+0x20>
 80130f4:	4b79      	ldr	r3, [pc, #484]	; (80132dc <_vfiprintf_r+0x248>)
 80130f6:	429d      	cmp	r5, r3
 80130f8:	bf08      	it	eq
 80130fa:	68f5      	ldreq	r5, [r6, #12]
 80130fc:	e7da      	b.n	80130b4 <_vfiprintf_r+0x20>
 80130fe:	89ab      	ldrh	r3, [r5, #12]
 8013100:	0598      	lsls	r0, r3, #22
 8013102:	d4ed      	bmi.n	80130e0 <_vfiprintf_r+0x4c>
 8013104:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013106:	f7fb fa75 	bl	800e5f4 <__retarget_lock_release_recursive>
 801310a:	e7e9      	b.n	80130e0 <_vfiprintf_r+0x4c>
 801310c:	2300      	movs	r3, #0
 801310e:	9309      	str	r3, [sp, #36]	; 0x24
 8013110:	2320      	movs	r3, #32
 8013112:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013116:	f8cd 800c 	str.w	r8, [sp, #12]
 801311a:	2330      	movs	r3, #48	; 0x30
 801311c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80132e0 <_vfiprintf_r+0x24c>
 8013120:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013124:	f04f 0901 	mov.w	r9, #1
 8013128:	4623      	mov	r3, r4
 801312a:	469a      	mov	sl, r3
 801312c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013130:	b10a      	cbz	r2, 8013136 <_vfiprintf_r+0xa2>
 8013132:	2a25      	cmp	r2, #37	; 0x25
 8013134:	d1f9      	bne.n	801312a <_vfiprintf_r+0x96>
 8013136:	ebba 0b04 	subs.w	fp, sl, r4
 801313a:	d00b      	beq.n	8013154 <_vfiprintf_r+0xc0>
 801313c:	465b      	mov	r3, fp
 801313e:	4622      	mov	r2, r4
 8013140:	4629      	mov	r1, r5
 8013142:	4630      	mov	r0, r6
 8013144:	f7ff ff93 	bl	801306e <__sfputs_r>
 8013148:	3001      	adds	r0, #1
 801314a:	f000 80aa 	beq.w	80132a2 <_vfiprintf_r+0x20e>
 801314e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013150:	445a      	add	r2, fp
 8013152:	9209      	str	r2, [sp, #36]	; 0x24
 8013154:	f89a 3000 	ldrb.w	r3, [sl]
 8013158:	2b00      	cmp	r3, #0
 801315a:	f000 80a2 	beq.w	80132a2 <_vfiprintf_r+0x20e>
 801315e:	2300      	movs	r3, #0
 8013160:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013164:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013168:	f10a 0a01 	add.w	sl, sl, #1
 801316c:	9304      	str	r3, [sp, #16]
 801316e:	9307      	str	r3, [sp, #28]
 8013170:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013174:	931a      	str	r3, [sp, #104]	; 0x68
 8013176:	4654      	mov	r4, sl
 8013178:	2205      	movs	r2, #5
 801317a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801317e:	4858      	ldr	r0, [pc, #352]	; (80132e0 <_vfiprintf_r+0x24c>)
 8013180:	f7ed f83e 	bl	8000200 <memchr>
 8013184:	9a04      	ldr	r2, [sp, #16]
 8013186:	b9d8      	cbnz	r0, 80131c0 <_vfiprintf_r+0x12c>
 8013188:	06d1      	lsls	r1, r2, #27
 801318a:	bf44      	itt	mi
 801318c:	2320      	movmi	r3, #32
 801318e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013192:	0713      	lsls	r3, r2, #28
 8013194:	bf44      	itt	mi
 8013196:	232b      	movmi	r3, #43	; 0x2b
 8013198:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801319c:	f89a 3000 	ldrb.w	r3, [sl]
 80131a0:	2b2a      	cmp	r3, #42	; 0x2a
 80131a2:	d015      	beq.n	80131d0 <_vfiprintf_r+0x13c>
 80131a4:	9a07      	ldr	r2, [sp, #28]
 80131a6:	4654      	mov	r4, sl
 80131a8:	2000      	movs	r0, #0
 80131aa:	f04f 0c0a 	mov.w	ip, #10
 80131ae:	4621      	mov	r1, r4
 80131b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80131b4:	3b30      	subs	r3, #48	; 0x30
 80131b6:	2b09      	cmp	r3, #9
 80131b8:	d94e      	bls.n	8013258 <_vfiprintf_r+0x1c4>
 80131ba:	b1b0      	cbz	r0, 80131ea <_vfiprintf_r+0x156>
 80131bc:	9207      	str	r2, [sp, #28]
 80131be:	e014      	b.n	80131ea <_vfiprintf_r+0x156>
 80131c0:	eba0 0308 	sub.w	r3, r0, r8
 80131c4:	fa09 f303 	lsl.w	r3, r9, r3
 80131c8:	4313      	orrs	r3, r2
 80131ca:	9304      	str	r3, [sp, #16]
 80131cc:	46a2      	mov	sl, r4
 80131ce:	e7d2      	b.n	8013176 <_vfiprintf_r+0xe2>
 80131d0:	9b03      	ldr	r3, [sp, #12]
 80131d2:	1d19      	adds	r1, r3, #4
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	9103      	str	r1, [sp, #12]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	bfbb      	ittet	lt
 80131dc:	425b      	neglt	r3, r3
 80131de:	f042 0202 	orrlt.w	r2, r2, #2
 80131e2:	9307      	strge	r3, [sp, #28]
 80131e4:	9307      	strlt	r3, [sp, #28]
 80131e6:	bfb8      	it	lt
 80131e8:	9204      	strlt	r2, [sp, #16]
 80131ea:	7823      	ldrb	r3, [r4, #0]
 80131ec:	2b2e      	cmp	r3, #46	; 0x2e
 80131ee:	d10c      	bne.n	801320a <_vfiprintf_r+0x176>
 80131f0:	7863      	ldrb	r3, [r4, #1]
 80131f2:	2b2a      	cmp	r3, #42	; 0x2a
 80131f4:	d135      	bne.n	8013262 <_vfiprintf_r+0x1ce>
 80131f6:	9b03      	ldr	r3, [sp, #12]
 80131f8:	1d1a      	adds	r2, r3, #4
 80131fa:	681b      	ldr	r3, [r3, #0]
 80131fc:	9203      	str	r2, [sp, #12]
 80131fe:	2b00      	cmp	r3, #0
 8013200:	bfb8      	it	lt
 8013202:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013206:	3402      	adds	r4, #2
 8013208:	9305      	str	r3, [sp, #20]
 801320a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80132f0 <_vfiprintf_r+0x25c>
 801320e:	7821      	ldrb	r1, [r4, #0]
 8013210:	2203      	movs	r2, #3
 8013212:	4650      	mov	r0, sl
 8013214:	f7ec fff4 	bl	8000200 <memchr>
 8013218:	b140      	cbz	r0, 801322c <_vfiprintf_r+0x198>
 801321a:	2340      	movs	r3, #64	; 0x40
 801321c:	eba0 000a 	sub.w	r0, r0, sl
 8013220:	fa03 f000 	lsl.w	r0, r3, r0
 8013224:	9b04      	ldr	r3, [sp, #16]
 8013226:	4303      	orrs	r3, r0
 8013228:	3401      	adds	r4, #1
 801322a:	9304      	str	r3, [sp, #16]
 801322c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013230:	482c      	ldr	r0, [pc, #176]	; (80132e4 <_vfiprintf_r+0x250>)
 8013232:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013236:	2206      	movs	r2, #6
 8013238:	f7ec ffe2 	bl	8000200 <memchr>
 801323c:	2800      	cmp	r0, #0
 801323e:	d03f      	beq.n	80132c0 <_vfiprintf_r+0x22c>
 8013240:	4b29      	ldr	r3, [pc, #164]	; (80132e8 <_vfiprintf_r+0x254>)
 8013242:	bb1b      	cbnz	r3, 801328c <_vfiprintf_r+0x1f8>
 8013244:	9b03      	ldr	r3, [sp, #12]
 8013246:	3307      	adds	r3, #7
 8013248:	f023 0307 	bic.w	r3, r3, #7
 801324c:	3308      	adds	r3, #8
 801324e:	9303      	str	r3, [sp, #12]
 8013250:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013252:	443b      	add	r3, r7
 8013254:	9309      	str	r3, [sp, #36]	; 0x24
 8013256:	e767      	b.n	8013128 <_vfiprintf_r+0x94>
 8013258:	fb0c 3202 	mla	r2, ip, r2, r3
 801325c:	460c      	mov	r4, r1
 801325e:	2001      	movs	r0, #1
 8013260:	e7a5      	b.n	80131ae <_vfiprintf_r+0x11a>
 8013262:	2300      	movs	r3, #0
 8013264:	3401      	adds	r4, #1
 8013266:	9305      	str	r3, [sp, #20]
 8013268:	4619      	mov	r1, r3
 801326a:	f04f 0c0a 	mov.w	ip, #10
 801326e:	4620      	mov	r0, r4
 8013270:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013274:	3a30      	subs	r2, #48	; 0x30
 8013276:	2a09      	cmp	r2, #9
 8013278:	d903      	bls.n	8013282 <_vfiprintf_r+0x1ee>
 801327a:	2b00      	cmp	r3, #0
 801327c:	d0c5      	beq.n	801320a <_vfiprintf_r+0x176>
 801327e:	9105      	str	r1, [sp, #20]
 8013280:	e7c3      	b.n	801320a <_vfiprintf_r+0x176>
 8013282:	fb0c 2101 	mla	r1, ip, r1, r2
 8013286:	4604      	mov	r4, r0
 8013288:	2301      	movs	r3, #1
 801328a:	e7f0      	b.n	801326e <_vfiprintf_r+0x1da>
 801328c:	ab03      	add	r3, sp, #12
 801328e:	9300      	str	r3, [sp, #0]
 8013290:	462a      	mov	r2, r5
 8013292:	4b16      	ldr	r3, [pc, #88]	; (80132ec <_vfiprintf_r+0x258>)
 8013294:	a904      	add	r1, sp, #16
 8013296:	4630      	mov	r0, r6
 8013298:	f7fb fabe 	bl	800e818 <_printf_float>
 801329c:	4607      	mov	r7, r0
 801329e:	1c78      	adds	r0, r7, #1
 80132a0:	d1d6      	bne.n	8013250 <_vfiprintf_r+0x1bc>
 80132a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80132a4:	07d9      	lsls	r1, r3, #31
 80132a6:	d405      	bmi.n	80132b4 <_vfiprintf_r+0x220>
 80132a8:	89ab      	ldrh	r3, [r5, #12]
 80132aa:	059a      	lsls	r2, r3, #22
 80132ac:	d402      	bmi.n	80132b4 <_vfiprintf_r+0x220>
 80132ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80132b0:	f7fb f9a0 	bl	800e5f4 <__retarget_lock_release_recursive>
 80132b4:	89ab      	ldrh	r3, [r5, #12]
 80132b6:	065b      	lsls	r3, r3, #25
 80132b8:	f53f af12 	bmi.w	80130e0 <_vfiprintf_r+0x4c>
 80132bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80132be:	e711      	b.n	80130e4 <_vfiprintf_r+0x50>
 80132c0:	ab03      	add	r3, sp, #12
 80132c2:	9300      	str	r3, [sp, #0]
 80132c4:	462a      	mov	r2, r5
 80132c6:	4b09      	ldr	r3, [pc, #36]	; (80132ec <_vfiprintf_r+0x258>)
 80132c8:	a904      	add	r1, sp, #16
 80132ca:	4630      	mov	r0, r6
 80132cc:	f7fb fd48 	bl	800ed60 <_printf_i>
 80132d0:	e7e4      	b.n	801329c <_vfiprintf_r+0x208>
 80132d2:	bf00      	nop
 80132d4:	08013944 	.word	0x08013944
 80132d8:	08013964 	.word	0x08013964
 80132dc:	08013924 	.word	0x08013924
 80132e0:	08013c84 	.word	0x08013c84
 80132e4:	08013c8e 	.word	0x08013c8e
 80132e8:	0800e819 	.word	0x0800e819
 80132ec:	0801306f 	.word	0x0801306f
 80132f0:	08013c8a 	.word	0x08013c8a

080132f4 <__swbuf_r>:
 80132f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132f6:	460e      	mov	r6, r1
 80132f8:	4614      	mov	r4, r2
 80132fa:	4605      	mov	r5, r0
 80132fc:	b118      	cbz	r0, 8013306 <__swbuf_r+0x12>
 80132fe:	6983      	ldr	r3, [r0, #24]
 8013300:	b90b      	cbnz	r3, 8013306 <__swbuf_r+0x12>
 8013302:	f7fb f8b3 	bl	800e46c <__sinit>
 8013306:	4b21      	ldr	r3, [pc, #132]	; (801338c <__swbuf_r+0x98>)
 8013308:	429c      	cmp	r4, r3
 801330a:	d12b      	bne.n	8013364 <__swbuf_r+0x70>
 801330c:	686c      	ldr	r4, [r5, #4]
 801330e:	69a3      	ldr	r3, [r4, #24]
 8013310:	60a3      	str	r3, [r4, #8]
 8013312:	89a3      	ldrh	r3, [r4, #12]
 8013314:	071a      	lsls	r2, r3, #28
 8013316:	d52f      	bpl.n	8013378 <__swbuf_r+0x84>
 8013318:	6923      	ldr	r3, [r4, #16]
 801331a:	b36b      	cbz	r3, 8013378 <__swbuf_r+0x84>
 801331c:	6923      	ldr	r3, [r4, #16]
 801331e:	6820      	ldr	r0, [r4, #0]
 8013320:	1ac0      	subs	r0, r0, r3
 8013322:	6963      	ldr	r3, [r4, #20]
 8013324:	b2f6      	uxtb	r6, r6
 8013326:	4283      	cmp	r3, r0
 8013328:	4637      	mov	r7, r6
 801332a:	dc04      	bgt.n	8013336 <__swbuf_r+0x42>
 801332c:	4621      	mov	r1, r4
 801332e:	4628      	mov	r0, r5
 8013330:	f7fd ff80 	bl	8011234 <_fflush_r>
 8013334:	bb30      	cbnz	r0, 8013384 <__swbuf_r+0x90>
 8013336:	68a3      	ldr	r3, [r4, #8]
 8013338:	3b01      	subs	r3, #1
 801333a:	60a3      	str	r3, [r4, #8]
 801333c:	6823      	ldr	r3, [r4, #0]
 801333e:	1c5a      	adds	r2, r3, #1
 8013340:	6022      	str	r2, [r4, #0]
 8013342:	701e      	strb	r6, [r3, #0]
 8013344:	6963      	ldr	r3, [r4, #20]
 8013346:	3001      	adds	r0, #1
 8013348:	4283      	cmp	r3, r0
 801334a:	d004      	beq.n	8013356 <__swbuf_r+0x62>
 801334c:	89a3      	ldrh	r3, [r4, #12]
 801334e:	07db      	lsls	r3, r3, #31
 8013350:	d506      	bpl.n	8013360 <__swbuf_r+0x6c>
 8013352:	2e0a      	cmp	r6, #10
 8013354:	d104      	bne.n	8013360 <__swbuf_r+0x6c>
 8013356:	4621      	mov	r1, r4
 8013358:	4628      	mov	r0, r5
 801335a:	f7fd ff6b 	bl	8011234 <_fflush_r>
 801335e:	b988      	cbnz	r0, 8013384 <__swbuf_r+0x90>
 8013360:	4638      	mov	r0, r7
 8013362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013364:	4b0a      	ldr	r3, [pc, #40]	; (8013390 <__swbuf_r+0x9c>)
 8013366:	429c      	cmp	r4, r3
 8013368:	d101      	bne.n	801336e <__swbuf_r+0x7a>
 801336a:	68ac      	ldr	r4, [r5, #8]
 801336c:	e7cf      	b.n	801330e <__swbuf_r+0x1a>
 801336e:	4b09      	ldr	r3, [pc, #36]	; (8013394 <__swbuf_r+0xa0>)
 8013370:	429c      	cmp	r4, r3
 8013372:	bf08      	it	eq
 8013374:	68ec      	ldreq	r4, [r5, #12]
 8013376:	e7ca      	b.n	801330e <__swbuf_r+0x1a>
 8013378:	4621      	mov	r1, r4
 801337a:	4628      	mov	r0, r5
 801337c:	f000 f80c 	bl	8013398 <__swsetup_r>
 8013380:	2800      	cmp	r0, #0
 8013382:	d0cb      	beq.n	801331c <__swbuf_r+0x28>
 8013384:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8013388:	e7ea      	b.n	8013360 <__swbuf_r+0x6c>
 801338a:	bf00      	nop
 801338c:	08013944 	.word	0x08013944
 8013390:	08013964 	.word	0x08013964
 8013394:	08013924 	.word	0x08013924

08013398 <__swsetup_r>:
 8013398:	4b32      	ldr	r3, [pc, #200]	; (8013464 <__swsetup_r+0xcc>)
 801339a:	b570      	push	{r4, r5, r6, lr}
 801339c:	681d      	ldr	r5, [r3, #0]
 801339e:	4606      	mov	r6, r0
 80133a0:	460c      	mov	r4, r1
 80133a2:	b125      	cbz	r5, 80133ae <__swsetup_r+0x16>
 80133a4:	69ab      	ldr	r3, [r5, #24]
 80133a6:	b913      	cbnz	r3, 80133ae <__swsetup_r+0x16>
 80133a8:	4628      	mov	r0, r5
 80133aa:	f7fb f85f 	bl	800e46c <__sinit>
 80133ae:	4b2e      	ldr	r3, [pc, #184]	; (8013468 <__swsetup_r+0xd0>)
 80133b0:	429c      	cmp	r4, r3
 80133b2:	d10f      	bne.n	80133d4 <__swsetup_r+0x3c>
 80133b4:	686c      	ldr	r4, [r5, #4]
 80133b6:	89a3      	ldrh	r3, [r4, #12]
 80133b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80133bc:	0719      	lsls	r1, r3, #28
 80133be:	d42c      	bmi.n	801341a <__swsetup_r+0x82>
 80133c0:	06dd      	lsls	r5, r3, #27
 80133c2:	d411      	bmi.n	80133e8 <__swsetup_r+0x50>
 80133c4:	2309      	movs	r3, #9
 80133c6:	6033      	str	r3, [r6, #0]
 80133c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80133cc:	81a3      	strh	r3, [r4, #12]
 80133ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80133d2:	e03e      	b.n	8013452 <__swsetup_r+0xba>
 80133d4:	4b25      	ldr	r3, [pc, #148]	; (801346c <__swsetup_r+0xd4>)
 80133d6:	429c      	cmp	r4, r3
 80133d8:	d101      	bne.n	80133de <__swsetup_r+0x46>
 80133da:	68ac      	ldr	r4, [r5, #8]
 80133dc:	e7eb      	b.n	80133b6 <__swsetup_r+0x1e>
 80133de:	4b24      	ldr	r3, [pc, #144]	; (8013470 <__swsetup_r+0xd8>)
 80133e0:	429c      	cmp	r4, r3
 80133e2:	bf08      	it	eq
 80133e4:	68ec      	ldreq	r4, [r5, #12]
 80133e6:	e7e6      	b.n	80133b6 <__swsetup_r+0x1e>
 80133e8:	0758      	lsls	r0, r3, #29
 80133ea:	d512      	bpl.n	8013412 <__swsetup_r+0x7a>
 80133ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80133ee:	b141      	cbz	r1, 8013402 <__swsetup_r+0x6a>
 80133f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80133f4:	4299      	cmp	r1, r3
 80133f6:	d002      	beq.n	80133fe <__swsetup_r+0x66>
 80133f8:	4630      	mov	r0, r6
 80133fa:	f7fe ffcd 	bl	8012398 <_free_r>
 80133fe:	2300      	movs	r3, #0
 8013400:	6363      	str	r3, [r4, #52]	; 0x34
 8013402:	89a3      	ldrh	r3, [r4, #12]
 8013404:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013408:	81a3      	strh	r3, [r4, #12]
 801340a:	2300      	movs	r3, #0
 801340c:	6063      	str	r3, [r4, #4]
 801340e:	6923      	ldr	r3, [r4, #16]
 8013410:	6023      	str	r3, [r4, #0]
 8013412:	89a3      	ldrh	r3, [r4, #12]
 8013414:	f043 0308 	orr.w	r3, r3, #8
 8013418:	81a3      	strh	r3, [r4, #12]
 801341a:	6923      	ldr	r3, [r4, #16]
 801341c:	b94b      	cbnz	r3, 8013432 <__swsetup_r+0x9a>
 801341e:	89a3      	ldrh	r3, [r4, #12]
 8013420:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013424:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013428:	d003      	beq.n	8013432 <__swsetup_r+0x9a>
 801342a:	4621      	mov	r1, r4
 801342c:	4630      	mov	r0, r6
 801342e:	f000 f84d 	bl	80134cc <__smakebuf_r>
 8013432:	89a0      	ldrh	r0, [r4, #12]
 8013434:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013438:	f010 0301 	ands.w	r3, r0, #1
 801343c:	d00a      	beq.n	8013454 <__swsetup_r+0xbc>
 801343e:	2300      	movs	r3, #0
 8013440:	60a3      	str	r3, [r4, #8]
 8013442:	6963      	ldr	r3, [r4, #20]
 8013444:	425b      	negs	r3, r3
 8013446:	61a3      	str	r3, [r4, #24]
 8013448:	6923      	ldr	r3, [r4, #16]
 801344a:	b943      	cbnz	r3, 801345e <__swsetup_r+0xc6>
 801344c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013450:	d1ba      	bne.n	80133c8 <__swsetup_r+0x30>
 8013452:	bd70      	pop	{r4, r5, r6, pc}
 8013454:	0781      	lsls	r1, r0, #30
 8013456:	bf58      	it	pl
 8013458:	6963      	ldrpl	r3, [r4, #20]
 801345a:	60a3      	str	r3, [r4, #8]
 801345c:	e7f4      	b.n	8013448 <__swsetup_r+0xb0>
 801345e:	2000      	movs	r0, #0
 8013460:	e7f7      	b.n	8013452 <__swsetup_r+0xba>
 8013462:	bf00      	nop
 8013464:	20000198 	.word	0x20000198
 8013468:	08013944 	.word	0x08013944
 801346c:	08013964 	.word	0x08013964
 8013470:	08013924 	.word	0x08013924

08013474 <abort>:
 8013474:	b508      	push	{r3, lr}
 8013476:	2006      	movs	r0, #6
 8013478:	f000 f898 	bl	80135ac <raise>
 801347c:	2001      	movs	r0, #1
 801347e:	f7ef fbb7 	bl	8002bf0 <_exit>

08013482 <__swhatbuf_r>:
 8013482:	b570      	push	{r4, r5, r6, lr}
 8013484:	460e      	mov	r6, r1
 8013486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801348a:	2900      	cmp	r1, #0
 801348c:	b096      	sub	sp, #88	; 0x58
 801348e:	4614      	mov	r4, r2
 8013490:	461d      	mov	r5, r3
 8013492:	da07      	bge.n	80134a4 <__swhatbuf_r+0x22>
 8013494:	2300      	movs	r3, #0
 8013496:	602b      	str	r3, [r5, #0]
 8013498:	89b3      	ldrh	r3, [r6, #12]
 801349a:	061a      	lsls	r2, r3, #24
 801349c:	d410      	bmi.n	80134c0 <__swhatbuf_r+0x3e>
 801349e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80134a2:	e00e      	b.n	80134c2 <__swhatbuf_r+0x40>
 80134a4:	466a      	mov	r2, sp
 80134a6:	f000 f89d 	bl	80135e4 <_fstat_r>
 80134aa:	2800      	cmp	r0, #0
 80134ac:	dbf2      	blt.n	8013494 <__swhatbuf_r+0x12>
 80134ae:	9a01      	ldr	r2, [sp, #4]
 80134b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80134b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80134b8:	425a      	negs	r2, r3
 80134ba:	415a      	adcs	r2, r3
 80134bc:	602a      	str	r2, [r5, #0]
 80134be:	e7ee      	b.n	801349e <__swhatbuf_r+0x1c>
 80134c0:	2340      	movs	r3, #64	; 0x40
 80134c2:	2000      	movs	r0, #0
 80134c4:	6023      	str	r3, [r4, #0]
 80134c6:	b016      	add	sp, #88	; 0x58
 80134c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080134cc <__smakebuf_r>:
 80134cc:	898b      	ldrh	r3, [r1, #12]
 80134ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80134d0:	079d      	lsls	r5, r3, #30
 80134d2:	4606      	mov	r6, r0
 80134d4:	460c      	mov	r4, r1
 80134d6:	d507      	bpl.n	80134e8 <__smakebuf_r+0x1c>
 80134d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80134dc:	6023      	str	r3, [r4, #0]
 80134de:	6123      	str	r3, [r4, #16]
 80134e0:	2301      	movs	r3, #1
 80134e2:	6163      	str	r3, [r4, #20]
 80134e4:	b002      	add	sp, #8
 80134e6:	bd70      	pop	{r4, r5, r6, pc}
 80134e8:	ab01      	add	r3, sp, #4
 80134ea:	466a      	mov	r2, sp
 80134ec:	f7ff ffc9 	bl	8013482 <__swhatbuf_r>
 80134f0:	9900      	ldr	r1, [sp, #0]
 80134f2:	4605      	mov	r5, r0
 80134f4:	4630      	mov	r0, r6
 80134f6:	f7fb f895 	bl	800e624 <_malloc_r>
 80134fa:	b948      	cbnz	r0, 8013510 <__smakebuf_r+0x44>
 80134fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013500:	059a      	lsls	r2, r3, #22
 8013502:	d4ef      	bmi.n	80134e4 <__smakebuf_r+0x18>
 8013504:	f023 0303 	bic.w	r3, r3, #3
 8013508:	f043 0302 	orr.w	r3, r3, #2
 801350c:	81a3      	strh	r3, [r4, #12]
 801350e:	e7e3      	b.n	80134d8 <__smakebuf_r+0xc>
 8013510:	4b0d      	ldr	r3, [pc, #52]	; (8013548 <__smakebuf_r+0x7c>)
 8013512:	62b3      	str	r3, [r6, #40]	; 0x28
 8013514:	89a3      	ldrh	r3, [r4, #12]
 8013516:	6020      	str	r0, [r4, #0]
 8013518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801351c:	81a3      	strh	r3, [r4, #12]
 801351e:	9b00      	ldr	r3, [sp, #0]
 8013520:	6163      	str	r3, [r4, #20]
 8013522:	9b01      	ldr	r3, [sp, #4]
 8013524:	6120      	str	r0, [r4, #16]
 8013526:	b15b      	cbz	r3, 8013540 <__smakebuf_r+0x74>
 8013528:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801352c:	4630      	mov	r0, r6
 801352e:	f000 f86b 	bl	8013608 <_isatty_r>
 8013532:	b128      	cbz	r0, 8013540 <__smakebuf_r+0x74>
 8013534:	89a3      	ldrh	r3, [r4, #12]
 8013536:	f023 0303 	bic.w	r3, r3, #3
 801353a:	f043 0301 	orr.w	r3, r3, #1
 801353e:	81a3      	strh	r3, [r4, #12]
 8013540:	89a0      	ldrh	r0, [r4, #12]
 8013542:	4305      	orrs	r5, r0
 8013544:	81a5      	strh	r5, [r4, #12]
 8013546:	e7cd      	b.n	80134e4 <__smakebuf_r+0x18>
 8013548:	0800e405 	.word	0x0800e405

0801354c <_malloc_usable_size_r>:
 801354c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013550:	1f18      	subs	r0, r3, #4
 8013552:	2b00      	cmp	r3, #0
 8013554:	bfbc      	itt	lt
 8013556:	580b      	ldrlt	r3, [r1, r0]
 8013558:	18c0      	addlt	r0, r0, r3
 801355a:	4770      	bx	lr

0801355c <_raise_r>:
 801355c:	291f      	cmp	r1, #31
 801355e:	b538      	push	{r3, r4, r5, lr}
 8013560:	4604      	mov	r4, r0
 8013562:	460d      	mov	r5, r1
 8013564:	d904      	bls.n	8013570 <_raise_r+0x14>
 8013566:	2316      	movs	r3, #22
 8013568:	6003      	str	r3, [r0, #0]
 801356a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801356e:	bd38      	pop	{r3, r4, r5, pc}
 8013570:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013572:	b112      	cbz	r2, 801357a <_raise_r+0x1e>
 8013574:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013578:	b94b      	cbnz	r3, 801358e <_raise_r+0x32>
 801357a:	4620      	mov	r0, r4
 801357c:	f000 f830 	bl	80135e0 <_getpid_r>
 8013580:	462a      	mov	r2, r5
 8013582:	4601      	mov	r1, r0
 8013584:	4620      	mov	r0, r4
 8013586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801358a:	f000 b817 	b.w	80135bc <_kill_r>
 801358e:	2b01      	cmp	r3, #1
 8013590:	d00a      	beq.n	80135a8 <_raise_r+0x4c>
 8013592:	1c59      	adds	r1, r3, #1
 8013594:	d103      	bne.n	801359e <_raise_r+0x42>
 8013596:	2316      	movs	r3, #22
 8013598:	6003      	str	r3, [r0, #0]
 801359a:	2001      	movs	r0, #1
 801359c:	e7e7      	b.n	801356e <_raise_r+0x12>
 801359e:	2400      	movs	r4, #0
 80135a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80135a4:	4628      	mov	r0, r5
 80135a6:	4798      	blx	r3
 80135a8:	2000      	movs	r0, #0
 80135aa:	e7e0      	b.n	801356e <_raise_r+0x12>

080135ac <raise>:
 80135ac:	4b02      	ldr	r3, [pc, #8]	; (80135b8 <raise+0xc>)
 80135ae:	4601      	mov	r1, r0
 80135b0:	6818      	ldr	r0, [r3, #0]
 80135b2:	f7ff bfd3 	b.w	801355c <_raise_r>
 80135b6:	bf00      	nop
 80135b8:	20000198 	.word	0x20000198

080135bc <_kill_r>:
 80135bc:	b538      	push	{r3, r4, r5, lr}
 80135be:	4d07      	ldr	r5, [pc, #28]	; (80135dc <_kill_r+0x20>)
 80135c0:	2300      	movs	r3, #0
 80135c2:	4604      	mov	r4, r0
 80135c4:	4608      	mov	r0, r1
 80135c6:	4611      	mov	r1, r2
 80135c8:	602b      	str	r3, [r5, #0]
 80135ca:	f7ef fb01 	bl	8002bd0 <_kill>
 80135ce:	1c43      	adds	r3, r0, #1
 80135d0:	d102      	bne.n	80135d8 <_kill_r+0x1c>
 80135d2:	682b      	ldr	r3, [r5, #0]
 80135d4:	b103      	cbz	r3, 80135d8 <_kill_r+0x1c>
 80135d6:	6023      	str	r3, [r4, #0]
 80135d8:	bd38      	pop	{r3, r4, r5, pc}
 80135da:	bf00      	nop
 80135dc:	20007628 	.word	0x20007628

080135e0 <_getpid_r>:
 80135e0:	f7ef baee 	b.w	8002bc0 <_getpid>

080135e4 <_fstat_r>:
 80135e4:	b538      	push	{r3, r4, r5, lr}
 80135e6:	4d07      	ldr	r5, [pc, #28]	; (8013604 <_fstat_r+0x20>)
 80135e8:	2300      	movs	r3, #0
 80135ea:	4604      	mov	r4, r0
 80135ec:	4608      	mov	r0, r1
 80135ee:	4611      	mov	r1, r2
 80135f0:	602b      	str	r3, [r5, #0]
 80135f2:	f7ef fb4c 	bl	8002c8e <_fstat>
 80135f6:	1c43      	adds	r3, r0, #1
 80135f8:	d102      	bne.n	8013600 <_fstat_r+0x1c>
 80135fa:	682b      	ldr	r3, [r5, #0]
 80135fc:	b103      	cbz	r3, 8013600 <_fstat_r+0x1c>
 80135fe:	6023      	str	r3, [r4, #0]
 8013600:	bd38      	pop	{r3, r4, r5, pc}
 8013602:	bf00      	nop
 8013604:	20007628 	.word	0x20007628

08013608 <_isatty_r>:
 8013608:	b538      	push	{r3, r4, r5, lr}
 801360a:	4d06      	ldr	r5, [pc, #24]	; (8013624 <_isatty_r+0x1c>)
 801360c:	2300      	movs	r3, #0
 801360e:	4604      	mov	r4, r0
 8013610:	4608      	mov	r0, r1
 8013612:	602b      	str	r3, [r5, #0]
 8013614:	f7ef fb4b 	bl	8002cae <_isatty>
 8013618:	1c43      	adds	r3, r0, #1
 801361a:	d102      	bne.n	8013622 <_isatty_r+0x1a>
 801361c:	682b      	ldr	r3, [r5, #0]
 801361e:	b103      	cbz	r3, 8013622 <_isatty_r+0x1a>
 8013620:	6023      	str	r3, [r4, #0]
 8013622:	bd38      	pop	{r3, r4, r5, pc}
 8013624:	20007628 	.word	0x20007628

08013628 <_init>:
 8013628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801362a:	bf00      	nop
 801362c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801362e:	bc08      	pop	{r3}
 8013630:	469e      	mov	lr, r3
 8013632:	4770      	bx	lr

08013634 <_fini>:
 8013634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013636:	bf00      	nop
 8013638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801363a:	bc08      	pop	{r3}
 801363c:	469e      	mov	lr, r3
 801363e:	4770      	bx	lr
