m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/fouristoOneMuxUsingConditionalStatement
vfouristoOneMuxUsingCaseStatement
!s110 1598338930
!i10b 1
!s100 Q?G9b_<UOhJ_6iz1H9bNL1
I3>D`PH>5jhlVM<jb^>e5c0
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/fouristoOneMuxUsingCaseStatement
w1598338905
8/home/sriram/Documents/Verilog/fouristoOneMuxUsingCaseStatement/fouristoOneMuxUsingCaseStatement.v
F/home/sriram/Documents/Verilog/fouristoOneMuxUsingCaseStatement/fouristoOneMuxUsingCaseStatement.v
L0 3
OV;L;10.5b;63
r1
!s85 0
31
!s108 1598338930.000000
!s107 /home/sriram/Documents/Verilog/fouristoOneMuxUsingCaseStatement/fouristoOneMuxUsingCaseStatement.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/fouristoOneMuxUsingCaseStatement/fouristoOneMuxUsingCaseStatement.v|
!i113 1
o-work work
tCvgOpt 0
nfouristo@one@mux@using@case@statement
