// Seed: 4273582401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_18;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  wire id_5;
  always begin
    id_4[1 : ""] <= id_2;
  end
  wire id_6;
  if (1) begin
    id_7 :
    assert property (@(posedge 1) 1)
    else;
  end else wire id_8;
  wire id_9;
  wire id_10;
  assign id_5 = id_6;
  or (id_3, id_2, id_1, id_11, id_4, id_9, id_10, id_6);
  wire id_11;
  module_0(
      id_11,
      id_5,
      id_10,
      id_9,
      id_9,
      id_5,
      id_6,
      id_10,
      id_11,
      id_10,
      id_10,
      id_3,
      id_5,
      id_10,
      id_9,
      id_3,
      id_8
  );
endmodule
