C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1"   -part LFXP2_5E  -package TN144I  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synlog\report\UART_impl1_premap.xml" -merge_inferred_clocks 0  -top_level_module  top  -implementation  impl1  -oedif  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1.edi"  -conchk_prepass  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1_cck.rpt"   -freq 200.000   -tcl  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\UART.fdc"  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\syntmp\UART_impl1.plg"  -osyn  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_prem.srd"  -prjdir  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\"  -prjname  proj_1  -log  "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synlog\UART_impl1_premap.srr"  -sn  2021.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1" -part LFXP2_5E -package TN144I -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synlog\report\UART_impl1_premap.xml" -merge_inferred_clocks 0 -top_level_module top -implementation impl1 -oedif "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1.edi" -conchk_prepass "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1_cck.rpt" -freq 200.000 -tcl "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\UART.fdc" "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_mult.srs" -flow prepass -gcc_prepass -osrd "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_prem.srd" -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\syntmp\UART_impl1.plg" -osyn "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_prem.srd" -prjdir "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\" -prjname proj_1 -log "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synlog\UART_impl1_premap.srr" -sn 2021.03 -jobname "premap"
rc:1 success:1 runtime:4
file:..\UART_impl1.edi|io:o|time:1651587181|size:737640|exec:0|csum:
file:..\UART_impl1_cck.rpt|io:o|time:1651587653|size:49881|exec:0|csum:
file:..\..\UART.fdc|io:i|time:1651580185|size:426|exec:0|csum:7447F91A806E8A99A2B7797BE380011E
file:..\synwork\UART_impl1_mult.srs|io:i|time:1651587649|size:4883|exec:0|csum:E400D44570C8C10B139439B6512E159D
file:..\synwork\UART_impl1_prem.srd|io:o|time:1651587652|size:221028|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v|io:i|time:1628611868|size:89401|exec:0|csum:DEA28C1C674D46F9EEC2444777ADDD91
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628611868|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\syntmp\UART_impl1.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\synwork\UART_impl1_prem.srd|io:o|time:1651587652|size:221028|exec:0|csum:
file:..\synlog\UART_impl1_premap.srr|io:o|time:1651587653|size:29655|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1633646868|size:42036736|exec:1|csum:184AE1D82114F8176EA5D4186DC7E4B1
