Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Dec 31 12:32:20 2023
| Host         : DESKTOP-5C5TPG5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  579         
TIMING-20  Warning           Non-clocked latch            64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10499)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1806)
5. checking no_input_delay (1)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (64)

1. checking no_clock (10499)
----------------------------
 There are 579 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: BP/delayed_branch_prediction_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: BP/delayed_branch_valid_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: BP/delayed_history_index_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: BP/delayed_history_index_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: BP/delayed_history_index_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: BP/delayed_history_index_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: BP/delayed_history_index_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[174]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[175]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[176]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[177]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[178]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[179]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[180]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[181]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[182]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[183]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[184]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[185]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[186]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[187]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[188]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[189]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[190]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[191]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[192]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[193]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[194]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[195]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[196]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[197]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[198]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[199]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[200]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[201]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[202]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[203]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[204]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[205]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[32]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[33]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[34]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_MEM_1/q_reg[35]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[126]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[127]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[128]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[137]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[145]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[158]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[159]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[160]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[161]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[162]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[163]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[164]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[165]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[166]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[167]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[168]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[169]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[170]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[171]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[172]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[173]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[174]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[175]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[176]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[177]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[178]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[179]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[180]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[181]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[182]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[183]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[184]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[185]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[186]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[187]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[188]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[189]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[190]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[191]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[192]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[193]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[194]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[195]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[196]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[197]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[198]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[199]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[200]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[201]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[202]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[203]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[204]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[205]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[206]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[207]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[208]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[209]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[210]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[211]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[212]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[213]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[214]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[215]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[216]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[217]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[218]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[219]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[220]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[221]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[33]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[34]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[35]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[57]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_EX_1/q_reg[61]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[173]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[174]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[175]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[176]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[177]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[178]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[179]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[180]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[181]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[182]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[183]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[184]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[185]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[186]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[187]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[188]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[189]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[190]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[191]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[192]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[193]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[194]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[195]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[196]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[197]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[198]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[199]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[200]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[201]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[202]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[203]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[204]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[32]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[38]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[40]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_WB_1/q_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1806)
---------------------------------------------------
 There are 1806 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (64)
-----------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1866          inf        0.000                      0                 1866           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1866 Endpoints
Min Delay          1866 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.433ns  (logic 6.908ns (24.295%)  route 21.525ns (75.705%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.959    19.916    BP/predictionOut
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124    20.040 r  BP/hex7_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           1.291    21.331    IF_ID_1/hex7_OBUF[6]_inst_i_3
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.124    21.455 r  IF_ID_1/hex7_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    21.455    EX_MEM_1/hex7_OBUF[0]_inst_i_1_2
    SLICE_X40Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    21.672 r  EX_MEM_1/hex7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.750    23.422    EX_MEM_1/out/out_bus[28]
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.329    23.751 r  EX_MEM_1/hex7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.864    25.615    hex7_OBUF[5]
    F20                  OBUF (Prop_obuf_I_O)         2.818    28.433 r  hex7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.433    hex7[5]
    F20                                                               r  hex7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.373ns  (logic 6.905ns (24.338%)  route 21.468ns (75.662%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.959    19.916    BP/predictionOut
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124    20.040 r  BP/hex7_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           1.291    21.331    IF_ID_1/hex7_OBUF[6]_inst_i_3
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.124    21.455 r  IF_ID_1/hex7_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    21.455    EX_MEM_1/hex7_OBUF[0]_inst_i_1_2
    SLICE_X40Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    21.672 r  EX_MEM_1/hex7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.749    23.421    EX_MEM_1/out/out_bus[28]
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.327    23.748 r  EX_MEM_1/hex7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808    25.556    hex7_OBUF[3]
    G18                  OBUF (Prop_obuf_I_O)         2.817    28.373 r  hex7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.373    hex7[3]
    G18                                                               r  hex7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.224ns  (logic 6.900ns (24.447%)  route 21.324ns (75.553%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.959    19.916    BP/predictionOut
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124    20.040 r  BP/hex7_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           1.291    21.331    IF_ID_1/hex7_OBUF[6]_inst_i_3
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.124    21.455 r  IF_ID_1/hex7_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    21.455    EX_MEM_1/hex7_OBUF[0]_inst_i_1_2
    SLICE_X40Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    21.672 r  EX_MEM_1/hex7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.750    23.422    EX_MEM_1/out/out_bus[28]
    SLICE_X43Y65         LUT4 (Prop_lut4_I3_O)        0.327    23.749 r  EX_MEM_1/hex7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664    25.412    hex7_OBUF[1]
    H20                  OBUF (Prop_obuf_I_O)         2.812    28.224 r  hex7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.224    hex7[1]
    H20                                                               r  hex7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.161ns  (logic 6.679ns (23.718%)  route 21.482ns (76.282%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.959    19.916    BP/predictionOut
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124    20.040 r  BP/hex7_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           1.291    21.331    IF_ID_1/hex7_OBUF[6]_inst_i_3
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.124    21.455 r  IF_ID_1/hex7_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    21.455    EX_MEM_1/hex7_OBUF[0]_inst_i_1_2
    SLICE_X40Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    21.672 r  EX_MEM_1/hex7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.750    23.422    EX_MEM_1/out/out_bus[28]
    SLICE_X43Y65         LUT4 (Prop_lut4_I3_O)        0.299    23.721 r  EX_MEM_1/hex7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.821    25.542    hex7_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         2.619    28.161 r  hex7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.161    hex7[4]
    G17                                                               r  hex7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.013ns  (logic 6.676ns (23.832%)  route 21.337ns (76.168%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.959    19.916    BP/predictionOut
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124    20.040 r  BP/hex7_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           1.291    21.331    IF_ID_1/hex7_OBUF[6]_inst_i_3
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.124    21.455 r  IF_ID_1/hex7_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    21.455    EX_MEM_1/hex7_OBUF[0]_inst_i_1_2
    SLICE_X40Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    21.672 r  EX_MEM_1/hex7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.750    23.422    EX_MEM_1/out/out_bus[28]
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.299    23.721 r  EX_MEM_1/hex7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.676    25.397    hex7_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         2.616    28.013 r  hex7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.013    hex7[0]
    G19                                                               r  hex7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.999ns  (logic 6.672ns (23.828%)  route 21.327ns (76.172%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.959    19.916    BP/predictionOut
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124    20.040 f  BP/hex7_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           1.291    21.331    IF_ID_1/hex7_OBUF[6]_inst_i_3
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.124    21.455 f  IF_ID_1/hex7_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    21.455    EX_MEM_1/hex7_OBUF[0]_inst_i_1_2
    SLICE_X40Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    21.672 f  EX_MEM_1/hex7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.749    23.421    EX_MEM_1/out/out_bus[28]
    SLICE_X43Y65         LUT4 (Prop_lut4_I1_O)        0.299    23.720 r  EX_MEM_1/hex7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    25.387    hex7_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         2.612    27.999 r  hex7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.999    hex7[2]
    J20                                                               r  hex7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.984ns  (logic 6.675ns (23.853%)  route 21.309ns (76.147%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.959    19.916    BP/predictionOut
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.124    20.040 r  BP/hex7_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           1.291    21.331    IF_ID_1/hex7_OBUF[6]_inst_i_3
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.124    21.455 r  IF_ID_1/hex7_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    21.455    EX_MEM_1/hex7_OBUF[0]_inst_i_1_2
    SLICE_X40Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    21.672 r  EX_MEM_1/hex7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.545    23.217    EX_MEM_1/out/out_bus[28]
    SLICE_X43Y65         LUT4 (Prop_lut4_I1_O)        0.299    23.516 r  EX_MEM_1/hex7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853    25.369    hex7_OBUF[6]
    F19                  OBUF (Prop_obuf_I_O)         2.615    27.984 r  hex7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.984    hex7[6]
    F19                                                               r  hex7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex6[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.649ns  (logic 6.950ns (25.136%)  route 20.699ns (74.864%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.685    19.642    BP/predictionOut
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.124    19.766 r  BP/hex6_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.073    20.839    ID_EX_1/hex6_OBUF[6]_inst_i_2
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.124    20.963 r  ID_EX_1/hex6_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    20.963    EX_MEM_1/hex6_OBUF[0]_inst_i_1_0
    SLICE_X36Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    21.180 r  EX_MEM_1/hex6_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.420    22.600    EX_MEM_1/out/out_bus[27]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.327    22.927 r  EX_MEM_1/hex6_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.860    24.787    hex6_OBUF[3]
    K14                  OBUF (Prop_obuf_I_O)         2.862    27.649 r  hex6_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.649    hex6[3]
    K14                                                               r  hex6[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex6[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.421ns  (logic 6.913ns (25.209%)  route 20.508ns (74.791%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.685    19.642    BP/predictionOut
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.124    19.766 r  BP/hex6_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.073    20.839    ID_EX_1/hex6_OBUF[6]_inst_i_2
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.124    20.963 r  ID_EX_1/hex6_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    20.963    EX_MEM_1/hex6_OBUF[0]_inst_i_1_0
    SLICE_X36Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    21.180 r  EX_MEM_1/hex6_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.415    22.595    EX_MEM_1/out/out_bus[27]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.325    22.920 r  EX_MEM_1/hex6_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674    24.594    hex6_OBUF[1]
    N15                  OBUF (Prop_obuf_I_O)         2.827    27.421 r  hex6_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.421    hex6[1]
    N15                                                               r  hex6[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hex6[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.319ns  (logic 6.901ns (25.259%)  route 20.419ns (74.741%))
  Logic Levels:           22  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[35]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  EX_MEM_1/q_reg[35]/Q
                         net (fo=37, routed)          1.295     1.819    EX_MEM_1/Q[8]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     1.943 f  EX_MEM_1/flags_EX_OBUF[3]_inst_i_13/O
                         net (fo=36, routed)          3.084     5.028    MEM_WB_1/control_1[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.152 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_12/O
                         net (fo=32, routed)          2.907     8.059    MEM_WB_1/flags_EX_OBUF[3]_inst_i_12_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  MEM_WB_1/q[177]_i_5/O
                         net (fo=3, routed)           1.153     9.336    ID_EX_1/operand_1_EX[2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.460 r  ID_EX_1/q[177]_i_9/O
                         net (fo=1, routed)           0.000     9.460    MEM_WB_1/S[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.858 r  MEM_WB_1/q_reg[177]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.858    MEM_WB_1/q_reg[177]_i_2_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.972 r  MEM_WB_1/q_reg[181]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.972    MEM_WB_1/q_reg[181]_i_2_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.086 r  MEM_WB_1/q_reg[185]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.086    MEM_WB_1/q_reg[185]_i_2_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  MEM_WB_1/q_reg[189]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.200    MEM_WB_1/q_reg[189]_i_2_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  MEM_WB_1/q_reg[193]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    MEM_WB_1/q_reg[193]_i_2_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  MEM_WB_1/q_reg[197]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.428    MEM_WB_1/q_reg[197]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  MEM_WB_1/q_reg[201]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.542    MEM_WB_1/q_reg[201]_i_2_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.798 r  MEM_WB_1/flags_EX_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.829    11.627    pcreg/flags_EX_OBUF[0]_inst_i_2_0[2]
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.335    11.962 r  pcreg/flags_EX_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.164    12.126    pcreg/flags_EX_OBUF[0]_inst_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.355    12.481 r  pcreg/flags_EX_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.156    13.637    ID_EX_1/hex0_OBUF[6]_inst_i_51_3
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.761 r  ID_EX_1/predictor_table_reg[0][1]_i_10/O
                         net (fo=70, routed)          3.072    16.833    BP/PCSrc_EX
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.957 r  BP/q[31]_i_5/O
                         net (fo=64, routed)          2.685    19.642    BP/predictionOut
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.124    19.766 r  BP/hex6_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.073    20.839    ID_EX_1/hex6_OBUF[6]_inst_i_2
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.124    20.963 r  ID_EX_1/hex6_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    20.963    EX_MEM_1/hex6_OBUF[0]_inst_i_1_0
    SLICE_X36Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    21.180 r  EX_MEM_1/hex6_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.140    22.320    EX_MEM_1/out/out_bus[27]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.328    22.648 r  EX_MEM_1/hex6_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.860    24.508    hex6_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         2.812    27.319 r  hex6_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.319    hex6[5]
    H15                                                               r  hex6[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B/PC_4_IF_prev_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/PC_4_IF_prev2_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.146ns (73.026%)  route 0.054ns (26.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDCE                         0.000     0.000 r  B/PC_4_IF_prev_reg[20]/C
    SLICE_X26Y39         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  B/PC_4_IF_prev_reg[20]/Q
                         net (fo=1, routed)           0.054     0.200    B/PC_4_IF_prev[20]
    SLICE_X27Y39         FDCE                                         r  B/PC_4_IF_prev2_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID_1/q_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.146ns (68.214%)  route 0.068ns (31.786%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE                         0.000     0.000 r  pcreg/q_reg[5]/C
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  pcreg/q_reg[5]/Q
                         net (fo=4, routed)           0.068     0.214    IF_ID_1/q_reg[63]_1[5]
    SLICE_X29Y33         FDCE                                         r  IF_ID_1/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID_1/q_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.146ns (68.194%)  route 0.068ns (31.806%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE                         0.000     0.000 r  pcreg/q_reg[0]/C
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  pcreg/q_reg[0]/Q
                         net (fo=4, routed)           0.068     0.214    IF_ID_1/q_reg[63]_1[0]
    SLICE_X31Y30         FDCE                                         r  IF_ID_1/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcreg/q_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID_1/q_reg[55]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.146ns (64.554%)  route 0.080ns (35.446%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE                         0.000     0.000 r  pcreg/q_reg[23]/C
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  pcreg/q_reg[23]/Q
                         net (fo=4, routed)           0.080     0.226    IF_ID_1/q_reg[63]_1[23]
    SLICE_X31Y41         FDCE                                         r  IF_ID_1/q_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcreg/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID_1/q_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.146ns (64.554%)  route 0.080ns (35.446%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE                         0.000     0.000 r  pcreg/q_reg[28]/C
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  pcreg/q_reg[28]/Q
                         net (fo=4, routed)           0.080     0.226    IF_ID_1/q_reg[63]_1[28]
    SLICE_X29Y42         FDCE                                         r  IF_ID_1/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ID_EX_1/q_reg[72]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EX_MEM_1/q_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.133ns (57.089%)  route 0.100ns (42.911%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE                         0.000     0.000 r  ID_EX_1/q_reg[72]/C
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  ID_EX_1/q_reg[72]/Q
                         net (fo=1, routed)           0.100     0.233    EX_MEM_1/q[21]
    SLICE_X40Y36         FDCE                                         r  EX_MEM_1/q_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID_1/q_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.146ns (61.250%)  route 0.092ns (38.750%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE                         0.000     0.000 r  pcreg/q_reg[2]/C
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  pcreg/q_reg[2]/Q
                         net (fo=12, routed)          0.092     0.238    IF_ID_1/q_reg[63]_1[2]
    SLICE_X29Y30         FDCE                                         r  IF_ID_1/q_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_1/q_reg[51]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_WB_1/q_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.133ns (54.045%)  route 0.113ns (45.955%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  EX_MEM_1/q_reg[51]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  EX_MEM_1/q_reg[51]/Q
                         net (fo=2, routed)           0.113     0.246    MEM_WB_1/q_reg[204]_0[15]
    SLICE_X43Y32         FDCE                                         r  MEM_WB_1/q_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcreg/q_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID_1/q_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.167ns (67.548%)  route 0.080ns (32.452%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE                         0.000     0.000 r  pcreg/q_reg[25]/C
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  pcreg/q_reg[25]/Q
                         net (fo=4, routed)           0.080     0.247    IF_ID_1/q_reg[63]_1[25]
    SLICE_X30Y40         FDCE                                         r  IF_ID_1/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcreg/q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IF_ID_1/q_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.167ns (67.531%)  route 0.080ns (32.469%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE                         0.000     0.000 r  pcreg/q_reg[27]/C
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  pcreg/q_reg[27]/Q
                         net (fo=4, routed)           0.080     0.247    IF_ID_1/q_reg[63]_1[27]
    SLICE_X30Y41         FDCE                                         r  IF_ID_1/q_reg[59]/D
  -------------------------------------------------------------------    -------------------





