Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 12 21:03:27 2021
| Host         : DESKTOP-JHK21PS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_du_top_control_sets_placed.rpt
| Design       : top_du_top
| Device       : xc7a50t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |              65 |           19 |
| No           | Yes                   | No                     |              22 |           11 |
| Yes          | No                    | No                     |              23 |           11 |
| Yes          | No                    | Yes                    |              50 |           23 |
| Yes          | Yes                   | No                     |              50 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                       | VGA/VGA/VGA_hs                        | BTN/CLOCK/CLOCK_Hz/AR[0]              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       | VGA/VGA/VGA_vs_i_1_n_0                | BTN/CLOCK/CLOCK_Hz/AR[0]              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                                       |                                       |                4 |              6 |         1.50 |
|  BTN/CLOCK/CLOCK_25M/CE_25M_reg_0[0] |                                       | BTN/CLOCK/CLOCK_Hz/AR[0]              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                       | BTN/BUTT/s_direction_reg[1]_1[0]      | BTN/CLOCK/CLOCK_Hz/AR[0]              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                       | BTN/BUTT/E[0]                         | BTN/CLOCK/CLOCK_Hz/AR[0]              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                       | VGA/VGA/v_counter                     | BTN/CLOCK/CLOCK_Hz/AR[0]              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                       | VGA/RST/cpt0                          | VGA/RST/cpt[0]_i_1_n_0                |                9 |             14 |         1.56 |
|  clk_IBUF_BUFG                       | BTN/CLOCK/CLOCK_3Khz/CE_3k_reg_0[0]   | BTN/CLOCK/CLOCK_Hz/AR[0]              |                9 |             14 |         1.56 |
|  clk_IBUF_BUFG                       | BTN/CLOCK/CLOCK_25M/E[0]              | BTN/CLOCK/CLOCK_Hz/AR[0]              |               10 |             20 |         2.00 |
|  clk_IBUF_BUFG                       | VGA/RST/addr_mem0                     |                                       |               11 |             23 |         2.09 |
|  clk_IBUF_BUFG                       | VGA/VGA/pix_read_addr_rep[13]_i_2_n_0 | VGA/VGA/pix_read_addr_rep[13]_i_1_n_0 |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                       |                                       | BTN/CLOCK/CLOCK_Hz/AR[0]              |               26 |             79 |         3.04 |
+--------------------------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+


