/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [12:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [28:0] celloutsig_0_11z;
  reg [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [26:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire [36:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [26:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [24:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [19:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [16:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_53z;
  wire [3:0] celloutsig_0_54z;
  wire [15:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [6:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_64z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [11:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [23:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_93z;
  wire [25:0] celloutsig_0_94z;
  wire [38:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [13:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [39:0] celloutsig_1_15z;
  wire [18:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(celloutsig_0_34z | celloutsig_0_3z);
  assign celloutsig_0_71z = ~(celloutsig_0_42z[1] | celloutsig_0_13z);
  assign celloutsig_0_74z = ~(celloutsig_0_17z[4] | celloutsig_0_55z[1]);
  assign celloutsig_0_10z = ~(in_data[77] | celloutsig_0_8z[0]);
  assign celloutsig_0_13z = ~(celloutsig_0_4z | celloutsig_0_2z[11]);
  assign celloutsig_0_35z = ~celloutsig_0_11z[12];
  assign celloutsig_1_2z = ~celloutsig_1_1z[1];
  assign celloutsig_1_5z = ~in_data[145];
  assign celloutsig_0_75z = ~((celloutsig_0_38z[6] | celloutsig_0_74z) & celloutsig_0_64z[11]);
  assign celloutsig_0_80z = ~((celloutsig_0_45z | celloutsig_0_75z) & celloutsig_0_36z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_0z[2]);
  assign celloutsig_1_12z = ~((celloutsig_1_3z | celloutsig_1_6z) & celloutsig_1_3z);
  assign celloutsig_1_14z = ~((celloutsig_1_4z[1] | celloutsig_1_5z) & celloutsig_1_0z[4]);
  assign celloutsig_1_11z = celloutsig_1_0z[6] | ~(celloutsig_1_0z[3]);
  assign celloutsig_0_20z = celloutsig_0_9z[37] | ~(celloutsig_0_5z[5]);
  assign celloutsig_0_3z = celloutsig_0_0z[1] ^ celloutsig_0_0z[2];
  assign celloutsig_0_0z = in_data[37:35] + in_data[16:14];
  assign celloutsig_0_7z = { celloutsig_0_2z[18], celloutsig_0_5z } + { celloutsig_0_1z[20:14], celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_15z[16:14], celloutsig_1_14z, celloutsig_1_3z } + celloutsig_1_1z;
  assign celloutsig_0_21z = celloutsig_0_2z[9:5] + { celloutsig_0_11z[20:17], celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_16z[25:24], celloutsig_0_20z } + celloutsig_0_14z[8:6];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_10z, celloutsig_0_30z };
  always_ff @(posedge clkin_data[192], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 13'h0000;
    else _01_ <= { in_data[141:133], celloutsig_1_4z };
  assign celloutsig_0_14z = celloutsig_0_8z[15:5] & celloutsig_0_11z[20:10];
  assign celloutsig_0_15z = celloutsig_0_11z[5:2] & celloutsig_0_12z[4:1];
  assign celloutsig_0_2z = celloutsig_0_1z[21:2] & { in_data[54:38], celloutsig_0_0z };
  assign celloutsig_0_54z = celloutsig_0_21z[4:1] / { 1'h1, celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_51z };
  assign celloutsig_0_93z = { celloutsig_0_8z[10:8], celloutsig_0_15z, celloutsig_0_46z, celloutsig_0_71z } / { 1'h1, celloutsig_0_73z[9:3], celloutsig_0_4z };
  assign celloutsig_1_4z = celloutsig_1_1z[4:1] / { 1'h1, celloutsig_1_0z[5:3] };
  assign celloutsig_0_11z = { in_data[60:55], celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z[2:1], in_data[0] };
  assign celloutsig_0_16z = { celloutsig_0_2z[15:0], celloutsig_0_12z } / { 1'h1, celloutsig_0_15z[1], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_3z = { celloutsig_1_0z[2:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >= { in_data[150:132], celloutsig_1_2z };
  assign celloutsig_0_57z = { _00_[7:3], celloutsig_0_38z } && { _00_, celloutsig_0_40z };
  assign celloutsig_0_45z = { celloutsig_0_9z[26:3], celloutsig_0_29z } || { celloutsig_0_1z[23:7], celloutsig_0_23z, celloutsig_0_21z };
  assign celloutsig_0_6z = celloutsig_0_1z[17:6] || celloutsig_0_1z[13:2];
  assign celloutsig_0_42z = celloutsig_0_5z[5] ? { celloutsig_0_31z[15:12], celloutsig_0_23z } : celloutsig_0_26z[7:1];
  assign celloutsig_1_9z = celloutsig_1_3z ? { _01_[7:1], celloutsig_1_6z, celloutsig_1_6z } : in_data[177:169];
  assign celloutsig_0_18z = celloutsig_0_2z[10] ? { in_data[72:47], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z } : celloutsig_0_9z[36:0];
  assign celloutsig_0_38z = - { celloutsig_0_12z[8:6], celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_64z = - celloutsig_0_1z[17:2];
  assign celloutsig_0_8z = - { in_data[21:8], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_9z = - { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_7z = - { celloutsig_1_0z[4:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_33z = - celloutsig_0_1z[26:24];
  assign celloutsig_0_51z = { celloutsig_0_14z[8:2], celloutsig_0_14z, celloutsig_0_46z, celloutsig_0_13z, celloutsig_0_10z } !== celloutsig_0_16z[23:3];
  assign celloutsig_0_68z = celloutsig_0_64z[14:9] !== { celloutsig_0_1z[5:4], celloutsig_0_54z };
  assign celloutsig_0_36z = & { celloutsig_0_33z, celloutsig_0_23z[1] };
  assign celloutsig_0_4z = ~^ { celloutsig_0_0z[1], celloutsig_0_0z };
  assign celloutsig_0_24z = ~^ celloutsig_0_14z[8:4];
  assign celloutsig_0_29z = ~^ { celloutsig_0_9z[34:27], celloutsig_0_5z, celloutsig_0_26z };
  assign celloutsig_0_34z = ~^ celloutsig_0_15z[2:0];
  assign celloutsig_0_40z = ^ { celloutsig_0_1z[24:18], celloutsig_0_34z };
  assign celloutsig_0_43z = ^ celloutsig_0_22z[15:9];
  assign celloutsig_1_15z = { celloutsig_1_13z[0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, _01_, celloutsig_1_3z, celloutsig_1_10z } << { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_16z = in_data[134:116] << { in_data[129:118], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_1z = { in_data[53:30], celloutsig_0_0z } << { in_data[41:18], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_15z[1:0], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_15z } << { celloutsig_0_14z[9:4], celloutsig_0_14z };
  assign celloutsig_0_41z = celloutsig_0_0z >> { celloutsig_0_9z[27:26], celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_9z[2:0], celloutsig_1_3z, celloutsig_1_6z } >> celloutsig_1_1z;
  assign celloutsig_0_28z = { celloutsig_0_12z[10:3], celloutsig_0_5z } >> celloutsig_0_18z[29:15];
  assign celloutsig_0_5z = celloutsig_0_2z[14:8] <<< celloutsig_0_1z[15:9];
  assign celloutsig_0_26z = { celloutsig_0_8z[22:18], celloutsig_0_24z, celloutsig_0_23z } <<< { in_data[92:88], celloutsig_0_15z };
  assign celloutsig_0_31z = { celloutsig_0_12z[9:8], celloutsig_0_28z } <<< { celloutsig_0_17z[16:2], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_73z = { celloutsig_0_26z[0], celloutsig_0_30z } >>> { celloutsig_0_0z, celloutsig_0_43z, celloutsig_0_54z, celloutsig_0_15z };
  assign celloutsig_1_1z = celloutsig_1_0z[6:2] >>> in_data[109:105];
  assign celloutsig_0_53z = { celloutsig_0_14z[8:6], celloutsig_0_45z } - { celloutsig_0_42z[5:3], celloutsig_0_4z };
  assign celloutsig_0_55z = in_data[37:22] - { celloutsig_0_18z[23:9], celloutsig_0_6z };
  assign celloutsig_0_94z = { celloutsig_0_9z[29:8], celloutsig_0_53z } - { celloutsig_0_14z[10:2], celloutsig_0_68z, celloutsig_0_30z, celloutsig_0_80z, celloutsig_0_41z, celloutsig_0_57z };
  assign celloutsig_1_0z = in_data[152:146] - in_data[160:154];
  assign celloutsig_1_18z = { celloutsig_1_1z[4], celloutsig_1_12z, celloutsig_1_5z } - { celloutsig_1_16z[0], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_19z = celloutsig_0_1z[13:10] - celloutsig_0_8z[12:9];
  assign celloutsig_0_22z = { celloutsig_0_14z[9:0], celloutsig_0_15z, celloutsig_0_12z } - { celloutsig_0_12z[8:4], celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_0z, celloutsig_0_7z } - { celloutsig_0_17z[10:9], celloutsig_0_26z };
  always_latch
    if (clkin_data[160]) celloutsig_1_13z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_13z = { celloutsig_1_9z[7:0], celloutsig_1_10z, celloutsig_1_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_12z = { in_data[56], celloutsig_0_0z, celloutsig_0_5z };
  assign { out_data[130:128], out_data[100:96], out_data[40:32], out_data[25:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
