

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Oct 10 12:48:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.263|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  115|  116|  114|  114| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+--------------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |                                                               |                                                              |  Latency  |  Interval |                   Pipeline                  |
        |                            Instance                           |                            Module                            | min | max | min | max |                     Type                    |
        +---------------------------------------------------------------+--------------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0   |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s   |  115|  116|  114|  114| loop rewind(delay=0 initiation interval(s)) |
        |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0  |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s  |  115|  116|  114|  114| loop rewind(delay=0 initiation interval(s)) |
        |myproject_entry181_U0                                          |myproject_entry181                                            |    0|    0|    0|    0|                     none                    |
        +---------------------------------------------------------------+--------------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        6|    -|
|FIFO                 |      102|      -|     1844|     1794|    -|
|Instance             |        -|      -|     7487|     3665|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      102|      0|     9331|     5465|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        7|      0|        1|        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        2|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+------+-----+
    |                            Instance                           |                            Module                            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+------+-----+
    |myproject_entry181_U0                                          |myproject_entry181                                            |        0|      0|     3|    47|    0|
    |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0  |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s  |        0|      0|  3742|  1809|    0|
    |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0   |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s   |        0|      0|  3742|  1809|    0|
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                          |                                                              |        0|      0|  7487|  3665|    0|
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+-----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |input_1_V_c1_U  |       51|  922|   0|    -|     2|  912|     1824|
    |input_1_V_c_U   |       51|  922|   0|    -|     2|  912|     1824|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |Total           |      102| 1844|   0|    0|     4| 1824|     3648|
    +----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                        |    and   |      0|  0|   2|           1|           1|
    |myproject_entry181_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|   6|           3|           3|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|input_1_V         |  in |  912|   ap_vld   |    input_1_V   |    pointer   |
|input_1_V_ap_vld  |  in |    1|   ap_vld   |    input_1_V   |    pointer   |
|layer6_out_0_V    |  in |   16|   ap_vld   | layer6_out_0_V |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    myproject   | return value |
+------------------+-----+-----+------------+----------------+--------------+

