(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : fpga_ccd_3.brd                                )
(    Software Version : 17.4S017                                      )
(    Date/Time        : Fri Jun 18 00:25:37 2021                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'f:\pcb\cadence_pcb\fpga_ccd\netlist'
Design Directory:            'F:/PCB/Cadence_PCB/FPGA_CCD/allegro'
Old design name:             'F:/PCB/Cadence_PCB/FPGA_CCD/allegro/fpga_ccd_3.brd'
New design name:             'F:/PCB/Cadence_PCB/FPGA_CCD/allegro/fpga_ccd_3.brd'

CmdLine: netrev.exe -y 1 -v -n -i f:\pcb\cadence_pcb\fpga_ccd\netlist F:/PCB/Cadence_PCB/FPGA_CCD/allegro/fpga_ccd_3.brd F:/PCB/Cadence_PCB/FPGA_CCD/allegro/fpga_ccd_3.brd

------ Preparing to read pst files ------

Starting to read f:/pcb/cadence_pcb/fpga_ccd/netlist/pstchip.dat 
   Finished reading f:/pcb/cadence_pcb/fpga_ccd/netlist/pstchip.dat (00:00:00.36)
Starting to read f:/pcb/cadence_pcb/fpga_ccd/netlist/pstxprt.dat 
   Finished reading f:/pcb/cadence_pcb/fpga_ccd/netlist/pstxprt.dat (00:00:00.00)
Starting to read f:/pcb/cadence_pcb/fpga_ccd/netlist/pstxnet.dat 
   Finished reading f:/pcb/cadence_pcb/fpga_ccd/netlist/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Override Import
	Constraint File:    f:/pcb/cadence_pcb/fpga_ccd/netlist/pstcmdb.dat
	Start time: Fri Jun 18 00:25:37 2021
===========================================================
===========================================================
Finished Constraint Update	Time: Fri Jun 18 00:25:37 2021
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           D:/OrCAD/Cadence/Cadence_SPB_17.4-2019/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/OrCAD/Cadence/Cadence_SPB_17.4-2019/share/local/pcb/symbols 
           D:/OrCAD/Cadence/Cadence_SPB_17.4-2019/share/pcb/pcb_lib/symbols 
           D:/OrCAD/Cadence/Cadence_SPB_17.4-2019/share/pcb/allegrolib/symbols 
           D:/OrCAD/Cadence/Cadence_SPB_17.4-2019/share/local/pcb/symbols 
           F:/PCB/lib/Cadence_lib/Download 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/OrCAD/Cadence/Cadence_SPB_17.4-2019/share/local/pcb/padstacks 
           D:/OrCAD/Cadence/Cadence_SPB_17.4-2019/share/pcb/pcb_lib/symbols 
           D:/OrCAD/Cadence/Cadence_SPB_17.4-2019/share/pcb/allegrolib/symbols 
           D:/OrCAD/Cadence/Cadence_SPB_17.4-2019/share/local/pcb/padstacks 
           F:/PCB/lib/Cadence_lib/Download 


------ Summary Statistics ------


netrev run on Jun 18 0:25:36 2021
   DESIGN NAME : 'FPGA_CCD'
   PACKAGING ON Apr 19 2021 16:22:31

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:52
elapsed time  0:00:01

