# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 16:43:40  November 03, 2016
#
# -------------------------------------------------------------------------- #
# TOP created by Victor Trucco (c) 2018

set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEFA2F23I7
set_global_assignment -name TOP_LEVEL_ENTITY CycloneV_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:43:40  NOVEMBER 03, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVCMOS"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS PROGRAMMING PIN"
set_global_assignment -name FORCE_CONFIGURATION_VCCIO OFF
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE OFF
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION ON
set_global_assignment -name GENERATE_RBF_FILE ON
set_location_assignment PIN_M9 -to clock_50_i
set_location_assignment PIN_Y9 -to sdram_ad_o[12]
set_location_assignment PIN_T9 -to sdram_ad_o[11]
set_location_assignment PIN_R6 -to sdram_ad_o[10]
set_location_assignment PIN_W8 -to sdram_ad_o[9]
set_location_assignment PIN_T8 -to sdram_ad_o[8]
set_location_assignment PIN_U8 -to sdram_ad_o[7]
set_location_assignment PIN_V6 -to sdram_ad_o[6]
set_location_assignment PIN_U7 -to sdram_ad_o[5]
set_location_assignment PIN_U6 -to sdram_ad_o[4]
set_location_assignment PIN_N6 -to sdram_ad_o[3]
set_location_assignment PIN_N8 -to sdram_ad_o[2]
set_location_assignment PIN_P7 -to sdram_ad_o[1]
set_location_assignment PIN_P8 -to sdram_ad_o[0]
set_location_assignment PIN_P9 -to sdram_ba_o[1]
set_location_assignment PIN_T7 -to sdram_ba_o[0]
set_location_assignment PIN_AA7 -to sdram_cas_o
set_location_assignment PIN_V9 -to sdram_cke_o
set_location_assignment PIN_AB11 -to sdram_clk_o
set_location_assignment PIN_AB5 -to sdram_cs_o
set_location_assignment PIN_P12 -to sdram_da_io[15]
set_location_assignment PIN_R12 -to sdram_da_io[14]
set_location_assignment PIN_U12 -to sdram_da_io[13]
set_location_assignment PIN_R11 -to sdram_da_io[12]
set_location_assignment PIN_R10 -to sdram_da_io[11]
set_location_assignment PIN_U11 -to sdram_da_io[10]
set_location_assignment PIN_T10 -to sdram_da_io[9]
set_location_assignment PIN_U10 -to sdram_da_io[8]
set_location_assignment PIN_AA8 -to sdram_da_io[7]
set_location_assignment PIN_AB8 -to sdram_da_io[6]
set_location_assignment PIN_AA9 -to sdram_da_io[5]
set_location_assignment PIN_Y10 -to sdram_da_io[4]
set_location_assignment PIN_AB10 -to sdram_da_io[3]
set_location_assignment PIN_AA10 -to sdram_da_io[2]
set_location_assignment PIN_Y11 -to sdram_da_io[1]
set_location_assignment PIN_AA12 -to sdram_da_io[0]
set_location_assignment PIN_V10 -to sdram_dqm_o[1]
set_location_assignment PIN_AB7 -to sdram_dqm_o[0]
set_location_assignment PIN_AB6 -to sdram_ras_o
set_location_assignment PIN_W9 -to sdram_we_o
set_location_assignment PIN_E2 -to vga_r_o[4]
set_location_assignment PIN_C2 -to vga_r_o[3]
set_location_assignment PIN_C1 -to vga_r_o[2]
set_location_assignment PIN_H6 -to vga_r_o[1]
set_location_assignment PIN_G6 -to vga_r_o[0]
set_location_assignment PIN_W2 -to vga_g_o[4]
set_location_assignment PIN_U2 -to vga_g_o[3]
set_location_assignment PIN_N2 -to vga_g_o[2]
set_location_assignment PIN_L2 -to vga_g_o[1]
set_location_assignment PIN_G2 -to vga_g_o[0]
set_location_assignment PIN_AA2 -to vga_b_o[4]
set_location_assignment PIN_Y3 -to vga_b_o[3]
set_location_assignment PIN_U1 -to vga_b_o[2]
set_location_assignment PIN_N1 -to vga_b_o[1]
set_location_assignment PIN_L1 -to vga_b_o[0]
set_location_assignment PIN_F7 -to vga_hsync_n_o
set_location_assignment PIN_H8 -to vga_vsync_n_o
set_location_assignment PIN_N16 -to ps2_clk_io
set_location_assignment PIN_M16 -to ps2_data_io
set_location_assignment PIN_K22 -to ps2_mouse_clk_io
set_location_assignment PIN_K21 -to ps2_mouse_data_io
set_location_assignment PIN_E7 -to dac_l_o
set_location_assignment PIN_D6 -to dac_r_o
set_location_assignment PIN_L17 -to sd_cs_n_o
set_location_assignment PIN_L22 -to sd_miso_i
set_location_assignment PIN_K17 -to sd_mosi_o
set_location_assignment PIN_M22 -to sd_sclk_o
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to ps2_clk_io
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to ps2_data_io
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to ps2_mouse_clk_io
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to ps2_mouse_data_io
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to sd_miso_i
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to dac_l_o
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to dac_r_o
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X1"
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_50MHZ
set_global_assignment -name CONFIGURATION_VCCIO_LEVEL 3.3V
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to btn_n_i[4]
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to btn_n_i[3]
set_global_assignment -name TRI_STATE_SPI_PINS ON
set_location_assignment PIN_C16 -to JOY_CLK
set_location_assignment PIN_B15 -to JOY_DATA
set_location_assignment PIN_B16 -to JOY_LOAD
set_location_assignment PIN_AA1 -to joyX_p7_o
set_global_assignment -name VERILOG_FILE ../../src/joysticks/joydecoder_CycloneV.v
set_global_assignment -name VHDL_FILE ../../src/peripheral/midiIntf.vhd
set_global_assignment -name VHDL_FILE "../../src/syn-QMTECH_CycloneV/CycloneV_top.vhd"
set_global_assignment -name VHDL_FILE "../../src/syn-QMTECH_CycloneV/pll2.vhd"
set_global_assignment -name VHDL_FILE ../../src/msx_pack.vhd
set_global_assignment -name VHDL_FILE ../../src/msx.vhd
set_global_assignment -name VHDL_FILE ../../src/clocks.vhd
set_global_assignment -name VHDL_FILE ../../src/cpu/t80a.vhd
set_global_assignment -name VHDL_FILE ../../src/cpu/t80_reg.vhd
set_global_assignment -name VHDL_FILE ../../src/cpu/t80_pack.vhd
set_global_assignment -name VHDL_FILE ../../src/cpu/t80_mcode.vhd
set_global_assignment -name VHDL_FILE ../../src/cpu/t80_alu.vhd
set_global_assignment -name VHDL_FILE ../../src/cpu/t80.vhd
set_global_assignment -name VHDL_FILE ../../src/rom/ipl_rom.vhd
set_global_assignment -name VHDL_FILE ../../src/ram/spram.vhd
set_global_assignment -name VHDL_FILE ../../src/ram/dpram.vhd
set_global_assignment -name VHDL_FILE ../../src/ram/ssdram256Mb.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/YM2149.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/mixeru.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/dac.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_core.vhd
set_global_assignment -name VHDL_FILE "../../src/video/vdp18/vdp18_pack-p.vhd"
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_sprite.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_pattern.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_hor_vert.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_ctrl.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_cpuio.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_col_mux.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_clk_gen.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_addr_mux.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vdp18/vdp18_palette.vhd
set_global_assignment -name VHDL_FILE ../../src/video/dblscan.vhd
set_global_assignment -name VHDL_FILE ../../src/video/vga.vhd
set_global_assignment -name QIP_FILE ../../src/video/framebuffer.qip
set_global_assignment -name VHDL_FILE ../../src/hdmi2/serializer_generic.vhd
set_global_assignment -name VHDL_FILE ../../src/hdmi2/hdmidelay.vhd
set_global_assignment -name VERILOG_FILE ../../src/hdmi2/hdmidataencoder.v
set_global_assignment -name VHDL_FILE ../../src/hdmi2/hdmi_out_altera.vhd
set_global_assignment -name VHDL_FILE ../../src/hdmi2/hdmi.vhd
set_global_assignment -name VHDL_FILE ../../src/hdmi2/encoder.vhd
set_global_assignment -name VHDL_FILE ../../src/hdmi2/altddio_out1.vhd
set_global_assignment -name VHDL_FILE ../../src/shared/debounce.vhd
set_global_assignment -name VHDL_FILE ../../src/shared/fifo.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/memoryctl.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/keyboard.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/keymap.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/ps2_iobase.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/pio.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/spi.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/swioports.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/exp_slot.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/romnextor.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/escci/escci.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/escci/scc_wave.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/jt51/jt51_wrapper.vhd
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_timers.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_sh.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_reg.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_pm.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_phrom.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_phinc_rom.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_pg.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_op.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_noise_lfsr.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_noise.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_mod.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_mmr.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_lin2exp.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_lfo_lfsr.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_lfo.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_kon.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_exprom.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_exp2lin.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_eg.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51_acc.v
set_global_assignment -name VERILOG_FILE ../../src/audio/jt51/jt51.v
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/OPLL.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/VoiceRom.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/VoiceMemory.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/vm2413.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/SumMixer.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/SlotCounter.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/SineTable.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/RegisterMemory.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/PhaseMemory.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/PhaseGenerator.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/OutputMemory.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/OutputGenerator.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/Operator.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/LinearTableMul.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/LinearTable.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/InterpolateMul.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/FeedbackMemory.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/EnvelopeMemory.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/EnvelopeGenerator.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/Controller.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/AttackTableMul.vhd
set_global_assignment -name VHDL_FILE ../../src/audio/vm2413/AttackTable.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/i8251/UART.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/i8251/clk_divider.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/i8251/UART_transmitter.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/i8251/UART_Receiver.vhd
set_global_assignment -name VHDL_FILE ../../src/peripheral/i8253/timer.vhd
set_global_assignment -name QIP_FILE "../../src/syn-QMTECH_CycloneV/pll1.qip"
set_global_assignment -name SIP_FILE "../../src/syn-QMTECH_CycloneV/pll1.sip"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top