###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       140804   # Number of WRITE/WRITEP commands
num_reads_done                 =      1496456   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1159620   # Number of read row buffer hits
num_read_cmds                  =      1496452   # Number of READ/READP commands
num_writes_done                =       140846   # Number of read requests issued
num_write_row_hits             =        96374   # Number of write row buffer hits
num_act_cmds                   =       383818   # Number of ACT commands
num_pre_cmds                   =       383790   # Number of PRE commands
num_ondemand_pres              =       358384   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9555731   # Cyles of rank active rank.0
rank_active_cycles.1           =      9345091   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       444269   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       654909   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1538324   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        40007   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11258   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8177   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6638   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4288   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3635   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2235   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1691   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1502   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19615   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           30   # Write cmd latency (cycles)
write_latency[40-59]           =           52   # Write cmd latency (cycles)
write_latency[60-79]           =          114   # Write cmd latency (cycles)
write_latency[80-99]           =          177   # Write cmd latency (cycles)
write_latency[100-119]         =          289   # Write cmd latency (cycles)
write_latency[120-139]         =          446   # Write cmd latency (cycles)
write_latency[140-159]         =          603   # Write cmd latency (cycles)
write_latency[160-179]         =          816   # Write cmd latency (cycles)
write_latency[180-199]         =         1076   # Write cmd latency (cycles)
write_latency[200-]            =       137191   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       354487   # Read request latency (cycles)
read_latency[40-59]            =       144005   # Read request latency (cycles)
read_latency[60-79]            =       161381   # Read request latency (cycles)
read_latency[80-99]            =        99830   # Read request latency (cycles)
read_latency[100-119]          =        80966   # Read request latency (cycles)
read_latency[120-139]          =        70525   # Read request latency (cycles)
read_latency[140-159]          =        56258   # Read request latency (cycles)
read_latency[160-179]          =        47014   # Read request latency (cycles)
read_latency[180-199]          =        40366   # Read request latency (cycles)
read_latency[200-]             =       441614   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.02894e+08   # Write energy
read_energy                    =  6.03369e+09   # Read energy
act_energy                     =  1.05013e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.13249e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.14356e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96278e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83134e+09   # Active standby energy rank.1
average_read_latency           =      222.359   # Average read request latency (cycles)
average_interarrival           =      6.10735   # Average request interarrival latency (cycles)
total_energy                   =  2.08131e+10   # Total energy (pJ)
average_power                  =      2081.31   # Average power (mW)
average_bandwidth              =      13.9716   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       149634   # Number of WRITE/WRITEP commands
num_reads_done                 =      1625843   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1311102   # Number of read row buffer hits
num_read_cmds                  =      1625843   # Number of READ/READP commands
num_writes_done                =       149668   # Number of read requests issued
num_write_row_hits             =        99996   # Number of write row buffer hits
num_act_cmds                   =       367483   # Number of ACT commands
num_pre_cmds                   =       367456   # Number of PRE commands
num_ondemand_pres              =       340971   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9471513   # Cyles of rank active rank.0
rank_active_cycles.1           =      9417423   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       528487   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       582577   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1680531   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        37898   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10552   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8001   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6498   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4113   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3420   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2202   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1546   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1398   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19423   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           17   # Write cmd latency (cycles)
write_latency[40-59]           =           30   # Write cmd latency (cycles)
write_latency[60-79]           =           65   # Write cmd latency (cycles)
write_latency[80-99]           =          142   # Write cmd latency (cycles)
write_latency[100-119]         =          198   # Write cmd latency (cycles)
write_latency[120-139]         =          325   # Write cmd latency (cycles)
write_latency[140-159]         =          436   # Write cmd latency (cycles)
write_latency[160-179]         =          577   # Write cmd latency (cycles)
write_latency[180-199]         =          790   # Write cmd latency (cycles)
write_latency[200-]            =       147047   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       343301   # Read request latency (cycles)
read_latency[40-59]            =       148726   # Read request latency (cycles)
read_latency[60-79]            =       151285   # Read request latency (cycles)
read_latency[80-99]            =       101016   # Read request latency (cycles)
read_latency[100-119]          =        83020   # Read request latency (cycles)
read_latency[120-139]          =        74227   # Read request latency (cycles)
read_latency[140-159]          =        60733   # Read request latency (cycles)
read_latency[160-179]          =        52311   # Read request latency (cycles)
read_latency[180-199]          =        45593   # Read request latency (cycles)
read_latency[200-]             =       565626   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.46973e+08   # Write energy
read_energy                    =   6.5554e+09   # Read energy
act_energy                     =  1.00543e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.53674e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.79637e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91022e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87647e+09   # Active standby energy rank.1
average_read_latency           =      258.223   # Average read request latency (cycles)
average_interarrival           =      5.63196   # Average request interarrival latency (cycles)
total_energy                   =  2.13325e+10   # Total energy (pJ)
average_power                  =      2133.25   # Average power (mW)
average_bandwidth              =       15.151   # Average bandwidth
