
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Programming/SINTEF_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Programming/PESC_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 335.203 ; gain = 27.402
Command: synth_design -top design_1_wrapper -part xc7z030sbg485-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030sbg485-1
CRITICAL WARNING: [filemgmt 20-1741] File 'conv_pkg.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/conv_pkg.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/conv_pkg.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg_w_init.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_w_init.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'srl17e.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl17e.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/srl17e.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'srl33e.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/srl33e.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg_reg.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_reg.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_reg.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'single_reg_w_init.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/single_reg_w_init.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'xlclockdriver_rd.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/xlclockdriver_rd.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/xlclockdriver_rd.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'conv_pkg.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/conv_pkg.v)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/conv_pkg.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.v)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg_w_init.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.v)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_w_init.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'convert_type.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/convert_type.v)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/convert_type.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15488 
WARNING: [Synth 8-1958] event expressions must result in a singular type [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_axi_lite_interface_verilog.v:284]
WARNING: [Synth 8-1958] event expressions must result in a singular type [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_axi_lite_interface_verilog.v:392]
WARNING: [Synth 8-2490] overwriting previous definition of module srlc33e [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg.v:60]
WARNING: [Synth 8-2490] overwriting previous definition of module synth_reg [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg.v:94]
WARNING: [Synth 8-2490] overwriting previous definition of module synth_reg_reg [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg.v:135]
WARNING: [Synth 8-2490] overwriting previous definition of module synth_reg_w_init [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_w_init.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module single_reg_w_init [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_w_init.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 827.969 ; gain = 190.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:86]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'ad_sdio_tri_iobuf_0' of component 'IOBUF' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:239]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:15841' bound to instance 'design_1_i' of component 'design_1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:246]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:15921]
INFO: [Synth 8-3491] module 'design_1_ENDAT22_S_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ENDAT22_S_0_0/synth/design_1_ENDAT22_S_0_0.vhd:59' bound to instance 'ENDAT22_S_1' of component 'design_1_ENDAT22_S_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:17795]
INFO: [Synth 8-638] synthesizing module 'design_1_ENDAT22_S_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ENDAT22_S_0_0/synth/design_1_ENDAT22_S_0_0.vhd:90]
INFO: [Synth 8-3491] module 'ENDAT22_S' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_apb_ent.vhd:45' bound to instance 'U0' of component 'ENDAT22_S' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ENDAT22_S_0_0/synth/design_1_ENDAT22_S_0_0.vhd:142]
INFO: [Synth 8-638] synthesizing module 'ENDAT22_S' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_s_behav.vhd:53]
	Parameter ADR_WIDTH bound to: 6 - type: integer 
	Parameter IMPLEMENT_PORTS bound to: 1 - type: integer 
	Parameter IMPLEMENT_UC_IF bound to: 0 - type: integer 
	Parameter IMPLEMENT_PORT_2 bound to: 0 - type: integer 
	Parameter INVERT_RD_DATA_2 bound to: 1 - type: integer 
	Parameter OUTRG_SYNC_IF bound to: 1 - type: integer 
	Parameter IMPLEMENT_PORT_3 bound to: 0 - type: integer 
	Parameter IMPLEMENT_MONIT_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_SPEED_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_INKR_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_OEM1 bound to: 0 - type: integer 
	Parameter IMPLEMENT_OEM2 bound to: 0 - type: integer 
	Parameter IMPLEMENT_TCLK_V1 bound to: 1 - type: integer 
	Parameter IMPLEMENT_TCLK_V2 bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ENDAT22_INTAPB' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intapb.vhd:41' bound to instance 'U_INTAPB' of component 'ENDAT22_INTAPB' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_s_behav.vhd:814]
INFO: [Synth 8-638] synthesizing module 'ENDAT22_INTAPB' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intapb.vhd:148]
	Parameter ADR_WIDTH bound to: 6 - type: integer 
	Parameter IMPLEMENT_PORTS bound to: 1 - type: integer 
	Parameter IMPLEMENT_UC_IF bound to: 0 - type: integer 
	Parameter IMPLEMENT_PORT_2 bound to: 0 - type: integer 
	Parameter INVERT_RD_DATA_2 bound to: 1 - type: integer 
	Parameter OUTRG_SYNC_IF bound to: 1 - type: integer 
	Parameter IMPLEMENT_PORT_3 bound to: 0 - type: integer 
	Parameter IMPLEMENT_MONIT_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_SPEED_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_INKR_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_OEM1 bound to: 0 - type: integer 
	Parameter IMPLEMENT_OEM2 bound to: 0 - type: integer 
	Parameter IMPLEMENT_TCLK_V1 bound to: 1 - type: integer 
	Parameter IMPLEMENT_TCLK_V2 bound to: 0 - type: integer 
	Parameter ADR_WIDTH bound to: 6 - type: integer 
	Parameter INVERT_RD_DATA bound to: 0 - type: integer 
	Parameter IMPLEMENT_RDY bound to: 1 - type: integer 
	Parameter OUTRG_SYNC_IF bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SYNC_PORT_DEC' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/sync_port_dec_rtl.vhd:45' bound to instance 'io1' of component 'SYNC_PORT_DEC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intapb.vhd:636]
INFO: [Synth 8-638] synthesizing module 'SYNC_PORT_DEC' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/sync_port_dec_rtl.vhd:130]
	Parameter ADR_WIDTH bound to: 6 - type: integer 
	Parameter INVERT_RD_DATA bound to: 0 - type: integer 
	Parameter IMPLEMENT_RDY bound to: 1 - type: integer 
	Parameter OUTRG_SYNC_IF bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SYNC_PORT_DEC' (2#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/sync_port_dec_rtl.vhd:130]
	Parameter IMPLEMENT_MONIT_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_SPEED_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_INKR_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_OEM1 bound to: 0 - type: integer 
	Parameter IMPLEMENT_OEM2 bound to: 0 - type: integer 
	Parameter IMPLEMENT_TCLK_V1 bound to: 1 - type: integer 
	Parameter IMPLEMENT_TCLK_V2 bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ENDAT22_INTREG' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:42' bound to instance 'U_INTREG' of component 'ENDAT22_INTREG' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intapb.vhd:1013]
INFO: [Synth 8-638] synthesizing module 'ENDAT22_INTREG' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:211]
	Parameter IMPLEMENT_MONIT_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_SPEED_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_INKR_FUNC bound to: 0 - type: integer 
	Parameter IMPLEMENT_OEM1 bound to: 0 - type: integer 
	Parameter IMPLEMENT_OEM2 bound to: 0 - type: integer 
	Parameter IMPLEMENT_TCLK_V1 bound to: 1 - type: integer 
	Parameter IMPLEMENT_TCLK_V2 bound to: 0 - type: integer 
	Parameter IMPLEMENT_TCLK_V1 bound to: 1 - type: integer 
	Parameter IMPLEMENT_TCLK_V2 bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'endat22_kernel' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:59' bound to instance 'KERNEL' of component 'endat22_kernel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:726]
INFO: [Synth 8-638] synthesizing module 'endat22_kernel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:211]
	Parameter IMPLEMENT_TCLK_V1 bound to: 1 - type: integer 
	Parameter IMPLEMENT_TCLK_V2 bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_DRC' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:689]
INFO: [Synth 8-638] synthesizing module 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'inpff' (3#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:21]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_DRC_2' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:690]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_NSTR' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:691]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_NSTR_2' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:692]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_IR6' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:693]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_IR6_2' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:694]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_IR7' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:695]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_IR7_2' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:696]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_DV' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:700]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_DE' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:702]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_TST_D_RC' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:708]
INFO: [Synth 8-3491] module 'inpff' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/inpff.vhd:16' bound to instance 'U_DUI' of component 'inpff' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:709]
INFO: [Synth 8-3491] module 'control_e6' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/control.vhd:56' bound to instance 'ctrl' of component 'control_e6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:736]
INFO: [Synth 8-638] synthesizing module 'control_e6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/control.vhd:193]
	Parameter init_width bound to: 4 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regist_8x' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:45' bound to instance 'IMR' of component 'regist_8x' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/control.vhd:251]
INFO: [Synth 8-638] synthesizing module 'regist_8x' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 4 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist_8x' (4#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 4 - type: integer 
	Parameter init_res bound to: 3568 - type: integer 
INFO: [Synth 8-3491] module 'regist_8x' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:45' bound to instance 'KDO1' of component 'regist_8x' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/control.vhd:256]
INFO: [Synth 8-638] synthesizing module 'regist_8x__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 4 - type: integer 
	Parameter init_res bound to: 3568 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist_8x__parameterized1' (4#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 4 - type: integer 
	Parameter init_res bound to: 262144 - type: integer 
INFO: [Synth 8-3491] module 'regist_8x' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:45' bound to instance 'KDO2' of component 'regist_8x' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/control.vhd:261]
INFO: [Synth 8-638] synthesizing module 'regist_8x__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 4 - type: integer 
	Parameter init_res bound to: 262144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist_8x__parameterized3' (4#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 2 - type: integer 
	Parameter init_res bound to: 108 - type: integer 
INFO: [Synth 8-3491] module 'regist_8x' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:45' bound to instance 'KDO3' of component 'regist_8x' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/control.vhd:266]
INFO: [Synth 8-638] synthesizing module 'regist_8x__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 2 - type: integer 
	Parameter init_res bound to: 108 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist_8x__parameterized5' (4#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'statreg_8x' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/statreg_8x.vhd:47' bound to instance 'STA' of component 'statreg_8x' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/control.vhd:271]
INFO: [Synth 8-638] synthesizing module 'statreg_8x' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/statreg_8x.vhd:63]
	Parameter init_width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'statreg_8x' (5#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/statreg_8x.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element ocfg3130_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/control.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'control_e6' (6#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/control.vhd:193]
INFO: [Synth 8-3491] module 'eclkgen' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/eclkgen.vhd:40' bound to instance 'eclk' of component 'eclkgen' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:881]
INFO: [Synth 8-638] synthesizing module 'eclkgen' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/eclkgen.vhd:104]
INFO: [Synth 8-3491] module 'time_table' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/time_table.vhd:38' bound to instance 'Frequ' of component 'time_table' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/eclkgen.vhd:186]
INFO: [Synth 8-638] synthesizing module 'time_table' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/time_table.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'time_table' (7#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/time_table.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'eclkgen' (8#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/eclkgen.vhd:104]
	Parameter init_width bound to: 4 - type: integer 
	Parameter init_res bound to: 117440512 - type: integer 
INFO: [Synth 8-3491] module 'regist_8x' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:45' bound to instance 'pres' of component 'regist_8x' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:967]
INFO: [Synth 8-638] synthesizing module 'regist_8x__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 4 - type: integer 
	Parameter init_res bound to: 117440512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist_8x__parameterized7' (8#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:59]
	Parameter init_width bound to: 30 - type: integer 
	Parameter init_res bound to: 117440512 - type: integer 
INFO: [Synth 8-3491] module 'regist' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:38' bound to instance 'sende' of component 'regist' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:986]
INFO: [Synth 8-638] synthesizing module 'regist' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:50]
	Parameter init_width bound to: 30 - type: integer 
	Parameter init_res bound to: 117440512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist' (9#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:50]
INFO: [Synth 8-3491] module 'psw' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/psw.vhd:41' bound to instance 'ps_w' of component 'psw' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:992]
INFO: [Synth 8-638] synthesizing module 'psw' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/psw.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'psw' (10#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/psw.vhd:55]
INFO: [Synth 8-3491] module 'spw' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/spw.vhd:36' bound to instance 'sp_w' of component 'spw' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1001]
INFO: [Synth 8-638] synthesizing module 'spw' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/spw.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element ctcrc_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/spw.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'spw' (11#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/spw.vhd:50]
	Parameter init_width bound to: 48 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regist' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:38' bound to instance 'E_RG1' of component 'regist' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1018]
INFO: [Synth 8-638] synthesizing module 'regist__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:50]
	Parameter init_width bound to: 48 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist__parameterized1' (11#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:50]
	Parameter init_width bound to: 8 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regist' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:38' bound to instance 'E_RG1H' of component 'regist' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1024]
INFO: [Synth 8-638] synthesizing module 'regist__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:50]
	Parameter init_width bound to: 8 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist__parameterized3' (11#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:50]
	Parameter init_width bound to: 2 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regist2' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist2.vhd:39' bound to instance 'E_RG1AL' of component 'regist2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1030]
INFO: [Synth 8-638] synthesizing module 'regist2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist2.vhd:52]
	Parameter init_width bound to: 2 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist2' (12#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist2.vhd:52]
	Parameter init_width bound to: 32 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regist' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:38' bound to instance 'E_RG2' of component 'regist' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'regist__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:50]
	Parameter init_width bound to: 32 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regist__parameterized5' (12#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:50]
	Parameter init_width bound to: 32 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regist' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist.vhd:38' bound to instance 'E_RG3' of component 'regist' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1052]
INFO: [Synth 8-3491] module 'timer_1us' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/timer_1us.vhd:37' bound to instance 'tim_1us' of component 'timer_1us' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1066]
INFO: [Synth 8-638] synthesizing module 'timer_1us' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/timer_1us.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'timer_1us' (13#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/timer_1us.vhd:55]
INFO: [Synth 8-3491] module 'timer' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/timer_50ms.vhd:38' bound to instance 'sample' of component 'timer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1092]
INFO: [Synth 8-638] synthesizing module 'timer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/timer_50ms.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'timer' (14#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/timer_50ms.vhd:49]
INFO: [Synth 8-3491] module 'timer' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/timer_50ms.vhd:38' bound to instance 'watch' of component 'timer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1109]
	Parameter filt_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'counter_par' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/counter_par.vhd:36' bound to instance 'STR_SYNC' of component 'counter_par' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'counter_par' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/counter_par.vhd:45]
	Parameter filt_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_par' (15#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/counter_par.vhd:45]
	Parameter filt_width bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'digfilt_par2' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/digfilt_par2.vhd:47' bound to instance 'data_filt' of component 'digfilt_par2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1140]
INFO: [Synth 8-638] synthesizing module 'digfilt_par2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/digfilt_par2.vhd:56]
	Parameter filt_width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'digfilt_par2' (16#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/digfilt_par2.vhd:56]
	Parameter init_width bound to: 4 - type: integer 
	Parameter init_res bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regist_8x' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/regist_8x.vhd:45' bound to instance 'TEST2' of component 'regist_8x' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1211]
	Parameter IMPLEMENT_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 16 - type: integer 
	Parameter PORT_WIDTH_G bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'RT_COUNTER' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/rt_counter_rtl.vhd:38' bound to instance 'I_RTM' of component 'RT_COUNTER' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:1366]
INFO: [Synth 8-638] synthesizing module 'RT_COUNTER' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/rt_counter_rtl.vhd:62]
	Parameter IMPLEMENT_G bound to: 1 - type: integer 
	Parameter DATA_WIDTH_G bound to: 16 - type: integer 
	Parameter PORT_WIDTH_G bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RT_COUNTER' (17#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/rt_counter_rtl.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'endat22_kernel' (18#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_kernel.vhd:211]
WARNING: [Synth 8-3848] Net tst4 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:287]
WARNING: [Synth 8-3848] Net SRM in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:284]
WARNING: [Synth 8-3848] Net NSRPOS1 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:285]
WARNING: [Synth 8-3848] Net NSRPOS2 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:286]
WARNING: [Synth 8-3848] Net OEM1_CTRL in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:292]
WARNING: [Synth 8-3848] Net OEM1_IRQSTAT in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:293]
WARNING: [Synth 8-3848] Net OEM1_IM in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:294]
WARNING: [Synth 8-3848] Net OEM1_CFG1 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:295]
WARNING: [Synth 8-3848] Net OEM1_CFG2 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:296]
WARNING: [Synth 8-3848] Net OEM1_CFG3 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:297]
WARNING: [Synth 8-3848] Net OEM1_CFG4 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:298]
WARNING: [Synth 8-3848] Net OEM1_CFG5 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:299]
WARNING: [Synth 8-3848] Net OEM1_CFG6 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:300]
WARNING: [Synth 8-3848] Net OEM1_STORE in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:301]
WARNING: [Synth 8-3848] Net OEM1_ST in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:302]
WARNING: [Synth 8-3848] Net OEM1_MT in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:303]
WARNING: [Synth 8-3848] Net OEM1_POS2 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:304]
WARNING: [Synth 8-3848] Net OEM1_SOL in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:305]
WARNING: [Synth 8-3848] Net OEM1_STAT in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:306]
WARNING: [Synth 8-3848] Net intn2 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:225]
WARNING: [Synth 8-3848] Net intn3 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:225]
WARNING: [Synth 8-3848] Net OEM1_INTN1 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:225]
WARNING: [Synth 8-3848] Net OEM1_INTN2 in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:225]
WARNING: [Synth 8-3848] Net SCOUT_WD in module/entity ENDAT22_INTREG does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'ENDAT22_INTREG' (19#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intreg.vhd:211]
WARNING: [Synth 8-3848] Net PRDATA2_i in module/entity ENDAT22_INTAPB does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intapb.vhd:174]
WARNING: [Synth 8-3848] Net PRDY2_i in module/entity ENDAT22_INTAPB does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intapb.vhd:169]
WARNING: [Synth 8-3848] Net D2MASK_S2 in module/entity ENDAT22_INTAPB does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intapb.vhd:91]
WARNING: [Synth 8-3848] Net PRDY3 in module/entity ENDAT22_INTAPB does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intapb.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'ENDAT22_INTAPB' (20#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_intapb.vhd:148]
WARNING: [Synth 8-3848] Net CLK_WD in module/entity ENDAT22_S does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_apb_ent.vhd:152]
WARNING: [Synth 8-3848] Net PSEL2 in module/entity ENDAT22_S does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_apb_ent.vhd:111]
WARNING: [Synth 8-3848] Net PENABLE2 in module/entity ENDAT22_S does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_apb_ent.vhd:112]
WARNING: [Synth 8-3848] Net PADDR2 in module/entity ENDAT22_S does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_apb_ent.vhd:114]
WARNING: [Synth 8-3848] Net axis_adr in module/entity ENDAT22_S does not have driver. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_apb_ent.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'ENDAT22_S' (21#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/endat22_s_behav.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_ENDAT22_S_0_0' (22#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ENDAT22_S_0_0/synth/design_1_ENDAT22_S_0_0.vhd:90]
INFO: [Synth 8-3491] module 'design_1_ad_converter_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ad_converter_0/synth/design_1_ad_converter_0.vhd:56' bound to instance 'ad_converter' of component 'design_1_ad_converter_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:17824]
INFO: [Synth 8-638] synthesizing module 'design_1_ad_converter_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ad_converter_0/synth/design_1_ad_converter_0.vhd:101]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter OUTPUT_SIGNAL_CLOCK_DOMAIN_SELECTOR bound to: 8'b00000000 
	Parameter INIT_DELAY_COUNTER_START_VALUE bound to: 10 - type: integer 
	Parameter INVERT_OPUTPUT_SIGNAL bound to: 8'b00000000 
	Parameter USE_OFFSET_COMPENSATION bound to: 1'b1 
	Parameter AD_CLOCK_IOBDELAY_VALUE bound to: 7 - type: integer 
	Parameter AD_SIGNAL_IOBDELAY_VALUE bound to: 22 - type: integer 
	Parameter USE_INTERNAL_DELAYCTRL bound to: 1'b1 
	Parameter DOWNSAMPLING_FACTOR_WIDTH bound to: 0 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 8 - type: integer 
	Parameter AD_CONVERTER_SIGNAL_WIDTH bound to: 12 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'ad_converter_serial_receiver' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/ad_converter_serial_receiver_axi.vhd:10' bound to instance 'U0' of component 'ad_converter_serial_receiver' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ad_converter_0/synth/design_1_ad_converter_0.vhd:197]
INFO: [Synth 8-638] synthesizing module 'ad_converter_serial_receiver' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/ad_converter_serial_receiver_axi.vhd:139]
	Parameter OUTPUT_SIGNAL_CLOCK_DOMAIN_SELECTOR bound to: 8'b00000000 
	Parameter INIT_DELAY_COUNTER_START_VALUE bound to: 10 - type: integer 
	Parameter INVERT_OPUTPUT_SIGNAL bound to: 8'b00000000 
	Parameter USE_OFFSET_COMPENSATION bound to: 1'b1 
	Parameter AD_CLOCK_IOBDELAY_VALUE bound to: 7 - type: integer 
	Parameter AD_SIGNAL_IOBDELAY_VALUE bound to: 22 - type: integer 
	Parameter USE_INTERNAL_DELAYCTRL bound to: 1'b1 
	Parameter DOWNSAMPLING_FACTOR_WIDTH bound to: 0 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 8 - type: integer 
	Parameter AD_CONVERTER_SIGNAL_WIDTH bound to: 12 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_converter_serial_receiver_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:117]
	Parameter OUTPUT_SIGNAL_CLOCK_DOMAIN_SELECTOR bound to: 8'b00000000 
	Parameter INIT_DELAY_COUNTER_START_VALUE bound to: 10 - type: integer 
	Parameter INVERT_OPUTPUT_SIGNAL bound to: 8'b00000000 
	Parameter USE_OFFSET_COMPENSATION bound to: 1'b1 
	Parameter AD_CLOCK_IOBDELAY_VALUE bound to: 7 - type: integer 
	Parameter AD_SIGNAL_IOBDELAY_VALUE bound to: 22 - type: integer 
	Parameter USE_INTERNAL_DELAYCTRL bound to: 1'b1 
	Parameter DOWNSAMPLING_FACTOR_WIDTH bound to: 0 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 8 - type: integer 
	Parameter AD_CONVERTER_SIGNAL_WIDTH bound to: 12 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYCTRL_inst' to cell 'IDELAYCTRL' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:410]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'ad_data_klokke_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:425]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 7 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_inst' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:437]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'signal_ad_inn_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:510]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 22 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_data' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:520]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ad_ddr_reg_signal_ad_inn' to cell 'IDDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:540]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'signal_ad_inn_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:510]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 22 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_data' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:520]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ad_ddr_reg_signal_ad_inn' to cell 'IDDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:540]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'signal_ad_inn_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:510]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 22 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_data' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:520]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ad_ddr_reg_signal_ad_inn' to cell 'IDDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:540]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'signal_ad_inn_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:510]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 22 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_data' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:520]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ad_ddr_reg_signal_ad_inn' to cell 'IDDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:540]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'signal_ad_inn_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:510]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 22 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_data' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:520]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ad_ddr_reg_signal_ad_inn' to cell 'IDDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:540]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'signal_ad_inn_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:510]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 22 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_data' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:520]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ad_ddr_reg_signal_ad_inn' to cell 'IDDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:540]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'signal_ad_inn_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:510]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 22 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_data' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:520]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ad_ddr_reg_signal_ad_inn' to cell 'IDDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:540]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'signal_ad_inn_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:510]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 22 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_data' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:520]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ad_ddr_reg_signal_ad_inn' to cell 'IDDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:540]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'rammesynk_ad_LVDS_buffer' to cell 'IBUFDS' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:567]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: 0 - type: bool 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 22 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IODELAY_data' to cell 'IODELAY' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:577]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ad_ddr_reg_rammesynk' to cell 'IDDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:597]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[31] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[30] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[29] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[28] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[27] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[26] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[25] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[24] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[23] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[22] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[21] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[20] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[19] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[18] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[17] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[7] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[6] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[5] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[4] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[3] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[2] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[1] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[0] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element clk_ad_signal_array_reg[7] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element clk_ad_signal_array_reg[6] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element clk_ad_signal_array_reg[5] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element clk_ad_signal_array_reg[4] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element clk_ad_signal_array_reg[3] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element clk_ad_signal_array_reg[2] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element clk_ad_signal_array_reg[1] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element clk_ad_signal_array_reg[0] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element nedsamplingsteller_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element neste_akkumulator_array_reg[7] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:664]
WARNING: [Synth 8-6014] Unused sequential element neste_akkumulator_array_reg[6] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:664]
WARNING: [Synth 8-6014] Unused sequential element neste_akkumulator_array_reg[5] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:664]
WARNING: [Synth 8-6014] Unused sequential element neste_akkumulator_array_reg[4] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:664]
WARNING: [Synth 8-6014] Unused sequential element neste_akkumulator_array_reg[3] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:664]
WARNING: [Synth 8-6014] Unused sequential element neste_akkumulator_array_reg[2] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:664]
WARNING: [Synth 8-6014] Unused sequential element neste_akkumulator_array_reg[1] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:664]
WARNING: [Synth 8-6014] Unused sequential element neste_akkumulator_array_reg[0] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:664]
WARNING: [Synth 8-6014] Unused sequential element ad_omf_signal_array_reg[7] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:674]
WARNING: [Synth 8-6014] Unused sequential element ad_omf_signal_array_reg[6] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:674]
WARNING: [Synth 8-6014] Unused sequential element ad_omf_signal_array_reg[5] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:674]
WARNING: [Synth 8-6014] Unused sequential element ad_omf_signal_array_reg[4] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:674]
WARNING: [Synth 8-6014] Unused sequential element ad_omf_signal_array_reg[3] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:674]
WARNING: [Synth 8-6014] Unused sequential element ad_omf_signal_array_reg[2] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:674]
WARNING: [Synth 8-6014] Unused sequential element ad_omf_signal_array_reg[1] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:674]
WARNING: [Synth 8-6014] Unused sequential element ad_omf_signal_array_reg[0] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:674]
WARNING: [Synth 8-6014] Unused sequential element clk_bus_settflagg_synk2_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:771]
INFO: [Synth 8-256] done synthesizing module 'ad_converter_serial_receiver_v1_00_a_user_logic' (23#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/user_logic.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'ad_converter_serial_receiver' (24#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/59e0/hdl/vhdl/ad_converter_serial_receiver_axi.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'design_1_ad_converter_0' (25#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ad_converter_0/synth/design_1_ad_converter_0.vhd:101]
INFO: [Synth 8-3491] module 'design_1_array_resize_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_0_0/synth/design_1_array_resize_0_0.vhd:56' bound to instance 'array_resize_0' of component 'design_1_array_resize_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:17867]
INFO: [Synth 8-638] synthesizing module 'design_1_array_resize_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_0_0/synth/design_1_array_resize_0_0.vhd:63]
	Parameter NUMBER_OF_ELEMENTS bound to: 10 - type: integer 
	Parameter WIDTH_IN bound to: 24 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter SHIFT_TO_TOP bound to: 1 - type: integer 
	Parameter SIGNED_ELEMENT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'array_resize' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:16' bound to instance 'U0' of component 'array_resize' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_0_0/synth/design_1_array_resize_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'array_resize' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:30]
	Parameter NUMBER_OF_ELEMENTS bound to: 10 - type: integer 
	Parameter WIDTH_IN bound to: 24 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter SHIFT_TO_TOP bound to: 1 - type: integer 
	Parameter SIGNED_ELEMENT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_resize' (26#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_array_resize_0_0' (27#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_0_0/synth/design_1_array_resize_0_0.vhd:63]
INFO: [Synth 8-3491] module 'design_1_array_resize_1_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_1_0/synth/design_1_array_resize_1_0.vhd:56' bound to instance 'array_resize_1' of component 'design_1_array_resize_1_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:17872]
INFO: [Synth 8-638] synthesizing module 'design_1_array_resize_1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_1_0/synth/design_1_array_resize_1_0.vhd:63]
	Parameter NUMBER_OF_ELEMENTS bound to: 6 - type: integer 
	Parameter WIDTH_IN bound to: 14 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter SHIFT_TO_TOP bound to: 1 - type: integer 
	Parameter SIGNED_ELEMENT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'array_resize' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:16' bound to instance 'U0' of component 'array_resize' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_1_0/synth/design_1_array_resize_1_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'array_resize__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:30]
	Parameter NUMBER_OF_ELEMENTS bound to: 6 - type: integer 
	Parameter WIDTH_IN bound to: 14 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter SHIFT_TO_TOP bound to: 1 - type: integer 
	Parameter SIGNED_ELEMENT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_resize__parameterized1' (27#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_array_resize_1_0' (28#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_1_0/synth/design_1_array_resize_1_0.vhd:63]
INFO: [Synth 8-3491] module 'design_1_array_resize_2_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_2_0/synth/design_1_array_resize_2_0.vhd:56' bound to instance 'array_resize_2' of component 'design_1_array_resize_2_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:17877]
INFO: [Synth 8-638] synthesizing module 'design_1_array_resize_2_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_2_0/synth/design_1_array_resize_2_0.vhd:63]
	Parameter NUMBER_OF_ELEMENTS bound to: 8 - type: integer 
	Parameter WIDTH_IN bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter SHIFT_TO_TOP bound to: 1 - type: integer 
	Parameter SIGNED_ELEMENT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'array_resize' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:16' bound to instance 'U0' of component 'array_resize' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_2_0/synth/design_1_array_resize_2_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'array_resize__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:30]
	Parameter NUMBER_OF_ELEMENTS bound to: 8 - type: integer 
	Parameter WIDTH_IN bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter SHIFT_TO_TOP bound to: 1 - type: integer 
	Parameter SIGNED_ELEMENT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_resize__parameterized3' (28#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_array_resize_2_0' (29#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_2_0/synth/design_1_array_resize_2_0.vhd:63]
INFO: [Synth 8-3491] module 'design_1_array_resize_3_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_3_0/synth/design_1_array_resize_3_0.vhd:56' bound to instance 'array_resize_3' of component 'design_1_array_resize_3_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:17882]
INFO: [Synth 8-638] synthesizing module 'design_1_array_resize_3_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_3_0/synth/design_1_array_resize_3_0.vhd:63]
	Parameter NUMBER_OF_ELEMENTS bound to: 8 - type: integer 
	Parameter WIDTH_IN bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter SHIFT_TO_TOP bound to: 1 - type: integer 
	Parameter SIGNED_ELEMENT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'array_resize' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:16' bound to instance 'U0' of component 'array_resize' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_3_0/synth/design_1_array_resize_3_0.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'design_1_array_resize_3_0' (30#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_3_0/synth/design_1_array_resize_3_0.vhd:63]
INFO: [Synth 8-3491] module 'design_1_array_resize_3_1' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_3_1/synth/design_1_array_resize_3_1.vhd:56' bound to instance 'array_resize_4' of component 'design_1_array_resize_3_1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:17887]
INFO: [Synth 8-638] synthesizing module 'design_1_array_resize_3_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_3_1/synth/design_1_array_resize_3_1.vhd:63]
	Parameter NUMBER_OF_ELEMENTS bound to: 8 - type: integer 
	Parameter WIDTH_IN bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter SHIFT_TO_TOP bound to: 1 - type: integer 
	Parameter SIGNED_ELEMENT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'array_resize' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/5850/hdl/array_resize.vhd:16' bound to instance 'U0' of component 'array_resize' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_3_1/synth/design_1_array_resize_3_1.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'design_1_array_resize_3_1' (31#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_array_resize_3_1/synth/design_1_array_resize_3_1.vhd:63]
INFO: [Synth 8-3491] module 'design_1_axi_apb_bridge_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_apb_bridge_0_0/synth/design_1_axi_apb_bridge_0_0.vhd:59' bound to instance 'axi_apb_bridge_0' of component 'design_1_axi_apb_bridge_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:17892]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_apb_bridge_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_apb_bridge_0_0/synth/design_1_axi_apb_bridge_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000001000011111000000000000000000000 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000001000011111000001111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_apb_bridge' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7175' bound to instance 'U0' of component 'axi_apb_bridge' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_apb_bridge_0_0/synth/design_1_axi_apb_bridge_0_0.vhd:228]
INFO: [Synth 8-638] synthesizing module 'axi_apb_bridge' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7284]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000001000011111000000000000000000000 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000001000011111000001111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'psel_decoder' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_S_AXI_RNG1_BASEADDR bound to: 64'b0000000000000000000000000000000001000011111000000000000000000000 
	Parameter C_S_AXI_RNG1_HIGHADDR bound to: 64'b0000000000000000000000000000000001000011111000001111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 64'b0000000000000000000000000000000000101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 64'b0000000000000000000000000000000000110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 64'b0000000000000000000000000000000001001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 64'b0000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 64'b0000000000000000000000000000000001011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 64'b0000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 64'b0000000000000000000000000000000001101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 64'b0000000000000000000000000000000001110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 64'b0000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 64'b0000000000000000000000000000000010001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 64'b0000000000000000000000000000000010010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 64'b0000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 64'b0000000000000000000000000000000010101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 64'b0000000000000000000000000000000010110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 64'b0000000000000000000000000000000011001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 64'b0000000000000000000000000000000011011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 64'b0000000000000000000000000000000011100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 64'b0000000000000000000000000000000011101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'psel_decoder' (32#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4148]
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (33#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4148]
INFO: [Synth 8-638] synthesizing module 'axilite_sif' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6098]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6346]
INFO: [Synth 8-256] done synthesizing module 'axilite_sif' (34#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6098]
INFO: [Synth 8-638] synthesizing module 'apb_mif' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6674]
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'apb_mif' (35#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6674]
INFO: [Synth 8-256] done synthesizing module 'axi_apb_bridge' (36#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/7df3/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7284]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_apb_bridge_0_0' (37#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_apb_bridge_0_0/synth/design_1_axi_apb_bridge_0_0.vhd:90]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:59' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:17921]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (38#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (38#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (38#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (38#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (39#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (40#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (41#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (42#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (43#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (44#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (45#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:9853]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_1QES8SN' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_1QES8SN' (46#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:231]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_4D644M' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_4D644M' (47#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:342]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_1RLPLHG' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:453]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_1RLPLHG' (48#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:453]
INFO: [Synth 8-638] synthesizing module 'i03_couplers_imp_2VYPK5' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'i03_couplers_imp_2VYPK5' (49#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:564]
INFO: [Synth 8-638] synthesizing module 'i04_couplers_imp_1TA3K3L' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:675]
INFO: [Synth 8-256] done synthesizing module 'i04_couplers_imp_1TA3K3L' (50#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:675]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:782]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (51#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:782]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_I4GRPB' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:887]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_I4GRPB' (52#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:887]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1BOGR4T' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:994]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1BOGR4T' (53#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:994]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_J0G1J0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1099]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_J0G1J0' (54#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_19YU2FS' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1210]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_19YU2FS' (55#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1210]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_KSVY9L' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1321]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_KSVY9L' (56#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1321]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_18J6S0R' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1428]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_18J6S0R' (57#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1428]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_LYVHKQ' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1533]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_LYVHKQ' (58#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1533]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1FF5BKI' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1644]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1FF5BKI' (59#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1644]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_NV1J5F' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1755]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_NV1J5F' (60#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1755]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_XTG13A' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1866]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_XTG13A' (61#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1866]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_15TB7MV' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1977]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_15TB7MV' (62#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:1977]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_YGOZD1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2084]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_YGOZD1' (63#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2084]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_14WD4H0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2189]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_14WD4H0' (64#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2189]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_VPKEWW' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2300]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_VPKEWW' (65#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2300]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_17LB49T' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2411]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_17LB49T' (66#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2411]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_X6SV0J' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_X6SV0J' (67#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2522]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_16EE3TU' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2633]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_16EE3TU' (68#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2633]
INFO: [Synth 8-638] synthesizing module 'm18_couplers_imp_UPN3WQ' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2744]
INFO: [Synth 8-256] done synthesizing module 'm18_couplers_imp_UPN3WQ' (69#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2744]
INFO: [Synth 8-638] synthesizing module 'm19_couplers_imp_101E8A3' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2855]
INFO: [Synth 8-256] done synthesizing module 'm19_couplers_imp_101E8A3' (70#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2855]
INFO: [Synth 8-638] synthesizing module 'm20_couplers_imp_1OOOYEN' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2966]
INFO: [Synth 8-256] done synthesizing module 'm20_couplers_imp_1OOOYEN' (71#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:2966]
INFO: [Synth 8-638] synthesizing module 'm21_couplers_imp_EYDIVI' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3077]
INFO: [Synth 8-256] done synthesizing module 'm21_couplers_imp_EYDIVI' (72#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3077]
INFO: [Synth 8-638] synthesizing module 'm22_couplers_imp_1PZCQEK' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3188]
INFO: [Synth 8-256] done synthesizing module 'm22_couplers_imp_1PZCQEK' (73#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3188]
INFO: [Synth 8-638] synthesizing module 'm23_couplers_imp_DDE4WD' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3299]
INFO: [Synth 8-256] done synthesizing module 'm23_couplers_imp_DDE4WD' (74#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3299]
INFO: [Synth 8-638] synthesizing module 'm24_couplers_imp_1M0VJ8P' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3410]
INFO: [Synth 8-256] done synthesizing module 'm24_couplers_imp_1M0VJ8P' (75#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3410]
INFO: [Synth 8-638] synthesizing module 'm25_couplers_imp_HAB8I0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3521]
INFO: [Synth 8-256] done synthesizing module 'm25_couplers_imp_HAB8I0' (76#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3521]
INFO: [Synth 8-638] synthesizing module 'm26_couplers_imp_1N1KDYI' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3632]
INFO: [Synth 8-256] done synthesizing module 'm26_couplers_imp_1N1KDYI' (77#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3632]
INFO: [Synth 8-638] synthesizing module 'm27_couplers_imp_GJBCCR' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3743]
INFO: [Synth 8-256] done synthesizing module 'm27_couplers_imp_GJBCCR' (78#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3743]
INFO: [Synth 8-638] synthesizing module 'm28_couplers_imp_1L4P2QR' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3850]
INFO: [Synth 8-256] done synthesizing module 'm28_couplers_imp_1L4P2QR' (79#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3850]
INFO: [Synth 8-638] synthesizing module 'm29_couplers_imp_9MNHZ6' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3951]
INFO: [Synth 8-256] done synthesizing module 'm29_couplers_imp_9MNHZ6' (80#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:3951]
INFO: [Synth 8-638] synthesizing module 'm30_couplers_imp_3P78MV' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4056]
INFO: [Synth 8-256] done synthesizing module 'm30_couplers_imp_3P78MV' (81#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4056]
INFO: [Synth 8-638] synthesizing module 'm31_couplers_imp_1QPQQOM' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4167]
INFO: [Synth 8-256] done synthesizing module 'm31_couplers_imp_1QPQQOM' (82#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4167]
INFO: [Synth 8-638] synthesizing module 'm32_couplers_imp_2CYVHW' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4278]
INFO: [Synth 8-256] done synthesizing module 'm32_couplers_imp_2CYVHW' (83#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4278]
INFO: [Synth 8-638] synthesizing module 'm33_couplers_imp_1SBMOLX' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4385]
INFO: [Synth 8-256] done synthesizing module 'm33_couplers_imp_1SBMOLX' (84#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4385]
INFO: [Synth 8-638] synthesizing module 'm34_couplers_imp_1XT3E9' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4490]
INFO: [Synth 8-256] done synthesizing module 'm34_couplers_imp_1XT3E9' (85#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4490]
INFO: [Synth 8-638] synthesizing module 'm35_couplers_imp_1SU85U8' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4601]
INFO: [Synth 8-256] done synthesizing module 'm35_couplers_imp_1SU85U8' (86#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4601]
INFO: [Synth 8-638] synthesizing module 'm36_couplers_imp_VKZQQ' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4712]
INFO: [Synth 8-256] done synthesizing module 'm36_couplers_imp_VKZQQ' (87#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4712]
INFO: [Synth 8-638] synthesizing module 'm37_couplers_imp_1TM61AR' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4817]
INFO: [Synth 8-256] done synthesizing module 'm37_couplers_imp_1TM61AR' (88#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4817]
INFO: [Synth 8-638] synthesizing module 'm38_couplers_imp_77VLOB' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4919]
INFO: [Synth 8-256] done synthesizing module 'm38_couplers_imp_77VLOB' (89#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:4919]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:5049]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:5232]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (90#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (91#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (92#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (93#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (94#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (95#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (95#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (96#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (97#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (98#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (98#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (98#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (99#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (100#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (100#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (100#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (100#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (101#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (102#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (103#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (103#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (103#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (103#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (103#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (103#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (103#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (103#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (104#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (105#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (106#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (107#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:5049]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/synth/design_1_tier2_xbar_0_0.v:59' bound to instance 'tier2_xbar_0' of component 'design_1_tier2_xbar_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:14759]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/synth/design_1_tier2_xbar_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100000100100001000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100000100100001000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100000100100001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100010000000000000000000000000000000000000000000000000001000011110000110000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100000100100001000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100010011111111111111110000000000000000000000000000000001000011110000111111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100000100100001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (108#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (109#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (109#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (109#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (109#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (109#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (109#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (109#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (110#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (111#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (112#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (113#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (113#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (114#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (114#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (114#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (114#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (114#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (115#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (116#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_0_0' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/synth/design_1_tier2_xbar_0_0.v:59]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_1_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/synth/design_1_tier2_xbar_1_0.v:59' bound to instance 'tier2_xbar_1' of component 'design_1_tier2_xbar_1_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:14968]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/synth/design_1_tier2_xbar_1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100101000000000000000000000000000000000000000000000000001000011110010010000000000000000000000000000000000000000000000000100001111001000000000000000000000000000000000000000000000000000010000010010001100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000111000000000000000000000000000000000000000000000000010000111100011000000000000000000000000000000000000000000000000001000011110001010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100101000000000000000000000000000000000000000000000000001000011110010010000000000000000000000000000000000000000000000000100001111001000000000000000000000000000000000000000000000000000010000010010001100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000111000000000000000000000000000000000000000000000000010000111100011000000000000000000000000000000000000000000000000001000011110001010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100101011111111111111110000000000000000000000000000000001000011110010011111111111111111000000000000000000000000000000000100001111001000111111111111111100000000000000000000000000000000010000010010001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111000111111111111111111100000000000000000000000000000000010000111100011011111111111111110000000000000000000000000000000001000011110001011111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100101000000000000000000000000000000000000000000000000001000011110010010000000000000000000000000000000000000000000000000100001111001000000000000000000000000000000000000000000000000000010000010010001100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111000111000000000000000000000000000000000000000000000000010000111100011000000000000000000000000000000000000000000000000001000011110001010000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100101011111111111111110000000000000000000000000000000001000011110010011111111111111111000000000000000000000000000000000100001111001000111111111111111100000000000000000000000000000000010000010010001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111000111111111111111111100000000000000000000000000000000010000111100011011111111111111110000000000000000000000000000000001000011110001011111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100100000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100100100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100101000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized0' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd__parameterized0' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar__parameterized0' (117#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_1_0' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/synth/design_1_tier2_xbar_1_0.v:59]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_2_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/synth/design_1_tier2_xbar_2_0.v:59' bound to instance 'tier2_xbar_2' of component 'design_1_tier2_xbar_2_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:15177]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_2_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/synth/design_1_tier2_xbar_2_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111101001000000000000000000000000000000000000000000000000001000011110100010000000000000000000000000000000000000000000000000100001111010000000000000000000000000000000000000000000000000000010000111100111100000000000000000000000000000000000000000000000001000011110011100000000000000000000000000000000000000000000000000100001111001101000000000000000000000000000000000000000000000000010000111100110000000000000000000000000000000000000000000000000001000011110010110000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111101001000000000000000000000000000000000000000000000000001000011110100010000000000000000000000000000000000000000000000000100001111010000000000000000000000000000000000000000000000000000010000111100111100000000000000000000000000000000000000000000000001000011110011100000000000000000000000000000000000000000000000000100001111001101000000000000000000000000000000000000000000000000010000111100110000000000000000000000000000000000000000000000000001000011110010110000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111101001011111111111111110000000000000000000000000000000001000011110100011111111111111111000000000000000000000000000000000100001111010000111111111111111100000000000000000000000000000000010000111100111111111111111111110000000000000000000000000000000001000011110011101111111111111111000000000000000000000000000000000100001111001101111111111111111100000000000000000000000000000000010000111100110011111111111111110000000000000000000000000000000001000011110010111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111101001000000000000000000000000000000000000000000000000001000011110100010000000000000000000000000000000000000000000000000100001111010000000000000000000000000000000000000000000000000000010000111100111100000000000000000000000000000000000000000000000001000011110011100000000000000000000000000000000000000000000000000100001111001101000000000000000000000000000000000000000000000000010000111100110000000000000000000000000000000000000000000000000001000011110010110000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111101001011111111111111110000000000000000000000000000000001000011110100011111111111111111000000000000000000000000000000000100001111010000111111111111111100000000000000000000000000000000010000111100111111111111111111110000000000000000000000000000000001000011110011101111111111111111000000000000000000000000000000000100001111001101111111111111111100000000000000000000000000000000010000111100110011111111111111110000000000000000000000000000000001000011110010111111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100101100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100110000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100110100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100111000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized17' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100111100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized17' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized18' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized18' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized19' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized19' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized20' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized20' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized1' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd__parameterized1' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar__parameterized1' (118#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_2_0' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/synth/design_1_tier2_xbar_2_0.v:59]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_3_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_3_0/synth/design_1_tier2_xbar_3_0.v:59' bound to instance 'tier2_xbar_3' of component 'design_1_tier2_xbar_3_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:15353]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_3_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_3_0/synth/design_1_tier2_xbar_3_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111101101000000000000000000000000000000000000000000000000001000011110110010000000000000000000000000000000000000000000000000100001111011000000000000000000000000000000000000000000000000000010000111101011100000000000000000000000000000000000000000000000001000011110101100000000000000000000000000000000000000000000000000100001111010101000000000000000000000000000000000000000000000000010000111101010000000000000000000000000000000000000000000000000001000011110100110000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111101101000000000000000000000000000000000000000000000000001000011110110010000000000000000000000000000000000000000000000000100001111011000000000000000000000000000000000000000000000000000010000111101011100000000000000000000000000000000000000000000000001000011110101100000000000000000000000000000000000000000000000000100001111010101000000000000000000000000000000000000000000000000010000111101010000000000000000000000000000000000000000000000000001000011110100110000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111101101011111111111111110000000000000000000000000000000001000011110110011111111111111111000000000000000000000000000000000100001111011000111111111111111100000000000000000000000000000000010000111101011111111111111111110000000000000000000000000000000001000011110101101111111111111111000000000000000000000000000000000100001111010101111111111111111100000000000000000000000000000000010000111101010011111111111111110000000000000000000000000000000001000011110100111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111101101000000000000000000000000000000000000000000000000001000011110110010000000000000000000000000000000000000000000000000100001111011000000000000000000000000000000000000000000000000000010000111101011100000000000000000000000000000000000000000000000001000011110101100000000000000000000000000000000000000000000000000100001111010101000000000000000000000000000000000000000000000000010000111101010000000000000000000000000000000000000000000000000001000011110100110000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111101101011111111111111110000000000000000000000000000000001000011110110011111111111111111000000000000000000000000000000000100001111011000111111111111111100000000000000000000000000000000010000111101011111111111111111110000000000000000000000000000000001000011110101101111111111111111000000000000000000000000000000000100001111010101111111111111111100000000000000000000000000000000010000111101010011111111111111110000000000000000000000000000000001000011110100111111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized21' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized21' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized22' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized22' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized23' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized23' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized24' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized24' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized25' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized25' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized26' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101100000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized26' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized27' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101100100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized27' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized28' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101101000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized28' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized2' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd__parameterized2' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar__parameterized2' (119#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_3_0' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_3_0/synth/design_1_tier2_xbar_3_0.v:59]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_4_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_4_0/synth/design_1_tier2_xbar_4_0.v:59' bound to instance 'tier2_xbar_4' of component 'design_1_tier2_xbar_4_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:15527]
INFO: [Synth 8-6157] synthesizing module 'design_1_tier2_xbar_4_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_4_0/synth/design_1_tier2_xbar_4_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111100000000000000000000000000000000000000000000000000000010000111101111100000000000000000000000000000000000000000000000001000011110111100000000000000000000000000000000000000000000000000100001111011101000000000000000000000000000000000000000000000000010000111101110000000000000000000000000000000000000000000000000001000011110110110000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111100000000000000000000000000000000000000000000000000000010000111101111100000000000000000000000000000000000000000000000001000011110111100000000000000000000000000000000000000000000000000100001111011101000000000000000000000000000000000000000000000000010000111101110000000000000000000000000000000000000000000000000001000011110110110000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111100000111111111111111100000000000000000000000000000000010000111101111111111111111111110000000000000000000000000000000001000011110111101111111111111111000000000000000000000000000000000100001111011101111111111111111100000000000000000000000000000000010000111101110011111111111111110000000000000000000000000000000001000011110110111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111100000000000000000000000000000000000000000000000000000010000111101111100000000000000000000000000000000000000000000000001000011110111100000000000000000000000000000000000000000000000000100001111011101000000000000000000000000000000000000000000000000010000111101110000000000000000000000000000000000000000000000000001000011110110110000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111100000111111111111111100000000000000000000000000000000010000111101111111111111111111110000000000000000000000000000000001000011110111101111111111111111000000000000000000000000000000000100001111011101111111111111111100000000000000000000000000000000010000111101110011111111111111110000000000000000000000000000000001000011110110111111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized29' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101101100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized29' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized30' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101110000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized30' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized31' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101110100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized31' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized32' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101111000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized32' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized33' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111101111100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized33' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized34' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized34' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder__parameterized3' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd__parameterized3' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar__parameterized3' (120#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tier2_xbar_4_0' (121#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_4_0/synth/design_1_tier2_xbar_4_0.v:59]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:15717]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 8 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 2560'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111110000000000000000000000000000000000000000000000000000001000011110111110000000000000000000000000000000000000000000000000100001111011110000000000000000000000000000000000000000000000000010000111101110100000000000000000000000000000000000000000000000001000011110111000000000000000000000000000000000000000000000000000100001111011011000000000000000000000000000000000000000000000000010000111101101000000000000000000000000000000000000000000000000001000011110110010000000000000000000000000000000000000000000000000100001111011000000000000000000000000000000000000000000000000000010000111101011100000000000000000000000000000000000000000000000001000011110101100000000000000000000000000000000000000000000000000100001111010101000000000000000000000000000000000000000000000000010000111101010000000000000000000000000000000000000000000000000001000011110100110000000000000000000000000000000000000000000000000100001111010010000000000000000000000000000000000000000000000000010000111101000100000000000000000000000000000000000000000000000001000011110100000000000000000000000000000000000000000000000000000100001111001111000000000000000000000000000000000000000000000000010000111100111000000000000000000000000000000000000000000000000001000011110011010000000000000000000000000000000000000000000000000100001111001100000000000000000000000000000000000000000000000000010000111100101100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111001010000000000000000000000000000000000000000000000000010000111100100100000000000000000000000000000000000000000000000001000011110010000000000000000000000000000000000000000000000000000100001111000111000000000000000000000000000000000000000000000000010000111100011000000000000000000000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100000100100011000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000011110000010000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 1280'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 2560'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111110000000000000000000000000000000000000000000000000000001000011110111110000000000000000000000000000000000000000000000000100001111011110000000000000000000000000000000000000000000000000010000111101110100000000000000000000000000000000000000000000000001000011110111000000000000000000000000000000000000000000000000000100001111011011000000000000000000000000000000000000000000000000010000111101101000000000000000000000000000000000000000000000000001000011110110010000000000000000000000000000000000000000000000000100001111011000000000000000000000000000000000000000000000000000010000111101011100000000000000000000000000000000000000000000000001000011110101100000000000000000000000000000000000000000000000000100001111010101000000000000000000000000000000000000000000000000010000111101010000000000000000000000000000000000000000000000000001000011110100110000000000000000000000000000000000000000000000000100001111010010000000000000000000000000000000000000000000000000010000111101000100000000000000000000000000000000000000000000000001000011110100000000000000000000000000000000000000000000000000000100001111001111000000000000000000000000000000000000000000000000010000111100111000000000000000000000000000000000000000000000000001000011110011010000000000000000000000000000000000000000000000000100001111001100000000000000000000000000000000000000000000000000010000111100101100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111001010000000000000000000000000000000000000000000000000010000111100100100000000000000000000000000000000000000000000000001000011110010000000000000000000000000000000000000000000000000000100001111000111000000000000000000000000000000000000000000000000010000111100011000000000000000000000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100000100100011000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000011110000010000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 2560'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111110000011111111111111110000000000000000000000000000000001000011110111111111111111111111000000000000000000000000000000000100001111011110111111111111111100000000000000000000000000000000010000111101110111111111111111110000000000000000000000000000000001000011110111001111111111111111000000000000000000000000000000000100001111011011111111111111111100000000000000000000000000000000010000111101101011111111111111110000000000000000000000000000000001000011110110011111111111111111000000000000000000000000000000000100001111011000111111111111111100000000000000000000000000000000010000111101011111111111111111110000000000000000000000000000000001000011110101101111111111111111000000000000000000000000000000000100001111010101111111111111111100000000000000000000000000000000010000111101010011111111111111110000000000000000000000000000000001000011110100111111111111111111000000000000000000000000000000000100001111010010111111111111111100000000000000000000000000000000010000111101000111111111111111110000000000000000000000000000000001000011110100001111111111111111000000000000000000000000000000000100001111001111111111111111111100000000000000000000000000000000010000111100111011111111111111110000000000000000000000000000000001000011110011011111111111111111000000000000000000000000000000000100001111001100111111111111111100000000000000000000000000000000010000111100101111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111001010111111111111111100000000000000000000000000000000010000111100100111111111111111110000000000000000000000000000000001000011110010001111111111111111000000000000000000000000000000000100001111000111111111111111111100000000000000000000000000000000010000111100011011111111111111110000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100000100100011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000011110000011111111111111111000000000000000000000000000000000100001111000000111111111111111100000000000000000000000000000000010000010010000111111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 6 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
	Parameter P_M_AXILITE_MASK bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 5 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 2560'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111110000000000000000000000000000000000000000000000000000001000011110111110000000000000000000000000000000000000000000000000100001111011110000000000000000000000000000000000000000000000000010000111101110100000000000000000000000000000000000000000000000001000011110111000000000000000000000000000000000000000000000000000100001111011011000000000000000000000000000000000000000000000000010000111101101000000000000000000000000000000000000000000000000001000011110110010000000000000000000000000000000000000000000000000100001111011000000000000000000000000000000000000000000000000000010000111101011100000000000000000000000000000000000000000000000001000011110101100000000000000000000000000000000000000000000000000100001111010101000000000000000000000000000000000000000000000000010000111101010000000000000000000000000000000000000000000000000001000011110100110000000000000000000000000000000000000000000000000100001111010010000000000000000000000000000000000000000000000000010000111101000100000000000000000000000000000000000000000000000001000011110100000000000000000000000000000000000000000000000000000100001111001111000000000000000000000000000000000000000000000000010000111100111000000000000000000000000000000000000000000000000001000011110011010000000000000000000000000000000000000000000000000100001111001100000000000000000000000000000000000000000000000000010000111100101100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100001111001010000000000000000000000000000000000000000000000000010000111100100100000000000000000000000000000000000000000000000001000011110010000000000000000000000000000000000000000000000000000100001111000111000000000000000000000000000000000000000000000000010000111100011000000000000000000000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100000100100011000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000011110000010000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 2560'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111110000011111111111111110000000000000000000000000000000001000011110111111111111111111111000000000000000000000000000000000100001111011110111111111111111100000000000000000000000000000000010000111101110111111111111111110000000000000000000000000000000001000011110111001111111111111111000000000000000000000000000000000100001111011011111111111111111100000000000000000000000000000000010000111101101011111111111111110000000000000000000000000000000001000011110110011111111111111111000000000000000000000000000000000100001111011000111111111111111100000000000000000000000000000000010000111101011111111111111111110000000000000000000000000000000001000011110101101111111111111111000000000000000000000000000000000100001111010101111111111111111100000000000000000000000000000000010000111101010011111111111111110000000000000000000000000000000001000011110100111111111111111111000000000000000000000000000000000100001111010010111111111111111100000000000000000000000000000000010000111101000111111111111111110000000000000000000000000000000001000011110100001111111111111111000000000000000000000000000000000100001111001111111111111111111100000000000000000000000000000000010000111100111011111111111111110000000000000000000000000000000001000011110011011111111111111111000000000000000000000000000000000100001111001100111111111111111100000000000000000000000000000000010000111100101111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001111001010111111111111111100000000000000000000000000000000010000111100100111111111111111110000000000000000000000000000000001000011110010001111111111111111000000000000000000000000000000000100001111000111111111111111111100000000000000000000000000000000010000111100011011111111111111110000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100000100100011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000011110000011111111111111111000000000000000000000000000000000100001111000000111111111111111100000000000000000000000000000000010000010010000111111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 6'b011111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (123#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:9853]
INFO: [Synth 8-3491] module 'design_1_bidir_io_port_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_bidir_io_port_0_0/synth/design_1_bidir_io_port_0_0.vhd:59' bound to instance 'bidir_io_port_0' of component 'design_1_bidir_io_port_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:18793]
INFO: [Synth 8-638] synthesizing module 'design_1_bidir_io_port_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_bidir_io_port_0_0/synth/design_1_bidir_io_port_0_0.vhd:70]
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'bidir_io_port' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c52a/hdl/vhdl/bidir_io_port.vhd:5' bound to instance 'U0' of component 'bidir_io_port' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_bidir_io_port_0_0/synth/design_1_bidir_io_port_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'bidir_io_port' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c52a/hdl/vhdl/bidir_io_port.vhd:23]
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bidir_io_port' (124#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c52a/hdl/vhdl/bidir_io_port.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_bidir_io_port_0_0' (125#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_bidir_io_port_0_0/synth/design_1_bidir_io_port_0_0.vhd:70]
INFO: [Synth 8-3491] module 'design_1_c_shift_ram_0_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:59' bound to instance 'c_shift_ram_0' of component 'design_1_c_shift_ram_0_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:18802]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 14 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/cd8a/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_0_0' (130#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:68]
INFO: [Synth 8-3491] module 'design_1_c_shift_ram_1_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:59' bound to instance 'c_shift_ram_1' of component 'design_1_c_shift_ram_1_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:18809]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 104 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/cd8a/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_1_0' (131#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:68]
INFO: [Synth 8-3491] module 'design_1_c_shift_ram_2_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_2_0/synth/design_1_c_shift_ram_2_0.vhd:59' bound to instance 'c_shift_ram_2' of component 'design_1_c_shift_ram_2_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:18816]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_2_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_2_0/synth/design_1_c_shift_ram_2_0.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 104 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/cd8a/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_2_0/synth/design_1_c_shift_ram_2_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_2_0' (132#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_2_0/synth/design_1_c_shift_ram_2_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'converter_1_imp_WH9O0Y' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:5531]
INFO: [Synth 8-3491] module 'design_1_AD_filter_block_1' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_AD_filter_block_1/synth/design_1_AD_filter_block_1.vhd:56' bound to instance 'AD_filter_block' of component 'design_1_AD_filter_block_1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:6618]
INFO: [Synth 8-638] synthesizing module 'design_1_AD_filter_block_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_AD_filter_block_1/synth/design_1_AD_filter_block_1.vhd:92]
	Parameter OPERATION_MODE bound to: 1 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SIGNAL_IN_WIDTH bound to: 13 - type: integer 
	Parameter SIGNAL_OUT_WIDTH bound to: 13 - type: integer 
	Parameter MULTIPLIER_WIDTH bound to: 25 - type: integer 
	Parameter ACCUMULATOR_ADDITIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_FRACTIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_SOURCE_CONFIG bound to: 2 - type: integer 
	Parameter SCALING bound to: 1 - type: integer 
	Parameter COMMON_PARAMETERS bound to: 0 - type: integer 
	Parameter ACCUMULATOR_WRITE bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_block' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/filter_block_axi.vhd:10' bound to instance 'U0' of component 'filter_block' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_AD_filter_block_1/synth/design_1_AD_filter_block_1.vhd:183]
INFO: [Synth 8-638] synthesizing module 'filter_block' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/filter_block_axi.vhd:128]
	Parameter OPERATION_MODE bound to: 1 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SIGNAL_IN_WIDTH bound to: 13 - type: integer 
	Parameter SIGNAL_OUT_WIDTH bound to: 13 - type: integer 
	Parameter MULTIPLIER_WIDTH bound to: 25 - type: integer 
	Parameter ACCUMULATOR_ADDITIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_FRACTIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_SOURCE_CONFIG bound to: 2 - type: integer 
	Parameter SCALING bound to: 1 - type: integer 
	Parameter COMMON_PARAMETERS bound to: 0 - type: integer 
	Parameter ACCUMULATOR_WRITE bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'filter_block_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:143]
	Parameter OPERATION_MODE bound to: 1 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SIGNAL_IN_WIDTH bound to: 13 - type: integer 
	Parameter SIGNAL_OUT_WIDTH bound to: 13 - type: integer 
	Parameter MULTIPLIER_WIDTH bound to: 25 - type: integer 
	Parameter ACCUMULATOR_ADDITIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_FRACTIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_SOURCE_CONFIG bound to: 2 - type: integer 
	Parameter SCALING bound to: 1 - type: integer 
	Parameter COMMON_PARAMETERS bound to: 0 - type: integer 
	Parameter ACCUMULATOR_WRITE bound to: 1 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[31] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[30] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[29] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[28] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[27] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[26] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:404]
WARNING: [Synth 8-6014] Unused sequential element register_array_write_reg[25] was removed.  [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:404]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'filter_block_v1_00_a_user_logic' (133#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'filter_block' (134#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/filter_block_axi.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_1_AD_filter_block_1' (135#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_AD_filter_block_1/synth/design_1_AD_filter_block_1.vhd:92]
INFO: [Synth 8-3491] module 'design_1_CurrentRef_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_CurrentRef_0/synth/design_1_CurrentRef_0.vhd:56' bound to instance 'CurrentRef' of component 'design_1_CurrentRef_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:6652]
INFO: [Synth 8-638] synthesizing module 'design_1_CurrentRef_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_CurrentRef_0/synth/design_1_CurrentRef_0.vhd:90]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 3 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'register_array' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:10' bound to instance 'U0' of component 'register_array' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_CurrentRef_0/synth/design_1_CurrentRef_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'register_array' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 3 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 3 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_array_v1_00_a_user_logic' (136#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'register_array' (137#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_CurrentRef_0' (138#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_CurrentRef_0/synth/design_1_CurrentRef_0.vhd:90]
INFO: [Synth 8-3491] module 'design_1_Hysteresis_control_0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_0/synth/design_1_Hysteresis_control_0.vhd:59' bound to instance 'Hysteresis_control' of component 'design_1_Hysteresis_control_0' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:6684]
INFO: [Synth 8-638] synthesizing module 'design_1_Hysteresis_control_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_0/synth/design_1_Hysteresis_control_0.vhd:96]
	Parameter WIDTH_IN bound to: 14 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_COMPARATORS bound to: 2 - type: integer 
	Parameter FLIPFLOP_DEFAULT_VALUE bound to: 1'b0 
	Parameter COMPARATOR_FUNCTION_GREATER_THAN bound to: 32'b00000000000000000000000000000010 
	Parameter COMPARATOR_FUNCTION_LESS_THAN bound to: 32'b00000000000000000000000000000001 
	Parameter COMPARATOR_FUNCTION_EQUAL bound to: 32'b00000000000000000000000000000010 
	Parameter REGISTER_SET_MASK bound to: 32'b00000000000000000000000000000010 
	Parameter REGISTER_CLEAR_MASK bound to: 32'b00000000000000000000000000000001 
	Parameter READ_CLIPPED_SIGNALS bound to: 0 - type: integer 
	Parameter READ_REFERENCES bound to: 1 - type: integer 
	Parameter REFERENCE_SELECTOR bound to: 0 - type: integer 
	Parameter SEPARATE_REFERENCES bound to: 0 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'comparator_limiter_block' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/comparator_limiter_block_axi.vhd:13' bound to instance 'U0' of component 'comparator_limiter_block' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_0/synth/design_1_Hysteresis_control_0.vhd:189]
INFO: [Synth 8-638] synthesizing module 'comparator_limiter_block' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/comparator_limiter_block_axi.vhd:156]
	Parameter WIDTH_IN bound to: 14 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_COMPARATORS bound to: 2 - type: integer 
	Parameter FLIPFLOP_DEFAULT_VALUE bound to: 1'b0 
	Parameter COMPARATOR_FUNCTION_GREATER_THAN bound to: 2 - type: integer 
	Parameter COMPARATOR_FUNCTION_LESS_THAN bound to: 1 - type: integer 
	Parameter COMPARATOR_FUNCTION_EQUAL bound to: 2 - type: integer 
	Parameter REGISTER_SET_MASK bound to: 2 - type: integer 
	Parameter REGISTER_CLEAR_MASK bound to: 1 - type: integer 
	Parameter READ_CLIPPED_SIGNALS bound to: 0 - type: integer 
	Parameter READ_REFERENCES bound to: 1 - type: integer 
	Parameter REFERENCE_SELECTOR bound to: 0 - type: integer 
	Parameter SEPARATE_REFERENCES bound to: 0 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'comparator_limiter_block_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/user_logic.vhd:113]
	Parameter WIDTH_IN bound to: 14 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_COMPARATORS bound to: 2 - type: integer 
	Parameter FLIPFLOP_DEFAULT_VALUE bound to: 1'b0 
	Parameter COMPARATOR_FUNCTION_GREATER_THAN bound to: 2 - type: integer 
	Parameter COMPARATOR_FUNCTION_LESS_THAN bound to: 1 - type: integer 
	Parameter COMPARATOR_FUNCTION_EQUAL bound to: 2 - type: integer 
	Parameter REGISTER_SET_MASK bound to: 2 - type: integer 
	Parameter REGISTER_CLEAR_MASK bound to: 1 - type: integer 
	Parameter READ_CLIPPED_SIGNALS bound to: 0 - type: integer 
	Parameter READ_REFERENCES bound to: 1 - type: integer 
	Parameter REFERENCE_SELECTOR bound to: 0 - type: integer 
	Parameter SEPARATE_REFERENCES bound to: 0 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-5856] 3D RAM referanse_array_reg_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM referanse_array_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'comparator_limiter_block_v1_00_a_user_logic' (139#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/user_logic.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'comparator_limiter_block' (140#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/comparator_limiter_block_axi.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'design_1_Hysteresis_control_0' (141#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_0/synth/design_1_Hysteresis_control_0.vhd:96]
INFO: [Synth 8-3491] module 'design_1_accumulator_1' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_accumulator_1/synth/design_1_accumulator_1.vhd:56' bound to instance 'Moving_integral' of component 'design_1_accumulator_1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'design_1_accumulator_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_accumulator_1/synth/design_1_accumulator_1.vhd:96]
	Parameter OPERATION_MODE bound to: 0 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 8 - type: integer 
	Parameter SIGNAL_IN_WIDTH bound to: 13 - type: integer 
	Parameter SIGNAL_OUT_WIDTH bound to: 24 - type: integer 
	Parameter MULTIPLIER_WIDTH bound to: 25 - type: integer 
	Parameter ACCUMULATOR_ADDITIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_FRACTIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_SOURCE_CONFIG bound to: 2 - type: integer 
	Parameter SCALING bound to: 1 - type: integer 
	Parameter COMMON_PARAMETERS bound to: 0 - type: integer 
	Parameter ACCUMULATOR_WRITE bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'filter_block' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/filter_block_axi.vhd:10' bound to instance 'U0' of component 'filter_block' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_accumulator_1/synth/design_1_accumulator_1.vhd:187]
INFO: [Synth 8-638] synthesizing module 'filter_block__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/filter_block_axi.vhd:128]
	Parameter OPERATION_MODE bound to: 0 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 8 - type: integer 
	Parameter SIGNAL_IN_WIDTH bound to: 13 - type: integer 
	Parameter SIGNAL_OUT_WIDTH bound to: 24 - type: integer 
	Parameter MULTIPLIER_WIDTH bound to: 25 - type: integer 
	Parameter ACCUMULATOR_ADDITIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_FRACTIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_SOURCE_CONFIG bound to: 2 - type: integer 
	Parameter SCALING bound to: 1 - type: integer 
	Parameter COMMON_PARAMETERS bound to: 0 - type: integer 
	Parameter ACCUMULATOR_WRITE bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'filter_block_v1_00_a_user_logic__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:143]
	Parameter OPERATION_MODE bound to: 0 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 8 - type: integer 
	Parameter SIGNAL_IN_WIDTH bound to: 13 - type: integer 
	Parameter SIGNAL_OUT_WIDTH bound to: 24 - type: integer 
	Parameter MULTIPLIER_WIDTH bound to: 25 - type: integer 
	Parameter ACCUMULATOR_ADDITIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_FRACTIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_SOURCE_CONFIG bound to: 2 - type: integer 
	Parameter SCALING bound to: 1 - type: integer 
	Parameter COMMON_PARAMETERS bound to: 0 - type: integer 
	Parameter ACCUMULATOR_WRITE bound to: 1 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filter_block_v1_00_a_user_logic__parameterized0' (141#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'filter_block__parameterized1' (141#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/filter_block_axi.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_1_accumulator_1' (142#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_accumulator_1/synth/design_1_accumulator_1.vhd:96]
INFO: [Synth 8-3491] module 'design_1_Hysteresis_control_1' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_1/synth/design_1_Hysteresis_control_1.vhd:59' bound to instance 'Tripping' of component 'design_1_Hysteresis_control_1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:6757]
INFO: [Synth 8-638] synthesizing module 'design_1_Hysteresis_control_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_1/synth/design_1_Hysteresis_control_1.vhd:97]
	Parameter WIDTH_IN bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter NUMBER_OF_COMPARATORS bound to: 2 - type: integer 
	Parameter FLIPFLOP_DEFAULT_VALUE bound to: 1'b0 
	Parameter COMPARATOR_FUNCTION_GREATER_THAN bound to: 32'b00000000000000000000000000000010 
	Parameter COMPARATOR_FUNCTION_LESS_THAN bound to: 32'b00000000000000000000000000000001 
	Parameter COMPARATOR_FUNCTION_EQUAL bound to: 32'b00000000000000000000000000000010 
	Parameter REGISTER_SET_MASK bound to: 32'b00000000000000000000000000000011 
	Parameter REGISTER_CLEAR_MASK bound to: 32'b00000000000000000000000000000000 
	Parameter READ_CLIPPED_SIGNALS bound to: 0 - type: integer 
	Parameter READ_REFERENCES bound to: 1 - type: integer 
	Parameter REFERENCE_SELECTOR bound to: 0 - type: integer 
	Parameter SEPARATE_REFERENCES bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'comparator_limiter_block' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/comparator_limiter_block_axi.vhd:13' bound to instance 'U0' of component 'comparator_limiter_block' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_1/synth/design_1_Hysteresis_control_1.vhd:190]
INFO: [Synth 8-638] synthesizing module 'comparator_limiter_block__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/comparator_limiter_block_axi.vhd:156]
	Parameter WIDTH_IN bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter NUMBER_OF_COMPARATORS bound to: 2 - type: integer 
	Parameter FLIPFLOP_DEFAULT_VALUE bound to: 1'b0 
	Parameter COMPARATOR_FUNCTION_GREATER_THAN bound to: 2 - type: integer 
	Parameter COMPARATOR_FUNCTION_LESS_THAN bound to: 1 - type: integer 
	Parameter COMPARATOR_FUNCTION_EQUAL bound to: 2 - type: integer 
	Parameter REGISTER_SET_MASK bound to: 3 - type: integer 
	Parameter REGISTER_CLEAR_MASK bound to: 0 - type: integer 
	Parameter READ_CLIPPED_SIGNALS bound to: 0 - type: integer 
	Parameter READ_REFERENCES bound to: 1 - type: integer 
	Parameter REFERENCE_SELECTOR bound to: 0 - type: integer 
	Parameter SEPARATE_REFERENCES bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'comparator_limiter_block_v1_00_a_user_logic__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/user_logic.vhd:113]
	Parameter WIDTH_IN bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter NUMBER_OF_COMPARATORS bound to: 2 - type: integer 
	Parameter FLIPFLOP_DEFAULT_VALUE bound to: 1'b0 
	Parameter COMPARATOR_FUNCTION_GREATER_THAN bound to: 2 - type: integer 
	Parameter COMPARATOR_FUNCTION_LESS_THAN bound to: 1 - type: integer 
	Parameter COMPARATOR_FUNCTION_EQUAL bound to: 2 - type: integer 
	Parameter REGISTER_SET_MASK bound to: 3 - type: integer 
	Parameter REGISTER_CLEAR_MASK bound to: 0 - type: integer 
	Parameter READ_CLIPPED_SIGNALS bound to: 0 - type: integer 
	Parameter READ_REFERENCES bound to: 1 - type: integer 
	Parameter REFERENCE_SELECTOR bound to: 0 - type: integer 
	Parameter SEPARATE_REFERENCES bound to: 1 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-5856] 3D RAM referanse_array_reg_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM referanse_array_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'comparator_limiter_block_v1_00_a_user_logic__parameterized0' (142#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/user_logic.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'comparator_limiter_block__parameterized1' (142#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b48c/hdl/vhdl/comparator_limiter_block_axi.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'design_1_Hysteresis_control_1' (143#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_1/synth/design_1_Hysteresis_control_1.vhd:97]
INFO: [Synth 8-3491] module 'design_1_blankingtimecorr_0_2' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/synth/design_1_blankingtimecorr_0_2.v:57' bound to instance 'blankingtimecorr_0' of component 'design_1_blankingtimecorr_0_2' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:6793]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1891]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_axi_lite_interface' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:850]
INFO: [Synth 8-3491] module 'blankingtimecorr_axi_lite_interface_verilog' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_axi_lite_interface_verilog.v:38' bound to instance 'inst' of component 'blankingtimecorr_axi_lite_interface_verilog' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:884]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_NUM_OFFSETS bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 3 - type: integer 
	Parameter ADDR_MSB bound to: 5 - type: integer 
	Parameter DEC_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_axi_lite_interface' (145#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:850]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_default_clock_driver' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1846]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init' (146#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init' (147#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (148#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_default_clock_driver' (149#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1846]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_struct' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1719]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_phase_a' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:248]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_blankingtime_counter' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:15]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xlcounter_free' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:964]
	Parameter core_name0 bound to: blankingtimecorr_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 18 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'blankingtimecorr_c_counter_binary_v12_0_i1' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i1/synth/blankingtimecorr_c_counter_binary_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'blankingtimecorr_c_counter_binary_v12_0_i1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:1014]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_c_counter_binary_v12_0_i1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i1/synth/blankingtimecorr_c_counter_binary_v12_0_i1.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2147' bound to instance 'U0' of component 'c_counter_binary_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i1/synth/blankingtimecorr_c_counter_binary_v12_0_i1.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_c_counter_binary_v12_0_i1' (156#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i1/synth/blankingtimecorr_c_counter_binary_v12_0_i1.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xlcounter_free' (157#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:964]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xldelay' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:115]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:142]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e' (158#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg' (159#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xldelay' (160#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:115]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_849cf2ec16' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_849cf2ec16' (161#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_blankingtime_counter' (162#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:15]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_blankingtime_counter1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_blankingtime_counter1' (163#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:82]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_falling_edge_detector' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:149]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_4779162bd7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_4779162bd7' (164#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:182]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_912fe01300' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:344]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_912fe01300' (165#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:344]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_falling_edge_detector' (166#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:149]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_92fca9b0f5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_92fca9b0f5' (167#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:86]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xlcounter_free__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:964]
	Parameter core_name0 bound to: blankingtimecorr_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 32 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'blankingtimecorr_c_counter_binary_v12_0_i0' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i0/synth/blankingtimecorr_c_counter_binary_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'blankingtimecorr_c_counter_binary_v12_0_i0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:1004]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_c_counter_binary_v12_0_i0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i0/synth/blankingtimecorr_c_counter_binary_v12_0_i0.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_13' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2147' bound to instance 'U0' of component 'c_counter_binary_v12_0_13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i0/synth/blankingtimecorr_c_counter_binary_v12_0_i0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_c_counter_binary_v12_0_i0' (168#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/blankingtimecorr_c_counter_binary_v12_0_i0/synth/blankingtimecorr_c_counter_binary_v12_0_i0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xlcounter_free__parameterized0' (168#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:964]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xldelay__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:115]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:142]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized0' (168#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized0' (168#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xldelay__parameterized0' (168#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:115]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_ef36cd3004' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_ef36cd3004' (169#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:225]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_41e6918a05' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_41e6918a05' (170#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:252]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_efbfa67d13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_efbfa67d13' (171#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:282]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_606816afb7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_606816afb7' (172#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:374]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xlregister' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:459]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:485]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' (172#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' (172#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xlregister' (173#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:459]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xlregister__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:459]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:485]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized1' (173#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized1' (173#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xlregister__parameterized0' (173#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:459]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_c3849d09cf' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:514]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_c3849d09cf' (174#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:514]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_2f58baf397' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_2f58baf397' (175#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_phase_a' (176#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:248]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_phase_b' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:752]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_blankingtime_counter_x0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_blankingtime_counter_x0' (177#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:519]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_blankingtime_counter1_x0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:586]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_blankingtime_counter1_x0' (178#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:586]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_falling_edge_detector_x0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:653]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_falling_edge_detector_x0' (179#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:653]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_phase_b' (180#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:752]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_phase_c' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1256]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_blankingtime_counter_x1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1023]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_blankingtime_counter_x1' (181#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1023]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_blankingtime_counter1_x1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1090]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_blankingtime_counter1_x1' (182#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1090]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_falling_edge_detector_x1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1157]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_falling_edge_detector_x1' (183#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1157]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_phase_c' (184#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1256]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_sequencer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1586]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_rising_edge_detector' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1526]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_rising_edge_detector' (185#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1526]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xlconvert' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:680]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xlconvert' (186#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:680]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xldelay__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:115]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 10 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 10 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized1' (186#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized1' (186#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xldelay__parameterized1' (186#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:115]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_0a189768af' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:783]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_0a189768af' (187#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:783]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_sequencer' (188#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1586]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xlslice' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:68]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 6 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xlslice' (189#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xlslice__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:68]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 6 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xlslice__parameterized0' (189#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'blankingtimecorr_xlslice__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:68]
	Parameter new_msb bound to: 5 - type: integer 
	Parameter new_lsb bound to: 5 - type: integer 
	Parameter x_width bound to: 6 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_xlslice__parameterized1' (189#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr_struct' (190#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1719]
INFO: [Synth 8-256] done synthesizing module 'blankingtimecorr' (191#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/blankingtimecorr.vhd:1891]
INFO: [Synth 8-638] synthesizing module 'design_1_driver_interface_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_driver_interface_0/synth/design_1_driver_interface_0.vhd:92]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 2 - type: integer 
	Parameter SEPARATE_SIGNALS_FOR_LOWER_DRIVERS bound to: 0 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 32'b00000000000100110001001100010011 
	Parameter SIGNAL_SOURCE_REG_DEFAULT_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter USE_WATCHDOG_TIMER bound to: 1 - type: integer 
	Parameter PILOT_SIGNAL_BITNR bound to: 6 - type: integer 
	Parameter NUMBER_OF_DISABLE_IN_SIGNALS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'driver_interface' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/3f13/hdl/vhdl/driver_interface_axi.vhd:136]
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 2 - type: integer 
	Parameter SEPARATE_SIGNALS_FOR_LOWER_DRIVERS bound to: 0 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 1250067 - type: integer 
	Parameter SIGNAL_SOURCE_REG_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter USE_WATCHDOG_TIMER bound to: 1 - type: integer 
	Parameter PILOT_SIGNAL_BITNR bound to: 6 - type: integer 
	Parameter NUMBER_OF_DISABLE_IN_SIGNALS bound to: 4 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'driver_interface_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/3f13/hdl/vhdl/user_logic.vhd:88]
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 2 - type: integer 
	Parameter SEPARATE_SIGNALS_FOR_LOWER_DRIVERS bound to: 0 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 1250067 - type: integer 
	Parameter SIGNAL_SOURCE_REG_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter USE_WATCHDOG_TIMER bound to: 1 - type: integer 
	Parameter PILOT_SIGNAL_BITNR bound to: 6 - type: integer 
	Parameter NUMBER_OF_DISABLE_IN_SIGNALS bound to: 4 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 5 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'driver_interface_v1_00_a_user_logic' (193#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/3f13/hdl/vhdl/user_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'driver_interface' (194#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/3f13/hdl/vhdl/driver_interface_axi.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'design_1_driver_interface_0' (195#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_driver_interface_0/synth/design_1_driver_interface_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'extract_and_zeropad_gate_sigs_imp_1QF1XNU' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:21]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 12 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 12 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 12 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 39 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 12 - type: integer 
	Parameter DIN_WIDTH bound to: 6 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
	Parameter DIN_WIDTH bound to: 6 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 6 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extract_and_zeropad_gate_sigs_imp_1QF1XNU' (204#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'design_1_moving_integral_latch_2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_moving_integral_latch_2/synth/design_1_moving_integral_latch_2.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 192 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_moving_integral_latch_2' (205#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_moving_integral_latch_2/synth/design_1_moving_integral_latch_2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_moving_integral_reg_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_moving_integral_reg_1/synth/design_1_moving_integral_reg_1.vhd:91]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 24 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 8 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
	Parameter REGISTER_WIDTH bound to: 24 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 8 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array_v1_00_a_user_logic__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
	Parameter REGISTER_WIDTH bound to: 24 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 8 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_array_v1_00_a_user_logic__parameterized0' (205#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'register_array__parameterized1' (205#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_moving_integral_reg_1' (206#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_moving_integral_reg_1/synth/design_1_moving_integral_reg_1.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_pwm_0/synth/design_1_pwm_0.vhd:97]
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 1 - type: integer 
	Parameter HYSTERESIS_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter CARRIER_COUNTER_FRACTIONAL_BITS bound to: 10 - type: integer 
	Parameter CARRIER_INCREMENT_DEFAULT_VALUE bound to: 512 - type: integer 
	Parameter AMPLITUDE_DEFAULT_VALUE bound to: 2000 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_CARRIERS bound to: 1 - type: integer 
	Parameter INTERRUPT_DIVISOR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulse_width_modulator' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/pulse_width_modulator_axi.vhd:160]
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 1 - type: integer 
	Parameter HYSTERESIS_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter CARRIER_COUNTER_FRACTIONAL_BITS bound to: 10 - type: integer 
	Parameter CARRIER_INCREMENT_DEFAULT_VALUE bound to: 512 - type: integer 
	Parameter AMPLITUDE_DEFAULT_VALUE bound to: 2000 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_CARRIERS bound to: 1 - type: integer 
	Parameter INTERRUPT_DIVISOR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulse_width_modulator_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:124]
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 1 - type: integer 
	Parameter HYSTERESIS_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter CARRIER_COUNTER_FRACTIONAL_BITS bound to: 10 - type: integer 
	Parameter CARRIER_INCREMENT_DEFAULT_VALUE bound to: 512 - type: integer 
	Parameter AMPLITUDE_DEFAULT_VALUE bound to: 2000 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_CARRIERS bound to: 1 - type: integer 
	Parameter INTERRUPT_DIVISOR_WIDTH bound to: 8 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 8 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulse_width_modulator_v1_00_a_user_logic' (207#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'pulse_width_modulator' (208#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/pulse_width_modulator_axi.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'design_1_pwm_0' (209#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_pwm_0/synth/design_1_pwm_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'design_1_signal_operasjon_blokk_1_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_1_1/synth/design_1_signal_operasjon_blokk_1_1.vhd:68]
	Parameter FUNKSJON bound to: 0 - type: integer 
	Parameter FORTEGN bound to: 1 - type: integer 
	Parameter ANTALL_INN bound to: 2 - type: integer 
	Parameter BREDDE_INN bound to: 13 - type: integer 
	Parameter BREDDE_UT bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'signal_operasjon_blokk' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/abe2/hdl/vhdl/signal_operasjon_blokk.vhd:44]
	Parameter FUNKSJON bound to: 0 - type: integer 
	Parameter FORTEGN bound to: 1 - type: integer 
	Parameter ANTALL_INN bound to: 2 - type: integer 
	Parameter BREDDE_INN bound to: 13 - type: integer 
	Parameter BREDDE_UT bound to: 14 - type: integer 
WARNING: [Synth 8-614] signal 'pluss_minus' is read in the process but is not in the sensitivity list [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/abe2/hdl/vhdl/signal_operasjon_blokk.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'signal_operasjon_blokk' (210#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/abe2/hdl/vhdl/signal_operasjon_blokk.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'design_1_signal_operasjon_blokk_1_1' (211#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_1_1/synth/design_1_signal_operasjon_blokk_1_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_signal_operasjon_blokk_2_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_2_1/synth/design_1_signal_operasjon_blokk_2_1.vhd:68]
	Parameter FUNKSJON bound to: 0 - type: integer 
	Parameter FORTEGN bound to: 1 - type: integer 
	Parameter ANTALL_INN bound to: 2 - type: integer 
	Parameter BREDDE_INN bound to: 13 - type: integer 
	Parameter BREDDE_UT bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_signal_operasjon_blokk_2_1' (212#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_2_1/synth/design_1_signal_operasjon_blokk_2_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_signal_operasjon_blokk_3_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_3_1/synth/design_1_signal_operasjon_blokk_3_1.vhd:68]
	Parameter FUNKSJON bound to: 0 - type: integer 
	Parameter FORTEGN bound to: 1 - type: integer 
	Parameter ANTALL_INN bound to: 2 - type: integer 
	Parameter BREDDE_INN bound to: 13 - type: integer 
	Parameter BREDDE_UT bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_signal_operasjon_blokk_3_1' (213#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_3_1/synth/design_1_signal_operasjon_blokk_3_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_switching_event_counter_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_switching_event_counter_0/synth/design_1_switching_event_counter_0.vhd:84]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 6 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter CHANNEL_NR_OUT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switching_event_counter' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/27ad/hdl/vhdl/switching_event_counter_axi.vhd:109]
	Parameter NUMBER_OF_CHANNELS bound to: 6 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter CHANNEL_NR_OUT bound to: 0 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switching_event_counter_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/27ad/hdl/vhdl/user_logic.vhd:72]
	Parameter NUMBER_OF_CHANNELS bound to: 6 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter CHANNEL_NR_OUT bound to: 0 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 6 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'switching_event_counter_v1_00_a_user_logic' (214#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/27ad/hdl/vhdl/user_logic.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'switching_event_counter' (215#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/27ad/hdl/vhdl/switching_event_counter_axi.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'design_1_switching_event_counter_0' (216#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_switching_event_counter_0/synth/design_1_switching_event_counter_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_synch_sampling_latch_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_synch_sampling_latch_1/synth/design_1_synch_sampling_latch_1.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 52 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 0000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_synch_sampling_latch_1' (217#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_synch_sampling_latch_1/synth/design_1_synch_sampling_latch_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_synch_sampling_reg_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_synch_sampling_reg_1/synth/design_1_synch_sampling_reg_1.vhd:91]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 4 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 4 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array_v1_00_a_user_logic__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 4 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_array_v1_00_a_user_logic__parameterized1' (217#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'register_array__parameterized3' (217#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_synch_sampling_reg_1' (218#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_synch_sampling_reg_1/synth/design_1_synch_sampling_reg_1.vhd:91]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_OPERATION bound to: or - type: string 
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter IN0_WIDTH bound to: 3 - type: integer 
	Parameter IN1_WIDTH bound to: 3 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 14 - type: integer 
	Parameter IN1_WIDTH bound to: 14 - type: integer 
	Parameter IN2_WIDTH bound to: 14 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 42 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
	Parameter IN0_WIDTH bound to: 13 - type: integer 
	Parameter IN1_WIDTH bound to: 13 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 26 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 52 - type: integer 
	Parameter IN1_WIDTH bound to: 39 - type: integer 
	Parameter IN2_WIDTH bound to: 13 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 104 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter IN0_WIDTH bound to: 96 - type: integer 
	Parameter IN1_WIDTH bound to: 24 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 120 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CONST_WIDTH bound to: 192 - type: integer 
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 13 - type: integer 
	Parameter CONST_VAL bound to: 2 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 192 - type: integer 
	Parameter DIN_FROM bound to: 191 - type: integer 
	Parameter DIN_TO bound to: 168 - type: integer 
	Parameter DIN_WIDTH bound to: 192 - type: integer 
	Parameter DIN_FROM bound to: 95 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'converter_1_imp_WH9O0Y' (241#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:5531]
INFO: [Synth 8-638] synthesizing module 'converter_2_imp_L88013' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:7376]
INFO: [Synth 8-638] synthesizing module 'design_1_AD_filter_block_2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_AD_filter_block_2/synth/design_1_AD_filter_block_2.vhd:92]
	Parameter OPERATION_MODE bound to: 1 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SIGNAL_IN_WIDTH bound to: 13 - type: integer 
	Parameter SIGNAL_OUT_WIDTH bound to: 13 - type: integer 
	Parameter MULTIPLIER_WIDTH bound to: 25 - type: integer 
	Parameter ACCUMULATOR_ADDITIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_FRACTIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_SOURCE_CONFIG bound to: 2 - type: integer 
	Parameter SCALING bound to: 1 - type: integer 
	Parameter COMMON_PARAMETERS bound to: 0 - type: integer 
	Parameter ACCUMULATOR_WRITE bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_AD_filter_block_2' (242#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_AD_filter_block_2/synth/design_1_AD_filter_block_2.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_CurrentRef_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_CurrentRef_1/synth/design_1_CurrentRef_1.vhd:90]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 3 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_CurrentRef_1' (243#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_CurrentRef_1/synth/design_1_CurrentRef_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'design_1_Hysteresis_control_2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_2/synth/design_1_Hysteresis_control_2.vhd:96]
	Parameter WIDTH_IN bound to: 14 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_COMPARATORS bound to: 2 - type: integer 
	Parameter FLIPFLOP_DEFAULT_VALUE bound to: 1'b0 
	Parameter COMPARATOR_FUNCTION_GREATER_THAN bound to: 32'b00000000000000000000000000000010 
	Parameter COMPARATOR_FUNCTION_LESS_THAN bound to: 32'b00000000000000000000000000000001 
	Parameter COMPARATOR_FUNCTION_EQUAL bound to: 32'b00000000000000000000000000000010 
	Parameter REGISTER_SET_MASK bound to: 32'b00000000000000000000000000000010 
	Parameter REGISTER_CLEAR_MASK bound to: 32'b00000000000000000000000000000001 
	Parameter READ_CLIPPED_SIGNALS bound to: 0 - type: integer 
	Parameter READ_REFERENCES bound to: 1 - type: integer 
	Parameter REFERENCE_SELECTOR bound to: 0 - type: integer 
	Parameter SEPARATE_REFERENCES bound to: 0 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_Hysteresis_control_2' (244#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Hysteresis_control_2/synth/design_1_Hysteresis_control_2.vhd:96]
INFO: [Synth 8-638] synthesizing module 'design_1_Moving_integral_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Moving_integral_0/synth/design_1_Moving_integral_0.vhd:96]
	Parameter OPERATION_MODE bound to: 0 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 8 - type: integer 
	Parameter SIGNAL_IN_WIDTH bound to: 13 - type: integer 
	Parameter SIGNAL_OUT_WIDTH bound to: 24 - type: integer 
	Parameter MULTIPLIER_WIDTH bound to: 25 - type: integer 
	Parameter ACCUMULATOR_ADDITIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_FRACTIONAL_BITS bound to: 0 - type: integer 
	Parameter INPUT_SOURCE_CONFIG bound to: 2 - type: integer 
	Parameter SCALING bound to: 1 - type: integer 
	Parameter COMMON_PARAMETERS bound to: 0 - type: integer 
	Parameter ACCUMULATOR_WRITE bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_Moving_integral_0' (245#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Moving_integral_0/synth/design_1_Moving_integral_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'design_1_Tripping_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Tripping_0/synth/design_1_Tripping_0.vhd:97]
	Parameter WIDTH_IN bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter NUMBER_OF_COMPARATORS bound to: 2 - type: integer 
	Parameter FLIPFLOP_DEFAULT_VALUE bound to: 1'b0 
	Parameter COMPARATOR_FUNCTION_GREATER_THAN bound to: 32'b00000000000000000000000000000010 
	Parameter COMPARATOR_FUNCTION_LESS_THAN bound to: 32'b00000000000000000000000000000001 
	Parameter COMPARATOR_FUNCTION_EQUAL bound to: 32'b00000000000000000000000000000010 
	Parameter REGISTER_SET_MASK bound to: 32'b00000000000000000000000000000011 
	Parameter REGISTER_CLEAR_MASK bound to: 32'b00000000000000000000000000000000 
	Parameter READ_CLIPPED_SIGNALS bound to: 0 - type: integer 
	Parameter READ_REFERENCES bound to: 1 - type: integer 
	Parameter REFERENCE_SELECTOR bound to: 0 - type: integer 
	Parameter SEPARATE_REFERENCES bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_Tripping_0' (246#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_Tripping_0/synth/design_1_Tripping_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'design_1_driver_interface_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_driver_interface_1/synth/design_1_driver_interface_1.vhd:92]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 2 - type: integer 
	Parameter SEPARATE_SIGNALS_FOR_LOWER_DRIVERS bound to: 0 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 32'b00000000000100110001001100010011 
	Parameter SIGNAL_SOURCE_REG_DEFAULT_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter USE_WATCHDOG_TIMER bound to: 1 - type: integer 
	Parameter PILOT_SIGNAL_BITNR bound to: 6 - type: integer 
	Parameter NUMBER_OF_DISABLE_IN_SIGNALS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_driver_interface_1' (248#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_driver_interface_1/synth/design_1_driver_interface_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'extract_and_zeropad_gate_sigs_imp_E9QNO1' [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'extract_and_zeropad_gate_sigs_imp_E9QNO1' (254#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'design_1_moving_integral_latch_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_moving_integral_latch_0/synth/design_1_moving_integral_latch_0.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 192 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_moving_integral_latch_0' (255#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_moving_integral_latch_0/synth/design_1_moving_integral_latch_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_moving_integral_reg_2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_moving_integral_reg_2/synth/design_1_moving_integral_reg_2.vhd:91]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 24 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 8 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_moving_integral_reg_2' (256#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_moving_integral_reg_2/synth/design_1_moving_integral_reg_2.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_pwm_1/synth/design_1_pwm_1.vhd:97]
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 1 - type: integer 
	Parameter HYSTERESIS_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter CARRIER_COUNTER_FRACTIONAL_BITS bound to: 10 - type: integer 
	Parameter CARRIER_INCREMENT_DEFAULT_VALUE bound to: 512 - type: integer 
	Parameter AMPLITUDE_DEFAULT_VALUE bound to: 2000 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter NUMBER_OF_CARRIERS bound to: 1 - type: integer 
	Parameter INTERRUPT_DIVISOR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_pwm_1' (257#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_pwm_1/synth/design_1_pwm_1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'design_1_signal_operasjon_blokk_1_2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_1_2/synth/design_1_signal_operasjon_blokk_1_2.vhd:68]
	Parameter FUNKSJON bound to: 0 - type: integer 
	Parameter FORTEGN bound to: 1 - type: integer 
	Parameter ANTALL_INN bound to: 2 - type: integer 
	Parameter BREDDE_INN bound to: 13 - type: integer 
	Parameter BREDDE_UT bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_signal_operasjon_blokk_1_2' (258#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_1_2/synth/design_1_signal_operasjon_blokk_1_2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_signal_operasjon_blokk_2_2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_2_2/synth/design_1_signal_operasjon_blokk_2_2.vhd:68]
	Parameter FUNKSJON bound to: 0 - type: integer 
	Parameter FORTEGN bound to: 1 - type: integer 
	Parameter ANTALL_INN bound to: 2 - type: integer 
	Parameter BREDDE_INN bound to: 13 - type: integer 
	Parameter BREDDE_UT bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_signal_operasjon_blokk_2_2' (259#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_2_2/synth/design_1_signal_operasjon_blokk_2_2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_signal_operasjon_blokk_3_2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_3_2/synth/design_1_signal_operasjon_blokk_3_2.vhd:68]
	Parameter FUNKSJON bound to: 0 - type: integer 
	Parameter FORTEGN bound to: 1 - type: integer 
	Parameter ANTALL_INN bound to: 2 - type: integer 
	Parameter BREDDE_INN bound to: 13 - type: integer 
	Parameter BREDDE_UT bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_signal_operasjon_blokk_3_2' (260#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_operasjon_blokk_3_2/synth/design_1_signal_operasjon_blokk_3_2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_switching_event_counter_1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_switching_event_counter_1/synth/design_1_switching_event_counter_1.vhd:84]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 6 - type: integer 
	Parameter WIDTH_OUT bound to: 16 - type: integer 
	Parameter CHANNEL_NR_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_switching_event_counter_1' (261#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_switching_event_counter_1/synth/design_1_switching_event_counter_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_synch_sampling_latch_2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_synch_sampling_latch_2/synth/design_1_synch_sampling_latch_2.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 52 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 0000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_synch_sampling_latch_2' (262#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_synch_sampling_latch_2/synth/design_1_synch_sampling_latch_2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_1_synch_sampling_reg_2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_synch_sampling_reg_2/synth/design_1_synch_sampling_reg_2.vhd:91]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 4 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_synch_sampling_reg_2' (263#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_synch_sampling_reg_2/synth/design_1_synch_sampling_reg_2.vhd:91]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'converter_2_imp_L88013' (285#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:7376]
INFO: [Synth 8-638] synthesizing module 'design_1_da_converter_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_da_converter_0/synth/design_1_da_converter_0.vhd:92]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 48 - type: integer 
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter USE_SCALING bound to: 1'b1 
	Parameter SCALE_SHIFTS bound to: 8 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter CLOCK_PULSES_CS_LOW bound to: 2 - type: integer 
	Parameter DA_CONVERTER_WIDTH bound to: 12 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'da_converter_interface' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/251e/hdl/vhdl/da_converter_interface_axi.vhd:131]
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 48 - type: integer 
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter USE_SCALING bound to: 1'b1 
	Parameter SCALE_SHIFTS bound to: 8 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter CLOCK_PULSES_CS_LOW bound to: 2 - type: integer 
	Parameter DA_CONVERTER_WIDTH bound to: 12 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'da_converter_interface_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/251e/hdl/vhdl/user_logic.vhd:112]
	Parameter NUMBER_OF_SIGNAL_SOURCES bound to: 48 - type: integer 
	Parameter WIDTH_IN bound to: 16 - type: integer 
	Parameter USE_SCALING bound to: 1'b1 
	Parameter SCALE_SHIFTS bound to: 8 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter CLOCK_PULSES_CS_LOW bound to: 2 - type: integer 
	Parameter DA_CONVERTER_WIDTH bound to: 12 - type: integer 
	Parameter NUMBER_OF_CHANNELS bound to: 4 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 6 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'da_converter_interface_v1_00_a_user_logic' (286#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/251e/hdl/vhdl/user_logic.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'da_converter_interface' (287#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/251e/hdl/vhdl/da_converter_interface_axi.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'design_1_da_converter_0' (288#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_da_converter_0/synth/design_1_da_converter_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'emu_dc' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:3077]
INFO: [Synth 8-638] synthesizing module 'emu_dc_axi_lite_interface' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1608]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_NUM_OFFSETS bound to: 23 - type: integer 
	Parameter ADDR_LSB bound to: 3 - type: integer 
	Parameter ADDR_MSB bound to: 7 - type: integer 
	Parameter DEC_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_axi_lite_interface' (290#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1608]
INFO: [Synth 8-638] synthesizing module 'emu_dc_default_clock_driver' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:3018]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_default_clock_driver' (291#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:3018]
INFO: [Synth 8-638] synthesizing module 'emu_dc_struct' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:747]
INFO: [Synth 8-638] synthesizing module 'emu_dc_integrator_modified1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:105]
INFO: [Synth 8-638] synthesizing module 'emu_dc_saturationblock' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:14]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_aa453897ef' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1367]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_aa453897ef' (292#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1367]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_f5c169eedd' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1410]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_f5c169eedd' (293#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1410]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_64f7e3bb3d' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1435]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_64f7e3bb3d' (294#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1435]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_c1e2e26b84' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1454]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_c1e2e26b84' (295#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1454]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_f74f0d24ce' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1476]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_f74f0d24ce' (296#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1476]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_03e5441b28' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1516]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_03e5441b28' (297#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1516]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_0e45bfa435' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1543]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_0e45bfa435' (298#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1543]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_saturationblock' (299#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:14]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xladdsub' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
	Parameter core_name0 bound to: emu_dc_c_addsub_v12_0_i1 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 64 - type: integer 
	Parameter b_bin_pt bound to: 56 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 64 - type: integer 
	Parameter s_bin_pt bound to: 56 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 65 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 65 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_c_addsub_v12_0_i1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_addsub_v12_0_i1/synth/emu_dc_c_addsub_v12_0_i1.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 65 - type: integer 
	Parameter C_B_WIDTH bound to: 65 - type: integer 
	Parameter C_OUT_WIDTH bound to: 65 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_c_addsub_v12_0_i1' (302#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_addsub_v12_0_i1/synth/emu_dc_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xladdsub' (303#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlconvert' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 56 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 28 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 56 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 28 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_func_call_emu_dc_xlconvert' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 56 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 28 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_emu_dc_xlconvert' (304#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized2' (304#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized2' (304#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlconvert' (305#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_8883052830' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1341]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_8883052830' (306#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlregister' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:925]
	Parameter d_width bound to: 64 - type: integer 
	Parameter init_value bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter width bound to: 64 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 64 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 64 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 64 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized2' (306#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized2' (306#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlregister' (307#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:925]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlregister__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:925]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlregister__parameterized0' (307#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:925]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_integrator_modified1' (308#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:105]
INFO: [Synth 8-638] synthesizing module 'emu_dc_integrator_modified2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:337]
INFO: [Synth 8-638] synthesizing module 'emu_dc_saturationblock_x0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_saturationblock_x0' (309#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_integrator_modified2' (310#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:337]
INFO: [Synth 8-638] synthesizing module 'emu_dc_integrator_modified3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:569]
INFO: [Synth 8-638] synthesizing module 'emu_dc_saturationblock_x1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:478]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_saturationblock_x1' (311#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:478]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_integrator_modified3' (312#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:569]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlmult' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
	Parameter core_name0 bound to: emu_dc_mult_gen_v12_0_i0 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 1 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 28 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 1 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 32 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_mult_gen_v12_0_i0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i0/synth/emu_dc_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i0/synth/emu_dc_mult_gen_v12_0_i0.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i0/synth/emu_dc_mult_gen_v12_0_i0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_mult_gen_v12_0_i0' (318#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i0/synth/emu_dc_mult_gen_v12_0_i0.vhd:70]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlmult' (319#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
INFO: [Synth 8-638] synthesizing module 'sysgen_bitbasher_e4470cee2e' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'sysgen_bitbasher_e4470cee2e' (320#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:51]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xladdsub__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
	Parameter core_name0 bound to: emu_dc_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 32 - type: integer 
	Parameter s_bin_pt bound to: 28 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 33 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 33 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_c_addsub_v12_0_i0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_addsub_v12_0_i0/synth/emu_dc_c_addsub_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 33 - type: integer 
	Parameter C_B_WIDTH bound to: 33 - type: integer 
	Parameter C_OUT_WIDTH bound to: 33 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_c_addsub_v12_0_i0' (321#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_addsub_v12_0_i0/synth/emu_dc_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xladdsub__parameterized0' (321#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xladdsub__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
	Parameter core_name0 bound to: emu_dc_c_addsub_v12_0_i0 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 32 - type: integer 
	Parameter s_bin_pt bound to: 28 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 33 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 33 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xladdsub__parameterized1' (321#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xladdsub__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
	Parameter core_name0 bound to: emu_dc_c_addsub_v12_0_i1 - type: string 
	Parameter a_width bound to: 64 - type: integer 
	Parameter a_bin_pt bound to: 56 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 64 - type: integer 
	Parameter b_bin_pt bound to: 56 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 64 - type: integer 
	Parameter s_bin_pt bound to: 56 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 65 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter c_latency bound to: 1 - type: integer 
	Parameter c_output_width bound to: 65 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xladdsub__parameterized2' (321#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
INFO: [Synth 8-638] synthesizing module 'sysgen_mcode_block_a0e47c7f64' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mcode_block_a0e47c7f64' (322#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:81]
INFO: [Synth 8-638] synthesizing module 'sysgen_bitbasher_935d11a1f8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'sysgen_bitbasher_935d11a1f8' (323#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:135]
INFO: [Synth 8-638] synthesizing module 'sysgen_bitbasher_35fa2a4022' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'sysgen_bitbasher_35fa2a4022' (324#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:170]
INFO: [Synth 8-638] synthesizing module 'sysgen_mcode_block_18cd5248f3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mcode_block_18cd5248f3' (325#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:210]
INFO: [Synth 8-638] synthesizing module 'sysgen_bitbasher_6cafa897f0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'sysgen_bitbasher_6cafa897f0' (326#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:264]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlcmult' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2081]
	Parameter core_name0 bound to: emu_dc_mult_gen_v12_0_i1 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter b_bin_pt bound to: 56 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 64 - type: integer 
	Parameter p_bin_pt bound to: 56 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 64 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter const_bin_pt bound to: 1 - type: integer 
	Parameter zero_const bound to: 0 - type: integer 
	Parameter c_output_width bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_mult_gen_v12_0_i1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i1/synth/emu_dc_mult_gen_v12_0_i1.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i1/synth/emu_dc_mult_gen_v12_0_i1.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i1/synth/emu_dc_mult_gen_v12_0_i1.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 57 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 95 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 100000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_mult_gen_v12_0_i1' (332#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i1/synth/emu_dc_mult_gen_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlcmult' (333#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2081]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_6116e079a1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:297]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_6116e079a1' (334#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:297]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_2d9a011320' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_2d9a011320' (335#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:330]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_d7a5e5b28b' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_d7a5e5b28b' (336#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:349]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_e74ec518d3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:368]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_e74ec518d3' (337#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:368]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_72767c8c86' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:387]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_72767c8c86' (338#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:387]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_6deb76d271' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:406]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_6deb76d271' (339#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:406]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_57804e7959' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:425]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_57804e7959' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:425]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlconvert__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 28 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 8 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 28 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 8 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 28 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 8 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized1' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized3' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized3' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlconvert__parameterized0' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlconvert__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
	Parameter din_width bound to: 12 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter din_width bound to: 12 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter din_width bound to: 12 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized3' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter width bound to: 13 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
	Parameter width bound to: 13 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 13 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 13 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized4' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized4' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlconvert__parameterized1' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlconvert__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 56 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 24 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 56 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 24 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 56 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 24 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized5' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlconvert__parameterized2' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlconvert__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 28 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 12 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 28 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 12 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 28 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 12 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized7' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlconvert__parameterized3' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlconvert__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 24 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 8 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 24 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 8 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized9' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 24 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 8 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_emu_dc_xlconvert__parameterized9' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:478]
	Parameter width bound to: 16 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlconvert__parameterized4' (340#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:519]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlcounter_limit' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2224]
	Parameter core_name0 bound to: emu_dc_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 7 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
	Parameter cnt_63_48 bound to: 0 - type: integer 
	Parameter cnt_47_32 bound to: 0 - type: integer 
	Parameter cnt_31_16 bound to: 0 - type: integer 
	Parameter cnt_15_0 bound to: 100 - type: integer 
	Parameter count_limited bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_c_counter_binary_v12_0_i0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_counter_binary_v12_0_i0/synth/emu_dc_c_counter_binary_v12_0_i0.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_c_counter_binary_v12_0_i0' (341#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_counter_binary_v12_0_i0/synth/emu_dc_c_counter_binary_v12_0_i0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlcounter_limit' (342#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2224]
INFO: [Synth 8-638] synthesizing module 'sysgen_mcode_block_ea985bd348' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mcode_block_ea985bd348' (343#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:624]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xldelay' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:687]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 50 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 50 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized5' (343#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized6' (343#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized5' (343#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xldelay' (344#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:687]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xldelay__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:687]
	Parameter width bound to: 64 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 64 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
	Parameter width bound to: 64 - type: integer 
	Parameter latency bound to: 3 - type: integer 
	Parameter width bound to: 64 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 64 - type: integer 
	Parameter latency bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized7' (344#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized6' (344#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xldelay__parameterized0' (344#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:687]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xldelay__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:687]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xldelay__parameterized1' (344#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:687]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_3a7027cc95' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:754]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_3a7027cc95' (345#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:754]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_dfb2848d1a' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:798]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_dfb2848d1a' (346#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:798]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_119ab8e99e' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_119ab8e99e' (347#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:825]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_0d19f6c4e5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_0d19f6c4e5' (348#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:873]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlmult__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
	Parameter core_name0 bound to: emu_dc_mult_gen_v12_0_i2 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 28 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 32 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_mult_gen_v12_0_i2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i2/synth/emu_dc_mult_gen_v12_0_i2.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i2/synth/emu_dc_mult_gen_v12_0_i2.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i2/synth/emu_dc_mult_gen_v12_0_i2.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_mult_gen_v12_0_i2' (349#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i2/synth/emu_dc_mult_gen_v12_0_i2.vhd:70]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlmult__parameterized0' (349#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlmult__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
	Parameter core_name0 bound to: emu_dc_mult_gen_v12_0_i2 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 0 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 12 - type: integer 
	Parameter p_bin_pt bound to: 0 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 32 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_srlc33e__parameterized8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_srlc33e__parameterized8' (349#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg__parameterized7' (349#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlmult__parameterized1' (349#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlmult__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
	Parameter core_name0 bound to: emu_dc_mult_gen_v12_0_i3 - type: string 
	Parameter a_width bound to: 64 - type: integer 
	Parameter a_bin_pt bound to: 56 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 64 - type: integer 
	Parameter p_bin_pt bound to: 56 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 64 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 64 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_mult_gen_v12_0_i3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i3/synth/emu_dc_mult_gen_v12_0_i3.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i3/synth/emu_dc_mult_gen_v12_0_i3.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i3/synth/emu_dc_mult_gen_v12_0_i3.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 95 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_mult_gen_v12_0_i3' (350#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i3/synth/emu_dc_mult_gen_v12_0_i3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlmult__parameterized2' (350#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlmult__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
	Parameter core_name0 bound to: emu_dc_mult_gen_v12_0_i4 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 64 - type: integer 
	Parameter p_bin_pt bound to: 56 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 32 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_mult_gen_v12_0_i4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i4/synth/emu_dc_mult_gen_v12_0_i4.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i4/synth/emu_dc_mult_gen_v12_0_i4.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i4/synth/emu_dc_mult_gen_v12_0_i4.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_mult_gen_v12_0_i4' (351#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i4/synth/emu_dc_mult_gen_v12_0_i4.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlmult__parameterized3' (351#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlmult__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
	Parameter core_name0 bound to: emu_dc_mult_gen_v12_0_i2 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 12 - type: integer 
	Parameter p_bin_pt bound to: 0 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 32 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlmult__parameterized4' (351#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlregister__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:925]
	Parameter d_width bound to: 104 - type: integer 
	Parameter init_value bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter width bound to: 104 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 104 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 104 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
	Parameter width bound to: 104 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized3' (351#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized3' (351#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlregister__parameterized1' (351#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:925]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_2c879613ee' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:980]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_2c879613ee' (352#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:980]
INFO: [Synth 8-638] synthesizing module 'sysgen_bitbasher_45bf6f415d' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1028]
INFO: [Synth 8-256] done synthesizing module 'sysgen_bitbasher_45bf6f415d' (353#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1028]
INFO: [Synth 8-638] synthesizing module 'sysgen_bitbasher_4271686010' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1064]
INFO: [Synth 8-256] done synthesizing module 'sysgen_bitbasher_4271686010' (354#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1064]
INFO: [Synth 8-638] synthesizing module 'sysgen_bitbasher_d514526b4d' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1100]
INFO: [Synth 8-256] done synthesizing module 'sysgen_bitbasher_d514526b4d' (355#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1100]
INFO: [Synth 8-638] synthesizing module 'sysgen_sgn_3f926e6f6d' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'sysgen_sgn_3f926e6f6d' (356#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_3d251ba442' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1184]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_3d251ba442' (357#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1184]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_376215cb10' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1223]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_376215cb10' (358#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1223]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_f631792396' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1262]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_f631792396' (359#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1262]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_86c098b96d' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1303]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_86c098b96d' (360#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1303]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlmult__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
	Parameter core_name0 bound to: emu_dc_mult_gen_v12_0_i5 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 28 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 32 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 1 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 32 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_mult_gen_v12_0_i5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i5/synth/emu_dc_mult_gen_v12_0_i5.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i5/synth/emu_dc_mult_gen_v12_0_i5.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i5/synth/emu_dc_mult_gen_v12_0_i5.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_mult_gen_v12_0_i5' (361#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i5/synth/emu_dc_mult_gen_v12_0_i5.vhd:70]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlmult__parameterized5' (361#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xlmult__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
	Parameter core_name0 bound to: emu_dc_mult_gen_v12_0_i6 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter b_width bound to: 2 - type: integer 
	Parameter b_bin_pt bound to: 0 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter p_width bound to: 32 - type: integer 
	Parameter p_bin_pt bound to: 28 - type: integer 
	Parameter p_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter extra_registers bound to: 1 - type: integer 
	Parameter c_a_width bound to: 32 - type: integer 
	Parameter c_b_width bound to: 2 - type: integer 
	Parameter c_type bound to: 0 - type: integer 
	Parameter c_a_type bound to: 0 - type: integer 
	Parameter c_b_type bound to: 0 - type: integer 
	Parameter c_pipelined bound to: 1 - type: integer 
	Parameter c_baat bound to: 32 - type: integer 
	Parameter multsign bound to: 2 - type: integer 
	Parameter c_output_width bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_mult_gen_v12_0_i6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i6/synth/emu_dc_mult_gen_v12_0_i6.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i6/synth/emu_dc_mult_gen_v12_0_i6.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i6/synth/emu_dc_mult_gen_v12_0_i6.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 33 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_mult_gen_v12_0_i6' (362#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_mult_gen_v12_0_i6/synth/emu_dc_mult_gen_v12_0_i6.vhd:70]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xlmult__parameterized6' (362#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:2410]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xladdsub__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
	Parameter core_name0 bound to: emu_dc_c_addsub_v12_0_i2 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 32 - type: integer 
	Parameter s_bin_pt bound to: 28 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 33 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter c_latency bound to: 0 - type: integer 
	Parameter c_output_width bound to: 33 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_c_addsub_v12_0_i2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_addsub_v12_0_i2/synth/emu_dc_c_addsub_v12_0_i2.vhd:67]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 33 - type: integer 
	Parameter C_B_WIDTH bound to: 33 - type: integer 
	Parameter C_OUT_WIDTH bound to: 33 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_c_addsub_v12_0_i2' (363#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_addsub_v12_0_i2/synth/emu_dc_c_addsub_v12_0_i2.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xladdsub__parameterized3' (363#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
INFO: [Synth 8-638] synthesizing module 'emu_dc_xladdsub__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
	Parameter core_name0 bound to: emu_dc_c_addsub_v12_0_i3 - type: string 
	Parameter a_width bound to: 32 - type: integer 
	Parameter a_bin_pt bound to: 28 - type: integer 
	Parameter a_arith bound to: 2 - type: integer 
	Parameter c_in_width bound to: 16 - type: integer 
	Parameter c_in_bin_pt bound to: 4 - type: integer 
	Parameter c_in_arith bound to: 1 - type: integer 
	Parameter c_out_width bound to: 16 - type: integer 
	Parameter c_out_bin_pt bound to: 4 - type: integer 
	Parameter c_out_arith bound to: 1 - type: integer 
	Parameter b_width bound to: 32 - type: integer 
	Parameter b_bin_pt bound to: 28 - type: integer 
	Parameter b_arith bound to: 2 - type: integer 
	Parameter s_width bound to: 32 - type: integer 
	Parameter s_bin_pt bound to: 28 - type: integer 
	Parameter s_arith bound to: 2 - type: integer 
	Parameter rst_width bound to: 1 - type: integer 
	Parameter rst_bin_pt bound to: 0 - type: integer 
	Parameter rst_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter full_s_width bound to: 33 - type: integer 
	Parameter full_s_arith bound to: 2 - type: integer 
	Parameter mode bound to: 1 - type: integer 
	Parameter extra_registers bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter c_latency bound to: 0 - type: integer 
	Parameter c_output_width bound to: 33 - type: integer 
	Parameter c_has_c_in bound to: 0 - type: integer 
	Parameter c_has_c_out bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'emu_dc_c_addsub_v12_0_i3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_addsub_v12_0_i3/synth/emu_dc_c_addsub_v12_0_i3.vhd:67]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 33 - type: integer 
	Parameter C_B_WIDTH bound to: 33 - type: integer 
	Parameter C_OUT_WIDTH bound to: 33 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emu_dc_c_addsub_v12_0_i3' (364#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/emu_dc_c_addsub_v12_0_i3/synth/emu_dc_c_addsub_v12_0_i3.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_xladdsub__parameterized4' (364#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd:1796]
INFO: [Synth 8-256] done synthesizing module 'emu_dc_struct' (365#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:747]
INFO: [Synth 8-256] done synthesizing module 'emu_dc' (366#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd:3077]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_interface_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_encoder_interface_0/synth/design_1_encoder_interface_0.vhd:92]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter EDGE_CLOCK_TIMEOUT_TIME bound to: 100 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter FILTER_HYSTERESIS_DEFAULT_VALUE bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'incremental_encoder_interface' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c80b/hdl/vhdl/incremental_encoder_interface_axi.vhd:116]
	Parameter EDGE_CLOCK_TIMEOUT_TIME bound to: 100 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter FILTER_HYSTERESIS_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'incremental_encoder_interface_v1_00_a_user_logic' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c80b/hdl/vhdl/user_logic.vhd:87]
	Parameter EDGE_CLOCK_TIMEOUT_TIME bound to: 100 - type: integer 
	Parameter CONFIG_REG_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter FILTER_HYSTERESIS_DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 5 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'incremental_encoder_interface_v1_00_a_user_logic' (368#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c80b/hdl/vhdl/user_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'incremental_encoder_interface' (369#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c80b/hdl/vhdl/incremental_encoder_interface_axi.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_1_encoder_interface_0' (370#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_encoder_interface_0/synth/design_1_encoder_interface_0.vhd:92]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_multiplexer_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_multiplexer_0_0/synth/design_1_multiplexer_0_0.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplexer_v1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b429/hdl/multiplexer_v1_0.vhd:57]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplexer_v1_0_S_AXI' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b429/hdl/multiplexer_v1_0_S_AXI.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b429/hdl/multiplexer_v1_0_S_AXI.vhd:254]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b429/hdl/multiplexer_v1_0_S_AXI.vhd:384]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b429/src/multiplexer.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (372#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b429/src/multiplexer.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'multiplexer_v1_0_S_AXI' (373#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b429/hdl/multiplexer_v1_0_S_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'multiplexer_v1_0' (374#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/b429/hdl/multiplexer_v1_0.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_multiplexer_0_0' (375#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_multiplexer_0_0/synth/design_1_multiplexer_0_0.vhd:91]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: sbg485 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:379]
INFO: [Synth 8-638] synthesizing module 'design_1_register_emu_out_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_register_emu_out_0/synth/design_1_register_emu_out_0.vhd:88]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 14 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 1 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
	Parameter REGISTER_WIDTH bound to: 14 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 1 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array_v1_00_a_user_logic__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
	Parameter REGISTER_WIDTH bound to: 14 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 1 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:114]
WARNING: [Synth 8-3919] null assignment ignored [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:114]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:115]
WARNING: [Synth 8-3919] null assignment ignored [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'register_array_v1_00_a_user_logic__parameterized2' (380#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'register_array__parameterized6' (380#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_register_emu_out_0' (381#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_register_emu_out_0/synth/design_1_register_emu_out_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'design_1_register_array_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_register_array_0_0/synth/design_1_register_array_0_0.vhd:91]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 8 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array__parameterized8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 8 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array_v1_00_a_user_logic__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 8 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_array_v1_00_a_user_logic__parameterized3' (381#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'register_array__parameterized8' (381#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_register_array_0_0' (382#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_register_array_0_0/synth/design_1_register_array_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1_register_array_1_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_register_array_1_0/synth/design_1_register_array_1_0.vhd:91]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 8 - type: integer 
	Parameter REG_SIGNED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_register_array_1_0' (383#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_register_array_1_0/synth/design_1_register_array_1_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1_relay_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_relay_0/synth/design_1_relay_0.vhd:88]
	Parameter C_S_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter REGISTER_WIDTH bound to: 4 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 1 - type: integer 
	Parameter REG_SIGNED bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array__parameterized10' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
	Parameter REGISTER_WIDTH bound to: 4 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 1 - type: integer 
	Parameter REG_SIGNED bound to: 0 - type: integer 
	Parameter C_S_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_array_v1_00_a_user_logic__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
	Parameter REGISTER_WIDTH bound to: 4 - type: integer 
	Parameter NUMBER_OF_REGISTERS bound to: 1 - type: integer 
	Parameter REG_SIGNED bound to: 0 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 7 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:114]
WARNING: [Synth 8-3919] null assignment ignored [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:114]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:115]
WARNING: [Synth 8-3919] null assignment ignored [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'register_array_v1_00_a_user_logic__parameterized4' (383#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'register_array__parameterized10' (383#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'design_1_relay_0' (384#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_relay_0/synth/design_1_relay_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (385#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (386#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (387#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (388#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (389#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (390#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_1_signal_in_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_in_0/synth/design_1_signal_in_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 6 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 6 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 6 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 6 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 6 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 6 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 6 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 6 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (390#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (390#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (390#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_signal_in_0' (391#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_in_0/synth/design_1_signal_in_0.vhd:89]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_testled_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_testled_0/synth/design_1_testled_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (392#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (392#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (392#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_testled_0' (393#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_testled_0/synth/design_1_testled_0.vhd:86]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd:108]
	Parameter C_INSTANCE bound to: design_1_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:240]
	Parameter C_INSTANCE bound to: design_1_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_axi_lite_ipif' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_slave_attachment' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_address_decoder' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized0' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized0' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized1' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized1' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized2' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized2' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized3' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized3' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized4' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized4' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized5' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized5' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized6' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized6' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized7' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized7' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized8' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized8' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized9' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized9' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized10' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized10' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized11' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized11' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized12' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized12' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized13' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized13' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized14' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized14' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized15' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized15' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized16' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized16' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized17' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized17' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized18' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized18' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized19' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized19' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized20' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized20' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized21' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized21' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized22' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized22' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized23' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized23' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized24' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized24' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized25' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized25' (396#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_address_decoder' (397#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_slave_attachment' (398#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_axi_lite_ipif' (399#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:191]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0000100000010000 
	Parameter INIT_41 bound to: 16'b0100000100000000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000000000000001 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' (400#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:191]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_soft_reset' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_soft_reset' (401#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_interrupt_control' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_interrupt_control' (402#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' (403#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0' (404#1) [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd:108]
	Parameter DIN_WIDTH bound to: 5 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter IN0_WIDTH bound to: 3 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 128 - type: integer 
	Parameter IN1_WIDTH bound to: 160 - type: integer 
	Parameter IN2_WIDTH bound to: 128 - type: integer 
	Parameter IN3_WIDTH bound to: 96 - type: integer 
	Parameter IN4_WIDTH bound to: 128 - type: integer 
	Parameter IN5_WIDTH bound to: 128 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 768 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
	Parameter IN0_WIDTH bound to: 52 - type: integer 
	Parameter IN1_WIDTH bound to: 52 - type: integer 
	Parameter IN2_WIDTH bound to: 128 - type: integer 
	Parameter IN3_WIDTH bound to: 48 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 104 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 16 - type: integer 
	Parameter IN1_WIDTH bound to: 16 - type: integer 
	Parameter IN2_WIDTH bound to: 16 - type: integer 
	Parameter IN3_WIDTH bound to: 16 - type: integer 
	Parameter IN4_WIDTH bound to: 16 - type: integer 
	Parameter IN5_WIDTH bound to: 16 - type: integer 
	Parameter IN6_WIDTH bound to: 16 - type: integer 
	Parameter IN7_WIDTH bound to: 16 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 128 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter IN0_WIDTH bound to: 13 - type: integer 
	Parameter IN1_WIDTH bound to: 13 - type: integer 
	Parameter IN2_WIDTH bound to: 13 - type: integer 
	Parameter IN3_WIDTH bound to: 13 - type: integer 
	Parameter IN4_WIDTH bound to: 13 - type: integer 
	Parameter IN5_WIDTH bound to: 13 - type: integer 
	Parameter IN6_WIDTH bound to: 13 - type: integer 
	Parameter IN7_WIDTH bound to: 13 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 104 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter IN0_WIDTH bound to: 52 - type: integer 
	Parameter IN1_WIDTH bound to: 52 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 104 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 120 - type: integer 
	Parameter IN1_WIDTH bound to: 120 - type: integer 
	Parameter IN2_WIDTH bound to: 128 - type: integer 
	Parameter IN3_WIDTH bound to: 48 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 240 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 42 - type: integer 
	Parameter IN1_WIDTH bound to: 42 - type: integer 
	Parameter IN2_WIDTH bound to: 128 - type: integer 
	Parameter IN3_WIDTH bound to: 48 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 84 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 6 - type: integer 
	Parameter IN3_WIDTH bound to: 6 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 14 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 15 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1' (424#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/synth/design_1.vhd:15921]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (425#1) [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:86]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized15 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[127]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[126]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[125]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[124]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[123]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[122]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[121]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[120]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[119]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[118]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[117]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[116]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[115]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[114]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[113]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[112]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[111]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[110]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[109]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[108]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[107]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[106]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[105]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[104]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[103]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[102]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[101]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[100]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[99]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[98]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[97]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[96]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[95]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[94]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[93]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[92]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[91]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[90]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[89]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[88]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[87]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[86]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[85]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[84]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[83]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[82]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[81]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[80]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[79]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[78]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[77]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[76]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[75]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[74]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[73]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[72]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[71]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[70]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[69]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[68]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[67]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[66]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[65]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[64]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[63]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[62]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[61]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[60]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[59]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[58]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[57]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized14 has unconnected port In2[56]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:59 ; elapsed = 00:02:05 . Memory (MB): peak = 1429.988 ; gain = 792.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:08 . Memory (MB): peak = 1429.988 ; gain = 792.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:08 . Memory (MB): peak = 1429.988 ; gain = 792.945
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3087 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_in_0/design_1_signal_in_0_board.xdc] for cell 'design_1_i/signal_in/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_in_0/design_1_signal_in_0_board.xdc] for cell 'design_1_i/signal_in/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_in_0/design_1_signal_in_0.xdc] for cell 'design_1_i/signal_in/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_signal_in_0/design_1_signal_in_0.xdc] for cell 'design_1_i/signal_in/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_testled_0/design_1_testled_0_board.xdc] for cell 'design_1_i/testled/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_testled_0/design_1_testled_0_board.xdc] for cell 'design_1_i/testled/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_testled_0/design_1_testled_0.xdc] for cell 'design_1_i/testled/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_testled_0/design_1_testled_0.xdc] for cell 'design_1_i/testled/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/constrs/blankingtimecorr.xdc] for cell 'design_1_i/converter_1/blankingtimecorr_0/inst'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_2/constrs/blankingtimecorr.xdc] for cell 'design_1_i/converter_1/blankingtimecorr_0/inst'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_0/constrs/blankingtimecorr.xdc] for cell 'design_1_i/converter_2/blankingtimecorr_0/inst'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_blankingtimecorr_0_0/constrs/blankingtimecorr.xdc] for cell 'design_1_i/converter_2/blankingtimecorr_0/inst'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/constrs/emu_dc.xdc] for cell 'design_1_i/emu_dc_0/inst'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_emu_dc_0_1/constrs/emu_dc.xdc] for cell 'design_1_i/emu_dc_0/inst'
Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ENDAT22_S_0_0/src/endat22/constraints.xdc] for cell 'design_1_i/ENDAT22_S_1/U0'
Finished Parsing XDC File [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_ENDAT22_S_0_0/src/endat22/constraints.xdc] for cell 'design_1_i/ENDAT22_S_1/U0'
Parsing XDC File [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc:332]
Finished Parsing XDC File [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/constrs_1/imports/Constraints/PicoZed7030_prosessorkort_IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1482.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1097 instances were transformed.
  FDE => FDRE: 842 instances
  FDR => FDRE: 210 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  IODELAY => IDELAYE2: 10 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1482.129 ; gain = 0.000
CRITICAL WARNING: [filemgmt 20-1741] File 'conv_pkg.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/conv_pkg.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/conv_pkg.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg_w_init.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_w_init.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'srl17e.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl17e.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/srl17e.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'srl33e.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/srl33e.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/srl33e.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg_reg.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_reg.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_reg.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'single_reg_w_init.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/single_reg_w_init.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/single_reg_w_init.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'xlclockdriver_rd.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/xlclockdriver_rd.vhd)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/xlclockdriver_rd.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'conv_pkg.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/conv_pkg.v)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/conv_pkg.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg.v)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'synth_reg_w_init.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/synth_reg_w_init.v)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_w_init.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'convert_type.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_blankingtimecorr_0_2 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/58cf/hdl/convert_type.v)
* design_1_emu_dc_0_1 (c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8936/hdl/convert_type.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:44 ; elapsed = 00:02:50 . Memory (MB): peak = 1482.129 ; gain = 845.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030sbg485-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:44 ; elapsed = 00:02:50 . Memory (MB): peak = 1482.129 ; gain = 845.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 478).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 486).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 489).
Applied set_property DONT_TOUCH = true for design_1_i/signal_in/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 495).
Applied set_property DONT_TOUCH = true for design_1_i/testled/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 503).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 513).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 516).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 519).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 522).
Applied set_property DONT_TOUCH = true for design_1_i/ENDAT22_S_1/U0. (constraint file  C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/dont_touch.xdc, line 525).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ad_converter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/array_resize_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/array_resize_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/array_resize_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/array_resize_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bidir_io_port_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/da_converter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_interface. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/relay_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/signal_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/signalinverter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/testled. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadcmuxslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/irq_xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/AD_filter_block. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/driver_interface. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/synch_sampling_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/CurrentRef. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/synch_sampling_latch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/switching_event_counter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconcat_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/signal_operasjon_blokk_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconcat_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconcat_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/signal_operasjon_blokk_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/Moving_integral. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/moving_integral_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconcat_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/signal_operasjon_blokk_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/util_reduced_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/Hysteresis_control. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconstant_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconcat_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/moving_integral_latch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconstant_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/Tripping. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconcat_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/util_reduced_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/AD_filter_block. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/driver_interface. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/synch_sampling_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/CurrentRef. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/synch_sampling_latch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/switching_event_counter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconcat_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/signal_operasjon_blokk_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconcat_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconcat_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/signal_operasjon_blokk_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/Moving_integral. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/moving_integral_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconcat_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/signal_operasjon_blokk_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/util_reduced_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/Hysteresis_control. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconstant_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconcat_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/moving_integral_latch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconstant_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/counter3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/counter3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/counter4/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/counter3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/counter3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/sequencer/counter4/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/blankingtime_counter/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/blankingtime_counter1/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/blankingtime_counter/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/blankingtime_counter1/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/blankingtime_counter/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/blankingtime_counter1/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/blankingtime_counter/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/blankingtime_counter1/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/blankingtime_counter/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/blankingtime_counter1/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/blankingtime_counter/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/blankingtime_counter1/counter2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/Tripping. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconcat_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/util_reduced_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconstant_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconstant_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/extract_and_zeropad_gate_sigs/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/extract_and_zeropad_gate_sigs/xlconstant_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/extract_and_zeropad_gate_sigs/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/extract_and_zeropad_gate_sigs/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/extract_and_zeropad_gate_sigs/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/extract_and_zeropad_gate_sigs/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/extract_and_zeropad_gate_sigs/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/extract_and_zeropad_gate_sigs/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/extract_and_zeropad_gate_sigs/xlconstant_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/extract_and_zeropad_gate_sigs/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_1/xlconcat_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlconcat_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/multiplexer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/register_emu_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/register_mux_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/register_emu_input. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/converter_2/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/array_resize_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/addsub1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/addsub2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/addsub3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/addsub4/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/integrator_modified1/addsub/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/integrator_modified2/addsub/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/integrator_modified3/addsub/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/addsub6/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/te_tl/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/te_tl1/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/counter5/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/tf/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/la/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/cmult1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/cmult2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult3/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult6/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult7/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult8/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult9/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/n_2/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult12/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/mult5/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/ra_ia/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/emu_dc_0/inst/emu_dc_struct/sign_n_n_2/\comp5.core_instance5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ENDAT22_S_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_apb_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/tier2_xbar_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/tier2_xbar_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:45 ; elapsed = 00:02:51 . Memory (MB): peak = 1482.129 ; gain = 845.086
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "time_500ns_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq_200khz_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_test_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value_dfreq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/db2f/src/endat22/eclkgen.vhd:1430]
INFO: [Synth 8-802] inferred FSM for state register 'rq_bit_reg' in module 'eclkgen'
INFO: [Synth 8-5587] ROM size for "zi_bit_i" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "zi_bit_i" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "value010" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value020" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value030" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value040" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value050" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value060" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value070" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value080" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value090" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value025" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value075" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "value_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'IMPL_RT.reg_s_reg[fsm]' in module 'RT_COUNTER'
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'axilite_sif'
INFO: [Synth 8-802] inferred FSM for state register 'apb_wr_rd_cs_reg' in module 'apb_mif'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:625]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/a6f3/hdl/vhdl/user_logic.vhd:637]
INFO: [Synth 8-5587] ROM size for "dec_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dec_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd:634]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/abe2/hdl/vhdl/signal_operasjon_blokk.vhd:128]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/abe2/hdl/vhdl/signal_operasjon_blokk.vhd:128]
INFO: [Synth 8-5587] ROM size for "dec_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dec_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ROM". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ROM". This will be implemented in logic
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c80b/hdl/vhdl/user_logic.vhd:410]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c80b/hdl/vhdl/user_logic.vhd:410]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c80b/hdl/vhdl/user_logic.vhd:410]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/c80b/hdl/vhdl/user_logic.vhd:504]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE0 |                               10 |                               11
*
                 iSTATE1 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rq_bit_reg' using encoding 'sequential' in module 'eclkgen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              001
                   armed |                              001 |                              010
                   pause |                              010 |                              011
                 measure |                              011 |                              100
                   stopp |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IMPL_RT.reg_s_reg[fsm]' using encoding 'sequential' in module 'RT_COUNTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'axilite_sif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                apb_idle |                              001 |                               00
               apb_setup |                              010 |                               01
              apb_access |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_wr_rd_cs_reg' using encoding 'one-hot' in module 'apb_mif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:10 ; elapsed = 00:03:19 . Memory (MB): peak = 1482.129 ; gain = 845.086
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'blankingtimecorr_falling_edge_detector:/inverter1' (sysgen_inverter_4779162bd7) to 'blankingtimecorr_falling_edge_detector:/inverter3'
INFO: [Synth 8-223] decloning instance 'design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/constant5' (sysgen_constant_92fca9b0f5) to 'design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/constant6'
INFO: [Synth 8-223] decloning instance 'blankingtimecorr_falling_edge_detector_x0:/inverter1' (sysgen_inverter_4779162bd7) to 'blankingtimecorr_falling_edge_detector_x0:/inverter3'
INFO: [Synth 8-223] decloning instance 'design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/constant5' (sysgen_constant_92fca9b0f5) to 'design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/constant6'
INFO: [Synth 8-223] decloning instance 'blankingtimecorr_falling_edge_detector_x1:/inverter1' (sysgen_inverter_4779162bd7) to 'blankingtimecorr_falling_edge_detector_x1:/inverter3'
INFO: [Synth 8-223] decloning instance 'design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/constant5' (sysgen_constant_92fca9b0f5) to 'design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/constant6'
INFO: [Synth 8-223] decloning instance 'design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/constant5' (sysgen_constant_92fca9b0f5) to 'design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/constant6'
INFO: [Synth 8-223] decloning instance 'design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/constant5' (sysgen_constant_92fca9b0f5) to 'design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/constant6'
INFO: [Synth 8-223] decloning instance 'design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/constant5' (sysgen_constant_92fca9b0f5) to 'design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/constant6'
INFO: [Synth 8-223] decloning instance 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant10' (sysgen_constant_2d9a011320) to 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant15'
INFO: [Synth 8-223] decloning instance 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant16' (sysgen_constant_e74ec518d3) to 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant3'
INFO: [Synth 8-223] decloning instance 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant17' (sysgen_constant_72767c8c86) to 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant4'
INFO: [Synth 8-223] decloning instance 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant18' (sysgen_constant_6deb76d271) to 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant19'
INFO: [Synth 8-223] decloning instance 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant18' (sysgen_constant_6deb76d271) to 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant9'
INFO: [Synth 8-223] decloning instance 'design_1_i/emu_dc_0/inst/emu_dc_struct/constant5' (sysgen_constant_57804e7959) to 'design_1_i/emu_dc_0/inst/emu_dc_struct/motor_id_x0'

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |ad_converter_serial_receiver_v1_00_a_user_logic__GC0 |           1|      3036|
|2     |ad_converter_serial_receiver__GC0                    |           1|        74|
|3     |design_1__GCB0                                       |           1|     31215|
|4     |design_1__GCB1                                       |           1|     19421|
|5     |design_1__GCB2                                       |           1|     31215|
|6     |design_1__GCB3                                       |           1|     23354|
|7     |design_1__GCB4                                       |           1|     24402|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rresp_reg[0]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ad_converter/U0i_3_1/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_bresp_reg[0]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ad_converter/U0i_3_1/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[12]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[13]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[14]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[15]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[16]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[17]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[18]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[19]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[20]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[21]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[22]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[23]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[24]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[25]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[26]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[27]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[28]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[29]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[30]' (FDRE) to 'design_1_i/ad_converter/U0i_3_1/axi_rdata_reg[31]'
DSP Report: Generating DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0], operation Mode is: (C+A*B2)'.
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[0].diff_in_signal_reg_array_reg[0] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: operator U0/USER_LOGIC_I/ is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: operator U0/USER_LOGIC_I/0 is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: Generating DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1], operation Mode is: (C+A*B2)'.
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[1].diff_in_signal_reg_array_reg[1] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: operator U0/USER_LOGIC_I/ is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: operator U0/USER_LOGIC_I/0 is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: Generating DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2], operation Mode is: (C+A*B2)'.
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[2].diff_in_signal_reg_array_reg[2] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: operator U0/USER_LOGIC_I/ is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: operator U0/USER_LOGIC_I/0 is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: Generating DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3], operation Mode is: (C+A*B2)'.
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[3].diff_in_signal_reg_array_reg[3] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: operator U0/USER_LOGIC_I/ is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: operator U0/USER_LOGIC_I/0 is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: Generating DSP Accumulator_generate[0].accumulator_array_reg[0], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[0].diff_in_signal_reg_array_reg[0] is absorbed into DSP Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: register Accumulator_generate[0].accumulator_array_reg[0] is absorbed into DSP Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: operator Accumulator_generate[0].accumulator_array_reg[0]0 is absorbed into DSP Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: operator Accumulator_generate[0].accumulator_array_reg[0]1 is absorbed into DSP Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: Generating DSP Accumulator_generate[1].accumulator_array_reg[1], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[1].diff_in_signal_reg_array_reg[1] is absorbed into DSP Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: register Accumulator_generate[1].accumulator_array_reg[1] is absorbed into DSP Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: operator Accumulator_generate[1].accumulator_array_reg[1]0 is absorbed into DSP Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: operator Accumulator_generate[1].accumulator_array_reg[1]1 is absorbed into DSP Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: Generating DSP Accumulator_generate[2].accumulator_array_reg[2], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[2].diff_in_signal_reg_array_reg[2] is absorbed into DSP Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: register Accumulator_generate[2].accumulator_array_reg[2] is absorbed into DSP Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: operator Accumulator_generate[2].accumulator_array_reg[2]0 is absorbed into DSP Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: operator Accumulator_generate[2].accumulator_array_reg[2]1 is absorbed into DSP Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: Generating DSP Accumulator_generate[3].accumulator_array_reg[3], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[3].diff_in_signal_reg_array_reg[3] is absorbed into DSP Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: register Accumulator_generate[3].accumulator_array_reg[3] is absorbed into DSP Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: operator Accumulator_generate[3].accumulator_array_reg[3]0 is absorbed into DSP Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: operator Accumulator_generate[3].accumulator_array_reg[3]1 is absorbed into DSP Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: Generating DSP Accumulator_generate[4].accumulator_array_reg[4], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[4].diff_in_signal_reg_array_reg[4] is absorbed into DSP Accumulator_generate[4].accumulator_array_reg[4].
DSP Report: register Accumulator_generate[4].accumulator_array_reg[4] is absorbed into DSP Accumulator_generate[4].accumulator_array_reg[4].
DSP Report: operator Accumulator_generate[4].accumulator_array_reg[4]0 is absorbed into DSP Accumulator_generate[4].accumulator_array_reg[4].
DSP Report: operator Accumulator_generate[4].accumulator_array_reg[4]1 is absorbed into DSP Accumulator_generate[4].accumulator_array_reg[4].
DSP Report: Generating DSP Accumulator_generate[5].accumulator_array_reg[5], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[5].diff_in_signal_reg_array_reg[5] is absorbed into DSP Accumulator_generate[5].accumulator_array_reg[5].
DSP Report: register Accumulator_generate[5].accumulator_array_reg[5] is absorbed into DSP Accumulator_generate[5].accumulator_array_reg[5].
DSP Report: operator Accumulator_generate[5].accumulator_array_reg[5]0 is absorbed into DSP Accumulator_generate[5].accumulator_array_reg[5].
DSP Report: operator Accumulator_generate[5].accumulator_array_reg[5]1 is absorbed into DSP Accumulator_generate[5].accumulator_array_reg[5].
DSP Report: Generating DSP Accumulator_generate[6].accumulator_array_reg[6], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[6].diff_in_signal_reg_array_reg[6] is absorbed into DSP Accumulator_generate[6].accumulator_array_reg[6].
DSP Report: register Accumulator_generate[6].accumulator_array_reg[6] is absorbed into DSP Accumulator_generate[6].accumulator_array_reg[6].
DSP Report: operator Accumulator_generate[6].accumulator_array_reg[6]0 is absorbed into DSP Accumulator_generate[6].accumulator_array_reg[6].
DSP Report: operator Accumulator_generate[6].accumulator_array_reg[6]1 is absorbed into DSP Accumulator_generate[6].accumulator_array_reg[6].
DSP Report: Generating DSP Accumulator_generate[7].accumulator_array_reg[7], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[7].diff_in_signal_reg_array_reg[7] is absorbed into DSP Accumulator_generate[7].accumulator_array_reg[7].
DSP Report: register Accumulator_generate[7].accumulator_array_reg[7] is absorbed into DSP Accumulator_generate[7].accumulator_array_reg[7].
DSP Report: operator Accumulator_generate[7].accumulator_array_reg[7]0 is absorbed into DSP Accumulator_generate[7].accumulator_array_reg[7].
DSP Report: operator Accumulator_generate[7].accumulator_array_reg[7]1 is absorbed into DSP Accumulator_generate[7].accumulator_array_reg[7].
INFO: [Synth 8-5587] ROM size for "inst/dec_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[0]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[1]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[2]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[3]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[4]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[5]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[6]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[7]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[8]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[9]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[10]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[11]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[12]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[13]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[14]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[15]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[16]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[17]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[18]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[19]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[20]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[21]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[22]' (FDE) to 'converter_2/AD_filter_block/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/AD_filter_block /\U0/USER_LOGIC_I/accumulator_write_value_reg_reg[23] )
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/axi_rresp_reg[0]' (FDRE) to 'converter_2/AD_filter_block/U0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/AD_filter_block /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/axi_rdata_reg[24]' (FDRE) to 'converter_2/AD_filter_block/U0/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/axi_rdata_reg[25]' (FDRE) to 'converter_2/AD_filter_block/U0/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/axi_rdata_reg[26]' (FDRE) to 'converter_2/AD_filter_block/U0/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/axi_rdata_reg[27]' (FDRE) to 'converter_2/AD_filter_block/U0/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/axi_rdata_reg[28]' (FDRE) to 'converter_2/AD_filter_block/U0/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/axi_rdata_reg[29]' (FDRE) to 'converter_2/AD_filter_block/U0/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/axi_rdata_reg[30]' (FDRE) to 'converter_2/AD_filter_block/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/AD_filter_block/U0/axi_bresp_reg[0]' (FDRE) to 'converter_2/AD_filter_block/U0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/AD_filter_block /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rresp_reg[0]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/CurrentRef /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[12]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[13]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[14]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[15]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[16]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[17]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[18]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[19]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[20]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[21]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[22]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[23]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[24]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[25]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[26]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[27]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[28]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[29]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_rdata_reg[30]' (FDRE) to 'converter_2/CurrentRef/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/CurrentRef/U0/axi_bresp_reg[0]' (FDRE) to 'converter_2/CurrentRef/U0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/CurrentRef /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rresp_reg[0]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/Hysteresis_control /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[13]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[14]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[15]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[16]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[17]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[18]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[19]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[20]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[21]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[22]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[23]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[24]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[25]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[26]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[27]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[28]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[29]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_rdata_reg[30]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'converter_2/Hysteresis_control/U0/axi_bresp_reg[0]' (FDRE) to 'converter_2/Hysteresis_control/U0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/Hysteresis_control /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[0]' (FDE) to 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[1]' (FDE) to 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[2]' (FDE) to 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[3]' (FDE) to 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[4]' (FDE) to 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[5]' (FDE) to 'converter_2/Moving_integral/U0/USER_LOGIC_I/accumulator_write_value_reg_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/Moving_integral /\U0/USER_LOGIC_I/accumulator_write_value_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/Moving_integral /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/Moving_integral /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/Tripping /\U0/axi_rresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/Tripping /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/blankingtimecorr_0 /inst/\blankingtimecorr_axi_lite_interface/inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/blankingtimecorr_0 /inst/\blankingtimecorr_axi_lite_interface/inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (blankingtimecorr_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module blankingtimecorr.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/driver_interface /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/driver_interface /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/moving_integral_reg /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/moving_integral_reg /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/pwm /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/pwm /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/switching_event_counter /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/switching_event_counter /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/synch_sampling_reg /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_2/synch_sampling_reg /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:647]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/tier2_xbar_0/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/tier2_xbar_1/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/tier2_xbar_4/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xadc_wiz_0/U0/\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xadc_wiz_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xadc_wiz_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relay_RnM/\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relay_RnM/\U0/axi_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relay_RnM/\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (testled/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (testled/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (testled/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (testled/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_in/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_in/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_in/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (signal_in/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encoder_interface/\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (encoder_interface/\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (register_emu_input/\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (register_emu_input/\U0/axi_bresp_reg[1] )
DSP Report: Generating DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0], operation Mode is: (C+A*B2)'.
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[0].diff_in_signal_reg_array_reg[0] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: operator U0/USER_LOGIC_I/ is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: operator U0/USER_LOGIC_I/0 is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: Generating DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1], operation Mode is: (C+A*B2)'.
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[1].diff_in_signal_reg_array_reg[1] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: operator U0/USER_LOGIC_I/ is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: operator U0/USER_LOGIC_I/0 is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: Generating DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2], operation Mode is: (C+A*B2)'.
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[2].diff_in_signal_reg_array_reg[2] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: operator U0/USER_LOGIC_I/ is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: operator U0/USER_LOGIC_I/0 is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: Generating DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3], operation Mode is: (C+A*B2)'.
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[3].diff_in_signal_reg_array_reg[3] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: register U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3] is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: operator U0/USER_LOGIC_I/ is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: operator U0/USER_LOGIC_I/0 is absorbed into DSP U0/USER_LOGIC_I/Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: Generating DSP Accumulator_generate[0].accumulator_array_reg[0], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[0].diff_in_signal_reg_array_reg[0] is absorbed into DSP Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: register Accumulator_generate[0].accumulator_array_reg[0] is absorbed into DSP Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: operator Accumulator_generate[0].accumulator_array_reg[0]0 is absorbed into DSP Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: operator Accumulator_generate[0].accumulator_array_reg[0]1 is absorbed into DSP Accumulator_generate[0].accumulator_array_reg[0].
DSP Report: Generating DSP Accumulator_generate[1].accumulator_array_reg[1], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[1].diff_in_signal_reg_array_reg[1] is absorbed into DSP Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: register Accumulator_generate[1].accumulator_array_reg[1] is absorbed into DSP Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: operator Accumulator_generate[1].accumulator_array_reg[1]0 is absorbed into DSP Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: operator Accumulator_generate[1].accumulator_array_reg[1]1 is absorbed into DSP Accumulator_generate[1].accumulator_array_reg[1].
DSP Report: Generating DSP Accumulator_generate[2].accumulator_array_reg[2], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[2].diff_in_signal_reg_array_reg[2] is absorbed into DSP Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: register Accumulator_generate[2].accumulator_array_reg[2] is absorbed into DSP Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: operator Accumulator_generate[2].accumulator_array_reg[2]0 is absorbed into DSP Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: operator Accumulator_generate[2].accumulator_array_reg[2]1 is absorbed into DSP Accumulator_generate[2].accumulator_array_reg[2].
DSP Report: Generating DSP Accumulator_generate[3].accumulator_array_reg[3], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[3].diff_in_signal_reg_array_reg[3] is absorbed into DSP Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: register Accumulator_generate[3].accumulator_array_reg[3] is absorbed into DSP Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: operator Accumulator_generate[3].accumulator_array_reg[3]0 is absorbed into DSP Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: operator Accumulator_generate[3].accumulator_array_reg[3]1 is absorbed into DSP Accumulator_generate[3].accumulator_array_reg[3].
DSP Report: Generating DSP Accumulator_generate[4].accumulator_array_reg[4], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[4].diff_in_signal_reg_array_reg[4] is absorbed into DSP Accumulator_generate[4].accumulator_array_reg[4].
DSP Report: register Accumulator_generate[4].accumulator_array_reg[4] is absorbed into DSP Accumulator_generate[4].accumulator_array_reg[4].
DSP Report: operator Accumulator_generate[4].accumulator_array_reg[4]0 is absorbed into DSP Accumulator_generate[4].accumulator_array_reg[4].
DSP Report: operator Accumulator_generate[4].accumulator_array_reg[4]1 is absorbed into DSP Accumulator_generate[4].accumulator_array_reg[4].
DSP Report: Generating DSP Accumulator_generate[5].accumulator_array_reg[5], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[5].diff_in_signal_reg_array_reg[5] is absorbed into DSP Accumulator_generate[5].accumulator_array_reg[5].
DSP Report: register Accumulator_generate[5].accumulator_array_reg[5] is absorbed into DSP Accumulator_generate[5].accumulator_array_reg[5].
DSP Report: operator Accumulator_generate[5].accumulator_array_reg[5]0 is absorbed into DSP Accumulator_generate[5].accumulator_array_reg[5].
DSP Report: operator Accumulator_generate[5].accumulator_array_reg[5]1 is absorbed into DSP Accumulator_generate[5].accumulator_array_reg[5].
DSP Report: Generating DSP Accumulator_generate[6].accumulator_array_reg[6], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[6].diff_in_signal_reg_array_reg[6] is absorbed into DSP Accumulator_generate[6].accumulator_array_reg[6].
DSP Report: register Accumulator_generate[6].accumulator_array_reg[6] is absorbed into DSP Accumulator_generate[6].accumulator_array_reg[6].
DSP Report: operator Accumulator_generate[6].accumulator_array_reg[6]0 is absorbed into DSP Accumulator_generate[6].accumulator_array_reg[6].
DSP Report: operator Accumulator_generate[6].accumulator_array_reg[6]1 is absorbed into DSP Accumulator_generate[6].accumulator_array_reg[6].
DSP Report: Generating DSP Accumulator_generate[7].accumulator_array_reg[7], operation Mode is: (C+A*B2)'.
DSP Report: register Accumulator_generate[7].diff_in_signal_reg_array_reg[7] is absorbed into DSP Accumulator_generate[7].accumulator_array_reg[7].
DSP Report: register Accumulator_generate[7].accumulator_array_reg[7] is absorbed into DSP Accumulator_generate[7].accumulator_array_reg[7].
DSP Report: operator Accumulator_generate[7].accumulator_array_reg[7]0 is absorbed into DSP Accumulator_generate[7].accumulator_array_reg[7].
DSP Report: operator Accumulator_generate[7].accumulator_array_reg[7]1 is absorbed into DSP Accumulator_generate[7].accumulator_array_reg[7].
INFO: [Synth 8-5587] ROM size for "inst/dec_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/AD_filter_block /\U0/USER_LOGIC_I/accumulator_write_value_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/AD_filter_block /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/AD_filter_block /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/CurrentRef /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/CurrentRef /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/Hysteresis_control /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/Hysteresis_control /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/Moving_integral /\U0/USER_LOGIC_I/accumulator_write_value_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/Moving_integral /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/Moving_integral /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/Tripping /\U0/axi_rresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/Tripping /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/blankingtimecorr_0 /inst/\blankingtimecorr_axi_lite_interface/inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/blankingtimecorr_0 /inst/\blankingtimecorr_axi_lite_interface/inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (blankingtimecorr_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module blankingtimecorr__xdcDup__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/driver_interface /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/driver_interface /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/moving_integral_reg /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/moving_integral_reg /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/pwm /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/pwm /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/switching_event_counter /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/switching_event_counter /\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/synch_sampling_reg /\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_1/synch_sampling_reg /\U0/axi_bresp_reg[1] )
DSP Report: Generating DSP mult_s_reg, operation Mode is: (A*B)'.
DSP Report: register mult_s_reg is absorbed into DSP mult_s_reg.
DSP Report: register mult_reg is absorbed into DSP mult_s_reg.
DSP Report: operator mult0 is absorbed into DSP mult_s_reg.
INFO: [Synth 8-5544] ROM "freq_200khz_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "value_dfreq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "value010" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value020" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value030" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value040" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value050" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value060" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value070" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value080" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value090" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value025" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value075" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (register_mux_out/\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (register_mux_out/\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (da_converter/\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (da_converter/\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /eclk/\Frequ/dfreq_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /\E_RG1H/rq_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ENDAT22_S_1/U0/\U_INTAPB/U_INTREG/KERNEL /ctrl/\STA/intstatrq_reg[30] )
INFO: [Synth 8-5587] ROM size for "dec_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3333] propagating constant 0 across sequential element (register_emu_out/\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (register_emu_out/\U0/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multiplexer_0/\U0/multiplexer_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multiplexer_0/\U0/multiplexer_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (emu_dc_0/inst/\emu_dc_axi_lite_interface/inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (emu_dc_0/inst/\emu_dc_axi_lite_interface/inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (emu_dc_0/inst/emu_dc_struct/\register13/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (emu_dc_0/inst/emu_dc_struct/\register13/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (emu_dc_0/inst/emu_dc_struct/\register13/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (emu_dc_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module emu_dc.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[18].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[19].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[21].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[18].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[19].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[21].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[18].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[19].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[21].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].fde_used.u2) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (register13/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (register13/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (register13/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (register13/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module emu_dc_struct.
WARNING: [Synth 8-3332] Sequential element (register13/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module emu_dc_struct.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:02 ; elapsed = 00:05:03 . Memory (MB): peak = 1482.129 ; gain = 845.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |ad_converter_serial_receiver_v1_00_a_user_logic__GC0 |           1|      1161|
|2     |ad_converter_serial_receiver__GC0                    |           1|        44|
|3     |design_1__GCB0                                       |           1|     14980|
|4     |design_1__GCB1                                       |           1|     12295|
|5     |design_1__GCB2                                       |           1|     14980|
|6     |design_1__GCB3                                       |           1|     12627|
|7     |design_1__GCB4                                       |           1|     12922|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ENDAT22_S_1/U0/clk' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:22 ; elapsed = 00:05:24 . Memory (MB): peak = 1482.129 ; gain = 845.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:29 ; elapsed = 00:05:30 . Memory (MB): peak = 1491.488 ; gain = 854.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |ad_converter_serial_receiver_v1_00_a_user_logic__GC0 |           1|      1161|
|2     |ad_converter_serial_receiver__GC0                    |           1|        44|
|3     |design_1__GCB0                                       |           1|     14980|
|4     |design_1__GCB1                                       |           1|     12291|
|5     |design_1__GCB2                                       |           1|     14980|
|6     |design_1__GCB3                                       |           1|     12627|
|7     |design_1__GCB4                                       |           1|     12922|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:51 ; elapsed = 00:06:19 . Memory (MB): peak = 1496.125 ; gain = 859.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |ad_converter_serial_receiver_v1_00_a_user_logic__GC0 |           1|       960|
|2     |ad_converter_serial_receiver__GC0                    |           1|        35|
|3     |design_1__GCB0                                       |           1|      7143|
|4     |design_1__GCB1                                       |           1|      6444|
|5     |design_1__GCB2                                       |           1|      7143|
|6     |design_1__GCB3                                       |           1|      5482|
|7     |design_1__GCB4                                       |           1|      8417|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:57 ; elapsed = 00:06:26 . Memory (MB): peak = 1496.125 ; gain = 859.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:58 ; elapsed = 00:06:26 . Memory (MB): peak = 1496.125 ; gain = 859.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:07 ; elapsed = 00:06:35 . Memory (MB): peak = 1496.125 ; gain = 859.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:07 ; elapsed = 00:06:35 . Memory (MB): peak = 1496.125 ; gain = 859.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:08 ; elapsed = 00:06:36 . Memory (MB): peak = 1496.125 ; gain = 859.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:08 ; elapsed = 00:06:37 . Memory (MB): peak = 1496.125 ; gain = 859.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |   768|
|4     |DSP48E1    |    24|
|5     |DSP48E1_1  |     1|
|6     |DSP48E1_10 |     1|
|7     |DSP48E1_11 |     1|
|8     |DSP48E1_2  |    27|
|9     |DSP48E1_3  |    13|
|10    |DSP48E1_4  |    12|
|11    |DSP48E1_5  |     1|
|12    |DSP48E1_6  |     2|
|13    |DSP48E1_7  |     1|
|14    |DSP48E1_8  |     2|
|15    |DSP48E1_9  |     2|
|16    |IDDR       |     9|
|17    |IDELAYCTRL |     1|
|18    |IODELAY    |    10|
|19    |LUT1       |   419|
|20    |LUT2       |  1988|
|21    |LUT3       |  2255|
|22    |LUT4       |  3264|
|23    |LUT5       |  3134|
|24    |LUT6       |  6137|
|25    |MUXCY      |   938|
|26    |MUXF7      |   629|
|27    |MUXF8      |   192|
|28    |PS7        |     1|
|29    |SRL16      |     1|
|30    |SRL16E     |    19|
|31    |SRLC32E    |    89|
|32    |XADC       |     1|
|33    |XORCY      |   970|
|34    |FDCE       |   862|
|35    |FDE        |   748|
|36    |FDPE       |    53|
|37    |FDR        |   140|
|38    |FDRE       | 11857|
|39    |FDSE       |   888|
|40    |IBUF       |    26|
|41    |IBUFDS     |    10|
|42    |IOBUF      |    17|
|43    |OBUF       |    60|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:08 ; elapsed = 00:06:37 . Memory (MB): peak = 1496.125 ; gain = 859.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 307 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:06:01 . Memory (MB): peak = 1496.125 ; gain = 806.941
Synthesis Optimization Complete : Time (s): cpu = 00:05:08 ; elapsed = 00:06:38 . Memory (MB): peak = 1496.125 ; gain = 859.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1586.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1173 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 257 instances
  FDE => FDRE: 748 instances
  FDR => FDRE: 140 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  IODELAY => IDELAYE2: 10 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1576 Infos, 371 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:30 ; elapsed = 00:07:01 . Memory (MB): peak = 1586.996 ; gain = 1251.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1586.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Programming/PESC_FPGA/L2_Ph3_L2_Ph3_DC_Drive/L2_Ph3_L2_Ph3_DC_Drive.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1586.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 14:18:07 2022...
