<stg><name>conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6</name>


<trans_list>

<trans id="186" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %kx = alloca i32 1

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ky = alloca i32 1

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %mux_case_091 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_091"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %mux_case_197 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_197"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %mux_case_2103 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_2103"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %mux_case_3109 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_3109"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %mux_case_4115 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_4115"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %mux_case_046122 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_046122"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %mux_case_148128 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_148128"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %mux_case_250134 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_250134"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %mux_case_352140 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_352140"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %mux_case_454146 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_454146"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %mux_case_057152 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_057152"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %mux_case_159158 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_159158"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %mux_case_261164 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_261164"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %mux_case_363170 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_363170"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %mux_case_465176 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_465176"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %mux_case_068182 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_068182"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %mux_case_170188 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_170188"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %mux_case_272194 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_272194"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %mux_case_374200 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_374200"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %mux_case_476206 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_476206"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %mux_case_079212 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_079212"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %mux_case_181218 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_181218"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %mux_case_283224 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_283224"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %mux_case_385230 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_385230"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %mux_case_487236 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_487236"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:29 %add_ln189_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln189

]]></Node>
<StgValue><ssdm name="add_ln189_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i5 0, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i3 0, i3 %ky

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i3 0, i3 %kx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:33 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln186 = icmp_eq  i5 %indvar_flatten_load, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %add_ln186_1 = add i5 %indvar_flatten_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln186 = br i1 %icmp_ln186, void %for.inc34, void %for.body46.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc34:0 %kx_load = load i3 %kx

]]></Node>
<StgValue><ssdm name="kx_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc34:1 %ky_load = load i3 %ky

]]></Node>
<StgValue><ssdm name="ky_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc34:2 %add_ln186 = add i3 %ky_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc34:5 %icmp_ln187 = icmp_eq  i3 %kx_load, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc34:6 %select_ln186 = select i1 %icmp_ln187, i3 0, i3 %kx_load

]]></Node>
<StgValue><ssdm name="select_ln186"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc34:7 %select_ln186_1 = select i1 %icmp_ln187, i3 %add_ln186, i3 %ky_load

]]></Node>
<StgValue><ssdm name="select_ln186_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="3">
<![CDATA[
for.inc34:8 %zext_ln189 = zext i3 %select_ln186_1

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc34:9 %add_ln189_1 = add i9 %add_ln189_read, i9 %zext_ln189

]]></Node>
<StgValue><ssdm name="add_ln189_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="9">
<![CDATA[
for.inc34:10 %zext_ln189_1 = zext i9 %add_ln189_1

]]></Node>
<StgValue><ssdm name="zext_ln189_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="9">
<![CDATA[
for.inc34:11 %trunc_ln189 = trunc i9 %add_ln189_1

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc34:12 %p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln189, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc34:13 %add_ln189_2 = add i10 %p_shl4, i10 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="add_ln189_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="3">
<![CDATA[
for.inc34:14 %zext_ln189_2 = zext i3 %select_ln186

]]></Node>
<StgValue><ssdm name="zext_ln189_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc34:15 %add_ln189_3 = add i10 %add_ln189_2, i10 %zext_ln189_2

]]></Node>
<StgValue><ssdm name="add_ln189_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="10">
<![CDATA[
for.inc34:16 %zext_ln189_3 = zext i10 %add_ln189_3

]]></Node>
<StgValue><ssdm name="zext_ln189_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc34:17 %conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln189_3

]]></Node>
<StgValue><ssdm name="conv3_weights_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
for.inc34:20 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:0 %mux_case_091_load = load i32 %mux_case_091

]]></Node>
<StgValue><ssdm name="mux_case_091_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:1 %mux_case_197_load = load i32 %mux_case_197

]]></Node>
<StgValue><ssdm name="mux_case_197_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:2 %mux_case_2103_load = load i32 %mux_case_2103

]]></Node>
<StgValue><ssdm name="mux_case_2103_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:3 %mux_case_3109_load = load i32 %mux_case_3109

]]></Node>
<StgValue><ssdm name="mux_case_3109_load"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:4 %mux_case_4115_load = load i32 %mux_case_4115

]]></Node>
<StgValue><ssdm name="mux_case_4115_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:5 %mux_case_046122_load = load i32 %mux_case_046122

]]></Node>
<StgValue><ssdm name="mux_case_046122_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:6 %mux_case_148128_load = load i32 %mux_case_148128

]]></Node>
<StgValue><ssdm name="mux_case_148128_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:7 %mux_case_250134_load = load i32 %mux_case_250134

]]></Node>
<StgValue><ssdm name="mux_case_250134_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:8 %mux_case_352140_load = load i32 %mux_case_352140

]]></Node>
<StgValue><ssdm name="mux_case_352140_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:9 %mux_case_454146_load = load i32 %mux_case_454146

]]></Node>
<StgValue><ssdm name="mux_case_454146_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:10 %mux_case_057152_load = load i32 %mux_case_057152

]]></Node>
<StgValue><ssdm name="mux_case_057152_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:11 %mux_case_159158_load = load i32 %mux_case_159158

]]></Node>
<StgValue><ssdm name="mux_case_159158_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:12 %mux_case_261164_load = load i32 %mux_case_261164

]]></Node>
<StgValue><ssdm name="mux_case_261164_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:13 %mux_case_363170_load = load i32 %mux_case_363170

]]></Node>
<StgValue><ssdm name="mux_case_363170_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:14 %mux_case_465176_load = load i32 %mux_case_465176

]]></Node>
<StgValue><ssdm name="mux_case_465176_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:15 %mux_case_068182_load = load i32 %mux_case_068182

]]></Node>
<StgValue><ssdm name="mux_case_068182_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:16 %mux_case_170188_load = load i32 %mux_case_170188

]]></Node>
<StgValue><ssdm name="mux_case_170188_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:17 %mux_case_272194_load = load i32 %mux_case_272194

]]></Node>
<StgValue><ssdm name="mux_case_272194_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:18 %mux_case_374200_load = load i32 %mux_case_374200

]]></Node>
<StgValue><ssdm name="mux_case_374200_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:19 %mux_case_476206_load = load i32 %mux_case_476206

]]></Node>
<StgValue><ssdm name="mux_case_476206_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:20 %mux_case_079212_load = load i32 %mux_case_079212

]]></Node>
<StgValue><ssdm name="mux_case_079212_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:21 %mux_case_181218_load = load i32 %mux_case_181218

]]></Node>
<StgValue><ssdm name="mux_case_181218_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:22 %mux_case_283224_load = load i32 %mux_case_283224

]]></Node>
<StgValue><ssdm name="mux_case_283224_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:23 %mux_case_385230_load = load i32 %mux_case_385230

]]></Node>
<StgValue><ssdm name="mux_case_385230_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
for.body46.preheader.exitStub:24 %mux_case_487236_load = load i32 %mux_case_487236

]]></Node>
<StgValue><ssdm name="mux_case_487236_load"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:25 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_487236_out, i32 %mux_case_487236_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:26 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_385230_out, i32 %mux_case_385230_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:27 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_283224_out, i32 %mux_case_283224_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:28 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_181218_out, i32 %mux_case_181218_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:29 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_079212_out, i32 %mux_case_079212_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:30 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_476206_out, i32 %mux_case_476206_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:31 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_374200_out, i32 %mux_case_374200_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:32 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_272194_out, i32 %mux_case_272194_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:33 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_170188_out, i32 %mux_case_170188_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:34 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_068182_out, i32 %mux_case_068182_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:35 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_465176_out, i32 %mux_case_465176_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:36 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_363170_out, i32 %mux_case_363170_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:37 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_261164_out, i32 %mux_case_261164_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:38 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_159158_out, i32 %mux_case_159158_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:39 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_057152_out, i32 %mux_case_057152_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:40 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_454146_out, i32 %mux_case_454146_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:41 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_352140_out, i32 %mux_case_352140_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:42 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_250134_out, i32 %mux_case_250134_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:43 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_148128_out, i32 %mux_case_148128_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:44 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_046122_out, i32 %mux_case_046122_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:45 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_4115_out, i32 %mux_case_4115_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:46 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_3109_out, i32 %mux_case_3109_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:47 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2103_out, i32 %mux_case_2103_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:48 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_197_out, i32 %mux_case_197_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body46.preheader.exitStub:49 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_091_out, i32 %mux_case_091_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0">
<![CDATA[
for.body46.preheader.exitStub:50 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc34:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_186_5_VITIS_LOOP_187_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc34:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc34:18 %specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln188"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc34:19 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
for.inc34:20 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
for.inc34:21 %bitcast_ln189 = bitcast i32 %conv3_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln189"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
for.inc34:22 %switch_ln189 = switch i3 %select_ln186_1, void %arrayidx339.case.4, i3 0, void %arrayidx339.case.0, i3 1, void %arrayidx339.case.1, i3 2, void %arrayidx339.case.2, i3 3, void %arrayidx339.case.3

]]></Node>
<StgValue><ssdm name="switch_ln189"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx339.case.3:0 %switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.431, i3 0, void %arrayidx339.case.3.arrayidx339.exit_crit_edge10, i3 1, void %arrayidx339.case.128, i3 2, void %arrayidx339.case.229, i3 3, void %arrayidx339.case.3.arrayidx339.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln189"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.3.arrayidx339.exit_crit_edge:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_374200

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.3.arrayidx339.exit_crit_edge:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.229:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_272194

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.229:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.128:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_170188

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.128:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.3.arrayidx339.exit_crit_edge10:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_068182

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.3.arrayidx339.exit_crit_edge10:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.431:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_476206

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="3"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.431:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx339.case.2:0 %switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.424, i3 0, void %arrayidx339.case.2.arrayidx339.exit_crit_edge11, i3 1, void %arrayidx339.case.121, i3 2, void %arrayidx339.case.222, i3 3, void %arrayidx339.case.2.arrayidx339.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln189"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.2.arrayidx339.exit_crit_edge:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_363170

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.2.arrayidx339.exit_crit_edge:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.222:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_261164

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.222:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.121:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_159158

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.121:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.2.arrayidx339.exit_crit_edge11:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_057152

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.2.arrayidx339.exit_crit_edge11:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.424:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_465176

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="2"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.424:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx339.case.1:0 %switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.417, i3 0, void %arrayidx339.case.1.arrayidx339.exit_crit_edge12, i3 1, void %arrayidx339.case.114, i3 2, void %arrayidx339.case.215, i3 3, void %arrayidx339.case.1.arrayidx339.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln189"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.1.arrayidx339.exit_crit_edge:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_352140

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.1.arrayidx339.exit_crit_edge:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.215:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_250134

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.215:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.114:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_148128

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.114:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.1.arrayidx339.exit_crit_edge12:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_046122

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.1.arrayidx339.exit_crit_edge12:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.417:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_454146

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="1"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.417:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx339.case.0:0 %switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.410, i3 0, void %arrayidx339.case.0.arrayidx339.exit_crit_edge13, i3 1, void %arrayidx339.case.17, i3 2, void %arrayidx339.case.28, i3 3, void %arrayidx339.case.0.arrayidx339.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln189"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.0.arrayidx339.exit_crit_edge:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_3109

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.0.arrayidx339.exit_crit_edge:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.28:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_2103

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.28:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.17:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_197

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.17:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.0.arrayidx339.exit_crit_edge13:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_091

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.0.arrayidx339.exit_crit_edge13:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.410:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_4115

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="0"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.410:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx339.case.4:0 %switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.438, i3 0, void %arrayidx339.case.4.arrayidx339.exit_crit_edge9, i3 1, void %arrayidx339.case.135, i3 2, void %arrayidx339.case.236, i3 3, void %arrayidx339.case.4.arrayidx339.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln189"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.4.arrayidx339.exit_crit_edge:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_385230

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.4.arrayidx339.exit_crit_edge:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.236:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_283224

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.236:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.135:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_181218

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.135:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.4.arrayidx339.exit_crit_edge9:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_079212

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.4.arrayidx339.exit_crit_edge9:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx339.case.438:0 %store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_487236

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln186_1" val="!0"/>
<literal name="select_ln186_1" val="!1"/>
<literal name="select_ln186_1" val="!2"/>
<literal name="select_ln186_1" val="!3"/>
<literal name="select_ln186" val="!0"/>
<literal name="select_ln186" val="!1"/>
<literal name="select_ln186" val="!2"/>
<literal name="select_ln186" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.case.438:1 %br_ln189 = br void %arrayidx339.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx339.exit:0 %add_ln187 = add i3 %select_ln186, i3 1

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx339.exit:1 %store_ln187 = store i5 %add_ln186_1, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx339.exit:2 %store_ln187 = store i3 %select_ln186_1, i3 %ky

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx339.exit:3 %store_ln187 = store i3 %add_ln187, i3 %kx

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx339.exit:4 %br_ln187 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
