// Seed: 3664153290
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wire id_3
);
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd39,
    parameter id_5 = 32'd94
) (
    input tri0 id_0,
    output tri1 id_1,
    input tri1 _id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply1 _id_5,
    input supply0 id_6,
    input wire id_7,
    input wor id_8
);
  logic [id_2 : -1] id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_3,
      id_1
  );
  wire id_12;
  assign id_10 = -1'd0;
  wire id_13;
  ;
  wire [1 : id_5] id_14;
  wire  [  -1  :  -1  ]  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
endmodule
