;;;; translate-ppc.lisp - MVM to PowerPC Translator (32-bit and 64-bit)
;;;;
;;;; Translates MVM virtual ISA bytecode to native PPC machine code.
;;;; Supports both PPC32 and PPC64 via the *ppc-64-bit* dynamic variable.
;;;;
;;;; PPC64 is big-endian with fixed 32-bit instruction words.
;;;; All instructions are naturally aligned on 4-byte boundaries.
;;;;
;;;; Register mapping (from target.lisp):
;;;;   V0  -> r3   (arg0, return value)
;;;;   V1  -> r4   (arg1)
;;;;   V2  -> r5   (arg2)
;;;;   V3  -> r6   (arg3)
;;;;   V4  -> r14  (callee-saved)
;;;;   V5  -> r15  (callee-saved)
;;;;   V6  -> r16  (callee-saved)
;;;;   V7  -> r17  (callee-saved)
;;;;   V8  -> r18  (callee-saved)
;;;;   V9-V15 -> stack spill
;;;;   VR  -> r3   (return value, aliases V0)
;;;;   VA  -> r19  (alloc pointer)
;;;;   VL  -> r20  (alloc limit)
;;;;   VN  -> r21  (NIL constant)
;;;;   VSP -> r1   (stack pointer)
;;;;   VFP -> r31  (frame pointer)
;;;;
;;;; Scratch registers: r0, r11, r12
;;;; Reserved: r2 (TOC pointer), r13 (thread pointer)
;;;;
;;;; Key PPC gotcha: r0 reads as literal 0 in some addressing modes
;;;; (instructions that use rA|0 operand format). Never use r0 as a
;;;; base register for loads/stores. Safe as scratch for arithmetic.
;;;;
;;;; Link Register (LR): branch-and-link target, used for call/return.
;;;; Count Register (CTR): used for indirect branches (mtctr/bctr).

(in-package :modus64.mvm)

;;; ============================================================
;;; PPC64 Physical Register Encoding
;;; ============================================================

(defconstant +ppc-r0+   0)   ; Scratch (reads as 0 in some modes!)
(defconstant +ppc-r1+   1)   ; Stack pointer (VSP)
(defconstant +ppc-r2+   2)   ; TOC pointer (reserved)
(defconstant +ppc-r3+   3)   ; V0 / VR (arg0 / return)
(defconstant +ppc-r4+   4)   ; V1 (arg1)
(defconstant +ppc-r5+   5)   ; V2 (arg2)
(defconstant +ppc-r6+   6)   ; V3 (arg3)
(defconstant +ppc-r7+   7)   ; Available
(defconstant +ppc-r8+   8)   ; Available
(defconstant +ppc-r9+   9)   ; Available
(defconstant +ppc-r10+  10)  ; Available
(defconstant +ppc-r11+  11)  ; Scratch
(defconstant +ppc-r12+  12)  ; Scratch
(defconstant +ppc-r13+  13)  ; Thread pointer (reserved)
(defconstant +ppc-r14+  14)  ; V4 (callee-saved)
(defconstant +ppc-r15+  15)  ; V5 (callee-saved)
(defconstant +ppc-r16+  16)  ; V6 (callee-saved)
(defconstant +ppc-r17+  17)  ; V7 (callee-saved)
(defconstant +ppc-r18+  18)  ; V8 (callee-saved)
(defconstant +ppc-r19+  19)  ; VA (alloc pointer)
(defconstant +ppc-r20+  20)  ; VL (alloc limit)
(defconstant +ppc-r21+  21)  ; VN (NIL constant)
(defconstant +ppc-r31+  31)  ; VFP (frame pointer)

;;; ============================================================
;;; Virtual -> Physical Register Mapping
;;; ============================================================

(defparameter *ppc-vreg-map*
  (vector +ppc-r3+    ; V0
          +ppc-r4+    ; V1
          +ppc-r5+    ; V2
          +ppc-r6+    ; V3
          +ppc-r14+   ; V4
          +ppc-r15+   ; V5
          +ppc-r16+   ; V6
          +ppc-r17+   ; V7
          +ppc-r18+   ; V8
          nil nil nil  ; V9-V11 (spill)
          nil nil nil nil  ; V12-V15 (spill)
          +ppc-r3+    ; VR (aliases V0)
          +ppc-r19+   ; VA
          +ppc-r20+   ; VL
          +ppc-r21+   ; VN
          +ppc-r1+    ; VSP
          +ppc-r31+   ; VFP
          nil))        ; VPC

(defconstant +ppc-scratch0+ +ppc-r0+)   ; WARNING: reads as 0 in rA|0 modes
(defconstant +ppc-scratch1+ +ppc-r11+)
(defconstant +ppc-scratch2+ +ppc-r12+)

;;; ============================================================
;;; PPC32/64 Mode Selection
;;; ============================================================

(defvar *ppc-64-bit* t
  "When T, emit PPC64 instructions. When NIL, emit PPC32.")

(defconstant +ppc-frame-size+ 336
  "PPC64 stack frame size: save area + spill + 8 frame slots.
   208 bytes used + 64 frame slots = 272, rounded to 336 for 16-byte alignment.")

(defconstant +ppc32-frame-size+ 208
  "PPC32 stack frame size: save area + spill + 8 frame slots.
   168 bytes used + 32 frame slots = 200, rounded to 208 for 8-byte alignment.")

(defconstant +ppc-frame-slot-base+ 208
  "VFP-relative offset for frame slot 0 (local variables via obj-ref VFP).
   Frame slots are at VFP + frame-slot-base + idx*word_size.
   This is above all spill slots to avoid overlap.
   (PPC64: spill ends at 128+10*8=208; PPC32: spill ends at 128+10*4=168;
    using 208 for both is safe and keeps the constant simple.)")

(defun ppc-word-size ()
  "Return the current word size (4 or 8)."
  (if *ppc-64-bit* 8 4))

(defun ppc-frame-size ()
  "Return the current frame size."
  (if *ppc-64-bit* +ppc-frame-size+ +ppc32-frame-size+))

;;; ============================================================
;;; PPC Code Buffer
;;; ============================================================

(defstruct ppc-buffer
  (words (make-array 2048 :element-type '(unsigned-byte 32)
                          :adjustable t :fill-pointer 0))
  (labels (make-hash-table :test 'eql))
  (fixups nil)      ; list of (word-index label-id type)
  (position 0))     ; byte position (always word-aligned)

(defun ppc-emit-word (buf word)
  "Emit a 32-bit PPC instruction word."
  (vector-push-extend (logand word #xFFFFFFFF) (ppc-buffer-words buf))
  (incf (ppc-buffer-position buf) 4))

(defun ppc-current-offset (buf)
  "Current byte offset in the code buffer."
  (ppc-buffer-position buf))

(defun ppc-emit-label (buf label-id)
  "Record current position as a branch target."
  (setf (gethash label-id (ppc-buffer-labels buf))
        (ppc-buffer-position buf)))

(defun ppc-emit-fixup (buf label-id fixup-type)
  "Record a fixup for later resolution.
   FIXUP-TYPE is :branch14 (conditional) or :branch24 (unconditional) or :branch-hi/lo."
  (push (list (1- (fill-pointer (ppc-buffer-words buf))) label-id fixup-type)
        (ppc-buffer-fixups buf)))

(defun ppc-fixup-labels (buf)
  "Resolve all branch label references."
  (let ((words (ppc-buffer-words buf)))
    (dolist (fixup (ppc-buffer-fixups buf))
      (destructuring-bind (word-idx label-id fixup-type) fixup
        (let* ((target (gethash label-id (ppc-buffer-labels buf)))
               (insn-pos (* word-idx 4))
               (rel (- target insn-pos))
               (word (aref words word-idx)))
          (unless target
            (error "PPC: undefined label ~D" label-id))
          (ecase fixup-type
            (:branch24
             ;; I-form: bits 6-29 hold offset/4, bit 30=AA, bit 31=LK
             ;; The offset is sign-extended 26-bit, shifted right 2
             (let ((field (logand (ash rel -2) #xFFFFFF)))
               (setf (aref words word-idx)
                     (logior (logand word #xFC000003)
                             (ash field 2)))))
            (:branch14
             ;; B-form: bits 16-29 hold offset/4, bit 30=AA, bit 31=LK
             (let ((field (logand (ash rel -2) #x3FFF)))
               (setf (aref words word-idx)
                     (logior (logand word #xFFFF0003)
                             (ash field 2)))))))))))

(defun ppc-buffer-to-bytes (buf)
  "Convert the PPC word buffer to a big-endian byte vector."
  (let* ((nwords (fill-pointer (ppc-buffer-words buf)))
         (bytes (make-array (* nwords 4) :element-type '(unsigned-byte 8))))
    (dotimes (i nwords bytes)
      (let ((w (aref (ppc-buffer-words buf) i)))
        ;; Big-endian: MSB first
        (setf (aref bytes (+ (* i 4) 0)) (logand (ash w -24) #xFF)
              (aref bytes (+ (* i 4) 1)) (logand (ash w -16) #xFF)
              (aref bytes (+ (* i 4) 2)) (logand (ash w -8) #xFF)
              (aref bytes (+ (* i 4) 3)) (logand w #xFF))))))

;;; ============================================================
;;; PPC64 Instruction Encoding
;;; ============================================================
;;;
;;; PPC uses a fixed 32-bit instruction format. Major formats:
;;; - I-form:  [opcode:6 | LI:24 | AA:1 | LK:1]
;;; - B-form:  [opcode:6 | BO:5 | BI:5 | BD:14 | AA:1 | LK:1]
;;; - D-form:  [opcode:6 | RT:5 | RA:5 | D:16]
;;; - DS-form: [opcode:6 | RT:5 | RA:5 | DS:14 | XO:2]
;;; - X-form:  [opcode:6 | RT:5 | RA:5 | RB:5 | XO:10 | Rc:1]
;;; - XO-form: [opcode:6 | RT:5 | RA:5 | RB:5 | OE:1 | XO:9 | Rc:1]
;;; - XL-form: [opcode:6 | BO:5 | BI:5 | 0:5 | XO:10 | LK:1]
;;; - M-form:  [opcode:6 | RS:5 | RA:5 | SH:5 | MB:5 | ME:5 | Rc:1]

(defun ppc-d-form (opcode rt ra d)
  "Encode D-form: opcode RT, D(RA)"
  (logior (ash (logand opcode #x3F) 26)
          (ash (logand rt #x1F) 21)
          (ash (logand ra #x1F) 16)
          (logand d #xFFFF)))

(defun ppc-ds-form (opcode rt ra ds xo)
  "Encode DS-form: opcode RT, DS(RA) - for ld/std"
  (logior (ash (logand opcode #x3F) 26)
          (ash (logand rt #x1F) 21)
          (ash (logand ra #x1F) 16)
          (ash (logand (ash ds -2) #x3FFF) 2)
          (logand xo #x3)))

(defun ppc-x-form (opcode rt ra rb xo &optional (rc 0))
  "Encode X-form: opcode RT, RA, RB, XO"
  (logior (ash (logand opcode #x3F) 26)
          (ash (logand rt #x1F) 21)
          (ash (logand ra #x1F) 16)
          (ash (logand rb #x1F) 11)
          (ash (logand xo #x3FF) 1)
          (logand rc 1)))

(defun ppc-xo-form (opcode rt ra rb xo &optional (oe 0) (rc 0))
  "Encode XO-form: opcode RT, RA, RB, OE, XO"
  (logior (ash (logand opcode #x3F) 26)
          (ash (logand rt #x1F) 21)
          (ash (logand ra #x1F) 16)
          (ash (logand rb #x1F) 11)
          (ash (logand oe 1) 10)
          (ash (logand xo #x1FF) 1)
          (logand rc 1)))

(defun ppc-xl-form (opcode bo bi xo &optional (lk 0))
  "Encode XL-form: opcode BO, BI, XO (for bclr, bcctr)"
  (logior (ash (logand opcode #x3F) 26)
          (ash (logand bo #x1F) 21)
          (ash (logand bi #x1F) 16)
          (ash 0 11)              ; reserved bits
          (ash (logand xo #x3FF) 1)
          (logand lk 1)))

(defun ppc-i-form (opcode li &optional (aa 0) (lk 0))
  "Encode I-form: opcode LI (for b, bl)"
  (logior (ash (logand opcode #x3F) 26)
          (ash (logand li #xFFFFFF) 2)
          (ash (logand aa 1) 1)
          (logand lk 1)))

(defun ppc-b-form (opcode bo bi bd &optional (aa 0) (lk 0))
  "Encode B-form: opcode BO, BI, BD (conditional branches)"
  (logior (ash (logand opcode #x3F) 26)
          (ash (logand bo #x1F) 21)
          (ash (logand bi #x1F) 16)
          (ash (logand bd #x3FFF) 2)
          (ash (logand aa 1) 1)
          (logand lk 1)))

(defun ppc-md-form (opcode rs ra sh mb xo &optional (rc 0))
  "Encode MD-form: opcode RS, RA, SH, MB, XO (for rotate/shift 64-bit)"
  (let ((sh-lo (logand sh #x1F))
        (sh-hi (logand (ash sh -5) #x1)))
    (logior (ash (logand opcode #x3F) 26)
            (ash (logand rs #x1F) 21)
            (ash (logand ra #x1F) 16)
            (ash sh-lo 11)
            (ash (logand mb #x3F) 5)    ; 6-bit mask begin
            (ash (logand xo #x7) 2)
            (ash sh-hi 1)
            (logand rc 1))))

;;; ============================================================
;;; PPC64 Instruction Emitters
;;; ============================================================

;;; --- Load / Store (64-bit) ---

(defun ppc-emit-ld (buf rt ra offset)
  "LD rt, offset(ra) - 64-bit load (DS-form, opcode 58, XO=0)"
  (ppc-emit-word buf (ppc-ds-form 58 rt ra offset 0)))

(defun ppc-emit-std (buf rs ra offset)
  "STD rs, offset(ra) - 64-bit store (DS-form, opcode 62, XO=0)"
  (ppc-emit-word buf (ppc-ds-form 62 rs ra offset 0)))

(defun ppc-emit-lwz (buf rt ra offset)
  "LWZ rt, offset(ra) - 32-bit unsigned load"
  (ppc-emit-word buf (ppc-d-form 32 rt ra offset)))

(defun ppc-emit-stw (buf rs ra offset)
  "STW rs, offset(ra) - 32-bit store"
  (ppc-emit-word buf (ppc-d-form 36 rs ra offset)))

(defun ppc-emit-lhz (buf rt ra offset)
  "LHZ rt, offset(ra) - 16-bit unsigned load"
  (ppc-emit-word buf (ppc-d-form 40 rt ra offset)))

(defun ppc-emit-sth (buf rs ra offset)
  "STH rs, offset(ra) - 16-bit store"
  (ppc-emit-word buf (ppc-d-form 44 rs ra offset)))

(defun ppc-emit-lbz (buf rt ra offset)
  "LBZ rt, offset(ra) - 8-bit unsigned load"
  (ppc-emit-word buf (ppc-d-form 34 rt ra offset)))

(defun ppc-emit-stb (buf rs ra offset)
  "STB rs, offset(ra) - 8-bit store"
  (ppc-emit-word buf (ppc-d-form 38 rs ra offset)))

;;; --- Arithmetic ---

(defun ppc-emit-add (buf rt ra rb)
  "ADD rt, ra, rb (XO-form, opcode 31, XO=266)"
  (ppc-emit-word buf (ppc-xo-form 31 rt ra rb 266)))

(defun ppc-emit-addi (buf rt ra si)
  "ADDI rt, ra, si - add immediate (D-form, opcode 14)
   When RA=0, this loads the sign-extended immediate into RT."
  (ppc-emit-word buf (ppc-d-form 14 rt ra (logand si #xFFFF))))

(defun ppc-emit-addis (buf rt ra si)
  "ADDIS rt, ra, si - add immediate shifted (D-form, opcode 15)"
  (ppc-emit-word buf (ppc-d-form 15 rt ra (logand si #xFFFF))))

(defun ppc-emit-subf (buf rt ra rb)
  "SUBF rt, ra, rb - subtract from: rt = rb - ra (XO-form, opcode 31, XO=40)"
  (ppc-emit-word buf (ppc-xo-form 31 rt ra rb 40)))

(defun ppc-emit-neg (buf rt ra)
  "NEG rt, ra (XO-form, opcode 31, XO=104)"
  (ppc-emit-word buf (ppc-xo-form 31 rt ra 0 104)))

(defun ppc-emit-mullw (buf rt ra rb)
  "MULLW rt, ra, rb - multiply low word (XO-form, opcode 31, XO=235)"
  (ppc-emit-word buf (ppc-xo-form 31 rt ra rb 235)))

(defun ppc-emit-mulld (buf rt ra rb)
  "MULLD rt, ra, rb - multiply low doubleword (XO-form, opcode 31, XO=233)"
  (ppc-emit-word buf (ppc-xo-form 31 rt ra rb 233)))

(defun ppc-emit-divd (buf rt ra rb)
  "DIVD rt, ra, rb - divide doubleword (XO-form, opcode 31, XO=489)"
  (ppc-emit-word buf (ppc-xo-form 31 rt ra rb 489)))

;;; --- Logical ---

(defun ppc-emit-and (buf ra rs rb)
  "AND ra, rs, rb (X-form, opcode 31, XO=28)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 28)))

(defun ppc-emit-or (buf ra rs rb)
  "OR ra, rs, rb (X-form, opcode 31, XO=444)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 444)))

(defun ppc-emit-xor (buf ra rs rb)
  "XOR ra, rs, rb (X-form, opcode 31, XO=316)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 316)))

(defun ppc-emit-andi-dot (buf ra rs ui)
  "ANDI. ra, rs, ui - AND immediate with record (D-form, opcode 28)"
  (ppc-emit-word buf (ppc-d-form 28 rs ra (logand ui #xFFFF))))

(defun ppc-emit-ori (buf ra rs ui)
  "ORI ra, rs, ui - OR immediate (D-form, opcode 24)"
  (ppc-emit-word buf (ppc-d-form 24 rs ra (logand ui #xFFFF))))

(defun ppc-emit-oris (buf ra rs ui)
  "ORIS ra, rs, ui - OR immediate shifted (D-form, opcode 25)"
  (ppc-emit-word buf (ppc-d-form 25 rs ra (logand ui #xFFFF))))

(defun ppc-emit-xori (buf ra rs ui)
  "XORI ra, rs, ui (D-form, opcode 26)"
  (ppc-emit-word buf (ppc-d-form 26 rs ra (logand ui #xFFFF))))

;;; --- Shift ---

(defun ppc-emit-sld (buf ra rs rb)
  "SLD ra, rs, rb - shift left doubleword (X-form, opcode 31, XO=27)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 27)))

(defun ppc-emit-srd (buf ra rs rb)
  "SRD ra, rs, rb - shift right doubleword (X-form, opcode 31, XO=539)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 539)))

(defun ppc-emit-srad (buf ra rs rb)
  "SRAD ra, rs, rb - shift right algebraic doubleword (X-form, opcode 31, XO=794)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 794)))

(defun ppc-emit-sradi (buf ra rs sh)
  "SRADI ra, rs, sh - shift right algebraic doubleword immediate
   (XS-form: opcode 31, XO=413, sh split across bits)"
  (let ((sh-lo (logand sh #x1F))
        (sh-hi (logand (ash sh -5) 1)))
    (ppc-emit-word buf (logior (ash 31 26)
                               (ash (logand rs #x1F) 21)
                               (ash (logand ra #x1F) 16)
                               (ash sh-lo 11)
                               (ash 413 2)
                               (ash sh-hi 1)))))

(defun ppc-emit-rldicl (buf ra rs sh mb)
  "RLDICL ra, rs, sh, mb - rotate left dword then clear left (MD-form, XO=0)"
  (ppc-emit-word buf (ppc-md-form 30 rs ra sh mb 0)))

;;; --- Compare ---

(defun ppc-emit-cmpd (buf ra rb)
  "CMPD cr0, ra, rb - compare doubleword signed (X-form, opcode 31, XO=0)
   BF=0 (cr0), L=1 (64-bit)"
  (ppc-emit-word buf (ppc-x-form 31 1 ra rb 0)))  ; BF=0,L=1 -> RT field = 1

(defun ppc-emit-cmpdi (buf ra si)
  "CMPDI cr0, ra, si - compare doubleword immediate (D-form, opcode 11)
   BF=0, L=1"
  (ppc-emit-word buf (ppc-d-form 11 1 ra (logand si #xFFFF))))  ; BF=0,L=1 -> RT=1

(defun ppc-emit-cmpld (buf ra rb)
  "CMPLD cr0, ra, rb - compare logical doubleword unsigned (X-form, opcode 31, XO=32)"
  (ppc-emit-word buf (ppc-x-form 31 1 ra rb 32)))  ; BF=0,L=1

;;; --- Branch ---

;; Branch condition (BO) encodings:
;; BO=12 (0b01100) = branch if condition true
;; BO=4  (0b00100) = branch if condition false
;; BO=20 (0b10100) = branch always (unconditional)
;; BI field for cr0: 0=LT, 1=GT, 2=EQ, 3=SO

(defconstant +ppc-bo-true+  12)   ; Branch if condition true
(defconstant +ppc-bo-false+  4)   ; Branch if condition false
(defconstant +ppc-bo-always+ 20)  ; Branch always

(defconstant +ppc-bi-lt+ 0)  ; CR0 LT bit
(defconstant +ppc-bi-gt+ 1)  ; CR0 GT bit
(defconstant +ppc-bi-eq+ 2)  ; CR0 EQ bit
(defconstant +ppc-bi-so+ 3)  ; CR0 SO bit

(defun ppc-emit-b (buf &optional label-id)
  "B target - unconditional branch (I-form, opcode 18)"
  (ppc-emit-word buf (ppc-i-form 18 0))
  (when label-id
    (ppc-emit-fixup buf label-id :branch24)))

(defun ppc-emit-bl (buf &optional label-id)
  "BL target - branch and link (I-form, opcode 18, LK=1)"
  (ppc-emit-word buf (ppc-i-form 18 0 0 1))
  (when label-id
    (ppc-emit-fixup buf label-id :branch24)))

(defun ppc-emit-bc (buf bo bi &optional label-id)
  "BC bo, bi, target - conditional branch (B-form, opcode 16)"
  (ppc-emit-word buf (ppc-b-form 16 bo bi 0))
  (when label-id
    (ppc-emit-fixup buf label-id :branch14)))

(defun ppc-emit-beq (buf &optional label-id)
  "BEQ target"
  (ppc-emit-bc buf +ppc-bo-true+ +ppc-bi-eq+ label-id))

(defun ppc-emit-bne (buf &optional label-id)
  "BNE target"
  (ppc-emit-bc buf +ppc-bo-false+ +ppc-bi-eq+ label-id))

(defun ppc-emit-blt (buf &optional label-id)
  "BLT target"
  (ppc-emit-bc buf +ppc-bo-true+ +ppc-bi-lt+ label-id))

(defun ppc-emit-bge (buf &optional label-id)
  "BGE target"
  (ppc-emit-bc buf +ppc-bo-false+ +ppc-bi-lt+ label-id))

(defun ppc-emit-bgt (buf &optional label-id)
  "BGT target"
  (ppc-emit-bc buf +ppc-bo-true+ +ppc-bi-gt+ label-id))

(defun ppc-emit-ble (buf &optional label-id)
  "BLE target"
  (ppc-emit-bc buf +ppc-bo-false+ +ppc-bi-gt+ label-id))

(defun ppc-emit-blr (buf)
  "BLR - branch to link register (return) (XL-form, opcode 19, XO=16)"
  (ppc-emit-word buf (ppc-xl-form 19 +ppc-bo-always+ 0 16)))

(defun ppc-emit-bctr (buf)
  "BCTR - branch to count register (XL-form, opcode 19, XO=528)"
  (ppc-emit-word buf (ppc-xl-form 19 +ppc-bo-always+ 0 528)))

(defun ppc-emit-bctrl (buf)
  "BCTRL - branch to CTR and link (XL-form, opcode 19, XO=528, LK=1)"
  (ppc-emit-word buf (ppc-xl-form 19 +ppc-bo-always+ 0 528 1)))

;;; --- Move to/from Special Registers ---

(defun ppc-emit-mflr (buf rt)
  "MFLR rt - move from link register (X-form: mfspr rt, 8)"
  ;; mfspr encoding: opcode=31, XO=339, SPR=8 (LR) encoded split
  ;; SPR field: bits 11-15 = spr[0:4], bits 16-20 = spr[5:9]
  ;; LR = SPR 8 = 0b0000001000 -> lo=01000=8, hi=00000=0
  (ppc-emit-word buf (logior (ash 31 26)
                             (ash (logand rt #x1F) 21)
                             (ash 8 16)    ; SPR lo bits
                             (ash 0 11)    ; SPR hi bits
                             (ash 339 1))))

(defun ppc-emit-mtlr (buf rs)
  "MTLR rs - move to link register (X-form: mtspr 8, rs)"
  (ppc-emit-word buf (logior (ash 31 26)
                             (ash (logand rs #x1F) 21)
                             (ash 8 16)    ; SPR lo bits
                             (ash 0 11)    ; SPR hi bits
                             (ash 467 1))))

(defun ppc-emit-mtctr (buf rs)
  "MTCTR rs - move to count register (mtspr 9, rs)"
  (ppc-emit-word buf (logior (ash 31 26)
                             (ash (logand rs #x1F) 21)
                             (ash 9 16)    ; SPR lo: CTR=9
                             (ash 0 11)
                             (ash 467 1))))

;;; --- Move Register (simplified mnemonics) ---

(defun ppc-emit-mr (buf ra rs)
  "MR ra, rs - move register (actually OR rs, rs, rs)"
  (ppc-emit-or buf ra rs rs))

;;; --- Nop ---

(defun ppc-emit-nop (buf)
  "NOP (ori 0,0,0)"
  (ppc-emit-ori buf 0 0 0))

;;; --- Trap / System ---

(defun ppc-emit-tw (buf to ra rb)
  "TW to, ra, rb - trap word (X-form, opcode 31, XO=4)"
  (ppc-emit-word buf (ppc-x-form 31 to ra rb 4)))

(defun ppc-emit-twi (buf to ra si)
  "TWI to, ra, si - trap word immediate (D-form, opcode 3)"
  (ppc-emit-word buf (ppc-d-form 3 to ra (logand si #xFFFF))))

(defun ppc-emit-eieio (buf)
  "EIEIO - enforce in-order execution of I/O (memory barrier)"
  (ppc-emit-word buf (ppc-x-form 31 0 0 0 854)))

(defun ppc-emit-sync (buf)
  "SYNC - memory barrier (X-form, opcode 31, XO=598)"
  (ppc-emit-word buf (ppc-x-form 31 0 0 0 598)))

(defun ppc-emit-lwarx (buf rt ra rb)
  "LWARX rt, ra, rb - load word and reserve (X-form, opcode 31, XO=20)"
  (ppc-emit-word buf (ppc-x-form 31 rt ra rb 20)))

(defun ppc-emit-ldarx (buf rt ra rb)
  "LDARX rt, ra, rb - load doubleword and reserve (X-form, opcode 31, XO=84)"
  (ppc-emit-word buf (ppc-x-form 31 rt ra rb 84)))

(defun ppc-emit-stdcx-dot (buf rs ra rb)
  "STDCX. rs, ra, rb - store doubleword conditional (X-form, opcode 31, XO=214, Rc=1)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 214 1)))

(defun ppc-emit-stwcx-dot (buf rs ra rb)
  "STWCX. rs, ra, rb - store word conditional (X-form, opcode 31, XO=150, Rc=1)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 150 1)))

;;; --- PPC32-specific instructions ---

(defun ppc-emit-stwu (buf rs ra offset)
  "STWU rs, offset(ra) - store word with update (D-form, opcode 37)"
  (ppc-emit-word buf (ppc-d-form 37 rs ra (logand offset #xFFFF))))

(defun ppc-emit-divw (buf rt ra rb)
  "DIVW rt, ra, rb - divide word (XO-form, opcode 31, XO=491)"
  (ppc-emit-word buf (ppc-xo-form 31 rt ra rb 491)))

(defun ppc-emit-slw (buf ra rs rb)
  "SLW ra, rs, rb - shift left word (X-form, opcode 31, XO=24)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 24)))

(defun ppc-emit-srw (buf ra rs rb)
  "SRW ra, rs, rb - shift right word (X-form, opcode 31, XO=536)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 536)))

(defun ppc-emit-sraw (buf ra rs rb)
  "SRAW ra, rs, rb - shift right algebraic word (X-form, opcode 31, XO=792)"
  (ppc-emit-word buf (ppc-x-form 31 rs ra rb 792)))

(defun ppc-emit-srawi (buf ra rs sh)
  "SRAWI ra, rs, sh - shift right algebraic word immediate (X-form, opcode 31, XO=824)"
  (ppc-emit-word buf (logior (ash 31 26)
                             (ash (logand rs #x1F) 21)
                             (ash (logand ra #x1F) 16)
                             (ash (logand sh #x1F) 11)
                             (ash 824 1))))

(defun ppc-emit-rlwinm (buf ra rs sh mb me)
  "RLWINM ra, rs, sh, mb, me - rotate left word then AND mask (M-form, opcode 21)"
  (ppc-emit-word buf (logior (ash 21 26)
                             (ash (logand rs #x1F) 21)
                             (ash (logand ra #x1F) 16)
                             (ash (logand sh #x1F) 11)
                             (ash (logand mb #x1F) 6)
                             (ash (logand me #x1F) 1))))

(defun ppc-emit-cmpw (buf ra rb)
  "CMPW cr0, ra, rb - compare word signed (X-form, opcode 31, XO=0, L=0)"
  (ppc-emit-word buf (ppc-x-form 31 0 ra rb 0)))

(defun ppc-emit-cmpwi (buf ra si)
  "CMPWI cr0, ra, si - compare word immediate (D-form, opcode 11, L=0)"
  (ppc-emit-word buf (ppc-d-form 11 0 ra (logand si #xFFFF))))

(defun ppc-emit-cmplw (buf ra rb)
  "CMPLW cr0, ra, rb - compare logical word unsigned (X-form, opcode 31, XO=32, L=0)"
  (ppc-emit-word buf (ppc-x-form 31 0 ra rb 32)))

;;; --- Width-dispatching helpers (select 32 or 64 based on *ppc-64-bit*) ---

(defun ppc-emit-load-word (buf rt ra offset)
  "Load a word (4 or 8 bytes depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-ld buf rt ra offset)
      (ppc-emit-lwz buf rt ra offset)))

(defun ppc-emit-store-word (buf rs ra offset)
  "Store a word (4 or 8 bytes depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-std buf rs ra offset)
      (ppc-emit-stw buf rs ra offset)))

(defun ppc-emit-cmp-word (buf ra rb)
  "Compare words (cmpd or cmpw depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-cmpd buf ra rb)
      (ppc-emit-cmpw buf ra rb)))

(defun ppc-emit-cmpi-word (buf ra si)
  "Compare word immediate (cmpdi or cmpwi depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-cmpdi buf ra si)
      (ppc-emit-cmpwi buf ra si)))

(defun ppc-emit-cmpl-word (buf ra rb)
  "Compare logical word (cmpld or cmplw depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-cmpld buf ra rb)
      (ppc-emit-cmplw buf ra rb)))

(defun ppc-emit-mul-word (buf rt ra rb)
  "Multiply word (mulld or mullw depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-mulld buf rt ra rb)
      (ppc-emit-mullw buf rt ra rb)))

(defun ppc-emit-div-word (buf rt ra rb)
  "Divide word (divd or divw depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-divd buf rt ra rb)
      (ppc-emit-divw buf rt ra rb)))

(defun ppc-emit-shift-left (buf ra rs rb)
  "Shift left (sld or slw depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-sld buf ra rs rb)
      (ppc-emit-slw buf ra rs rb)))

(defun ppc-emit-shift-right (buf ra rs rb)
  "Shift right logical (srd or srw depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-srd buf ra rs rb)
      (ppc-emit-srw buf ra rs rb)))

(defun ppc-emit-shift-right-arith (buf ra rs rb)
  "Shift right algebraic (srad or sraw depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-srad buf ra rs rb)
      (ppc-emit-sraw buf ra rs rb)))

(defun ppc-emit-shift-right-arith-imm (buf ra rs sh)
  "Shift right algebraic immediate (sradi or srawi depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-sradi buf ra rs sh)
      (ppc-emit-srawi buf ra rs sh)))

(defun ppc-emit-load-reserve (buf rt ra rb)
  "Load and reserve (ldarx or lwarx depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-ldarx buf rt ra rb)
      (ppc-emit-lwarx buf rt ra rb)))

(defun ppc-emit-store-cond (buf rs ra rb)
  "Store conditional (stdcx. or stwcx. depending on *ppc-64-bit*)."
  (if *ppc-64-bit*
      (ppc-emit-stdcx-dot buf rs ra rb)
      (ppc-emit-stwcx-dot buf rs ra rb)))

;;; ============================================================
;;; Spill Slot Management
;;; ============================================================

(defconstant +ppc-spill-base-offset+ 128
  "Offset from VFP (r31) where spill slots begin.
   Slots 0-15 of the frame are reserved for save area.")

(defun ppc-spill-offset (vreg)
  "Calculate the stack frame offset for a spilled virtual register."
  (let ((slot (cond
                ((and (>= vreg 9) (<= vreg 15))  ; V9-V15
                 (- vreg 9))
                ((= vreg +vreg-va+) 7)   ; VA spill (shouldn't normally happen)
                ((= vreg +vreg-vl+) 8)   ; VL spill
                ((= vreg +vreg-vn+) 9)   ; VN spill
                (t (error "PPC: unexpected spill for vreg ~D" vreg)))))
    (+ +ppc-spill-base-offset+ (* slot (ppc-word-size)))))

(defun ppc-load-vreg (buf phys-dst vreg)
  "Load a virtual register into a physical register. If the vreg has a
   physical mapping, emit MR. If it spills, load from the frame."
  (let ((phys (and (< vreg (length *ppc-vreg-map*))
                   (aref *ppc-vreg-map* vreg))))
    (if phys
        (unless (= phys phys-dst)
          (ppc-emit-mr buf phys-dst phys))
        ;; Spill: load from stack frame
        (ppc-emit-load-word buf phys-dst +ppc-r31+ (ppc-spill-offset vreg)))))

(defun ppc-store-vreg (buf vreg phys-src)
  "Store a physical register value into a virtual register. If the vreg
   has a physical mapping, emit MR. If it spills, store to frame."
  (let ((phys (and (< vreg (length *ppc-vreg-map*))
                   (aref *ppc-vreg-map* vreg))))
    (if phys
        (unless (= phys phys-src)
          (ppc-emit-mr buf phys phys-src))
        ;; Spill: store to stack frame
        (ppc-emit-store-word buf phys-src +ppc-r31+ (ppc-spill-offset vreg)))))

(defun ppc-vreg-phys (vreg)
  "Return the physical register for a vreg, or NIL if it spills."
  (and (< vreg (length *ppc-vreg-map*))
       (aref *ppc-vreg-map* vreg)))

;;; ============================================================
;;; Immediate Loading (32-bit or 64-bit)
;;; ============================================================

(defun ppc-emit-li (buf rt imm)
  "Load an immediate into register RT.
   In 64-bit mode, handles full 64-bit values.
   In 32-bit mode, max 32-bit values via lis+ori."
  (cond
    ;; Small signed 16-bit immediate
    ((<= -32768 imm 32767)
     ;; LI rt, imm  (= ADDI rt, 0, imm)
     (ppc-emit-addi buf rt 0 (logand imm #xFFFF)))
    ;; Unsigned 16-bit
    ((<= 0 imm #xFFFF)
     ;; ORI rt, 0, imm  (but r0 reads as 0 in addi)
     (ppc-emit-addi buf rt 0 0)
     (ppc-emit-ori buf rt rt (logand imm #xFFFF)))
    ;; 32-bit value
    ((<= -2147483648 imm #xFFFFFFFF)
     (let ((hi (logand (ash imm -16) #xFFFF))
           (lo (logand imm #xFFFF)))
       ;; LIS rt, hi (= ADDIS rt, 0, hi)
       (ppc-emit-addis buf rt 0 hi)
       (when (not (zerop lo))
         (ppc-emit-ori buf rt rt lo))))
    ;; Full 64-bit value: need 5 instructions (PPC64 only)
    (*ppc-64-bit*
     (let ((hh (logand (ash imm -48) #xFFFF))
           (hl (logand (ash imm -32) #xFFFF))
           (lh (logand (ash imm -16) #xFFFF))
           (ll (logand imm #xFFFF)))
       ;; LIS rt, hh
       (ppc-emit-addis buf rt 0 hh)
       ;; ORI rt, rt, hl
       (when (not (zerop hl))
         (ppc-emit-ori buf rt rt hl))
       ;; RLDICR rt, rt, 32, 31 -- shift left 32, clear right 32
       (ppc-emit-word buf (ppc-md-form 30 rt rt 32 31 1))
       ;; ORIS rt, rt, lh
       (when (not (zerop lh))
         (ppc-emit-oris buf rt rt lh))
       ;; ORI rt, rt, ll
       (when (not (zerop ll))
         (ppc-emit-ori buf rt rt ll))))
    ;; PPC32: truncate to 32-bit
    (t
     (let ((hi (logand (ash imm -16) #xFFFF))
           (lo (logand imm #xFFFF)))
       (ppc-emit-addis buf rt 0 hi)
       (when (not (zerop lo))
         (ppc-emit-ori buf rt rt lo))))))

;;; ============================================================
;;; Prologue / Epilogue
;;; ============================================================

(defun ppc-emit-prologue (buf)
  "Emit function prologue. Saves LR, creates frame, saves callee-saved regs."
  (let ((ws (ppc-word-size))
        (fs (ppc-frame-size)))
    ;; Save LR to caller's frame
    (ppc-emit-mflr buf +ppc-r0+)
    (ppc-emit-store-word buf +ppc-r0+ +ppc-r1+ (* 2 ws))  ; LR save slot
    ;; Create stack frame: stdu/stwu r1, -framesize(r1)
    (if *ppc-64-bit*
        (ppc-emit-word buf (ppc-ds-form 62 +ppc-r1+ +ppc-r1+
                                        (logand (- fs) #xFFFC) 1))
        (ppc-emit-stwu buf +ppc-r1+ +ppc-r1+ (logand (- fs) #xFFFF)))
    ;; Save callee-saved registers
    (let ((base (* 6 ws)))  ; save area starts at 6 words into frame
      (ppc-emit-store-word buf +ppc-r14+ +ppc-r1+ base)
      (ppc-emit-store-word buf +ppc-r15+ +ppc-r1+ (+ base (* 1 ws)))
      (ppc-emit-store-word buf +ppc-r16+ +ppc-r1+ (+ base (* 2 ws)))
      (ppc-emit-store-word buf +ppc-r17+ +ppc-r1+ (+ base (* 3 ws)))
      (ppc-emit-store-word buf +ppc-r18+ +ppc-r1+ (+ base (* 4 ws)))
      (ppc-emit-store-word buf +ppc-r19+ +ppc-r1+ (+ base (* 5 ws)))  ; VA
      (ppc-emit-store-word buf +ppc-r20+ +ppc-r1+ (+ base (* 6 ws)))  ; VL
      (ppc-emit-store-word buf +ppc-r21+ +ppc-r1+ (+ base (* 7 ws)))  ; VN
      (ppc-emit-store-word buf +ppc-r31+ +ppc-r1+ (+ base (* 8 ws)))) ; VFP
    ;; Set up frame pointer
    (ppc-emit-mr buf +ppc-r31+ +ppc-r1+)))

(defun ppc-emit-epilogue (buf)
  "Emit function epilogue. Restores callee-saved regs, frame, LR, returns."
  (let ((ws (ppc-word-size))
        (fs (ppc-frame-size)))
    ;; Restore callee-saved registers
    (let ((base (* 6 ws)))
      (ppc-emit-load-word buf +ppc-r14+ +ppc-r1+ base)
      (ppc-emit-load-word buf +ppc-r15+ +ppc-r1+ (+ base (* 1 ws)))
      (ppc-emit-load-word buf +ppc-r16+ +ppc-r1+ (+ base (* 2 ws)))
      (ppc-emit-load-word buf +ppc-r17+ +ppc-r1+ (+ base (* 3 ws)))
      (ppc-emit-load-word buf +ppc-r18+ +ppc-r1+ (+ base (* 4 ws)))
      (ppc-emit-load-word buf +ppc-r19+ +ppc-r1+ (+ base (* 5 ws)))
      (ppc-emit-load-word buf +ppc-r20+ +ppc-r1+ (+ base (* 6 ws)))
      (ppc-emit-load-word buf +ppc-r21+ +ppc-r1+ (+ base (* 7 ws)))
      (ppc-emit-load-word buf +ppc-r31+ +ppc-r1+ (+ base (* 8 ws))))
    ;; Restore stack pointer
    (ppc-emit-addi buf +ppc-r1+ +ppc-r1+ fs)
    ;; Restore LR
    (ppc-emit-load-word buf +ppc-r0+ +ppc-r1+ (* 2 ws))
    (ppc-emit-mtlr buf +ppc-r0+)
    ;; Return
    (ppc-emit-blr buf)))

;;; ============================================================
;;; MVM Opcode Translation
;;; ============================================================

(defun ppc-translate-insn (buf opcode operands mvm-pc label-map function-table)
  "Translate a single MVM instruction to PPC64 native code.
   LABEL-MAP maps MVM bytecode offsets to PPC label IDs.
   Returns T if a label was already emitted for this PC."
  (declare (ignorable mvm-pc function-table))
  ;; Labels are emitted in the main loop at the correct PC position.
  ;; mvm-pc here is new-pc (position after this instruction), used for
  ;; branch offset computation.

  (flet ((vreg-or-scratch (vreg scratch)
           "Return the physical register for VREG, or load it into SCRATCH and return SCRATCH."
           (let ((phys (ppc-vreg-phys vreg)))
             (if phys
                 phys
                 (progn
                   (ppc-load-vreg buf scratch vreg)
                   scratch))))
         (ensure-label (target-pc)
           "Get or create a label for the given MVM bytecode PC."
           (or (gethash target-pc label-map)
               (let ((l (mvm-make-label)))
                 (setf (gethash target-pc label-map) l)
                 l))))

    (case opcode
      ;;; --- NOP / BREAK / TRAP ---
      (#.+op-nop+
       (ppc-emit-nop buf))

      (#.+op-break+
       ;; TRAP unconditional: TW 31, 0, 0
       (ppc-emit-tw buf 31 0 0))

      (#.+op-trap+
       (let ((code (first operands)))
         (cond
           ((< code #x0100)
            ;; Frame-enter: emit function prologue
            (ppc-emit-prologue buf))
           ((< code #x0300)
            ;; Frame-alloc/frame-free: NOP for now
            nil)
           ((= code #x0300)
            ;; Serial write: V0 (r3) contains tagged fixnum char code
            (if *ppc-64-bit*
                ;; PPC64 powernv: direct MMIO to LPC UART at 0x60300D00103F8
                (progn
                  ;; Untag: sradi r0, r3, 1
                  (ppc-emit-shift-right-arith-imm buf +ppc-r0+ +ppc-r3+ 1)
                  ;; Load LPC UART address into r11
                  (ppc-emit-li buf +ppc-r11+ #x60300D00103F8)
                  ;; Store byte to UART data register: stb r0, 0(r11)
                  (ppc-emit-stb buf +ppc-r0+ +ppc-r11+ 0))
                ;; PPC32 ppce500: MMIO UART at 0xE0004500
                (progn
                  ;; Untag: srawi r0, r3, 1
                  (ppc-emit-srawi buf +ppc-r0+ +ppc-r3+ 1)
                  ;; Load UART base into r11: lis r11, 0xE000; ori r11, r11, 0x4500
                  (ppc-emit-addis buf +ppc-r11+ 0 #xE000)
                  (ppc-emit-ori buf +ppc-r11+ +ppc-r11+ #x4500)
                  ;; Store byte to UART data register: stb r0, 0(r11)
                  (ppc-emit-stb buf +ppc-r0+ +ppc-r11+ 0))))
           (t
            ;; Real CPU trap
            (ppc-emit-addi buf +ppc-r0+ 0 code)
            (ppc-emit-tw buf 31 +ppc-r0+ +ppc-r0+)))))

      ;;; --- Data Movement ---
      (#.+op-mov+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((pd (ppc-vreg-phys vd))
               (ps (ppc-vreg-phys vs)))
           (cond
             ;; Both in registers
             ((and pd ps)
              (unless (= pd ps)
                (ppc-emit-mr buf pd ps)))
             ;; Source spills, dest in register
             ((and pd (not ps))
              (ppc-emit-load-word buf pd +ppc-r31+ (ppc-spill-offset vs)))
             ;; Source in register, dest spills
             ((and (not pd) ps)
              (ppc-emit-store-word buf ps +ppc-r31+ (ppc-spill-offset vd)))
             ;; Both spill: load into scratch, then store
             (t
              (ppc-emit-load-word buf +ppc-scratch1+ +ppc-r31+ (ppc-spill-offset vs))
              (ppc-emit-store-word buf +ppc-scratch1+ +ppc-r31+ (ppc-spill-offset vd)))))))

      (#.+op-li+
       (let ((vd (first operands))
             (imm (second operands)))
         (let ((pd (ppc-vreg-phys vd)))
           (if pd
               (ppc-emit-li buf pd imm)
               (progn
                 (ppc-emit-li buf +ppc-scratch1+ imm)
                 (ppc-store-vreg buf vd +ppc-scratch1+))))))

      (#.+op-push+
       (let ((vs (first operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+))
               (ws (ppc-word-size)))
           ;; Pre-decrement stack, then store
           (if *ppc-64-bit*
               (ppc-emit-word buf (ppc-ds-form 62 ps +ppc-r1+ (logand (- ws) #xFFFC) 1)) ; stdu
               (ppc-emit-stwu buf ps +ppc-r1+ (logand (- ws) #xFFFF))))))

      (#.+op-pop+
       (let ((vd (first operands)))
         (let ((pd (ppc-vreg-phys vd))
               (ws (ppc-word-size)))
           (if pd
               (progn
                 (ppc-emit-load-word buf pd +ppc-r1+ 0)
                 (ppc-emit-addi buf +ppc-r1+ +ppc-r1+ ws))
               (progn
                 (ppc-emit-load-word buf +ppc-scratch1+ +ppc-r1+ 0)
                 (ppc-emit-addi buf +ppc-r1+ +ppc-r1+ ws)
                 (ppc-store-vreg buf vd +ppc-scratch1+))))))

      ;;; --- Arithmetic ---
      (#.+op-add+
       (let ((vd (first operands))
             (va (second operands))
             (vb (third operands)))
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-add buf pd pa pb)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-sub+
       (let ((vd (first operands))
             (va (second operands))
             (vb (third operands)))
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           ;; SUBF rd, rb, ra  means rd = ra - rb
           ;; We want vd = va - vb, so: SUBF rd, pb, pa
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-subf buf pd pb pa)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-mul+
       (let ((vd (first operands))
             (va (second operands))
             (vb (third operands)))
         ;; Tagged fixnum multiply: (va >> 1) * vb keeps the tag
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             ;; Untag va: shift right arith 1
             (ppc-emit-shift-right-arith-imm buf +ppc-r0+ pa 1)
             ;; Multiply
             (ppc-emit-mul-word buf pd +ppc-r0+ pb)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-div+
       (let ((vd (first operands))
             (va (second operands))
             (vb (third operands)))
         ;; Tagged fixnum divide: divide, then re-tag
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             ;; divide (tagged/tagged = untagged)
             (ppc-emit-div-word buf pd pa pb)
             ;; Re-tag: shl 1
             ;; (a*2) / (b*2) = a/b (untagged), so re-tag by shifting left 1
             (if *ppc-64-bit*
                 (ppc-emit-word buf (ppc-md-form 30 pd pd 1 63 1)) ; rldicr pd,pd,1,62
                 (ppc-emit-rlwinm buf pd pd 1 0 30)) ; rlwinm pd,pd,1,0,30 = shl 1
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-mod+
       (let ((vd (first operands))
             (va (second operands))
             (vb (third operands)))
         ;; mod = a - (a/b)*b
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-div-word buf +ppc-r0+ pa pb)
             (ppc-emit-mul-word buf +ppc-r0+ +ppc-r0+ pb)
             ;; subf pd, r0, pa  (pd = pa - r0)
             (ppc-emit-subf buf pd +ppc-r0+ pa)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-neg+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-neg buf pd ps)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-inc+
       (let ((vd (first operands)))
         (let ((pd (ppc-vreg-phys vd)))
           (if pd
               ;; Tagged increment: add 2 (fixnum 1 = 1 << 1 = 2)
               (ppc-emit-addi buf pd pd 2)
               (progn
                 (ppc-load-vreg buf +ppc-scratch1+ vd)
                 (ppc-emit-addi buf +ppc-scratch1+ +ppc-scratch1+ 2)
                 (ppc-store-vreg buf vd +ppc-scratch1+))))))

      (#.+op-dec+
       (let ((vd (first operands)))
         (let ((pd (ppc-vreg-phys vd)))
           (if pd
               ;; Tagged decrement: subtract 2 (fixnum 1 = 1 << 1 = 2)
               (ppc-emit-addi buf pd pd (logand -2 #xFFFF))
               (progn
                 (ppc-load-vreg buf +ppc-scratch1+ vd)
                 (ppc-emit-addi buf +ppc-scratch1+ +ppc-scratch1+ (logand -2 #xFFFF))
                 (ppc-store-vreg buf vd +ppc-scratch1+))))))

      ;;; --- Bitwise ---
      (#.+op-and+
       (let ((vd (first operands))
             (va (second operands))
             (vb (third operands)))
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-and buf pd pa pb)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-or+
       (let ((vd (first operands))
             (va (second operands))
             (vb (third operands)))
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-or buf pd pa pb)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-xor+
       (let ((vd (first operands))
             (va (second operands))
             (vb (third operands)))
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-xor buf pd pa pb)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-shl+
       (let ((vd (first operands))
             (vs (second operands))
             (amt (third operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-addi buf +ppc-scratch2+ 0 amt)
             (ppc-emit-shift-left buf pd ps +ppc-scratch2+)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-shr+
       (let ((vd (first operands))
             (vs (second operands))
             (amt (third operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-addi buf +ppc-scratch2+ 0 amt)
             (ppc-emit-shift-right buf pd ps +ppc-scratch2+)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-sar+
       (let ((vd (first operands))
             (vs (second operands))
             (amt (third operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-shift-right-arith-imm buf pd ps amt)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-ldb+
       (let ((vd (first operands))
             (vs (second operands))
             (pos (third operands))
             (size (fourth operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             ;; Extract bit field: rotate right by pos, mask size bits
             (if *ppc-64-bit*
                 (ppc-emit-rldicl buf pd ps (logand (- 64 pos) #x3F) (- 64 size))
                 (ppc-emit-rlwinm buf pd ps (logand (- 32 pos) #x1F)
                                  (- 32 size) 31))
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      ;;; --- Comparison ---
      (#.+op-cmp+
       (let ((va (first operands))
             (vb (second operands)))
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           (ppc-emit-cmp-word buf pa pb))))

      (#.+op-test+
       (let ((va (first operands))
             (vb (second operands)))
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+)))
           ;; AND and set CR0: AND. r0, pa, pb
           (ppc-emit-word buf (ppc-x-form 31 pa +ppc-r0+ pb 28 1)))))

      ;;; --- Branches ---
      (#.+op-br+
       (let* ((off16 (first operands))
              (target-pc (+ mvm-pc off16))  ; adjusted by decoder
              (label (ensure-label target-pc)))
         (ppc-emit-b buf label)))

      (#.+op-beq+
       (let* ((off16 (first operands))
              (target-pc (+ mvm-pc off16))
              (label (ensure-label target-pc)))
         (ppc-emit-beq buf label)))

      (#.+op-bne+
       (let* ((off16 (first operands))
              (target-pc (+ mvm-pc off16))
              (label (ensure-label target-pc)))
         (ppc-emit-bne buf label)))

      (#.+op-blt+
       (let* ((off16 (first operands))
              (target-pc (+ mvm-pc off16))
              (label (ensure-label target-pc)))
         (ppc-emit-blt buf label)))

      (#.+op-bge+
       (let* ((off16 (first operands))
              (target-pc (+ mvm-pc off16))
              (label (ensure-label target-pc)))
         (ppc-emit-bge buf label)))

      (#.+op-ble+
       (let* ((off16 (first operands))
              (target-pc (+ mvm-pc off16))
              (label (ensure-label target-pc)))
         (ppc-emit-ble buf label)))

      (#.+op-bgt+
       (let* ((off16 (first operands))
              (target-pc (+ mvm-pc off16))
              (label (ensure-label target-pc)))
         (ppc-emit-bgt buf label)))

      (#.+op-bnull+
       (let ((vs (first operands))
             (off16 (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+))
               (target-pc (+ mvm-pc off16)))
           (let ((label (ensure-label target-pc)))
             (ppc-emit-cmp-word buf ps +ppc-r21+)
             (ppc-emit-beq buf label)))))

      (#.+op-bnnull+
       (let ((vs (first operands))
             (off16 (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+))
               (target-pc (+ mvm-pc off16)))
           (let ((label (ensure-label target-pc)))
             (ppc-emit-cmp-word buf ps +ppc-r21+)
             (ppc-emit-bne buf label)))))

      ;;; --- List Operations ---
      (#.+op-car+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-andi-dot buf +ppc-r0+ ps #xF)
             (ppc-emit-cmpi-word buf +ppc-r0+ +tag-cons+)
             (let ((ok-label (mvm-make-label)))
               (ppc-emit-beq buf ok-label)
               (ppc-emit-tw buf 31 0 0)
               (ppc-emit-label buf ok-label))
             ;; Strip tag and load car
             (ppc-emit-addi buf +ppc-scratch2+ ps (logand (- +tag-cons+) #xFFFF))
             (ppc-emit-load-word buf pd +ppc-scratch2+ 0)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-cdr+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+))
                 (ws (ppc-word-size)))
             (ppc-emit-andi-dot buf +ppc-r0+ ps #xF)
             (ppc-emit-cmpi-word buf +ppc-r0+ +tag-cons+)
             (let ((ok-label (mvm-make-label)))
               (ppc-emit-beq buf ok-label)
               (ppc-emit-tw buf 31 0 0)
               (ppc-emit-label buf ok-label))
             ;; Strip tag, load cdr (second word of cons cell)
             (ppc-emit-addi buf +ppc-scratch2+ ps (logand (- +tag-cons+) #xFFFF))
             (ppc-emit-load-word buf pd +ppc-scratch2+ ws)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-cons+
       (let ((vd (first operands))
             (va (second operands))
             (vb (third operands)))
         (let ((pa (vreg-or-scratch va +ppc-scratch1+))
               (pb (vreg-or-scratch vb +ppc-scratch2+))
               (ws (ppc-word-size)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             ;; Store car at VA (alloc pointer)
             (ppc-emit-store-word buf pa +ppc-r19+ 0)
             ;; Store cdr at VA+ws
             (ppc-emit-store-word buf pb +ppc-r19+ ws)
             ;; Tag the pointer
             (ppc-emit-ori buf pd +ppc-r19+ +tag-cons+)
             ;; Bump alloc pointer: VA += 2*ws
             (ppc-emit-addi buf +ppc-r19+ +ppc-r19+ (* 2 ws))
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-setcar+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((pd (vreg-or-scratch vd +ppc-scratch1+))
               (ps (vreg-or-scratch vs +ppc-scratch2+)))
           (ppc-emit-addi buf +ppc-r0+ pd (logand (- +tag-cons+) #xFFFF))
           (ppc-emit-store-word buf ps +ppc-r0+ 0))))

      (#.+op-setcdr+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((pd (vreg-or-scratch vd +ppc-scratch1+))
               (ps (vreg-or-scratch vs +ppc-scratch2+)))
           (ppc-emit-addi buf +ppc-r0+ pd (logand (- +tag-cons+) #xFFFF))
           (ppc-emit-store-word buf ps +ppc-r0+ (ppc-word-size)))))

      (#.+op-consp+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-andi-dot buf +ppc-r0+ ps #xF)
             (ppc-emit-cmpi-word buf +ppc-r0+ +tag-cons+)
             (let ((true-label (mvm-make-label))
                   (done-label (mvm-make-label)))
               (ppc-emit-beq buf true-label)
               (ppc-emit-mr buf pd +ppc-r21+)
               (ppc-emit-b buf done-label)
               (ppc-emit-label buf true-label)
               (ppc-emit-addi buf pd 0 +mvm-t+)
               (ppc-emit-label buf done-label))
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-atom+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-andi-dot buf +ppc-r0+ ps #xF)
             (ppc-emit-cmpi-word buf +ppc-r0+ +tag-cons+)
             (let ((true-label (mvm-make-label))
                   (done-label (mvm-make-label)))
               (ppc-emit-bne buf true-label)
               ;; Is a cons: return NIL
               (ppc-emit-mr buf pd +ppc-r21+)
               (ppc-emit-b buf done-label)
               ;; Not a cons: return T
               (ppc-emit-label buf true-label)
               (ppc-emit-addi buf pd 0 +mvm-t+)
               (ppc-emit-label buf done-label))
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      ;;; --- Object Operations ---
      (#.+op-alloc-obj+
       (let ((vd (first operands))
             (size (second operands))
             (subtag (third operands)))
         (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+))
               (ws (ppc-word-size)))
           (let ((total-bytes (* (1+ size) ws)))  ; header + slots
             ;; Build header: (subtag << 8) | +tag-object+
             (ppc-emit-addi buf +ppc-r0+ 0 (logior (ash subtag 8) +tag-object+))
             (ppc-emit-store-word buf +ppc-r0+ +ppc-r19+ 0)
             (ppc-emit-ori buf pd +ppc-r19+ +tag-object+)
             (ppc-emit-addi buf +ppc-r19+ +ppc-r19+ total-bytes)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-obj-ref+
       (let ((vd (first operands))
             (vobj (second operands))
             (idx (third operands)))
         (let ((ws (ppc-word-size))
               (pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
           (if (= vobj +vreg-vfp+)
               ;; Frame slot access: use safe VFP-relative offset above spill area
               (ppc-emit-load-word buf pd +ppc-r31+
                                   (+ +ppc-frame-slot-base+ (* idx ws)))
               ;; Normal object slot access
               (let ((pobj (vreg-or-scratch vobj +ppc-scratch1+)))
                 (ppc-emit-addi buf +ppc-r0+ pobj (logand (- +tag-object+) #xFFFF))
                 (ppc-emit-load-word buf pd +ppc-r0+ (* (1+ idx) ws))))
           (unless (ppc-vreg-phys vd)
             (ppc-store-vreg buf vd pd)))))

      (#.+op-obj-set+
       (let ((vobj (first operands))
             (idx (second operands))
             (vs (third operands)))
         (let ((ws (ppc-word-size)))
           (if (= vobj +vreg-vfp+)
               ;; Frame slot store: use safe VFP-relative offset above spill area
               (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
                 (ppc-emit-store-word buf ps +ppc-r31+
                                      (+ +ppc-frame-slot-base+ (* idx ws))))
               ;; Normal object slot store
               (let ((pobj (vreg-or-scratch vobj +ppc-scratch1+))
                     (ps (vreg-or-scratch vs +ppc-scratch2+)))
                 (ppc-emit-addi buf +ppc-r0+ pobj (logand (- +tag-object+) #xFFFF))
                 (ppc-emit-store-word buf ps +ppc-r0+ (* (1+ idx) ws)))))))

      (#.+op-obj-tag+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-andi-dot buf pd ps #xF)
             ;; Tag as fixnum: shl 1
             (ppc-emit-addi buf +ppc-r0+ 0 1)
             (ppc-emit-shift-left buf pd pd +ppc-r0+)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-obj-subtag+
       (let ((vd (first operands))
             (vs (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ppc-emit-addi buf +ppc-r0+ ps (logand (- +tag-object+) #xFFFF))
             (ppc-emit-load-word buf pd +ppc-r0+ 0)       ; load header
             (ppc-emit-shift-right-arith-imm buf pd pd 8)  ; shift right 8
             (ppc-emit-andi-dot buf pd pd #xFF)             ; mask 8 bits
             ;; Tag as fixnum
             (ppc-emit-addi buf +ppc-scratch2+ 0 1)
             (ppc-emit-shift-left buf pd pd +ppc-scratch2+)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      ;;; --- Memory (raw) ---
      (#.+op-load+
       (let ((vd (first operands))
             (vaddr (second operands))
             (width (third operands)))
         (let ((paddr (vreg-or-scratch vaddr +ppc-scratch1+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
             (ecase width
               (0 (ppc-emit-lbz buf pd paddr 0))   ; u8
               (1 (ppc-emit-lhz buf pd paddr 0))   ; u16
               (2 (ppc-emit-lwz buf pd paddr 0))   ; u32
               (3 (ppc-emit-load-word buf pd paddr 0)))  ; native word
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      (#.+op-store+
       (let ((vaddr (first operands))
             (vs (second operands))
             (width (third operands)))
         (let ((paddr (vreg-or-scratch vaddr +ppc-scratch1+))
               (ps (vreg-or-scratch vs +ppc-scratch2+)))
           (ecase width
             (0 (ppc-emit-stb buf ps paddr 0))   ; u8
             (1 (ppc-emit-sth buf ps paddr 0))   ; u16
             (2 (ppc-emit-stw buf ps paddr 0))   ; u32
             (3 (ppc-emit-store-word buf ps paddr 0))))))

      (#.+op-fence+
       (ppc-emit-sync buf))

      ;;; --- Function Calling ---
      (#.+op-call+
       ;; Target operand is the bytecode offset of the called function.
       (let* ((target-offset (first operands))
              (label (gethash target-offset label-map)))
         (if label
             (ppc-emit-bl buf label)
             ;; Unknown target: emit BL with no fixup (will jump to next insn)
             (ppc-emit-bl buf nil))))

      (#.+op-call-ind+
       (let ((vs (first operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           ;; Move target to CTR, then BCTRL
           (ppc-emit-mtctr buf ps)
           (ppc-emit-bctrl buf))))

      (#.+op-ret+
       (ppc-emit-epilogue buf))

      (#.+op-tailcall+
       (let* ((target-offset (first operands))
              (label (gethash target-offset label-map))
              (ws (ppc-word-size))
              (base (* 6 ws)))
         ;; Restore callee-saved regs
         (ppc-emit-load-word buf +ppc-r14+ +ppc-r1+ base)
         (ppc-emit-load-word buf +ppc-r15+ +ppc-r1+ (+ base (* 1 ws)))
         (ppc-emit-load-word buf +ppc-r16+ +ppc-r1+ (+ base (* 2 ws)))
         (ppc-emit-load-word buf +ppc-r17+ +ppc-r1+ (+ base (* 3 ws)))
         (ppc-emit-load-word buf +ppc-r18+ +ppc-r1+ (+ base (* 4 ws)))
         (ppc-emit-load-word buf +ppc-r31+ +ppc-r1+ (+ base (* 8 ws)))
         ;; Restore stack
         (ppc-emit-addi buf +ppc-r1+ +ppc-r1+ (ppc-frame-size))
         ;; Restore LR
         (ppc-emit-load-word buf +ppc-r0+ +ppc-r1+ (* 2 ws))
         (ppc-emit-mtlr buf +ppc-r0+)
         ;; Branch to target
         (ppc-emit-b buf label)))

      ;;; --- GC / Allocation ---
      (#.+op-alloc-cons+
       (let ((vd (first operands)))
         (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+))
               (ws (ppc-word-size)))
           (ppc-emit-ori buf pd +ppc-r19+ +tag-cons+)
           ;; Bump alloc pointer by 2*ws (cons cell = 2 words)
           (ppc-emit-addi buf +ppc-r19+ +ppc-r19+ (* 2 ws))
           (unless (ppc-vreg-phys vd)
             (ppc-store-vreg buf vd pd)))))

      (#.+op-gc-check+
       (let ((gc-label (mvm-make-label))
             (ok-label (mvm-make-label)))
         (ppc-emit-cmpl-word buf +ppc-r19+ +ppc-r20+)
         (ppc-emit-blt buf ok-label)
         (ppc-emit-label buf gc-label)
         (ppc-emit-tw buf 31 0 0)
         (ppc-emit-label buf ok-label)))

      (#.+op-write-barrier+
       (let ((vobj (first operands)))
         (let ((pobj (vreg-or-scratch vobj +ppc-scratch1+)))
           (ppc-emit-shift-right-arith-imm buf +ppc-r0+ pobj 12)
           (ppc-emit-nop buf))))

      ;;; --- Actor/Concurrency ---
      (#.+op-save-ctx+
       (let ((ws (ppc-word-size)))
         (ppc-emit-store-word buf +ppc-r3+ +ppc-r31+ +ppc-spill-base-offset+)
         (ppc-emit-store-word buf +ppc-r4+ +ppc-r31+ (+ +ppc-spill-base-offset+ (* 1 ws)))
         (ppc-emit-store-word buf +ppc-r5+ +ppc-r31+ (+ +ppc-spill-base-offset+ (* 2 ws)))
         (ppc-emit-store-word buf +ppc-r6+ +ppc-r31+ (+ +ppc-spill-base-offset+ (* 3 ws)))
         (ppc-emit-mflr buf +ppc-r0+)
         (ppc-emit-store-word buf +ppc-r0+ +ppc-r31+ (+ +ppc-spill-base-offset+ (* 4 ws)))))

      (#.+op-restore-ctx+
       (let ((ws (ppc-word-size)))
         (ppc-emit-load-word buf +ppc-r3+ +ppc-r31+ +ppc-spill-base-offset+)
         (ppc-emit-load-word buf +ppc-r4+ +ppc-r31+ (+ +ppc-spill-base-offset+ (* 1 ws)))
         (ppc-emit-load-word buf +ppc-r5+ +ppc-r31+ (+ +ppc-spill-base-offset+ (* 2 ws)))
         (ppc-emit-load-word buf +ppc-r6+ +ppc-r31+ (+ +ppc-spill-base-offset+ (* 3 ws)))
         (ppc-emit-load-word buf +ppc-r0+ +ppc-r31+ (+ +ppc-spill-base-offset+ (* 4 ws)))
         (ppc-emit-mtlr buf +ppc-r0+)))

      (#.+op-yield+
       (ppc-emit-nop buf)
       (ppc-emit-nop buf))

      (#.+op-atomic-xchg+
       (let ((vd (first operands))
             (vaddr (second operands))
             (vs (third operands)))
         (let ((paddr (vreg-or-scratch vaddr +ppc-scratch1+))
               (ps (vreg-or-scratch vs +ppc-scratch2+)))
           (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+))
                 (loop-label (mvm-make-label)))
             (ppc-emit-label buf loop-label)
             (ppc-emit-load-reserve buf pd 0 paddr)
             (ppc-emit-store-cond buf ps 0 paddr)
             (ppc-emit-bne buf loop-label)
             (unless (ppc-vreg-phys vd)
               (ppc-store-vreg buf vd pd))))))

      ;;; --- System / Platform ---
      (#.+op-io-read+
       (let ((vd (first operands))
             (port (second operands))
             (width (third operands)))
         (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
           (ppc-emit-li buf +ppc-scratch2+ port)
           (ecase width
             (0 (ppc-emit-lbz buf pd +ppc-scratch2+ 0))
             (1 (ppc-emit-lhz buf pd +ppc-scratch2+ 0))
             (2 (ppc-emit-lwz buf pd +ppc-scratch2+ 0))
             (3 (ppc-emit-load-word buf pd +ppc-scratch2+ 0)))
           (unless (ppc-vreg-phys vd)
             (ppc-store-vreg buf vd pd)))))

      (#.+op-io-write+
       (let ((port (first operands))
             (vs (second operands))
             (width (third operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch2+)))
           (ppc-emit-li buf +ppc-scratch1+ port)
           (ecase width
             (0 (ppc-emit-stb buf ps +ppc-scratch1+ 0))
             (1 (ppc-emit-sth buf ps +ppc-scratch1+ 0))
             (2 (ppc-emit-stw buf ps +ppc-scratch1+ 0))
             (3 (ppc-emit-store-word buf ps +ppc-scratch1+ 0))))))

      (#.+op-halt+
       (let ((halt-label (mvm-make-label)))
         (ppc-emit-label buf halt-label)
         (ppc-emit-b buf halt-label)))

      (#.+op-cli+
       (ppc-emit-word buf (logior (ash 31 26) (ash 163 1))))

      (#.+op-sti+
       (ppc-emit-word buf (logior (ash 31 26) (ash 1 15) (ash 163 1))))

      (#.+op-percpu-ref+
       (let ((vd (first operands))
             (offset (second operands)))
         (let ((pd (or (ppc-vreg-phys vd) +ppc-scratch1+)))
           (ppc-emit-load-word buf pd +ppc-r13+ offset)
           (unless (ppc-vreg-phys vd)
             (ppc-store-vreg buf vd pd)))))

      (#.+op-percpu-set+
       (let ((offset (first operands))
             (vs (second operands)))
         (let ((ps (vreg-or-scratch vs +ppc-scratch1+)))
           (ppc-emit-store-word buf ps +ppc-r13+ offset))))

      (otherwise
       ;; Unknown opcode: emit a trap
       (ppc-emit-tw buf 31 0 0)))))

;;; ============================================================
;;; Main Translation Entry Point
;;; ============================================================

(defun translate-mvm-to-ppc (bytecode function-table &key (64-bit t))
  "Translate MVM bytecode to PPC native code.
   When 64-BIT is T (default), emit PPC64 instructions.
   When NIL, emit PPC32 instructions.
   BYTECODE is a (vector (unsigned-byte 8)).
   FUNCTION-TABLE maps function indices to bytecode offsets.
   Returns a PPC buffer (convert with ppc-buffer-to-bytes)."
  (let* ((*ppc-64-bit* 64-bit)
         (buf (make-ppc-buffer))
         (label-map (make-hash-table :test 'eql))
         (bc bytecode)
         (len (length bc))
         (pc 0))

    ;; First pass: scan for branch targets and create labels
    (loop while (< pc len)
          do (multiple-value-bind (opcode operands new-pc)
                 (decode-instruction bc pc)
               (let ((info (gethash opcode *opcode-table*)))
                 (when info
                   (let ((op-types (opcode-info-operands info)))
                     ;; Check if this instruction has a branch offset
                     (cond
                       ;; Branches with offset only (br, beq, bne, etc.)
                       ((and (member :off16 op-types)
                             (not (member :reg op-types)))
                        (let ((off (first operands)))
                          (let ((target (+ new-pc off)))
                            (unless (gethash target label-map)
                              (setf (gethash target label-map)
                                    (mvm-make-label))))))
                       ;; Branches with reg + offset (bnull, bnnull)
                       ((and (member :off16 op-types)
                             (member :reg op-types))
                        (let ((off (second operands)))
                          (let ((target (+ new-pc off)))
                            (unless (gethash target label-map)
                              (setf (gethash target label-map)
                                    (mvm-make-label))))))))))
               (setf pc new-pc)))

    ;; Register function entry points as branch targets
    (when function-table
      (maphash (lambda (idx mvm-offset)
                 (declare (ignore idx))
                 (unless (gethash mvm-offset label-map)
                   (setf (gethash mvm-offset label-map) (mvm-make-label))))
               function-table))

    ;; Emit prologue
    (ppc-emit-prologue buf)

    ;; Second pass: translate instructions
    ;; Second pass: translate instructions
    (setf pc 0)
    (loop while (< pc len)
          do (progn
               ;; Emit label at current PC before translating
               (let ((label (gethash pc label-map)))
                 (when label
                   (ppc-emit-label buf label)))
               (multiple-value-bind (opcode operands new-pc)
                   (decode-instruction bc pc)
                 ;; Compute branch target PCs relative to end of instruction
                 (ppc-translate-insn buf opcode operands new-pc label-map function-table)
                 (setf pc new-pc))))

    ;; Resolve label fixups
    (ppc-fixup-labels buf)

    ;; Convert to byte vector
    (ppc-buffer-to-bytes buf)))

;;; ============================================================
;;; Installer
;;; ============================================================

(defun ppc-disassemble-native (buf &key (start 0) (end nil))
  "Print a hex dump of PPC64 native code for debugging.
   Each line shows one 32-bit instruction word (big-endian)."
  (let* ((words (ppc-buffer-words buf))
         (limit (or end (fill-pointer words))))
    (loop for i from start below limit
          do (format t "  ~4,'0X: ~8,'0X~%" (* i 4) (aref words i)))))

(defun install-ppc-translator ()
  "Install the PPC64 translator into the target descriptor."
  (let ((target *target-ppc64*))
    (setf (target-translate-fn target)
          (lambda (bytecode function-table)
            (translate-mvm-to-ppc bytecode function-table :64-bit t)))
    (setf (target-emit-prologue target)
          (lambda (target buf)
            (declare (ignore target))
            (let ((*ppc-64-bit* t)) (ppc-emit-prologue buf))))
    (setf (target-emit-epilogue target)
          (lambda (target buf)
            (declare (ignore target))
            (let ((*ppc-64-bit* t)) (ppc-emit-epilogue buf))))
    target))

(defun install-ppc32-translator ()
  "Install the PPC32 translator into the target descriptor."
  (let ((target *target-ppc32*))
    (setf (target-translate-fn target)
          (lambda (bytecode function-table)
            (translate-mvm-to-ppc bytecode function-table :64-bit nil)))
    (setf (target-emit-prologue target)
          (lambda (target buf)
            (declare (ignore target))
            (let ((*ppc-64-bit* nil)) (ppc-emit-prologue buf))))
    (setf (target-emit-epilogue target)
          (lambda (target buf)
            (declare (ignore target))
            (let ((*ppc-64-bit* nil)) (ppc-emit-epilogue buf))))
    target))
