// Seed: 1822520039
module module_0 (
    output uwire id_0,
    input wand id_1,
    input tri id_2,
    output supply1 id_3,
    input supply1 id_4,
    output tri id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9
);
  assign id_6 = 1;
  wire id_11;
  wire id_12;
  supply0 id_13 = 1;
endmodule
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    output uwire id_11,
    input tri0 id_12
);
  module_0(
      id_11, id_7, id_8, id_5, id_2, id_11, id_11, id_12, id_10, id_8
  );
  assign module_1[1] = 1;
  xor (id_5, id_9, id_3, id_6, id_2, id_10, id_0, id_7, id_4, id_12);
endmodule
