

================================================================
== Vitis HLS Report for 'multiply_line16_Block_split1_proc'
================================================================
* Date:           Fri May 19 07:25:21 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        uz_VSD
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.016 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 30.000 ns | 30.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%val_0_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_0" [uz_VSD/uz_VSD.cpp:45]   --->   Operation 5 'read' 'val_0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%val_1_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_1" [uz_VSD/uz_VSD.cpp:46]   --->   Operation 6 'read' 'val_1_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%val_2_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_2" [uz_VSD/uz_VSD.cpp:47]   --->   Operation 7 'read' 'val_2_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%val_3_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_3" [uz_VSD/uz_VSD.cpp:48]   --->   Operation 8 'read' 'val_3_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%val_4_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_4" [uz_VSD/uz_VSD.cpp:49]   --->   Operation 9 'read' 'val_4_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%val_5_read = read i32 @_ssdm_op_Read.ap_fifo.floatP, i32 %val_5" [uz_VSD/uz_VSD.cpp:50]   --->   Operation 10 'read' 'val_5_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 11 [3/3] (7.01ns)   --->   "%products = fmul i32 %val_0_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 11 'fmul' 'products' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [3/3] (7.01ns)   --->   "%products_2 = fmul i32 %val_2_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 12 'fmul' 'products_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [3/3] (7.01ns)   --->   "%products_4 = fmul i32 %val_4_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 13 'fmul' 'products_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 14 [2/3] (7.01ns)   --->   "%products = fmul i32 %val_0_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 14 'fmul' 'products' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [2/3] (7.01ns)   --->   "%products_2 = fmul i32 %val_2_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 15 'fmul' 'products_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [2/3] (7.01ns)   --->   "%products_4 = fmul i32 %val_4_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 16 'fmul' 'products_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %val_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/3] (7.01ns)   --->   "%products = fmul i32 %val_0_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 23 'fmul' 'products' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %val_1_read" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 24 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.35ns)   --->   "%xor_ln31 = xor i32 %bitcast_ln31, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 25 'xor' 'xor_ln31' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %xor_ln31" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 26 'bitcast' 'bitcast_ln31_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/3] (7.01ns)   --->   "%products_2 = fmul i32 %val_2_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 27 'fmul' 'products_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %val_3_read" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 28 'bitcast' 'bitcast_ln31_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.35ns)   --->   "%xor_ln31_1 = xor i32 %bitcast_ln31_2, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 29 'xor' 'xor_ln31_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln31_3 = bitcast i32 %xor_ln31_1" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 30 'bitcast' 'bitcast_ln31_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/3] (7.01ns)   --->   "%products_4 = fmul i32 %val_4_read, i32" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 31 'fmul' 'products_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%mrv = insertvalue i192, i32 %products" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 32 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i192 %mrv, i32 %bitcast_ln31_1" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 33 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i192 %mrv_1, i32 %products_2" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 34 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i192 %mrv_2, i32 %bitcast_ln31_3" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 35 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i192 %mrv_3, i32 %products_4" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 36 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i192 %mrv_4, i32 %val_5_read" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 37 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i192 %mrv_5" [uz_VSD/uz_VSD.cpp:31]   --->   Operation 38 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'val_0' (uz_VSD/uz_VSD.cpp:45) [13]  (1.84 ns)

 <State 2>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('products', uz_VSD/uz_VSD.cpp:31) [14]  (7.02 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('products', uz_VSD/uz_VSD.cpp:31) [14]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('products', uz_VSD/uz_VSD.cpp:31) [14]  (7.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
