Coverage Report by instance with details

=================================================================================
=== Instance: /top/ramif
=== Design Unit: work.ram_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         62        62         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/ramif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[9-0]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                     dout_ref[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 
                                      tx_valid_ref           1           1      100.00 

Total Node Count     =         31 
Toggled Node Count   =         31 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (62 of 62 bins)

=================================================================================
=== Instance: /top/DUT/checker_inst
=== Design Unit: work.ram_sva
=================================================================================

Assertion Coverage:
    Assertions                       5         5         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/checker_inst/rst_assert
                     RAM_SVA.sv(20)                     0          1
/top/DUT/checker_inst/tx_valid_1_assert
                     RAM_SVA.sv(24)                     0          1
/top/DUT/checker_inst/tx_valid_2_assert
                     RAM_SVA.sv(28)                     0          1
/top/DUT/checker_inst/write_assert
                     RAM_SVA.sv(32)                     0          1
/top/DUT/checker_inst/read_assert
                     RAM_SVA.sv(36)                     0          1

Directive Coverage:
    Directives                       5         5         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/checker_inst/rst_cover          ram_sva Verilog  SVA  RAM_SVA.sv(21)  1562 Covered   
/top/DUT/checker_inst/tx_valid_1_cover   ram_sva Verilog  SVA  RAM_SVA.sv(25)  22441 Covered   
/top/DUT/checker_inst/tx_valid_2_cover   ram_sva Verilog  SVA  RAM_SVA.sv(29)  4066 Covered   
/top/DUT/checker_inst/write_cover        ram_sva Verilog  SVA  RAM_SVA.sv(33)  8150 Covered   
/top/DUT/checker_inst/read_cover         ram_sva Verilog  SVA  RAM_SVA.sv(37)  8056 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/checker_inst --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[0-7]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.RAM
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.v
------------------------------------IF Branch------------------------------------
    14                                     30001     Count coming in to IF
    14              1                       1562         if (~rst_n) begin
    20              1                      28439         else begin        // begin & end has been added                     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    21                                     28439     Count coming in to IF
    21              1                      26993             if (rx_valid) begin 
                                            1446     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    22                                     26993     Count coming in to CASE
    23              1                       8990                     2'b00 : Wr_Addr <= din[7:0];
    24              1                       4541                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    25              1                       8931                     2'b10 : Rd_Addr <= din[7:0];
    26              1                       4531                     2'b11 : dout <= MEM[Rd_Addr]; // fixed to read from MEM[Rd_Addr] not MEM[Wr_Addr]
Branch totals: 4 hits of 4 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         3         0   100.00%

================================Expression Details================================

Expression Coverage for instance /top/DUT --

  File RAM.v
----------------Focused Expression View-----------------
Line       30 Item    1  ((din[9] && din[8]) && rx_valid)
Expression totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      din[9]         Y
      din[8]         Y
    rx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  din[9]_0              -                             
  Row   2:          1  din[9]_1              (rx_valid && din[8])          
  Row   3:          1  din[8]_0              din[9]                        
  Row   4:          1  din[8]_1              (rx_valid && din[9])          
  Row   5:          1  rx_valid_0            (din[9] && din[8])            
  Row   6:          1  rx_valid_1            (din[9] && din[8])            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10        10         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.v
    1                                                module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
    2                                                
    3                                                input      [9:0] din;
    4                                                input            clk, rst_n, rx_valid;
    5                                                
    6                                                output reg [7:0] dout;
    7                                                output reg       tx_valid;
    8                                                
    9                                                reg [7:0] MEM [255:0];
    10                                               
    11                                               reg [7:0] Rd_Addr, Wr_Addr;
    12                                               
    13              1                      30001     always @(posedge clk) begin 
    14                                                   if (~rst_n) begin
    15              1                       1562             dout <= 0;
    16              1                       1562             tx_valid <= 0;
    17              1                       1562             Rd_Addr <= 0; 
    18              1                       1562             Wr_Addr <= 0; 
    19                                                   end
    20                                                   else begin        // begin & end has been added                     
    21                                                       if (rx_valid) begin 
    22                                                           case (din[9:8])
    23              1                       8990                     2'b00 : Wr_Addr <= din[7:0];
    24              1                       4541                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    25              1                       8931                     2'b10 : Rd_Addr <= din[7:0];
    26              1                       4531                     2'b11 : dout <= MEM[Rd_Addr]; // fixed to read from MEM[Rd_Addr] not MEM[Wr_Addr]
    27                                                               default : dout <= 0;
    28                                                           endcase
    29                                                       end
    30              1                      28439             tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      Rd_Addr[7-0]           1           1      100.00 
                                      Wr_Addr[7-0]           1           1      100.00 
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_top.sv
    5                                                    module top ();
    6                                                        bit clk;
    7                                                
    8                                                        initial begin
    9               1                          1                 forever begin
    10              1                      60003                     #1 clk = ~clk;
    10              2                      60002     
    11                                                           end
    12                                                       end
    13                                               
    14                                                       ram_if ramif (clk);
    15                                                       RAM DUT (ramif.din,clk,ramif.rst_n,ramif.rx_valid,ramif.dout,ramif.tx_valid);
    16                                                       RAM_gold gold (ramif.din , ramif.rx_valid , ramif.tx_valid_ref , clk , ramif.rst_n , ramif.dout_ref);
    17                                                      
    18                                                       bind RAM ram_sva checker_inst (.*);
    19                                               
    20                                                       initial begin
    21              1                          1                 uvm_config_db #(virtual ram_if) :: set(null, "uvm_test_top", "ram_IF", ramif);
    22              1                          1                 run_test("ram_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /seq_item_pkg
=== Design Unit: work.seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
------------------------------------IF Branch------------------------------------
    13                                   ***0***     Count coming in to IF
    13              1                    ***0***             `uvm_object_utils(ram_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    13                                     30001     Count coming in to IF
    13              2                    ***0***             `uvm_object_utils(ram_seq_item);
                                           30001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    13                                   ***0***     Count coming in to IF
    13              3                    ***0***             `uvm_object_utils(ram_seq_item);
    13              4                    ***0***             `uvm_object_utils(ram_seq_item);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    13                                     30001     Count coming in to IF
    13              5                    ***0***             `uvm_object_utils(ram_seq_item);
                                           30001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    13                                   ***0***     Count coming in to IF
    13              6                    ***0***             `uvm_object_utils(ram_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /seq_item_pkg --

  File RAM_seq_item.sv
----------------Focused Condition View-------------------
Line       13 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       13 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         3        10    23.07%

================================Statement Details================================

Statement Coverage for instance /seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
    1                                                package seq_item_pkg;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                
    5                                                   typedef enum bit [1:0] {
    6                                                        WRITE_ADDR = 2'b00,
    7                                                        WRITE_DATA = 2'b01, 
    8                                                        READ_ADDR  = 2'b10,
    9                                                        READ_DATA  = 2'b11
    10                                                   } operation_t;
    11                                               
    12                                                   class ram_seq_item extends uvm_sequence_item;
    13              1                    ***0***             `uvm_object_utils(ram_seq_item);
    13              2                    ***0***     
    13              3                    ***0***     
    13              4                    ***0***     
    13              5                    ***0***     
    13              6                      30001     
    13              7                    ***0***     
    13              8                    ***0***     
    13              9                      30001     
    13             10                    ***0***     
    14                                               
    15                                                       operation_t prev_op;    
    16                                                       rand logic  [9:0] din;
    17                                                       rand bit  rst_n, rx_valid;
    18                                               
    19                                                       logic [7:0] dout, dout_ref;
    20                                                       bit   tx_valid, tx_valid_ref;
    21                                                       
    22                                               
    23                                                       function new(string name = "ram_seq_item");
    24              1                      60008                 super.new(name);
    25                                                       endfunction
    26                                               
    27                                                       constraint c_rst {rst_n dist {1 := 95 , 0 := 5};}  
    28                                               
    29                                                       constraint c_rx_valid {rx_valid dist {1 := 95 , 0 := 5};} 
    30                                               
    31                                               
    32                                                       function string convert2string();
    33              1                    ***0***                 return $sformatf ("rst_n = 0b%0b, din = 0b%0b, rx_valid = 0b%0b, dout = 0b%0b, tx_valid = 0b%0b", super.convert2string(), rst_n, din, rx_valid, dout, tx_valid);
    34                                                       endfunction
    35                                               
    36                                                       function string convert2string_stimulus();
    37              1                    ***0***                 return $sformatf ("rst_n = 0b%0b, din = 0b%0b, rx_valid = 0b%0b",rst_n, din, rx_valid);


=================================================================================
=== Instance: /rst_sequence
=== Design Unit: work.rst_sequence
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /rst_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File rst_seq_pkg.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(ram_rst_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(ram_rst_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(ram_rst_seq);
    7               4                    ***0***             `uvm_object_utils(ram_rst_seq);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(ram_rst_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(ram_rst_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /rst_sequence --

  File rst_seq_pkg.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17         9         8    52.94%

================================Statement Details================================

Statement Coverage for instance /rst_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File rst_seq_pkg.sv
    1                                                package rst_sequence;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                    import seq_item_pkg::*;
    5                                                
    6                                                    class ram_rst_seq extends uvm_sequence #(ram_seq_item);
    7               1                    ***0***             `uvm_object_utils(ram_rst_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                        
    9                                                        ram_seq_item seq_item;
    10                                               
    11                                                       function new(string name = "ram_rst_seq");
    12              1                          1                 super.new(name);
    13                                                       endfunction
    14                                               
    15                                                       task body;
    16              1                          1                 seq_item = ram_seq_item :: type_id :: create ("seq_item");
    17              1                          1                 start_item(seq_item);
    18              1                          1                 seq_item.rst_n      = 0;
    19              1                          1                 seq_item.din        = 0;
    20              1                          1                 seq_item.rx_valid   = 0;
    21              1                          1                 finish_item(seq_item);


=================================================================================
=== Instance: /Write_Read_sequence
=== Design Unit: work.Write_Read_sequence
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14         3        11    21.42%

================================Branch Details================================

Branch Coverage for instance /Write_Read_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Write_Read_Seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(ram_Write_Read_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(ram_Write_Read_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(ram_Write_Read_seq);
    7               4                    ***0***             `uvm_object_utils(ram_Write_Read_seq);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(ram_Write_Read_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(ram_Write_Read_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    22                                     10000     Count coming in to IF
    22              1                    ***0***                 if (!seq_item.randomize() with { 
                                           10000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              1                    ***0***                         `uvm_error("RAND_FAIL", "Randomization failed in write_read sequence")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /Write_Read_sequence --

  File Write_Read_Seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        10         9    52.63%

================================Statement Details================================

Statement Coverage for instance /Write_Read_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Write_Read_Seq.sv
    1                                                package Write_Read_sequence;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                    import seq_item_pkg::*;
    5                                                
    6                                                    class ram_Write_Read_seq extends uvm_sequence #(ram_seq_item);
    7               1                    ***0***             `uvm_object_utils(ram_Write_Read_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                        
    9                                                        ram_seq_item seq_item;
    10                                                       operation_t prev_op;
    11                                               
    12                                                       function new(string name = "ram_Write_Read_seq");
    13              1                          1                     super.new(name);
    14                                                       endfunction
    15                                               
    16                                                       task body;
    17              1                          1                 seq_item = ram_seq_item :: type_id :: create ("seq_item");
    18              1                          1                 prev_op = WRITE_ADDR; // Start with Write Address
    19                                               
    20              1                      10000                 repeat (10000) begin
    21              1                      10000                 start_item(seq_item);
    22                                                           if (!seq_item.randomize() with { 
    23                                                                   
    24                                                                   // Write Address followed by Write Address or Write Data
    25                                                                   if (prev_op == WRITE_ADDR) {
    26                                                                       seq_item.din[9:8] inside {WRITE_ADDR, WRITE_DATA};
    27                                                                   }
    28                                                                   // After Write Data: 60% Read Address, 40% Write Address
    29                                                                   else if (prev_op == WRITE_DATA) {
    30                                                                       seq_item.din[9:8] dist { READ_ADDR := 60, WRITE_ADDR := 40 };
    31                                                                   }
    32                                                                   // Read Address followed by Read Address or Read Data
    33                                                                   else if (prev_op == READ_ADDR) {
    34                                                                       seq_item.din[9:8] inside {READ_ADDR, READ_DATA};
    35                                                                   }
    36                                                                   // After Read Data: 60% Write Address, 40% Read Address
    37                                                                   else if (prev_op == READ_DATA) {
    38                                                                       seq_item.din[9:8] dist { WRITE_ADDR := 60, READ_ADDR := 40 };
    39                                                                   }
    40                                                               }) begin 
    41              1                    ***0***                         `uvm_error("RAND_FAIL", "Randomization failed in write_read sequence")
    42                                                               end
    43                                                               
    44              1                      10000                     prev_op = operation_t'(seq_item.din[9:8]);
    45              1                      10000                     seq_item.prev_op = prev_op;
    46                                                               
    47              1                      10000                 finish_item(seq_item);


=================================================================================
=== Instance: /read_sequence
=== Design Unit: work.read_sequence
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14         3        11    21.42%

================================Branch Details================================

Branch Coverage for instance /read_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Read_Seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(ram_read_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(ram_read_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(ram_read_seq);
    7               4                    ***0***             `uvm_object_utils(ram_read_seq);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(ram_read_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(ram_read_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    22                                     10000     Count coming in to IF
    22              1                    ***0***                 if (!seq_item.randomize() with { 
                                           10000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    30                                   ***0***     Count coming in to IF
    30              1                    ***0***                         `uvm_error("RAND_FAIL", "Randomization failed in read sequence")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /read_sequence --

  File Read_Seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        10         9    52.63%

================================Statement Details================================

Statement Coverage for instance /read_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Read_Seq.sv
    1                                                package read_sequence;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                    import seq_item_pkg::*;
    5                                                
    6                                                    class ram_read_seq extends uvm_sequence #(ram_seq_item);
    7               1                    ***0***             `uvm_object_utils(ram_read_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                        
    9                                                        ram_seq_item seq_item;
    10                                                       operation_t prev_op;
    11                                               
    12                                                       function new(string name = "ram_read_seq");
    13              1                          1                     super.new(name);
    14                                                       endfunction
    15                                               
    16                                                       task body;
    17              1                          1                 seq_item = ram_seq_item :: type_id :: create ("seq_item");
    18              1                          1                 prev_op = READ_ADDR; // Start with Rrad Address
    19                                               
    20              1                      10000                 repeat (10000) begin
    21              1                      10000                 start_item(seq_item);
    22                                                           if (!seq_item.randomize() with { 
    23                                                                   seq_item.din[9:8] inside {2'b10, 2'b11};
    24                                                                   if (prev_op == READ_ADDR) {
    25                                                                       seq_item.din[9:8] inside {READ_ADDR, READ_DATA};
    26                                                                   } else if (prev_op == READ_DATA) {
    27                                                                       seq_item.din[9:8] == READ_ADDR; // After Read Data, go back to Read Address
    28                                                                   }
    29                                                               }) begin
    30              1                    ***0***                         `uvm_error("RAND_FAIL", "Randomization failed in read sequence")
    31                                                               end
    32                                                               
    33              1                      10000                     prev_op = operation_t'(seq_item.din[9:8]);
    34              1                      10000                     seq_item.prev_op = prev_op;
    35                                               
    36              1                      10000                 finish_item(seq_item);


=================================================================================
=== Instance: /write_sequence
=== Design Unit: work.write_sequence
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14         3        11    21.42%

================================Branch Details================================

Branch Coverage for instance /write_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File write_seq_pkg.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(ram_write_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(ram_write_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(ram_write_seq);
    7               4                    ***0***             `uvm_object_utils(ram_write_seq);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(ram_write_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(ram_write_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                     10000     Count coming in to IF
    24              1                    ***0***                     if (!seq_item.randomize() with { 
                                           10000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***                         `uvm_error("RAND_FAIL", "Randomization failed in write sequence")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /write_sequence --

  File write_seq_pkg.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        10         9    52.63%

================================Statement Details================================

Statement Coverage for instance /write_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File write_seq_pkg.sv
    1                                                package write_sequence;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                    import seq_item_pkg::*;
    5                                                
    6                                                    class ram_write_seq extends uvm_sequence #(ram_seq_item);
    7               1                    ***0***             `uvm_object_utils(ram_write_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                        
    9                                                        ram_seq_item seq_item;
    10                                                       operation_t prev_op;
    11                                               
    12                                                       function new(string name = "ram_write_seq");
    13              1                          1                     super.new(name);
    14                                                       endfunction
    15                                               
    16                                                       task body;
    17              1                          1                 seq_item = ram_seq_item :: type_id :: create ("seq_item");
    18              1                          1                 prev_op = WRITE_ADDR; // Start with Write Address
    19                                               
    20              1                      10000                 repeat (10000) begin
    21              1                      10000                 start_item(seq_item);
    22                                                           
    23                                                               // Constraint 3: Write Address followed by Write Address or Write Data
    24                                                               if (!seq_item.randomize() with { 
    25                                                                   seq_item.din[9:8] inside {2'b00, 2'b01};
    26                                                                   if (prev_op == WRITE_ADDR) {
    27                                                                       seq_item.din[9:8] inside {WRITE_ADDR, WRITE_DATA};
    28                                                                   } else if (prev_op == WRITE_DATA) {
    29                                                                       seq_item.din[9:8] == WRITE_ADDR; // After Write Data, go back to Write Address
    30                                                                   }
    31                                                               }) begin
    32              1                    ***0***                         `uvm_error("RAND_FAIL", "Randomization failed in write sequence")
    33                                                               end
    34                                                               
    35              1                      10000                     prev_op = operation_t'(seq_item.din[9:8]);
    36              1                      10000                     seq_item.prev_op = prev_op;
    37                                                               
    38              1                      10000                 finish_item(seq_item);


=================================================================================
=== Instance: /cov_pkg
=== Design Unit: work.cov_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          5        na        na        na
            Covergroup Bins         20        20         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /cov_pkg/ram_coverage/CovCode                   100.00%        100          -    Covered              
    covered/total bins:                                    20         20          -                      
    missing/total bins:                                     0         20          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_rx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_tx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cp_din__cp_rx_valid_1                       100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cp_din__cp_rx_valid_2                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/cov_pkg::ram_coverage::CovCode  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    20         20          -                      
    missing/total bins:                                     0         20          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin IDLE                                         9992          1          -    Covered              
        bin WRITE                                        5045          1          -    Covered              
        bin READ_ADD                                     9952          1          -    Covered              
        bin READ_DATA                                    5011          1          -    Covered              
        bin transitions1                                 5045          1          -    Covered              
        bin transitions2                                 5010          1          -    Covered              
        bin total_transitions                             501          1          -    Covered              
    Coverpoint cp_rx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_high                                     28467          1          -    Covered              
        bin rx_low                                       1534          1          -    Covered              
    Coverpoint cp_tx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_high                                      4531          1          -    Covered              
        bin tx_low                                      25470          1          -    Covered              
    Cross cp_din__cp_rx_valid_1                       100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin cross_1                                 28467          1          -    Covered              
            bin <total_transitions,rx_low>                 26          1          -    Covered              
            bin <transitions2,rx_low>                     254          1          -    Covered              
            bin <transitions1,rx_low>                     277          1          -    Covered              
            bin <READ_DATA,rx_low>                        254          1          -    Covered              
            bin <WRITE,rx_low>                            277          1          -    Covered              
            bin <READ_ADD,rx_low>                         508          1          -    Covered              
            bin <IDLE,rx_low>                             494          1          -    Covered              
    Cross cp_din__cp_rx_valid_2                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin cross_2                                  4531          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /cov_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage_collector_pkg.sv
    1                                                package cov_pkg;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                    import seq_item_pkg::*;
    5                                                
    6                                                    class ram_coverage extends uvm_component;
    7               1                    ***0***         `uvm_component_utils(ram_coverage);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    uvm_analysis_export   #(ram_seq_item) cov_export;
    10                                                   uvm_tlm_analysis_fifo #(ram_seq_item) cov_fifo;
    11                                                   ram_seq_item seq_item_cov;
    12                                               
    13                                                          
    14                                                       covergroup CovCode;
    15                                                           // 1. [9:8] coverpoint
    16                                                           cp_din: coverpoint seq_item_cov.din[9:8] {
    17                                                               bins IDLE              = {2'b00};
    18                                                               bins WRITE             = {2'b01};
    19                                                               bins READ_ADD          = {2'b10};
    20                                                               bins READ_DATA         = {2'b11};
    21                                                               bins transitions1      = (2'b00 => 2'b01);
    22                                                               bins transitions2      = (2'b10 => 2'b11);
    23                                                               bins total_transitions = (2'b00 => 2'b01 => 2'b10 => 2'b11);
    24                                                           }
    25                                               
    26                                                             // 2. rx_valid coverpoint
    27                                                           cp_rx_valid: coverpoint seq_item_cov.rx_valid {
    28                                                               bins rx_high = {1};
    29                                                               bins rx_low  = {0};
    30                                                           }
    31                                               
    32                                                           cp_tx_valid: coverpoint seq_item_cov.tx_valid {
    33                                                               bins tx_high = {1};
    34                                                               bins tx_low  = {0}; 
    35                                                           }
    36                                               
    37                                                           //cross coverage  1
    38                                                           cp_din__cp_rx_valid_1 : cross cp_din, cp_rx_valid {
    39                                                               //option.cross_auto_bin_max = 0;
    40                                                               bins cross_1 = binsof(cp_rx_valid.rx_high) && binsof(cp_din);
    41                                                           }
    42                                               
    43                                                           //cross coverage  2
    44                                                           cp_din__cp_rx_valid_2 : cross cp_din, cp_tx_valid {
    45                                                               option.cross_auto_bin_max = 0;
    46                                                               bins cross_2 = binsof(cp_din.READ_DATA) && binsof(cp_tx_valid.tx_high); 
    47                                                           }
    48                                               
    49                                               
    50                                               
    51                                                       endgroup
    52                                               
    53                                                   function new(string name = "ram_coverage",uvm_component parent = null);
    54              1                          1             super.new(name,parent);
    55              1                          1                 CovCode = new ();
    56                                                   endfunction
    57                                               
    58                                                   function void build_phase(uvm_phase phase);
    59              1                          1             super.build_phase(phase);
    60              1                          1             cov_export = new("cov_export",this);
    61              1                          1             cov_fifo   = new("cov_fifo",this);
    62                                                   endfunction
    63                                               
    64                                                   function void connect_phase(uvm_phase phase);
    65              1                          1             super.connect_phase(phase);
    66              1                          1             cov_export.connect(cov_fifo.analysis_export);
    67                                                   endfunction
    68                                               
    69                                                   task run_phase(uvm_phase phase);
    70              1                          1                 super.run_phase(phase);
    71              1                          1                 forever begin
    72              1                      30002                     cov_fifo.get(seq_item_cov);
    73              1                      30001                     CovCode.sample();


=================================================================================
=== Instance: /scoreboard_pkg
=== Design Unit: work.scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         3         3    50.00%

================================Branch Details================================

Branch Coverage for instance /scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard_pkg.sv
------------------------------------IF Branch------------------------------------
    35                                     30001     Count coming in to IF
    35              1                    ***0***                     if(seq_item_sb.tx_valid != seq_item_sb.tx_valid_ref || seq_item_sb.dout != seq_item_sb.dout_ref) begin
    41              1                      30001                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1                 `uvm_info("report_phase",$sformatf(" Successful transactions of RAM : %d ", correct_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1                 `uvm_info("report_phase",$sformatf(" failed transactions of RAM     : %d ", error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /scoreboard_pkg --

  File scoreboard_pkg.sv
----------------Focused Condition View-------------------
Line       35 Item    1  ((this.seq_item_sb.tx_valid != this.seq_item_sb.tx_valid_ref) || (this.seq_item_sb.dout != this.seq_item_sb.dout_ref))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                    Input Term   Covered  Reason for no coverage   Hint
                                                   -----------  --------  -----------------------  --------------
  (this.seq_item_sb.tx_valid != this.seq_item_sb.tx_valid_ref)         N  '_1' not hit             Hit '_1'
          (this.seq_item_sb.dout != this.seq_item_sb.dout_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                      Non-masking condition(s)      
 ---------  ---------  --------------------                                            -------------------------     
  Row   1:          1  (this.seq_item_sb.tx_valid != this.seq_item_sb.tx_valid_ref)_0  ~(this.seq_item_sb.dout != this.seq_item_sb.dout_ref)
  Row   2:    ***0***  (this.seq_item_sb.tx_valid != this.seq_item_sb.tx_valid_ref)_1  -                             
  Row   3:          1  (this.seq_item_sb.dout != this.seq_item_sb.dout_ref)_0          ~(this.seq_item_sb.tx_valid != this.seq_item_sb.tx_valid_ref)
  Row   4:    ***0***  (this.seq_item_sb.dout != this.seq_item_sb.dout_ref)_1          ~(this.seq_item_sb.tx_valid != this.seq_item_sb.tx_valid_ref)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        16         4    80.00%

================================Statement Details================================

Statement Coverage for instance /scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard_pkg.sv
    1                                                package scoreboard_pkg;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                    import seq_item_pkg::*;
    5                                                
    6                                                    class ram_scoreboard extends uvm_scoreboard;
    7               1                    ***0***             `uvm_component_utils(ram_scoreboard);
    7               2                    ***0***     
    7               3                          2     
    8                                                        uvm_analysis_export #(ram_seq_item) sb_export;
    9                                                        uvm_tlm_analysis_fifo #(ram_seq_item) sb_fifo;
    10                                                       ram_seq_item seq_item_sb;
    11                                               
    12                                               
    13              1                          1             int error_count   = 0;
    14              1                          1             int correct_count = 0;
    15                                               
    16                                                       function new(string name = "ram_scoreboard",uvm_component parent = null);
    17              1                          1                 super.new(name,parent);
    18                                                       endfunction
    19                                               
    20                                                       function void build_phase(uvm_phase phase);
    21              1                          1                 super.build_phase(phase);
    22              1                          1                 sb_export = new("sb_export",this);
    23              1                          1                 sb_fifo   = new("sb_fifo",this); 
    24                                                       endfunction
    25                                               
    26                                                       function void connect_phase(uvm_phase phase);
    27              1                          1                 super.connect_phase(phase);
    28              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    29                                                       endfunction
    30                                               
    31                                                       task run_phase(uvm_phase phase);
    32              1                          1                 super.run_phase(phase);
    33              1                          1                 forever begin
    34              1                      30002                     sb_fifo.get(seq_item_sb);
    35                                                               if(seq_item_sb.tx_valid != seq_item_sb.tx_valid_ref || seq_item_sb.dout != seq_item_sb.dout_ref) begin
    36                                                                   //`uvm_error ("run_phase",$sformatf("comparsion failed, transaction received by the DUT:%s while the reference out_ref:0b%0b",seq_item_sb.convert2string(), 
    37                                                                             //  seq_item_sb.tx_valid_ref, seq_item_sb.dout_ref));
    38              1                    ***0***                         $display("tx_valid = %h, tx_valid_ref = %h, dout = %h, dout_ref = %h, rst_n = %h, rx_valid = %h", seq_item_sb.tx_valid, seq_item_sb.tx_valid_ref, seq_item_sb.dout, seq_item_sb.dout_ref, seq_item_sb.rst_n, seq_item_sb.rx_valid);
    39              1                    ***0***                         error_count++;
    40                                                               end
    41                                                               else begin
    42                                                                  // `uvm_info("run_phase",$sformatf("correct out_refputs : %s ", seq_item_sb.convert2string()), UVM_HIGH);
    43              1                      30001                         correct_count++;
    44                                                               end
    45                                                           end
    46                                                            
    47                                                       endtask
    48                                               
    49                                                       function void report_phase(uvm_phase phase);
    50              1                          1                 super.report_phase(phase);
    51              1                          1                 `uvm_info("report_phase",$sformatf(" Successful transactions of RAM : %d ", correct_count), UVM_MEDIUM);
    52              1                          1                 `uvm_info("report_phase",$sformatf(" failed transactions of RAM     : %d ", error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /monitor
=== Design Unit: work.monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /monitor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Monitor.sv
------------------------------------IF Branch------------------------------------
    35                                     30001     Count coming in to IF
    35              1                    ***0***                     `uvm_info("run_phase" , rsp_seq_item.convert2string(), UVM_HIGH)
                                           30001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        16         3    84.21%

================================Statement Details================================

Statement Coverage for instance /monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Monitor.sv
    1                                                package monitor;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                    import seq_item_pkg::*;
    5                                                
    6                                                    class ram_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(ram_monitor);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        virtual ram_if ram_vif;
    10                                                       ram_seq_item rsp_seq_item;
    11                                                       uvm_analysis_port #(ram_seq_item) mon_ap;
    12                                               
    13                                                       function new(string name = "ram_monitor", uvm_component parent = null);
    14              1                          1                 super.new(name,parent);
    15                                                       endfunction
    16                                               
    17                                                       function void build_phase(uvm_phase phase);
    18              1                          1                 super.build_phase(phase);
    19              1                          1                 mon_ap = new("mon_ap",this);
    20                                                       endfunction
    21                                               
    22                                                       task run_phase(uvm_phase phase);
    23              1                          1                 super.run_phase(phase);
    24              1                          1                 forever begin
    25              1                      30002                     rsp_seq_item = ram_seq_item :: type_id :: create("rsp_seq_item");
    26              1                      30002                     rsp_seq_item.din           = ram_vif.din;
    27              1                      30002                     rsp_seq_item.rst_n         = ram_vif.rst_n;
    28              1                      30002                     rsp_seq_item.rx_valid      = ram_vif.rx_valid;
    29              1                      30002                     rsp_seq_item.dout          = ram_vif.dout;
    30              1                      30002                     rsp_seq_item.tx_valid      = ram_vif.tx_valid;
    31              1                      30002                     rsp_seq_item.dout_ref      = ram_vif.dout_ref;
    32              1                      30002                     rsp_seq_item.tx_valid_ref  = ram_vif.tx_valid_ref; 
    33              1                      30002                     @(negedge ram_vif.clk);
    34              1                      30001                     mon_ap.write(rsp_seq_item);
    35              1                    ***0***                     `uvm_info("run_phase" , rsp_seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /ram_config
=== Design Unit: work.ram_config
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_config

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(ram_config_obj);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(ram_config_obj);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(ram_config_obj);
    6               4                    ***0***             `uvm_object_utils(ram_config_obj);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(ram_config_obj);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(ram_config_obj);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /ram_config --

  File RAM_config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /ram_config --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_config.sv
    1                                                package ram_config;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class ram_config_obj extends uvm_object;
    6               1                    ***0***             `uvm_object_utils(ram_config_obj);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                        virtual ram_if ram_config_vif;  
    9                                                
    10                                                       function new(string name = "ram_config_obj");
    11              1                          1                 super.new(name);


=================================================================================
=== Instance: /ram_driver
=== Design Unit: work.ram_driver
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /ram_driver

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_driver.sv
------------------------------------IF Branch------------------------------------
    28                                     30001     Count coming in to IF
    28              1                    ***0***                     `uvm_info("run_phase" , stim_seq_item.convert2string_stimulus(), UVM_HIGH)
                                           30001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for instance /ram_driver --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_driver.sv
    1                                                package ram_driver;
    2                                                    import ram_config::*;
    3                                                    import seq_item_pkg::*;
    4                                                    import uvm_pkg::*; 
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class ram_driver extends uvm_driver #(ram_seq_item);
    8               1                    ***0***             `uvm_component_utils(ram_driver);
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       virtual ram_if ram_vif;
    11                                                       ram_seq_item stim_seq_item;
    12                                               
    13                                                       function new(string name = "ram_driver", uvm_component parent = null);
    14              1                          1                 super.new(name,parent);
    15                                                       endfunction
    16                                                
    17                                                       task run_phase(uvm_phase phase);
    18              1                          1                 super.run_phase(phase); 
    19                                               
    20              1                          1                 forever begin
    21              1                      30002                     stim_seq_item = ram_seq_item :: type_id :: create("stim_seq_item");
    22              1                      30002                     seq_item_port.get_next_item(stim_seq_item);
    23              1                      30001                     ram_vif.din            = stim_seq_item.din;
    24              1                      30001                     ram_vif.rst_n          = stim_seq_item.rst_n;
    25              1                      30001                     ram_vif.rx_valid       = stim_seq_item.rx_valid;
    26              1                      30001                     @(negedge ram_vif.clk);
    27              1                      30001                     seq_item_port.item_done();
    28              1                    ***0***                     `uvm_info("run_phase" , stim_seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /sequencer_pkg
=== Design Unit: work.sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequencer_pkg.sv
    1                                                package sequencer_pkg;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                    import seq_item_pkg::*;
    5                                                
    6                                                    class ram_sqr extends uvm_sequencer #(ram_seq_item);
    7               1                    ***0***             `uvm_component_utils(ram_sqr);
    7               2                    ***0***     
    7               3                          2     
    8                                                        function new(string name = "ram_sqr", uvm_component parent = null);
    9               1                          1                 super.new(name,parent);


=================================================================================
=== Instance: /agent_pkg
=== Design Unit: work.agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Agent.sv
------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                    ***0***                 if(!uvm_config_db #(ram_config_obj) :: get(this, "", "CFG", ram_cfg)) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***                     `uvm_fatal("build_phase","Unable to get configration object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Agent.sv
    1                                                package agent_pkg;
    2                                                    import uvm_pkg::*;
    3                                                   `include "uvm_macros.svh"
    4                                                   import sequencer_pkg::*;
    5                                                   import ram_driver::*;
    6                                                   import monitor::*;
    7                                                   import ram_config::*;
    8                                                   import seq_item_pkg::*;
    9                                                
    10                                                   class ram_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(ram_agent);
    11              2                    ***0***     
    11              3                          2     
    12                                                       ram_sqr sqr;
    13                                                       ram_driver drv;
    14                                                       ram_monitor mon;
    15                                                       ram_config_obj ram_cfg;
    16                                                       uvm_analysis_port #(ram_seq_item) agt_ap;
    17                                               
    18                                                       function new(string name = "ram_agent",uvm_component parent = null);
    19              1                          1                 super.new(name,parent);
    20                                                       endfunction
    21                                               
    22                                                       function void build_phase(uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24                                                           if(!uvm_config_db #(ram_config_obj) :: get(this, "", "CFG", ram_cfg)) begin
    25              1                    ***0***                     `uvm_fatal("build_phase","Unable to get configration object");
    26                                                           end
    27                                               
    28              1                          1                 sqr = ram_sqr     :: type_id :: create("sqr",this);
    29              1                          1                 drv = ram_driver  :: type_id :: create("drv",this);
    30              1                          1                 mon = ram_monitor :: type_id :: create("mon",this);
    31                                               
    32              1                          1                 agt_ap = new("agt_ap", this);
    33                                                       endfunction
    34                                               
    35                                                       function void connect_phase(uvm_phase phase);
    36              1                          1                 super.connect_phase(phase);
    37              1                          1                 drv.ram_vif = ram_cfg.ram_config_vif;
    38              1                          1                 mon.ram_vif = ram_cfg.ram_config_vif;
    39              1                          1                 drv.seq_item_port.connect(sqr.seq_item_export);
    40              1                          1                 mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /ram_env
=== Design Unit: work.ram_env
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /ram_env --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_env.sv
    1                                                package ram_env;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                    import ram_driver::*;
    5                                                    import agent_pkg::*;
    6                                                    import scoreboard_pkg::*;
    7                                                    import cov_pkg::*;
    8                                                
    9                                                    class ram_env extends uvm_env;
    10              1                    ***0***             `uvm_component_utils(ram_env);
    10              2                    ***0***     
    10              3                          2     
    11                                               
    12                                                       ram_agent agt;
    13                                                       ram_scoreboard sb;
    14                                                       ram_coverage cov;
    15                                               
    16                                                       function new(string name = "ram_env",uvm_component parent = null);
    17              1                          1             super.new(name,parent);
    18                                                       endfunction
    19                                               
    20                                                       function void build_phase(uvm_phase phase);
    21              1                          1             super.build_phase(phase);
    22              1                          1             agt = ram_agent      :: type_id :: create ("agt",this);
    23              1                          1             sb  = ram_scoreboard :: type_id :: create ("sb",this);
    24              1                          1             cov = ram_coverage   :: type_id :: create ("cov",this); 
    25                                                       endfunction
    26                                               
    27                                                       function void connect_phase(uvm_phase phase);
    28              1                          1             super.connect_phase(phase);
    29              1                          1             agt.agt_ap.connect(sb.sb_export); 
    30              1                          1             agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /ram_test
=== Design Unit: work.ram_test
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         9        11    45.00%

================================Branch Details================================

Branch Coverage for instance /ram_test

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_test.sv
------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                    ***0***                 if(!uvm_config_db #(virtual ram_if) :: get(this, "", "ram_IF", ram_config_obj_test.ram_config_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36              1                    ***0***                     `uvm_fatal("build_phase", " test -  unable to get the virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              1                          1                 `uvm_info("run_phase","assert rst ",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1                 `uvm_info("run_phase","deassert rst ",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                          1                 `uvm_info("run_phase","write operation started",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1                 `uvm_info("run_phase","write operation ended",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                          1                 `uvm_info("run_phase","read operation started",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                         1     Count coming in to IF
    55              1                          1                 `uvm_info("run_phase","read operation ended",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                          1                 `uvm_info("run_phase","write read  operation started",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                          1                 `uvm_info("run_phase","write read  operation ended",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        25         3    89.28%

================================Statement Details================================

Statement Coverage for instance /ram_test --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_test.sv
    1                                                package ram_test;
    2                                                    import ram_env::*;
    3                                                    import ram_config::*;
    4                                                    import write_sequence::*;
    5                                                    import read_sequence::*;
    6                                                    import Write_Read_sequence::*;
    7                                                    import rst_sequence::*;
    8                                                    import uvm_pkg::*;
    9                                                    `include "uvm_macros.svh"
    10                                               
    11                                                   class ram_test extends uvm_test;
    12              1                    ***0***             `uvm_component_utils(ram_test);
    12              2                    ***0***     
    12              3                          4     
    13                                               
    14                                                       ram_config_obj ram_config_obj_test;    
    15                                                       ram_env env;
    16                                                       ram_write_seq write_seq;
    17                                                       ram_read_seq  read_seq;
    18                                                       ram_Write_Read_seq write_read_seq;
    19                                                       ram_rst_seq rst_seq;
    20                                                       
    21                                               
    22                                                       function new(string name = "ram_test", uvm_component parent = null);
    23              1                          1                 super.new(name,parent);
    24                                                       endfunction  
    25                                               
    26                                                       function void build_phase(uvm_phase phase);
    27              1                          1                 super.build_phase(phase);
    28              1                          1                 env = ram_env                         :: type_id :: create("env",this);
    29              1                          1                 ram_config_obj_test = ram_config_obj  :: type_id :: create("ram_config_obj_test");
    30              1                          1                 write_seq = ram_write_seq             :: type_id :: create ("write_seq");
    31              1                          1                 read_seq = ram_read_seq               :: type_id :: create ("read_seq");
    32              1                          1                 write_read_seq = ram_Write_Read_seq   :: type_id :: create ("write_read_seq");
    33              1                          1                 rst_seq  = ram_rst_seq                :: type_id :: create ("rst_seq");
    34                                               
    35                                                           if(!uvm_config_db #(virtual ram_if) :: get(this, "", "ram_IF", ram_config_obj_test.ram_config_vif))
    36              1                    ***0***                     `uvm_fatal("build_phase", " test -  unable to get the virtual interface");
    37                                               
    38              1                          1                 uvm_config_db #(ram_config_obj) :: set(this, "*", "CFG", ram_config_obj_test);
    39                                               
    40                                                       endfunction
    41                                               
    42                                                       task run_phase(uvm_phase phase);
    43              1                          1                 super.run_phase(phase);
    44              1                          1                 phase.raise_objection(this);
    45              1                          1                 `uvm_info("run_phase","assert rst ",UVM_LOW);
    46              1                          1                 rst_seq.start(env.agt.sqr);
    47              1                          1                 `uvm_info("run_phase","deassert rst ",UVM_LOW);
    48                                               
    49              1                          1                 `uvm_info("run_phase","write operation started",UVM_LOW);
    50              1                          1                 write_seq.start(env.agt.sqr);
    51              1                          1                 `uvm_info("run_phase","write operation ended",UVM_LOW);
    52                                               
    53              1                          1                 `uvm_info("run_phase","read operation started",UVM_LOW);
    54              1                          1                 read_seq.start(env.agt.sqr);
    55              1                          1                 `uvm_info("run_phase","read operation ended",UVM_LOW);
    56                                               
    57              1                          1                 `uvm_info("run_phase","write read  operation started",UVM_LOW);
    58              1                          1                 write_read_seq.start(env.agt.sqr);
    59              1                          1                 `uvm_info("run_phase","write read  operation ended",UVM_LOW);
    60              1                          1                 phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /cov_pkg/ram_coverage/CovCode                   100.00%        100          -    Covered              
    covered/total bins:                                    20         20          -                      
    missing/total bins:                                     0         20          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_rx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_tx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cp_din__cp_rx_valid_1                       100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cp_din__cp_rx_valid_2                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/cov_pkg::ram_coverage::CovCode  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    20         20          -                      
    missing/total bins:                                     0         20          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin IDLE                                         9992          1          -    Covered              
        bin WRITE                                        5045          1          -    Covered              
        bin READ_ADD                                     9952          1          -    Covered              
        bin READ_DATA                                    5011          1          -    Covered              
        bin transitions1                                 5045          1          -    Covered              
        bin transitions2                                 5010          1          -    Covered              
        bin total_transitions                             501          1          -    Covered              
    Coverpoint cp_rx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_high                                     28467          1          -    Covered              
        bin rx_low                                       1534          1          -    Covered              
    Coverpoint cp_tx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin tx_high                                      4531          1          -    Covered              
        bin tx_low                                      25470          1          -    Covered              
    Cross cp_din__cp_rx_valid_1                       100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin cross_1                                 28467          1          -    Covered              
            bin <total_transitions,rx_low>                 26          1          -    Covered              
            bin <transitions2,rx_low>                     254          1          -    Covered              
            bin <transitions1,rx_low>                     277          1          -    Covered              
            bin <READ_DATA,rx_low>                        254          1          -    Covered              
            bin <WRITE,rx_low>                            277          1          -    Covered              
            bin <READ_ADD,rx_low>                         508          1          -    Covered              
            bin <IDLE,rx_low>                             494          1          -    Covered              
    Cross cp_din__cp_rx_valid_2                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin cross_2                                  4531          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/checker_inst/rst_cover          ram_sva Verilog  SVA  RAM_SVA.sv(21)  1562 Covered   
/top/DUT/checker_inst/tx_valid_1_cover   ram_sva Verilog  SVA  RAM_SVA.sv(25)  22441 Covered   
/top/DUT/checker_inst/tx_valid_2_cover   ram_sva Verilog  SVA  RAM_SVA.sv(29)  4066 Covered   
/top/DUT/checker_inst/write_cover        ram_sva Verilog  SVA  RAM_SVA.sv(33)  8150 Covered   
/top/DUT/checker_inst/read_cover         ram_sva Verilog  SVA  RAM_SVA.sv(37)  8056 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 5

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/checker_inst/rst_assert
                     RAM_SVA.sv(20)                     0          1
/top/DUT/checker_inst/tx_valid_1_assert
                     RAM_SVA.sv(24)                     0          1
/top/DUT/checker_inst/tx_valid_2_assert
                     RAM_SVA.sv(28)                     0          1
/top/DUT/checker_inst/write_assert
                     RAM_SVA.sv(32)                     0          1
/top/DUT/checker_inst/read_assert
                     RAM_SVA.sv(36)                     0          1

Total Coverage By Instance (filtered view): 74.90%

