Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment3/toplevel_isim_par.exe -prj C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment3/toplevel_par.prj work.toplevel 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment3/netgen/par/toplevel_timesim.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package textio from library std
Using precompiled package vital_timing from library ieee
Using precompiled package vital_primitives from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_signed from library ieee
Using precompiled package std_logic_textio from library ieee
Compiling package vcomponents
Compiling package vpackage
Compiling architecture x_buf_v of entity x_buf [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_inv_v of entity x_inv [\X_INV(true,true,"RAMB8_X1Y26",(...]
Compiling architecture x_ramb8bwer_v of entity x_ramb8bwer [\X_RAMB8BWER(true,"*",true,true,...]
Compiling architecture x_lut6_v of entity x_lut6 [\X_LUT6(true,true,"UNPLACED",(0,...]
Compiling architecture x_zero_v of entity x_zero [\X_ZERO("UNPLACED")(1,8)\]
Compiling architecture x_carry4_v of entity x_carry4 [\X_CARRY4(true,"*",true,true,"UN...]
Compiling architecture x_lut5_v of entity x_lut5 [\X_LUT5(true,true,"UNPLACED",(0,...]
Compiling architecture x_one_v of entity x_one [\X_ONE("UNPLACED")(1,8)\]
Compiling architecture x_obuf_v of entity x_obuf [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_dsp48a1_v of entity x_dsp48a1 [\X_DSP48A1(true,"*",true,true,"C...]
Compiling architecture x_dsp48a1_v of entity x_dsp48a1 [\X_DSP48A1(true,"*",true,true,"D...]
Compiling architecture x_dsp48a1_v of entity x_dsp48a1 [\X_DSP48A1(true,"*",true,true,"C...]
Compiling architecture x_ckbuf_v of entity x_ckbuf [\X_CKBUF(true,true,"UNPLACED",(0...]
Compiling architecture x_mux2_v of entity x_mux2 [\X_MUX2(true,true,"UNPLACED",(0,...]
Compiling architecture x_ramd64_adv_v of entity x_ramd64_adv [\X_RAMD64_ADV(true,true,true,"UN...]
Compiling architecture x_sff_v of entity x_sff [\X_SFF(true,true,true,"UNPLACED"...]
Compiling architecture x_ff_v of entity x_ff [\X_FF(true,true,true,"UNPLACED",...]
Compiling architecture x_ramd32_v of entity x_ramd32 [\X_RAMD32(true,true,true,"UNPLAC...]
Compiling architecture x_roc_v of entity x_roc [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity x_toc [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity toplevel
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3393 VHDL Units
Built simulation executable C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment3/toplevel_isim_par.exe
Fuse Memory Usage: 369496 KB
Fuse CPU Usage: 36613 ms
