<html>
    <head>
        <title>VXCC</title>
    </head>
    <body>
<style>
h2, h3 {
    text-align: center;
}

table {
    width: 100%;
}

body {
    background-color: #283139;
    color: #f0ffff;
}

a {
    color: #f0ffff;
}

a:hover {
    color: #98f4f4;
}

td {
    vertical-align: top;
    background-color: #000000;
    border-radius: 5px;
    padding: 12px;
    text-align: top;
    width: 33%;
}

pre, td h3 {
    font-family: monospace;
    color: #f0ffff;
    padding-top: 10px;
}
</style>
<h2><a href="https://github.com/alex-s168/vxcc_v3">Optimizing Compiler Backend</a></h2>
        <table>
            <tr>
                <td><h3>C-IR input</h3>
<pre>BLOCK
  i32 %0 = imm val=1;
  if then=(){
  } else=(){
    i32 %0 = imm val=2;
    if then=(){
    } else=(){
      i32 %0 = imm val=2;
    } cond=(){
      i32 %2 = imm val=1;
      ^ %2
    };
  } cond=(){
    i32 %1 = imm val=1;
    ^ %1
  };
  i32 %1 = imm val=%0;
return %1</pre></td>
<td><h3>After C IR lower</h3><pre>BLOCK
  i32 %7 = imm val=1;
  i32 %13 = if then=(){
    ^ %7
  } else=(){
    i32 %8 = imm val=2;
    i32 %11 = if then=(){
      ^ %8
    } else=(){
      i32 %9 = imm val=2;
      ^ %9
    } cond=(){
      i32 %10 = imm val=1;
      ^ %10
    };
    ^ %11
  } cond=(){
    i32 %12 = imm val=1;
    ^ %12
  };
  i32 %14 = imm val=%13;
return %14</pre></td>
    <td><h3>After SSA IR opt</h3><pre>BLOCK
  i32 %7 = imm val=1;
  i32 %13 = . block=(){
    i32 %18 = . block=(){
      ^ %7
    };
    i32 %19 = . block=(){
      i32 %8 = imm val=2;
      i32 %11 = . block=(){
        i32 %15 = . block=(){
          ^ %8
        };
        i32 %16 = . block=(){
          i32 %9 = imm val=2;
          ^ %9
        };
        i32 %17 = cmov cond=(){
          i32 %10 = imm val=1;
          ^ %10
        } then=%15 else=%16;
        ^ %17
      };
      ^ %11
    };
    i32 %20 = cmov cond=(){
      i32 %12 = imm val=1;
      ^ %12
    } then=%18 else=%19;
    ^ %20
  };
return %13</pre></td>
            </tr>
            <tr>
                <td><h3>After SSA IR lower</h3><pre>BLOCK
  i32 %7 = imm val=1;
  i32 %18 = imm val=%7;
  i32 %8 = imm val=2;
  i32 %15 = imm val=%8;
  i32 %16 = imm val=2;
  i32 %10 = imm val=1;
  i32 %19 = cmov cond=%10 then=%15 else=%16;
  i32 %12 = imm val=1;
  i32 %13 = cmov cond=%12 then=%18 else=%19;
return %13</pre></td>
                    <td><h3>After LL IR opt</h3><pre>BLOCK
  i32 %19 = cmov cond=1 then=2 else=2;
  i32 %13 = cmov cond=1 then=1 else=%19;
return %13</pre></td>
                <td><h3>After LL IR lower prepare</h3><pre>BLOCK
  i32 %13 = imm val=2;
  i32 %13 = cmov cond=1 then=2;
  i32 %13 = imm val=%13;
  i32 %13 = cmov cond=1 then=1;
return %13</pre></td>
            </tr>
            <tr>
                <td><h3>CG variable placement</h3><pre>%13 - eax</pre></td>
                <td><h3>CG</h3><pre>mov eax, 2
mov al, 1
test al, al
cmovnz eax, 2
mov al, 1
test al, al
cmovnz eax, 1 
ret</pre></td>
            </tr>
        </table>

        <p>The compiler can optimize the if away completly, but I disabled that optimization to show off other parts of the compiler</p>

    <h3>Other Examples</h3>
    <hr />
    <table>
        <tr>
            <td>
                <pre>BLOCK i32 %0, i32 %1, i32 %2, i32 %3
  if cond=(){
    i8 %4 = eq a=%0 b=%1;
    i8 %5 = eq a=%2 b=%3;
    i8 %6 = and a=%4 b=%5;
    ^ %6
  } then=(){
    call addr=#call;
  } else=(){
    call addr=#call2;
  };
return</pre>
            </td>
            <td>
                <pre>cmp edi, esi
sete r10b
cmp edx, ecx
sete r10b
and r10b, r10b
test r10b, r10b
jz call
jmp call2
.l0:
.l1:
ret</pre>
                <p>(It doesn't remove the ret currently; in the future the return will be a LLIR instruction which can be optimized away.)</p>
            </td>
        </tr>
    </table>
    <hr />
    <table>
        <tr>
            <td>
                <pre>BLOCK i32 %0, i32 %1
  i8 %3 = shl a=1 b=%1;
  i8 %2 = and a=%0 b=%3;
return %2</pre>
            </td>
            <td>
                <pre>bt edi, esi
setnz al
ret</pre>
            </td>
        </tr>
    </table>

	<h3>Implemented Passes</h3>
	<hr />
	<table>
		<tr>
			<td>
				<h3>Single Assign</h3>
				<p>Make assignemtns to the same variable assign to a new variable instead</p>
<pre>BLOCK
  %0 = imm val=1
  %0 = add a=%0 b=1
  %1 = imm val=%0
return</pre>
<p>To:</p>
<pre>BLOCK
  %0 = imm val=1
  %1 = add a=%0 b=1
  %2 = imm val=%1
return</pre>
				<p>This is the only pass that changes variable names</p>
			</td>
			<td>
				<h3>Single Assign Conditional</h3>
				<p>Make conditional assignments to variables a single assignment if</p>
<pre>BLOCK
  %0 = imm val=1
  if cond=COND then={
    %0 = imm val=2
  }
return</pre>
<p>To:</p>
<pre>BLOCK
  %0 = if cond=COND then={
    %1 = imm val=2
    ^ %1
  } else={
    %2 = imm val=1
    ^ %2
  }
return</pre>
				<p>Also works for else and then + else</p>
			</td>
			<td>
				<h3>Normalize</h3>
				<p>Convert C-IR operations to SSA-IR operations</p>
				<p>This pass currently converts CFOR to WHILE, but CFOR should be removed in the future</p>
			</td>
		</tr>
		<tr>
			<td>
				<h3>Inline Vars</h3>
				<p>Inline variable values that are just immediate or a move</p>
<pre>BLOCK
  %0 = imm val=1
  %1 = imm val=%0
return</pre>
<p>To:</p>
<pre>BLOCK
  %0 = imm val=1
  %1 = imm val=1
return</pre>
			</td>
			<td>
				<h3>Remove Vars</h3>
				<p>Remove all variables that are never read; only if the assignment is not volatile</p>
<pre>BLOCK
  %0 = imm val=1
  %1 = imm val=1
  v-store val=%1 addr=0 
return</pre>
<p>To:</p>
<pre>BLOCK
  %1 = imm val=1
  v-sotre val=%1 addr=0
return</pre>
				<p>This pass counts normal load and store operations as volatile load and store operations</p>
			</td>
			<td>
				<h3>Evaluate Expressions</h3>
				<p>Evaluate simple mathematical operations of constants</p>
<pre>BLOCK
  %0 = add a=1 b=2
return</pre>
<p>To:</p>
<pre>BLOCK
  %0 = imm val=2
return</pre>
			</td>
		</tr>
        <tr>
            <td>
                <h3>Simple Pattern Replacement</h3>
                <p>"1 &lt;&lt; i" to "bitmask(i)"</p>
                <p>"bitmask(i) &amp; v" to "bit-extract(v, i)"</p>
            </td>
			<td>
				<h3>Constant Comparisions</h3>
				<p>Change constant comparisions so the codegen can produce better code
				and the loop pattern detection can find patterns better</p>
				<p>"a &lt;= constant" to "a &lt; constant + 1"</p>
				<p>"a &gt;= constant" to "a &gt; constant - 1"</p>
				<p>"constant &lt; a" to "a &gt; constant"</p>
				<p>"constant &gt; a" to "a &lt; constant"</p>
				<p>This pass only does the seond opt when the constant is not 0</p>
			</td>
			<td>
				<h3>Join Compute</h3>
				<p>Combines all identical non-volatile operations with different outputs</p>
<pre>BLOCK
  %2 = add a=%0 b=%1
  %3 = add a=%0 b=%1
return</pre>
<p>To:</p>
<pre>BLOCK
  %2 = add a=%0 b=%1
  %3 = imm val=%2
return</pre>
			</td>
        </tr>
		<tr>
			<td>
				<h3>Reduce Ifs</h3>
				<p>If the condition of a if operation is always true, replaces it with the then block.
				If it is always false, replaces it with the else block</p>
			</td>
			<td>
				<h3>CMOVs</h3>
				<p>Replace simple then-else if statements which assign to a variable,
				are not volatile, and have a low inline cost with a conditional move</p>
				<p>cmovs can be converted back to ifs if the target architecture does not have any
				cmov-like instruction. This optimization is mainly built for x86</p>
			</td>
            <td>
                <h3>tailcall</h3>
                <p>Converts calls at the end of any block to a tailcall instruction.</p>
                <p>This is useful for when we are in LLIR</p> 
            </td>
		</tr>
        <tr>
			<td>
				<h3>Reduce Loops</h3>
				<p>Convert some while loops to for loops</p>
<pre>BLOCK
  %0 = while state0=0 cond=(%1){%1 &lt; 10} do=(%2){
    %3 = add a=%2 b=1;
    ...
    ^ %3
  };
return</pre>
<p>To:</p>
<pre>BLOCK
  for start=0 cond=(%0){%0 &lt; 10} stride=1 do=(%2){
    ...
  }
return</pre>
			</td>
			<td>
				<h3>Simplify Loops</h3>
				<p>Converts for loops where the condition always returns true to infinite loops</p>
				<p>Converts for loops where the condition is a less than to repeat loops</p>
			</td>
			<td>
				<h3>SSA IR Lower</h3>
				<p>Flatten SSA-IR to LL-IR</p>
				<p>All if and for constructs get replaced with conditional gotos</p>
				<p>Also performs other flattening related actions</p>
			</td>
        </tr>
        <tr>
			<td>
				<h3>Jumps</h3>
				<p>Remove useless (conditional) gotos</p>
				<p>A goto is useless if all instructions between the target and the goto have no effect
				and the target is below the goto</p>
			</td>
            <td>
                <h3>DCE</h3>
                <p>Remove dead code generated by SSA IR lower</p>
                <p>It does this by removing all operations after a operation that ends control flow
                (tail call, break, continue) and before a label</p>
            </td>
            <td>
                <h3>cond tail call</h3>
                <p>Convert conditional gotos to tail call operations to a conditional tail call.</p>
                <p>This pass might get extended in the future when a target gets added
                that supports conditional calls. Most targets however, only support conditional tail calls.</p>
            </td>
        </tr>
        <tr>
            <td>
                <h3>CMOV lowering</h3>
                <p>Converts CMOVs with then-else to CMOVs with only a then and insert a move infront of it</p>
            </td>
			<td>
				<h3>Lifetime Combination</h3>
				<p>Merge variables with non-overlapping* lifetimes and the same type</p>
				<p>This is a preparation step for register &amp; stack allocation</p>
				<p>*it is okay if lifetime A ends at the same OP where lifetime B start</p>
			</td>
            <td>
                <h3>Binary Operand Switching</h3>
                <p>For applicable binary operations: Switch both operands so that the output var is the same as the var of the operator A (if possible)</p>
                <p>This is useful for architectures like x86 where O = O + B</p>
            </td>
        </tr>
        <tr>
            <td>
                <h3>Code Generation</h3>
                <p>Different for every architecture!</p>
                <p>1. allocate variables into registers and stack by sorting them by heat and consider argument registers</p>
                <p>2. emit almost 1:1 code for every instruction</p>
                <p>Current supported architecutres: x86 (with SystemV AMD64 calling convention)</p>
            </td>
		</tr>
	</table>

        <h3>Current Status</h3>
        <hr />
        <p>Loop lowering: missing</p>
        <p>Struct types: missing</p>
        <p>Floating point operations: missing</p>
    </body>
</html>

