 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : eth_top
Version: W-2024.09-SP4-1
Date   : Tue May 13 13:25:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[82][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U15675/Y (IBUFFX2_RVT)                  9.52      11.55 r
  wishbone/bd_ram/U8574/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[82][1]/D (DFFX1_RVT)           0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[82][1]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[90][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U21183/Y (IBUFFX2_RVT)                  9.52      11.55 r
  wishbone/bd_ram/U8654/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[90][1]/D (DFFX1_RVT)           0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[90][1]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[38][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U21182/Y (IBUFFX2_RVT)                  9.52      11.55 r
  wishbone/bd_ram/U8127/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[38][1]/D (DFFX1_RVT)           0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[38][1]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[162][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U6139/Y (IBUFFX2_RVT)                   9.52      11.55 r
  wishbone/bd_ram/U9386/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[162][1]/D (DFFX1_RVT)          0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[162][1]/CLK (DFFX1_RVT)        0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[65][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U15675/Y (IBUFFX2_RVT)                  9.52      11.55 r
  wishbone/bd_ram/U8402/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[65][1]/D (DFFX1_RVT)           0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[65][1]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[73][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U21183/Y (IBUFFX2_RVT)                  9.52      11.55 r
  wishbone/bd_ram/U8482/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[73][1]/D (DFFX1_RVT)           0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[73][1]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[32][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U21183/Y (IBUFFX2_RVT)                  9.52      11.55 r
  wishbone/bd_ram/U8067/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[32][1]/D (DFFX1_RVT)           0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[32][1]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U6139/Y (IBUFFX2_RVT)                   9.52      11.55 r
  wishbone/bd_ram/U7753/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[1][1]/D (DFFX1_RVT)            0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[1][1]/CLK (DFFX1_RVT)          0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[25][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U15675/Y (IBUFFX2_RVT)                  9.52      11.55 r
  wishbone/bd_ram/U7995/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[25][1]/D (DFFX1_RVT)           0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[25][1]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[29][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U382/Y (DELLN1X2_RVT)                   0.70       0.88 r
  wishbone/bd_ram/U24763/Y (IBUFFX2_RVT)                  1.15       2.03 f
  wishbone/bd_ram/U15675/Y (IBUFFX2_RVT)                  9.52      11.55 r
  wishbone/bd_ram/U8035/Y (AO22X2_RVT)                   10.22      21.77 r
  wishbone/bd_ram/mem0_reg[29][1]/D (DFFX1_RVT)           0.11      21.88 r
  data arrival time                                                 21.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[29][1]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.15


1
