//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_11,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_12
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<15>;
	.reg .b32 	%r<38>;
	.reg .f32 	%f<24>;
	.reg .b64 	%rd<28>;
	.loc	1 19 0                          // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_0];
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_1];
$L__tmp0:
	.loc	1 21 28                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:21:33
	shl.b32 	%r17, %r1, 7;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_2];
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_3];
	.loc	1 22 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:22:36
	mov.u32 	%r18, %tid.x;
	and.b32  	%r19, %r18, 127;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_4];
	.loc	1 22 23                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:22:23
	or.b32  	%r20, %r17, %r19;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_5];
	.loc	1 25 21                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:25:21
	bfe.s32 	%r21, %r1, 24, 1;
	shr.u32 	%r22, %r21, 26;
	add.s32 	%r23, %r20, %r22;
	shr.s32 	%r24, %r23, 6;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_6];
	.loc	1 25 27                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:25:27
	shr.u32 	%r25, %r24, 27;
	add.s32 	%r26, %r24, %r25;
	and.b32  	%r27, %r26, -32;
	sub.s32 	%r28, %r24, %r27;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_7];
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_8];
	.loc	1 26 19                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:26:19
	shr.s32 	%r30, %r20, 31;
	shr.u32 	%r31, %r30, 21;
	add.s32 	%r32, %r20, %r31;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_9];
	.loc	1 27 19                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:27:19
	and.b32  	%r33, %r32, -2048;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_10];
	sub.s32 	%r34, %r20, %r33;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_29_param_11];
	.loc	1 28 30                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:28:30
	mul.wide.s32 	%rd25, %r20, 4;
	add.s64 	%rd1, %rd14, %rd25;
	mov.pred 	%p1, -1;
	.loc	1 28 35                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:28:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 29 30                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:29:30
	mul.wide.s32 	%rd26, %r28, 4;
	add.s64 	%rd2, %rd15, %rd26;
	.loc	1 29 35                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:29:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 30 30                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:30:30
	add.s64 	%rd3, %rd16, %rd26;
	.loc	1 30 35                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:30:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	.loc	1 31 31                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:31:31
	add.s64 	%rd4, %rd17, %rd26;
	.loc	1 31 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:31:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 32 31                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:32:31
	add.s64 	%rd5, %rd18, %rd26;
	.loc	1 32 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:32:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 33 31                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:33:31
	add.s64 	%rd6, %rd19, %rd26;
	.loc	1 33 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:33:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 34 31                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:34:31
	add.s64 	%rd7, %rd20, %rd25;
	.loc	1 34 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:34:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.b32 { %r8 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 35 31                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:35:31
	add.s64 	%rd8, %rd21, %rd26;
	.loc	1 35 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:35:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 36 31                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:36:31
	add.s64 	%rd9, %rd22, %rd25;
	.loc	1 36 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:36:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.b32 { %r10 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 37 41                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:37:41
	shl.b32 	%r35, %r32, 1;
	and.b32  	%r36, %r35, -4096;
	.loc	1 37 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:37:36
	add.s32 	%r37, %r36, %r34;
	.loc	1 37 31                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:37:31
	mul.wide.s32 	%rd27, %r37, 4;
	add.s64 	%rd10, %rd23, %rd27;
	.loc	1 37 46                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:37:46
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.b32 { %r11 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 40 18                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:40:18
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 41 26                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:41:26
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 28 35                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:28:35
	mov.b32 	%f4, %r2;
	.loc	1 29 35                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:29:35
	mov.b32 	%f5, %r3;
	.loc	1 38 18                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:38:18
	sub.f32 	%f6, %f4, %f5;
	.loc	1 37 46                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:37:46
	mov.b32 	%f7, %r11;
	.loc	1 36 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:36:36
	mov.b32 	%f8, %r10;
	.loc	1 35 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:35:36
	mov.b32 	%f9, %r9;
	.loc	1 34 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:34:36
	mov.b32 	%f10, %r8;
	.loc	1 33 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:33:36
	mov.b32 	%f11, %r7;
	.loc	1 32 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:32:36
	mov.b32 	%f12, %r6;
	.loc	1 31 36                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:31:36
	mov.b32 	%f13, %r5;
	.loc	1 43 18                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:43:18
	mov.b32 	%r14, %f3;
	mov.b32 	%r13, 1065353216;
	// begin inline asm
	div.full.f32 %r12, %r13, %r14;
	// end inline asm
	mov.b32 	%f14, %r12;
	.loc	1 46 19                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:46:19
	mul.f32 	%f15, %f6, %f14;
	.loc	1 48 20                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:48:20
	fma.rn.f32 	%f16, %f15, %f13, %f12;
	.loc	1 50 20                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:50:20
	setp.gt.f32 	%p13, %f16, 0f00000000;
	.loc	1 51 20                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:51:20
	mul.f32 	%f17, %f16, %f11;
	.loc	1 52 35                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:52:35
	selp.f32 	%f18, %f16, %f17, %p13;
	.loc	1 53 20                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:53:20
	setp.gt.f32 	%p14, %f10, 0f00000000;
	.loc	1 54 20                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:54:20
	mul.f32 	%f19, %f10, %f9;
	.loc	1 55 35                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:55:35
	selp.f32 	%f20, %f10, %f19, %p14;
	.loc	1 56 20                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:56:20
	add.f32 	%f21, %f20, %f8;
	.loc	1 57 20                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:57:20
	add.f32 	%f22, %f21, %f18;
	.loc	1 58 20                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:58:20
	add.f32 	%f23, %f22, %f7;
	.loc	1 59 28                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:59:28
	add.s64 	%rd11, %rd13, %rd25;
	.loc	1 59 40                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:59:40
	mov.b32 	%r15, %f22;
	// begin inline asm
	@%p1 st.global.b32 [ %rd11 + 0 ], { %r15 };
	// end inline asm
	.loc	1 60 25                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:60:25
	add.s64 	%rd12, %rd24, %rd25;
	.loc	1 60 37                         // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:60:37
	mov.b32 	%r16, %f23;
	// begin inline asm
	@%p1 st.global.b32 [ %rd12 + 0 ], { %r16 };
	// end inline asm
	.loc	1 60 4                          // ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py:60:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/a4/ca4s7lwtnhziklcbiygpsl3vraheufhxpa5rbc2yrm7j6irieulr.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 97
.b8 52
.b8 115
.b8 55
.b8 108
.b8 119
.b8 116
.b8 110
.b8 104
.b8 122
.b8 105
.b8 107
.b8 108
.b8 99
.b8 98
.b8 105
.b8 121
.b8 103
.b8 112
.b8 115
.b8 108
.b8 51
.b8 118
.b8 114
.b8 97
.b8 104
.b8 101
.b8 117
.b8 102
.b8 104
.b8 120
.b8 112
.b8 97
.b8 53
.b8 114
.b8 98
.b8 99
.b8 50
.b8 121
.b8 114
.b8 109
.b8 55
.b8 106
.b8 54
.b8 105
.b8 114
.b8 105
.b8 101
.b8 117
.b8 108
.b8 114
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 97
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
