#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 01:43:55 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 01:44:00 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               162           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     245.098 MHz       1000.000          4.080        995.920
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.920       0.000              0            467
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.117       0.000              0            467
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.259       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.147       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            162
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.704       0.000              0            467
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.176       0.000              0            467
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.162       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.036       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            162
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[19]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.711
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.261       4.628 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.513       5.141         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.383       5.524 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.480       6.004         _N860            
 CLMA_66_188/Y2                    td                    0.284       6.288 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.332       6.620         _N804            
 CLMS_66_193/Y2                    td                    0.384       7.004 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.264         _N886            
 CLMS_66_193/Y0                    td                    0.164       7.428 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.672       8.100         _N963            
 CLMA_58_192/D1                                                            r       counter_p[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.100         Logic Levels: 4  
                                                                                   Logic: 1.476ns(39.539%), Route: 2.257ns(60.461%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519    1003.711         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.309                          
 clock uncertainty                                      -0.050    1004.259                          

 Setup time                                             -0.239    1004.020                          

 Data required time                                               1004.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.020                          
 Data arrival time                                                  -8.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.920                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[17]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.712
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.261       4.628 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.513       5.141         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.383       5.524 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.480       6.004         _N860            
 CLMA_66_188/Y2                    td                    0.284       6.288 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.332       6.620         _N804            
 CLMS_66_193/Y2                    td                    0.384       7.004 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.264         _N886            
 CLMS_66_193/Y0                    td                    0.164       7.428 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.511       7.939         _N963            
 CLMS_66_181/B3                                                            r       counter_p[17]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.939         Logic Levels: 4  
                                                                                   Logic: 1.476ns(41.321%), Route: 2.096ns(58.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.520    1003.712         ntclkbufg_0      
 CLMS_66_181/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.310                          
 clock uncertainty                                      -0.050    1004.260                          

 Setup time                                             -0.341    1003.919                          

 Data required time                                               1003.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.919                          
 Data arrival time                                                  -7.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.980                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[10]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.722
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.261       4.628 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.513       5.141         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.383       5.524 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.480       6.004         _N860            
 CLMA_66_188/Y2                    td                    0.284       6.288 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.332       6.620         _N804            
 CLMS_66_193/Y2                    td                    0.384       7.004 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.264         _N886            
 CLMS_66_193/Y0                    td                    0.164       7.428 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.474       7.902         _N963            
 CLMA_66_196/A1                                                            r       counter_p[10]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.902         Logic Levels: 4  
                                                                                   Logic: 1.476ns(41.754%), Route: 2.059ns(58.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.530    1003.722         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.339                          
 clock uncertainty                                      -0.050    1004.289                          

 Setup time                                             -0.248    1004.041                          

 Data required time                                               1004.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.041                          
 Data arrival time                                                  -7.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.139                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.591       3.783         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q/CLK

 CLMA_38_248/Q0                    tco                   0.223       4.006 f       counter_e_b[10]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.189       4.195         counter_e_b[10]  
 CLMS_38_245/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMS_38_245/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                               0.033       4.078                          

 Data required time                                                  4.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.078                          
 Data arrival time                                                  -4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[6]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.431
  Launch Clock Delay      :  3.767
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.575       3.767         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       counter_e_b[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_244/Q2                    tco                   0.223       3.990 f       counter_e_b[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.249         counter_e_b[6]   
 CLMS_38_253/AD                                                            f       dis_reg_b[6]/opit_0_inv/D

 Data arrival time                                                   4.249         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.867       4.431         ntclkbufg_0      
 CLMS_38_253/CLK                                                           r       dis_reg_b[6]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.059                          
 clock uncertainty                                       0.000       4.059                          

 Hold time                                               0.033       4.092                          

 Data required time                                                  4.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.092                          
 Data arrival time                                                  -4.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[7]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[7]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.431
  Launch Clock Delay      :  3.767
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.575       3.767         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       counter_e_b[7]/opit_0_inv_L5Q/CLK

 CLMA_38_244/Q1                    tco                   0.223       3.990 f       counter_e_b[7]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.253       4.243         counter_e_b[7]   
 CLMS_38_253/M3                                                            f       dis_reg_b[7]/opit_0_inv/D

 Data arrival time                                                   4.243         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.867       4.431         ntclkbufg_0      
 CLMS_38_253/CLK                                                           r       dis_reg_b[7]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.059                          
 clock uncertainty                                       0.000       4.059                          

 Hold time                                              -0.016       4.043                          

 Data required time                                                  4.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.043                          
 Data arrival time                                                  -4.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.261       4.628 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.513       5.141         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.383       5.524 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        1.017       6.541         _N860            
 CLMA_66_180/Y1                    td                    0.209       6.750 r       N106_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.425       7.175         _N937            
 CLMA_66_172/Y1                    td                    0.382       7.557 r       N106_mux14/gateop_perm/Z
                                   net (fanout=2)        0.575       8.132         _N981            
 CLMA_70_180/Y0                    td                    0.214       8.346 r       N276/gateop_perm/Z
                                   net (fanout=2)        0.386       8.732         N276             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.732         Logic Levels: 4  
                                                                                   Logic: 1.449ns(33.196%), Route: 2.916ns(66.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.528    1003.720         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.318                          
 clock uncertainty                                      -0.050    1004.268                          

 Recovery time                                          -0.277    1003.991                          

 Data required time                                               1003.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.991                          
 Data arrival time                                                  -8.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.370
  Launch Clock Delay      :  3.712
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.520       3.712         ntclkbufg_0      
 CLMS_66_189/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q/CLK

 CLMS_66_189/Q0                    tco                   0.223       3.935 f       counter_p[15]/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.202       4.137         counter_p[15]    
 CLMA_70_180/Y0                    td                    0.314       4.451 f       N276/gateop_perm/Z
                                   net (fanout=2)        0.257       4.708         N276             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.708         Logic Levels: 1  
                                                                                   Logic: 0.537ns(53.916%), Route: 0.459ns(46.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.806       4.370         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.772                          
 clock uncertainty                                       0.000       3.772                          

 Removal time                                           -0.211       3.561                          

 Data required time                                                  3.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.561                          
 Data arrival time                                                  -4.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.147                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.798       4.362         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.261       4.623 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.840       5.463         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.389       5.852 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.263       6.115         _N851            
 CLMA_58_172/Y1                    td                    0.382       6.497 r       N90_mux10/gateop_perm/Z
                                   net (fanout=1)        0.614       7.111         _N939            
 CLMA_66_180/Y2                    td                    0.384       7.495 r       N90_mux16/gateop_perm/Z
                                   net (fanout=1)        1.004       8.499         _N900            
 CLMA_66_172/Y0                    td                    0.351       8.850 f       N100_6/gateop_perm/Z
                                   net (fanout=1)        2.726      11.576         _N1068           
 IOL_7_349/DO                      td                    0.122      11.698 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.698         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.486 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.578         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.578         Logic Levels: 6  
                                                                                   Logic: 4.677ns(45.781%), Route: 5.539ns(54.219%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.798       4.362         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.261       4.623 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.840       5.463         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.389       5.852 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.568       6.420         _N851            
 CLMA_58_181/Y1                    td                    0.382       6.802 r       N67_mux11_6/gateop_perm/Z
                                   net (fanout=1)        0.482       7.284         _N971            
 CLMA_66_176/Y1                    td                    0.382       7.666 r       N69_muxf6_perm/Y1
                                   net (fanout=1)        0.634       8.300         _N890            
 CLMA_66_192/Y3                    td                    0.179       8.479 f       N79/gateop_perm/Z
                                   net (fanout=1)        2.530      11.009         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.131 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.131         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.919 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.016         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.016         Logic Levels: 6  
                                                                                   Logic: 4.503ns(46.644%), Route: 5.151ns(53.356%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.798       4.362         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.261       4.623 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.840       5.463         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.389       5.852 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.568       6.420         _N851            
 CLMA_58_181/Y1                    td                    0.382       6.802 r       N67_mux11_6/gateop_perm/Z
                                   net (fanout=1)        0.482       7.284         _N971            
 CLMA_66_176/Y6AB                  td                    0.352       7.636 f       N69_muxf6_perm/Z 
                                   net (fanout=1)        3.284      10.920         nt_pwm1          
 IOL_151_14/DO                     td                    0.122      11.042 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.042         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.788      13.830 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      13.877         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  13.877         Logic Levels: 5  
                                                                                   Logic: 4.294ns(45.129%), Route: 5.221ns(54.871%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.921       2.005         nt_echo_a        
 CLMA_30_233/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.005         Logic Levels: 2  
                                                                                   Logic: 1.029ns(51.322%), Route: 0.976ns(48.678%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.986       2.051         nt_echo_b        
 CLMA_30_256/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.051         Logic Levels: 2  
                                                                                   Logic: 1.029ns(50.171%), Route: 1.022ns(49.829%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.935       1.023 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.094       1.117 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.265       2.382         nt_echo_en_n     
 CLMS_10_233/CE                                                            r       nr_b_led/opit_0_inv/CE

 Data arrival time                                                   2.382         Logic Levels: 2  
                                                                                   Logic: 1.029ns(43.199%), Route: 1.353ns(56.801%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[19]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.209       3.738 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       4.139         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.308       4.447 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.403       4.850         _N860            
 CLMA_66_188/Y2                    td                    0.227       5.077 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.269       5.346         _N804            
 CLMS_66_193/Y2                    td                    0.308       5.654 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.893         _N886            
 CLMS_66_193/Y0                    td                    0.131       6.024 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.543       6.567         _N963            
 CLMA_58_192/D1                                                            r       counter_p[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.567         Logic Levels: 4  
                                                                                   Logic: 1.183ns(38.940%), Route: 1.855ns(61.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259    1003.068         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.143    1003.271                          

 Data required time                                               1003.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.271                          
 Data arrival time                                                  -6.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.704                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[17]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.209       3.738 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       4.139         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.308       4.447 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.403       4.850         _N860            
 CLMA_66_188/Y2                    td                    0.227       5.077 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.269       5.346         _N804            
 CLMS_66_193/Y2                    td                    0.308       5.654 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.893         _N886            
 CLMS_66_193/Y0                    td                    0.131       6.024 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.402       6.426         _N963            
 CLMS_66_181/B3                                                            r       counter_p[17]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.426         Logic Levels: 4  
                                                                                   Logic: 1.183ns(40.835%), Route: 1.714ns(59.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.261    1003.070         ntclkbufg_0      
 CLMS_66_181/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.466                          
 clock uncertainty                                      -0.050    1003.416                          

 Setup time                                             -0.217    1003.199                          

 Data required time                                               1003.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.199                          
 Data arrival time                                                  -6.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.773                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[9]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.209       3.738 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       4.139         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.308       4.447 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.403       4.850         _N860            
 CLMA_66_188/Y2                    td                    0.227       5.077 r       N56_mux9/gateop_perm/Z
                                   net (fanout=1)        0.269       5.346         _N804            
 CLMS_66_193/Y2                    td                    0.308       5.654 r       N56_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.893         _N886            
 CLMS_66_193/Y0                    td                    0.131       6.024 r       N56_mux19_7/gateop/Z
                                   net (fanout=20)       0.402       6.426         _N963            
 CLMS_66_197/A1                                                            r       counter_p[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.426         Logic Levels: 4  
                                                                                   Logic: 1.183ns(40.835%), Route: 1.714ns(59.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.270    1003.079         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       counter_p[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.149    1003.286                          

 Data required time                                               1003.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.286                          
 Data arrival time                                                  -6.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.860                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.139
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.330       3.139         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q/CLK

 CLMA_38_248/Q0                    tco                   0.197       3.336 f       counter_e_b[10]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.182       3.518         counter_e_b[10]  
 CLMS_38_245/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   3.518         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMS_38_245/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                               0.028       3.342                          

 Data required time                                                  3.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.342                          
 Data arrival time                                                  -3.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[6]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.308       3.117         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       counter_e_b[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_244/Q2                    tco                   0.197       3.314 f       counter_e_b[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.561         counter_e_b[6]   
 CLMS_38_253/AD                                                            f       dis_reg_b[6]/opit_0_inv/D

 Data arrival time                                                   3.561         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.526       3.593         ntclkbufg_0      
 CLMS_38_253/CLK                                                           r       dis_reg_b[6]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.335                          
 clock uncertainty                                       0.000       3.335                          

 Hold time                                               0.028       3.363                          

 Data required time                                                  3.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.363                          
 Data arrival time                                                  -3.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[7]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[7]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.308       3.117         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       counter_e_b[7]/opit_0_inv_L5Q/CLK

 CLMA_38_244/Q1                    tco                   0.198       3.315 r       counter_e_b[7]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.244       3.559         counter_e_b[7]   
 CLMS_38_253/M3                                                            r       dis_reg_b[7]/opit_0_inv/D

 Data arrival time                                                   3.559         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.796%), Route: 0.244ns(55.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.526       3.593         ntclkbufg_0      
 CLMS_38_253/CLK                                                           r       dis_reg_b[7]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.335                          
 clock uncertainty                                       0.000       3.335                          

 Hold time                                              -0.003       3.332                          

 Data required time                                                  3.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.332                          
 Data arrival time                                                  -3.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.209       3.738 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       4.139         counter_p[1]     
 CLMA_58_188/Y0                    td                    0.308       4.447 r       N56_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.796       5.243         _N860            
 CLMA_66_180/Y1                    td                    0.167       5.410 r       N106_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.362       5.772         _N937            
 CLMA_66_172/Y1                    td                    0.307       6.079 r       N106_mux14/gateop_perm/Z
                                   net (fanout=2)        0.470       6.549         _N981            
 CLMA_70_180/Y0                    td                    0.171       6.720 r       N276/gateop_perm/Z
                                   net (fanout=2)        0.319       7.039         N276             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.039         Logic Levels: 4  
                                                                                   Logic: 1.162ns(33.105%), Route: 2.348ns(66.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.269    1003.078         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.474                          
 clock uncertainty                                      -0.050    1003.424                          

 Recovery time                                          -0.223    1003.201                          

 Data required time                                               1003.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.201                          
 Data arrival time                                                  -7.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.162                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.533
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.261       3.070         ntclkbufg_0      
 CLMS_66_189/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q/CLK

 CLMS_66_189/Q0                    tco                   0.197       3.267 f       counter_p[15]/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.196       3.463         counter_p[15]    
 CLMA_70_180/Y0                    td                    0.278       3.741 f       N276/gateop_perm/Z
                                   net (fanout=2)        0.246       3.987         N276             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   3.987         Logic Levels: 1  
                                                                                   Logic: 0.475ns(51.799%), Route: 0.442ns(48.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.466       3.533         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Removal time                                           -0.186       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                  -3.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.036                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.458       3.525         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.209       3.734 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.669       4.403         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.312       4.715 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.242       4.957         _N851            
 CLMA_58_172/Y1                    td                    0.307       5.264 r       N90_mux10/gateop_perm/Z
                                   net (fanout=1)        0.500       5.764         _N939            
 CLMA_66_180/Y2                    td                    0.308       6.072 r       N90_mux16/gateop_perm/Z
                                   net (fanout=1)        0.787       6.859         _N900            
 CLMA_66_172/Y0                    td                    0.281       7.140 f       N100_6/gateop_perm/Z
                                   net (fanout=1)        2.509       9.649         _N1068           
 IOL_7_349/DO                      td                    0.081       9.730 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.730         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.779 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.871         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.871         Logic Levels: 6  
                                                                                   Logic: 3.547ns(42.499%), Route: 4.799ns(57.501%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.458       3.525         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.209       3.734 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.669       4.403         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.312       4.715 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.466       5.181         _N851            
 CLMA_58_181/Y1                    td                    0.307       5.488 r       N67_mux11_6/gateop_perm/Z
                                   net (fanout=1)        0.377       5.865         _N971            
 CLMA_66_176/Y1                    td                    0.307       6.172 r       N69_muxf6_perm/Y1
                                   net (fanout=1)        0.481       6.653         _N890            
 CLMA_66_192/Y3                    td                    0.143       6.796 f       N79/gateop_perm/Z
                                   net (fanout=1)        2.486       9.282         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.363 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.363         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.412 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.509         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.509         Logic Levels: 6  
                                                                                   Logic: 3.408ns(42.685%), Route: 4.576ns(57.315%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.458       3.525         ntclkbufg_0      
 CLMA_66_188/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_188/Q0                    tco                   0.209       3.734 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.669       4.403         counter_p[7]     
 CLMA_58_172/Y2                    td                    0.312       4.715 r       N67_mux4/gateop_perm/Z
                                   net (fanout=2)        0.466       5.181         _N851            
 CLMA_58_181/Y1                    td                    0.307       5.488 r       N67_mux11_6/gateop_perm/Z
                                   net (fanout=1)        0.377       5.865         _N971            
 CLMA_66_176/Y6AB                  td                    0.282       6.147 f       N69_muxf6_perm/Z 
                                   net (fanout=1)        3.164       9.311         nt_pwm1          
 IOL_151_14/DO                     td                    0.081       9.392 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.392         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.049      11.441 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      11.488         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  11.488         Logic Levels: 5  
                                                                                   Logic: 3.240ns(40.688%), Route: 4.723ns(59.312%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.765       1.672         nt_echo_a        
 CLMA_30_233/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.672         Logic Levels: 2  
                                                                                   Logic: 0.852ns(50.957%), Route: 0.820ns(49.043%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.804       1.692         nt_echo_b        
 CLMA_30_256/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.692         Logic Levels: 2  
                                                                                   Logic: 0.852ns(50.355%), Route: 0.840ns(49.645%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.020       1.960         nt_echo_en_n     
 CLMS_10_233/CE                                                            r       nr_b_led/opit_0_inv/CE

 Data arrival time                                                   1.960         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.469%), Route: 1.108ns(56.531%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.453 sec
Current time: Mon Jul 17 01:44:00 2023
Action report_timing: Peak memory pool usage is 324,014,080 bytes
Report timing is finished successfully.
