/// Auto-generated bit field definitions for EFC0
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::efc0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// EFC0 Bit Field Definitions
// ============================================================================

/// FMR - EEFC Flash Mode Register
namespace fmr {
    /// Ready Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using FRDY = BitField<0, 1>;
    constexpr uint32_t FRDY_Pos = 0;
    constexpr uint32_t FRDY_Msk = FRDY::mask;

    /// Flash Wait State
    /// Position: 8, Width: 4
    /// Access: read-write
    using FWS = BitField<8, 4>;
    constexpr uint32_t FWS_Pos = 8;
    constexpr uint32_t FWS_Msk = FWS::mask;

    /// Sequential Code Optimization Disable
    /// Position: 16, Width: 1
    /// Access: read-write
    using SCOD = BitField<16, 1>;
    constexpr uint32_t SCOD_Pos = 16;
    constexpr uint32_t SCOD_Msk = SCOD::mask;

    /// Flash Access Mode
    /// Position: 24, Width: 1
    /// Access: read-write
    using FAM = BitField<24, 1>;
    constexpr uint32_t FAM_Pos = 24;
    constexpr uint32_t FAM_Msk = FAM::mask;

}  // namespace fmr

/// FCR - EEFC Flash Command Register
namespace fcr {
    /// Flash Command
    /// Position: 0, Width: 8
    /// Access: write-only
    using FCMD = BitField<0, 8>;
    constexpr uint32_t FCMD_Pos = 0;
    constexpr uint32_t FCMD_Msk = FCMD::mask;
    /// Enumerated values for FCMD
    namespace fcmd {
        constexpr uint32_t GETD = 0;
        constexpr uint32_t WP = 1;
        constexpr uint32_t WPL = 2;
        constexpr uint32_t EWP = 3;
        constexpr uint32_t EWPL = 4;
        constexpr uint32_t EA = 5;
        constexpr uint32_t SLB = 8;
        constexpr uint32_t CLB = 9;
        constexpr uint32_t GLB = 10;
        constexpr uint32_t SGPB = 11;
        constexpr uint32_t CGPB = 12;
        constexpr uint32_t GGPB = 13;
        constexpr uint32_t STUI = 14;
        constexpr uint32_t SPUI = 15;
        constexpr uint32_t GCALB = 16;
    }

    /// Flash Command Argument
    /// Position: 8, Width: 16
    /// Access: write-only
    using FARG = BitField<8, 16>;
    constexpr uint32_t FARG_Pos = 8;
    constexpr uint32_t FARG_Msk = FARG::mask;

    /// Flash Writing Protection Key
    /// Position: 24, Width: 8
    /// Access: write-only
    using FKEY = BitField<24, 8>;
    constexpr uint32_t FKEY_Pos = 24;
    constexpr uint32_t FKEY_Msk = FKEY::mask;
    /// Enumerated values for FKEY
    namespace fkey {
        constexpr uint32_t PASSWD = 90;
    }

}  // namespace fcr

/// FSR - EEFC Flash Status Register
namespace fsr {
    /// Flash Ready Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using FRDY = BitField<0, 1>;
    constexpr uint32_t FRDY_Pos = 0;
    constexpr uint32_t FRDY_Msk = FRDY::mask;

    /// Flash Command Error Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using FCMDE = BitField<1, 1>;
    constexpr uint32_t FCMDE_Pos = 1;
    constexpr uint32_t FCMDE_Msk = FCMDE::mask;

    /// Flash Lock Error Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using FLOCKE = BitField<2, 1>;
    constexpr uint32_t FLOCKE_Pos = 2;
    constexpr uint32_t FLOCKE_Msk = FLOCKE::mask;

}  // namespace fsr

/// FRR - EEFC Flash Result Register
namespace frr {
    /// Flash Result Value
    /// Position: 0, Width: 32
    /// Access: read-only
    using FVALUE = BitField<0, 32>;
    constexpr uint32_t FVALUE_Pos = 0;
    constexpr uint32_t FVALUE_Msk = FVALUE::mask;

}  // namespace frr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::efc0
