{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 10:16:05 2020 " "Info: Processing started: Fri Sep 25 10:16:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off F1 -c F1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off F1 -c F1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "in_fred_anemometre " "Info: Assuming node \"in_fred_anemometre\" is an undefined clock" {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_fred_anemometre" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Diviseur_50M_1hz:udiv1hz\|clkout " "Info: Detected ripple clock \"Diviseur_50M_1hz:udiv1hz\|clkout\" as buffer" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Diviseur_50M_1hz:udiv1hz\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Diviseur_50M_2hz:udiv2hz\|clkout " "Info: Detected ripple clock \"Diviseur_50M_2hz:udiv2hz\|clkout\" as buffer" {  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Diviseur_50M_2hz:udiv2hz\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "in_fred_anemometre register Compteur:ucpt\|cpt_anemo\[4\] register Compteur:ucpt\|vect_anemo\[1\] 384.02 MHz 2.604 ns Internal " "Info: Clock \"in_fred_anemometre\" has Internal fmax of 384.02 MHz between source register \"Compteur:ucpt\|cpt_anemo\[4\]\" and destination register \"Compteur:ucpt\|vect_anemo\[1\]\" (period= 2.604 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.391 ns + Longest register register " "Info: + Longest register to register delay is 2.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Compteur:ucpt\|cpt_anemo\[4\] 1 REG LCFF_X53_Y22_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y22_N13; Fanout = 4; REG Node = 'Compteur:ucpt\|cpt_anemo\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Compteur:ucpt|cpt_anemo[4] } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.275 ns) 0.780 ns Compteur:ucpt\|cpt_anemo~7 2 COMB LCCOMB_X53_Y22_N24 2 " "Info: 2: + IC(0.505 ns) + CELL(0.275 ns) = 0.780 ns; Loc. = LCCOMB_X53_Y22_N24; Fanout = 2; COMB Node = 'Compteur:ucpt\|cpt_anemo~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { Compteur:ucpt|cpt_anemo[4] Compteur:ucpt|cpt_anemo~7 } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 1.316 ns Compteur:ucpt\|process_0~0 3 COMB LCCOMB_X53_Y22_N4 7 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 1.316 ns; Loc. = LCCOMB_X53_Y22_N4; Fanout = 7; COMB Node = 'Compteur:ucpt\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Compteur:ucpt|cpt_anemo~7 Compteur:ucpt|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.660 ns) 2.391 ns Compteur:ucpt\|vect_anemo\[1\] 4 REG LCFF_X54_Y22_N7 1 " "Info: 4: + IC(0.415 ns) + CELL(0.660 ns) = 2.391 ns; Loc. = LCFF_X54_Y22_N7; Fanout = 1; REG Node = 'Compteur:ucpt\|vect_anemo\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Compteur:ucpt|process_0~0 Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 50.61 % ) " "Info: Total cell delay = 1.210 ns ( 50.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.181 ns ( 49.39 % ) " "Info: Total interconnect delay = 1.181 ns ( 49.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { Compteur:ucpt|cpt_anemo[4] Compteur:ucpt|cpt_anemo~7 Compteur:ucpt|process_0~0 Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.391 ns" { Compteur:ucpt|cpt_anemo[4] {} Compteur:ucpt|cpt_anemo~7 {} Compteur:ucpt|process_0~0 {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.505ns 0.261ns 0.415ns } { 0.000ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_fred_anemometre destination 2.675 ns + Shortest register " "Info: + Shortest clock path from clock \"in_fred_anemometre\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns in_fred_anemometre 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'in_fred_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_fred_anemometre } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns in_fred_anemometre~clkctrl 2 COMB CLKCTRL_G1 14 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'in_fred_anemometre~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { in_fred_anemometre in_fred_anemometre~clkctrl } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.675 ns Compteur:ucpt\|vect_anemo\[1\] 3 REG LCFF_X54_Y22_N7 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X54_Y22_N7; Fanout = 1; REG Node = 'Compteur:ucpt\|vect_anemo\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { in_fred_anemometre~clkctrl Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { in_fred_anemometre in_fred_anemometre~clkctrl Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.000ns 0.113ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_fred_anemometre source 2.674 ns - Longest register " "Info: - Longest clock path from clock \"in_fred_anemometre\" to source register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns in_fred_anemometre 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'in_fred_anemometre'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_fred_anemometre } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns in_fred_anemometre~clkctrl 2 COMB CLKCTRL_G1 14 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'in_fred_anemometre~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { in_fred_anemometre in_fred_anemometre~clkctrl } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.674 ns Compteur:ucpt\|cpt_anemo\[4\] 3 REG LCFF_X53_Y22_N13 4 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X53_Y22_N13; Fanout = 4; REG Node = 'Compteur:ucpt\|cpt_anemo\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { in_fred_anemometre~clkctrl Compteur:ucpt|cpt_anemo[4] } "NODE_NAME" } } { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { in_fred_anemometre in_fred_anemometre~clkctrl Compteur:ucpt|cpt_anemo[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} Compteur:ucpt|cpt_anemo[4] {} } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { in_fred_anemometre in_fred_anemometre~clkctrl Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.000ns 0.113ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { in_fred_anemometre in_fred_anemometre~clkctrl Compteur:ucpt|cpt_anemo[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} Compteur:ucpt|cpt_anemo[4] {} } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { Compteur:ucpt|cpt_anemo[4] Compteur:ucpt|cpt_anemo~7 Compteur:ucpt|process_0~0 Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.391 ns" { Compteur:ucpt|cpt_anemo[4] {} Compteur:ucpt|cpt_anemo~7 {} Compteur:ucpt|process_0~0 {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.505ns 0.261ns 0.415ns } { 0.000ns 0.275ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { in_fred_anemometre in_fred_anemometre~clkctrl Compteur:ucpt|vect_anemo[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} Compteur:ucpt|vect_anemo[1] {} } { 0.000ns 0.000ns 0.113ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { in_fred_anemometre in_fred_anemometre~clkctrl Compteur:ucpt|cpt_anemo[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { in_fred_anemometre {} in_fred_anemometre~combout {} in_fred_anemometre~clkctrl {} Compteur:ucpt|cpt_anemo[4] {} } { 0.000ns 0.000ns 0.113ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register Diviseur_50M_1hz:udiv1hz\|cpt1\[0\] register Diviseur_50M_1hz:udiv1hz\|cpt1\[22\] 221.39 MHz 4.517 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 221.39 MHz between source register \"Diviseur_50M_1hz:udiv1hz\|cpt1\[0\]\" and destination register \"Diviseur_50M_1hz:udiv1hz\|cpt1\[22\]\" (period= 4.517 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.295 ns + Longest register register " "Info: + Longest register to register delay is 4.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Diviseur_50M_1hz:udiv1hz\|cpt1\[0\] 1 REG LCFF_X19_Y25_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y25_N5; Fanout = 3; REG Node = 'Diviseur_50M_1hz:udiv1hz\|cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.393 ns) 1.161 ns Diviseur_50M_1hz:udiv1hz\|Add0~1 2 COMB LCCOMB_X20_Y26_N0 2 " "Info: 2: + IC(0.768 ns) + CELL(0.393 ns) = 1.161 ns; Loc. = LCCOMB_X20_Y26_N0; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] Diviseur_50M_1hz:udiv1hz|Add0~1 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.232 ns Diviseur_50M_1hz:udiv1hz\|Add0~3 3 COMB LCCOMB_X20_Y26_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.232 ns; Loc. = LCCOMB_X20_Y26_N2; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~1 Diviseur_50M_1hz:udiv1hz|Add0~3 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.303 ns Diviseur_50M_1hz:udiv1hz\|Add0~5 4 COMB LCCOMB_X20_Y26_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.303 ns; Loc. = LCCOMB_X20_Y26_N4; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~3 Diviseur_50M_1hz:udiv1hz|Add0~5 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.374 ns Diviseur_50M_1hz:udiv1hz\|Add0~7 5 COMB LCCOMB_X20_Y26_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.374 ns; Loc. = LCCOMB_X20_Y26_N6; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~5 Diviseur_50M_1hz:udiv1hz|Add0~7 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.445 ns Diviseur_50M_1hz:udiv1hz\|Add0~9 6 COMB LCCOMB_X20_Y26_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.445 ns; Loc. = LCCOMB_X20_Y26_N8; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~7 Diviseur_50M_1hz:udiv1hz|Add0~9 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.516 ns Diviseur_50M_1hz:udiv1hz\|Add0~11 7 COMB LCCOMB_X20_Y26_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.516 ns; Loc. = LCCOMB_X20_Y26_N10; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~9 Diviseur_50M_1hz:udiv1hz|Add0~11 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.587 ns Diviseur_50M_1hz:udiv1hz\|Add0~13 8 COMB LCCOMB_X20_Y26_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.587 ns; Loc. = LCCOMB_X20_Y26_N12; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~11 Diviseur_50M_1hz:udiv1hz|Add0~13 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.746 ns Diviseur_50M_1hz:udiv1hz\|Add0~15 9 COMB LCCOMB_X20_Y26_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.746 ns; Loc. = LCCOMB_X20_Y26_N14; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Diviseur_50M_1hz:udiv1hz|Add0~13 Diviseur_50M_1hz:udiv1hz|Add0~15 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.817 ns Diviseur_50M_1hz:udiv1hz\|Add0~17 10 COMB LCCOMB_X20_Y26_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.817 ns; Loc. = LCCOMB_X20_Y26_N16; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~15 Diviseur_50M_1hz:udiv1hz|Add0~17 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.888 ns Diviseur_50M_1hz:udiv1hz\|Add0~19 11 COMB LCCOMB_X20_Y26_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.888 ns; Loc. = LCCOMB_X20_Y26_N18; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~17 Diviseur_50M_1hz:udiv1hz|Add0~19 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.959 ns Diviseur_50M_1hz:udiv1hz\|Add0~21 12 COMB LCCOMB_X20_Y26_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.959 ns; Loc. = LCCOMB_X20_Y26_N20; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~19 Diviseur_50M_1hz:udiv1hz|Add0~21 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.030 ns Diviseur_50M_1hz:udiv1hz\|Add0~23 13 COMB LCCOMB_X20_Y26_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.030 ns; Loc. = LCCOMB_X20_Y26_N22; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~21 Diviseur_50M_1hz:udiv1hz|Add0~23 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.101 ns Diviseur_50M_1hz:udiv1hz\|Add0~25 14 COMB LCCOMB_X20_Y26_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.101 ns; Loc. = LCCOMB_X20_Y26_N24; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~23 Diviseur_50M_1hz:udiv1hz|Add0~25 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.172 ns Diviseur_50M_1hz:udiv1hz\|Add0~27 15 COMB LCCOMB_X20_Y26_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.172 ns; Loc. = LCCOMB_X20_Y26_N26; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~25 Diviseur_50M_1hz:udiv1hz|Add0~27 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.243 ns Diviseur_50M_1hz:udiv1hz\|Add0~29 16 COMB LCCOMB_X20_Y26_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.243 ns; Loc. = LCCOMB_X20_Y26_N28; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~27 Diviseur_50M_1hz:udiv1hz|Add0~29 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.389 ns Diviseur_50M_1hz:udiv1hz\|Add0~31 17 COMB LCCOMB_X20_Y26_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.389 ns; Loc. = LCCOMB_X20_Y26_N30; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Diviseur_50M_1hz:udiv1hz|Add0~29 Diviseur_50M_1hz:udiv1hz|Add0~31 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.460 ns Diviseur_50M_1hz:udiv1hz\|Add0~33 18 COMB LCCOMB_X20_Y25_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.460 ns; Loc. = LCCOMB_X20_Y25_N0; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~31 Diviseur_50M_1hz:udiv1hz|Add0~33 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.531 ns Diviseur_50M_1hz:udiv1hz\|Add0~35 19 COMB LCCOMB_X20_Y25_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.531 ns; Loc. = LCCOMB_X20_Y25_N2; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~33 Diviseur_50M_1hz:udiv1hz|Add0~35 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.602 ns Diviseur_50M_1hz:udiv1hz\|Add0~37 20 COMB LCCOMB_X20_Y25_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.602 ns; Loc. = LCCOMB_X20_Y25_N4; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~35 Diviseur_50M_1hz:udiv1hz|Add0~37 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.673 ns Diviseur_50M_1hz:udiv1hz\|Add0~39 21 COMB LCCOMB_X20_Y25_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.673 ns; Loc. = LCCOMB_X20_Y25_N6; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~37 Diviseur_50M_1hz:udiv1hz|Add0~39 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.744 ns Diviseur_50M_1hz:udiv1hz\|Add0~41 22 COMB LCCOMB_X20_Y25_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.744 ns; Loc. = LCCOMB_X20_Y25_N8; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~39 Diviseur_50M_1hz:udiv1hz|Add0~41 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.815 ns Diviseur_50M_1hz:udiv1hz\|Add0~43 23 COMB LCCOMB_X20_Y25_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.815 ns; Loc. = LCCOMB_X20_Y25_N10; Fanout = 2; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_50M_1hz:udiv1hz|Add0~41 Diviseur_50M_1hz:udiv1hz|Add0~43 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.225 ns Diviseur_50M_1hz:udiv1hz\|Add0~44 24 COMB LCCOMB_X20_Y25_N12 1 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 3.225 ns; Loc. = LCCOMB_X20_Y25_N12; Fanout = 1; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|Add0~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Diviseur_50M_1hz:udiv1hz|Add0~43 Diviseur_50M_1hz:udiv1hz|Add0~44 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.271 ns) 4.211 ns Diviseur_50M_1hz:udiv1hz\|cpt1~12 25 COMB LCCOMB_X19_Y26_N24 1 " "Info: 25: + IC(0.715 ns) + CELL(0.271 ns) = 4.211 ns; Loc. = LCCOMB_X19_Y26_N24; Fanout = 1; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|cpt1~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { Diviseur_50M_1hz:udiv1hz|Add0~44 Diviseur_50M_1hz:udiv1hz|cpt1~12 } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.295 ns Diviseur_50M_1hz:udiv1hz\|cpt1\[22\] 26 REG LCFF_X19_Y26_N25 3 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 4.295 ns; Loc. = LCFF_X19_Y26_N25; Fanout = 3; REG Node = 'Diviseur_50M_1hz:udiv1hz\|cpt1\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Diviseur_50M_1hz:udiv1hz|cpt1~12 Diviseur_50M_1hz:udiv1hz|cpt1[22] } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.812 ns ( 65.47 % ) " "Info: Total cell delay = 2.812 ns ( 65.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 34.53 % ) " "Info: Total interconnect delay = 1.483 ns ( 34.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] Diviseur_50M_1hz:udiv1hz|Add0~1 Diviseur_50M_1hz:udiv1hz|Add0~3 Diviseur_50M_1hz:udiv1hz|Add0~5 Diviseur_50M_1hz:udiv1hz|Add0~7 Diviseur_50M_1hz:udiv1hz|Add0~9 Diviseur_50M_1hz:udiv1hz|Add0~11 Diviseur_50M_1hz:udiv1hz|Add0~13 Diviseur_50M_1hz:udiv1hz|Add0~15 Diviseur_50M_1hz:udiv1hz|Add0~17 Diviseur_50M_1hz:udiv1hz|Add0~19 Diviseur_50M_1hz:udiv1hz|Add0~21 Diviseur_50M_1hz:udiv1hz|Add0~23 Diviseur_50M_1hz:udiv1hz|Add0~25 Diviseur_50M_1hz:udiv1hz|Add0~27 Diviseur_50M_1hz:udiv1hz|Add0~29 Diviseur_50M_1hz:udiv1hz|Add0~31 Diviseur_50M_1hz:udiv1hz|Add0~33 Diviseur_50M_1hz:udiv1hz|Add0~35 Diviseur_50M_1hz:udiv1hz|Add0~37 Diviseur_50M_1hz:udiv1hz|Add0~39 Diviseur_50M_1hz:udiv1hz|Add0~41 Diviseur_50M_1hz:udiv1hz|Add0~43 Diviseur_50M_1hz:udiv1hz|Add0~44 Diviseur_50M_1hz:udiv1hz|cpt1~12 Diviseur_50M_1hz:udiv1hz|cpt1[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.295 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] {} Diviseur_50M_1hz:udiv1hz|Add0~1 {} Diviseur_50M_1hz:udiv1hz|Add0~3 {} Diviseur_50M_1hz:udiv1hz|Add0~5 {} Diviseur_50M_1hz:udiv1hz|Add0~7 {} Diviseur_50M_1hz:udiv1hz|Add0~9 {} Diviseur_50M_1hz:udiv1hz|Add0~11 {} Diviseur_50M_1hz:udiv1hz|Add0~13 {} Diviseur_50M_1hz:udiv1hz|Add0~15 {} Diviseur_50M_1hz:udiv1hz|Add0~17 {} Diviseur_50M_1hz:udiv1hz|Add0~19 {} Diviseur_50M_1hz:udiv1hz|Add0~21 {} Diviseur_50M_1hz:udiv1hz|Add0~23 {} Diviseur_50M_1hz:udiv1hz|Add0~25 {} Diviseur_50M_1hz:udiv1hz|Add0~27 {} Diviseur_50M_1hz:udiv1hz|Add0~29 {} Diviseur_50M_1hz:udiv1hz|Add0~31 {} Diviseur_50M_1hz:udiv1hz|Add0~33 {} Diviseur_50M_1hz:udiv1hz|Add0~35 {} Diviseur_50M_1hz:udiv1hz|Add0~37 {} Diviseur_50M_1hz:udiv1hz|Add0~39 {} Diviseur_50M_1hz:udiv1hz|Add0~41 {} Diviseur_50M_1hz:udiv1hz|Add0~43 {} Diviseur_50M_1hz:udiv1hz|Add0~44 {} Diviseur_50M_1hz:udiv1hz|cpt1~12 {} Diviseur_50M_1hz:udiv1hz|cpt1[22] {} } { 0.000ns 0.768ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.715ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G3 66 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 66; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.654 ns Diviseur_50M_1hz:udiv1hz\|cpt1\[22\] 3 REG LCFF_X19_Y26_N25 3 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X19_Y26_N25; Fanout = 3; REG Node = 'Diviseur_50M_1hz:udiv1hz\|cpt1\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[22] } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[22] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.662 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G3 66 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 66; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns Diviseur_50M_1hz:udiv1hz\|cpt1\[0\] 3 REG LCFF_X19_Y25_N5 3 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X19_Y25_N5; Fanout = 3; REG Node = 'Diviseur_50M_1hz:udiv1hz\|cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[0] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[22] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[0] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] Diviseur_50M_1hz:udiv1hz|Add0~1 Diviseur_50M_1hz:udiv1hz|Add0~3 Diviseur_50M_1hz:udiv1hz|Add0~5 Diviseur_50M_1hz:udiv1hz|Add0~7 Diviseur_50M_1hz:udiv1hz|Add0~9 Diviseur_50M_1hz:udiv1hz|Add0~11 Diviseur_50M_1hz:udiv1hz|Add0~13 Diviseur_50M_1hz:udiv1hz|Add0~15 Diviseur_50M_1hz:udiv1hz|Add0~17 Diviseur_50M_1hz:udiv1hz|Add0~19 Diviseur_50M_1hz:udiv1hz|Add0~21 Diviseur_50M_1hz:udiv1hz|Add0~23 Diviseur_50M_1hz:udiv1hz|Add0~25 Diviseur_50M_1hz:udiv1hz|Add0~27 Diviseur_50M_1hz:udiv1hz|Add0~29 Diviseur_50M_1hz:udiv1hz|Add0~31 Diviseur_50M_1hz:udiv1hz|Add0~33 Diviseur_50M_1hz:udiv1hz|Add0~35 Diviseur_50M_1hz:udiv1hz|Add0~37 Diviseur_50M_1hz:udiv1hz|Add0~39 Diviseur_50M_1hz:udiv1hz|Add0~41 Diviseur_50M_1hz:udiv1hz|Add0~43 Diviseur_50M_1hz:udiv1hz|Add0~44 Diviseur_50M_1hz:udiv1hz|cpt1~12 Diviseur_50M_1hz:udiv1hz|cpt1[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.295 ns" { Diviseur_50M_1hz:udiv1hz|cpt1[0] {} Diviseur_50M_1hz:udiv1hz|Add0~1 {} Diviseur_50M_1hz:udiv1hz|Add0~3 {} Diviseur_50M_1hz:udiv1hz|Add0~5 {} Diviseur_50M_1hz:udiv1hz|Add0~7 {} Diviseur_50M_1hz:udiv1hz|Add0~9 {} Diviseur_50M_1hz:udiv1hz|Add0~11 {} Diviseur_50M_1hz:udiv1hz|Add0~13 {} Diviseur_50M_1hz:udiv1hz|Add0~15 {} Diviseur_50M_1hz:udiv1hz|Add0~17 {} Diviseur_50M_1hz:udiv1hz|Add0~19 {} Diviseur_50M_1hz:udiv1hz|Add0~21 {} Diviseur_50M_1hz:udiv1hz|Add0~23 {} Diviseur_50M_1hz:udiv1hz|Add0~25 {} Diviseur_50M_1hz:udiv1hz|Add0~27 {} Diviseur_50M_1hz:udiv1hz|Add0~29 {} Diviseur_50M_1hz:udiv1hz|Add0~31 {} Diviseur_50M_1hz:udiv1hz|Add0~33 {} Diviseur_50M_1hz:udiv1hz|Add0~35 {} Diviseur_50M_1hz:udiv1hz|Add0~37 {} Diviseur_50M_1hz:udiv1hz|Add0~39 {} Diviseur_50M_1hz:udiv1hz|Add0~41 {} Diviseur_50M_1hz:udiv1hz|Add0~43 {} Diviseur_50M_1hz:udiv1hz|Add0~44 {} Diviseur_50M_1hz:udiv1hz|cpt1~12 {} Diviseur_50M_1hz:udiv1hz|cpt1[22] {} } { 0.000ns 0.768ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.715ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[22] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk_50M clk_50M~clkctrl Diviseur_50M_1hz:udiv1hz|cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} Diviseur_50M_1hz:udiv1hz|cpt1[0] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M data_anemometre\[4\] raf_anemo:uraf\|data_anemo\[4\] 12.300 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"data_anemometre\[4\]\" through register \"raf_anemo:uraf\|data_anemo\[4\]\" is 12.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 6.574 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 6.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.787 ns) 3.160 ns Diviseur_50M_1hz:udiv1hz\|clkout 2 REG LCFF_X19_Y26_N29 2 " "Info: 2: + IC(1.374 ns) + CELL(0.787 ns) = 3.160 ns; Loc. = LCFF_X19_Y26_N29; Fanout = 2; REG Node = 'Diviseur_50M_1hz:udiv1hz\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { clk_50M Diviseur_50M_1hz:udiv1hz|clkout } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.000 ns) 5.012 ns Diviseur_50M_1hz:udiv1hz\|clkout~clkctrl 3 COMB CLKCTRL_G0 7 " "Info: 3: + IC(1.852 ns) + CELL(0.000 ns) = 5.012 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'Diviseur_50M_1hz:udiv1hz\|clkout~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { Diviseur_50M_1hz:udiv1hz|clkout Diviseur_50M_1hz:udiv1hz|clkout~clkctrl } "NODE_NAME" } } { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 6.574 ns raf_anemo:uraf\|data_anemo\[4\] 4 REG LCFF_X54_Y22_N23 1 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 6.574 ns; Loc. = LCFF_X54_Y22_N23; Fanout = 1; REG Node = 'raf_anemo:uraf\|data_anemo\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { Diviseur_50M_1hz:udiv1hz|clkout~clkctrl raf_anemo:uraf|data_anemo[4] } "NODE_NAME" } } { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.34 % ) " "Info: Total cell delay = 2.323 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.251 ns ( 64.66 % ) " "Info: Total interconnect delay = 4.251 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.574 ns" { clk_50M Diviseur_50M_1hz:udiv1hz|clkout Diviseur_50M_1hz:udiv1hz|clkout~clkctrl raf_anemo:uraf|data_anemo[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.574 ns" { clk_50M {} clk_50M~combout {} Diviseur_50M_1hz:udiv1hz|clkout {} Diviseur_50M_1hz:udiv1hz|clkout~clkctrl {} raf_anemo:uraf|data_anemo[4] {} } { 0.000ns 0.000ns 1.374ns 1.852ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.476 ns + Longest register pin " "Info: + Longest register to pin delay is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns raf_anemo:uraf\|data_anemo\[4\] 1 REG LCFF_X54_Y22_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y22_N23; Fanout = 1; REG Node = 'raf_anemo:uraf\|data_anemo\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { raf_anemo:uraf|data_anemo[4] } "NODE_NAME" } } { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.708 ns) + CELL(2.768 ns) 5.476 ns data_anemometre\[4\] 2 PIN PIN_AA16 0 " "Info: 2: + IC(2.708 ns) + CELL(2.768 ns) = 5.476 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'data_anemometre\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { raf_anemo:uraf|data_anemo[4] data_anemometre[4] } "NODE_NAME" } } { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 50.55 % ) " "Info: Total cell delay = 2.768 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.708 ns ( 49.45 % ) " "Info: Total interconnect delay = 2.708 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { raf_anemo:uraf|data_anemo[4] data_anemometre[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { raf_anemo:uraf|data_anemo[4] {} data_anemometre[4] {} } { 0.000ns 2.708ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.574 ns" { clk_50M Diviseur_50M_1hz:udiv1hz|clkout Diviseur_50M_1hz:udiv1hz|clkout~clkctrl raf_anemo:uraf|data_anemo[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.574 ns" { clk_50M {} clk_50M~combout {} Diviseur_50M_1hz:udiv1hz|clkout {} Diviseur_50M_1hz:udiv1hz|clkout~clkctrl {} raf_anemo:uraf|data_anemo[4] {} } { 0.000ns 0.000ns 1.374ns 1.852ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { raf_anemo:uraf|data_anemo[4] data_anemometre[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { raf_anemo:uraf|data_anemo[4] {} data_anemometre[4] {} } { 0.000ns 2.708ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 25 10:16:05 2020 " "Info: Processing ended: Fri Sep 25 10:16:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
