MIPS A
"SyncdWRANa Fre PodWRNaA FreAA"
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=SyncdWRANa Fre PodWRNaA FreAA

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rx=x;

}

 P0                | P1                ;
 li r2,1           | li r2,1           ;
 Loop00:           | sw r2,0( ry)      ;
 ll r3,0( rx)      | Loop01:           ;
 ori r9992,r2,0      | ll r3,0( rx)      ;
 sc r9992,0( rx)     | ori r9992,r3,0      ;
 beq r9992,0,Loop00 | sc r9992,0( rx)     ;
 sync              | beq r9992,0,Loop01 ;
 lw r4,0( ry)      |                   ;
exists
(x=1 /\ 0:r3=0 /\ 0:r4=0 /\ 1:r3=0)

