#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f3704e1160 .scope module, "cpu_tb" "cpu_tb" 2 11;
 .timescale 0 0;
v000001f370572e00_0 .var "CLK", 0 0;
v000001f3705724a0_0 .var "INSTRUCTION", 31 0;
v000001f370572860_0 .net "PC", 31 0, v000001f37056ebc0_0;  1 drivers
v000001f370571820_0 .var "RESET", 0 0;
v000001f370571be0 .array "instr_mem", 1023 0, 7 0;
S_000001f3704c8d90 .scope module, "mycpu" "cpu" 2 62, 2 94 0, S_000001f3704e1160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001f37056f7a0_0 .var "ALU_SELECT", 2 0;
v000001f37056f200_0 .net "CLK", 0 0, v000001f370572e00_0;  1 drivers
v000001f37056f840_0 .var "DESTINATIONADDRESS", 2 0;
v000001f37056e800_0 .net "EXTENDEDJUMPCOUNT", 31 0, v000001f37056a880_0;  1 drivers
v000001f37056f8e0_0 .net "FINALJUMPCOUNT", 31 0, L_000001f370572a40;  1 drivers
v000001f37056e080_0 .var "IMMEDIATE", 7 0;
v000001f37056eda0_0 .net "INSTRUCTION", 31 0, v000001f3705724a0_0;  1 drivers
v000001f37056ea80_0 .var "JUMPCOUNT", 7 0;
v000001f37056eee0_0 .net "MUX1OUT", 7 0, v000001f37056a420_0;  1 drivers
v000001f37056f980_0 .net "MUX2OUT", 7 0, v000001f37056a4c0_0;  1 drivers
v000001f37056ef80_0 .net "NEXTPC", 31 0, v000001f37056aec0_0;  1 drivers
v000001f37056e120_0 .var "OPCODE", 7 0;
v000001f37056e9e0_0 .net "OPERAND1", 7 0, L_000001f3704ca5b0;  1 drivers
v000001f37056eb20_0 .net "OPERAND2", 7 0, L_000001f3704ca150;  1 drivers
v000001f37056ebc0_0 .var "PC", 31 0;
v000001f37056ec60_0 .net "PCJUMP", 31 0, L_000001f3705727c0;  1 drivers
v000001f37056e1c0_0 .net "PCPLUSFOUR", 31 0, v000001f37056b640_0;  1 drivers
v000001f37056f2a0_0 .net "RESET", 0 0, v000001f370571820_0;  1 drivers
v000001f37056ed00_0 .net "RESULT", 7 0, v000001f37056b8c0_0;  1 drivers
v000001f37056e300_0 .var "SOURCE1ADDRESS", 2 0;
v000001f37056ee40_0 .var "SOURCE2ADDRESS", 2 0;
v000001f37056f160_0 .var "WRITE", 0 0;
v000001f37056e4e0_0 .net "ZERO", 0 0, v000001f37056bdc0_0;  1 drivers
v000001f37056f0c0_0 .var "isBEQ", 0 0;
v000001f37056f340_0 .var "isBNE", 0 0;
v000001f37056e3a0_0 .var "isIMMEDIATE", 0 0;
v000001f37056e620_0 .var "isJUMP", 0 0;
v000001f37056e6c0_0 .var "isRIGHTSHIFT", 0 0;
v000001f37056e760_0 .var "isSUBSTRACT", 0 0;
v000001f370572ea0_0 .var "twosComplement", 7 0;
E_000001f3704dcaa0 .event anyedge, v000001f37056eda0_0;
E_000001f3704dcfe0 .event anyedge, v000001f37056ace0_0;
S_000001f3704b7f60 .scope module, "ALU" "alu" 2 118, 3 8 0, S_000001f3704c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /INPUT 1 "SHIFTINDICATOR";
v000001f37056a100_0 .net "Add", 7 0, v000001f3704cb800_0;  1 drivers
v000001f37056baa0_0 .net "And", 7 0, v000001f3704cb3a0_0;  1 drivers
v000001f37056b820_0 .net "ArithmeticShift", 7 0, v000001f3704cb760_0;  1 drivers
v000001f37056bc80_0 .net "DATA1", 7 0, L_000001f3704ca5b0;  alias, 1 drivers
v000001f37056aa60_0 .net "DATA2", 7 0, v000001f37056a4c0_0;  alias, 1 drivers
v000001f37056a6a0_0 .net "Fwd", 7 0, v000001f3704cbe40_0;  1 drivers
v000001f37056a7e0_0 .net "LogicalShift", 7 0, v000001f3704cbda0_0;  1 drivers
v000001f37056a1a0_0 .net "Or", 7 0, v000001f37056a060_0;  1 drivers
v000001f37056b8c0_0 .var "RESULT", 7 0;
v000001f37056ab00_0 .net "Rotate", 7 0, v000001f37056a740_0;  1 drivers
v000001f37056aba0_0 .net "SELECT", 2 0, v000001f37056f7a0_0;  1 drivers
v000001f37056a2e0_0 .net "SHIFTINDICATOR", 0 0, v000001f37056e6c0_0;  1 drivers
v000001f37056bdc0_0 .var "ZERO", 0 0;
v000001f37056bd20_0 .var "zero_flag", 0 0;
E_000001f3704dc560/0 .event anyedge, v000001f37056aba0_0, v000001f3704cbe40_0, v000001f3704cb800_0, v000001f3704cb3a0_0;
E_000001f3704dc560/1 .event anyedge, v000001f37056a060_0, v000001f3704cbda0_0, v000001f3704cb760_0, v000001f37056a740_0;
E_000001f3704dc560/2 .event anyedge, v000001f37056bd20_0;
E_000001f3704dc560 .event/or E_000001f3704dc560/0, E_000001f3704dc560/1, E_000001f3704dc560/2;
E_000001f3704dcf20 .event anyedge, v000001f3704cb800_0;
S_000001f3704b80f0 .scope module, "Add_" "ADD" 3 23, 3 87 0, S_000001f3704b7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f3704cb580_0 .net "DATA1", 7 0, L_000001f3704ca5b0;  alias, 1 drivers
v000001f3704cb8a0_0 .net "DATA2", 7 0, v000001f37056a4c0_0;  alias, 1 drivers
v000001f3704cb800_0 .var "RESULT", 7 0;
E_000001f3704dcbe0 .event anyedge, v000001f3704cb8a0_0, v000001f3704cb580_0;
S_000001f370482110 .scope module, "And_" "AND" 3 24, 3 99 0, S_000001f3704b7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f3704cba80_0 .net "DATA1", 7 0, L_000001f3704ca5b0;  alias, 1 drivers
v000001f3704cb620_0 .net "DATA2", 7 0, v000001f37056a4c0_0;  alias, 1 drivers
v000001f3704cb3a0_0 .var "RESULT", 7 0;
S_000001f3704822a0 .scope module, "ArithmeticShift_" "ARITHMETICSHIFT" 3 27, 3 152 0, S_000001f3704b7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPERAND";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f3704cbf80_0 .net "OPERAND", 7 0, L_000001f3704ca5b0;  alias, 1 drivers
v000001f3704cb760_0 .var "RESULT", 7 0;
v000001f3704cb9e0_0 .net "SHIFTAMOUNT", 7 0, v000001f37056a4c0_0;  alias, 1 drivers
v000001f3704cbc60_0 .var/i "j", 31 0;
v000001f3704cb120_0 .var "temp", 6 0;
v000001f3704cbb20_0 .var "tempOperand", 7 0;
S_000001f3704b0400 .scope module, "Forward_" "FORWARD" 3 22, 3 75 0, S_000001f3704b7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
v000001f3704cbbc0_0 .net "DATA2", 7 0, v000001f37056a4c0_0;  alias, 1 drivers
v000001f3704cbe40_0 .var "RESULT", 7 0;
E_000001f3704dcd20 .event anyedge, v000001f3704cb8a0_0;
S_000001f3704b0590 .scope module, "LogicalShift_" "LOGICALSHIFT" 3 26, 3 123 0, S_000001f3704b7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPERAND";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /INPUT 1 "SHIFTSIDE";
    .port_info 3 /OUTPUT 8 "RESULT";
v000001f3704cbd00_0 .net "OPERAND", 7 0, L_000001f3704ca5b0;  alias, 1 drivers
v000001f3704cbda0_0 .var "RESULT", 7 0;
v000001f3704cb1c0_0 .net "SHIFTAMOUNT", 7 0, v000001f37056a4c0_0;  alias, 1 drivers
v000001f3704cbee0_0 .net "SHIFTSIDE", 0 0, v000001f37056e6c0_0;  alias, 1 drivers
v000001f37056bbe0_0 .var/i "i", 31 0;
v000001f37056a560_0 .var "temp", 6 0;
v000001f37056b000_0 .var "tempOperand", 7 0;
S_000001f370487850 .scope module, "Or_" "OR" 3 25, 3 111 0, S_000001f3704b7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f37056ba00_0 .net "DATA1", 7 0, L_000001f3704ca5b0;  alias, 1 drivers
v000001f37056b1e0_0 .net "DATA2", 7 0, v000001f37056a4c0_0;  alias, 1 drivers
v000001f37056a060_0 .var "RESULT", 7 0;
S_000001f3704879e0 .scope module, "Rotate_" "ROTATE" 3 28, 3 180 0, S_000001f3704b7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPERAND";
    .port_info 1 /INPUT 8 "ROTATEAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f37056a9c0_0 .net "OPERAND", 7 0, L_000001f3704ca5b0;  alias, 1 drivers
v000001f37056a740_0 .var "RESULT", 7 0;
v000001f37056b3c0_0 .net "ROTATEAMOUNT", 7 0, v000001f37056a4c0_0;  alias, 1 drivers
v000001f37056b780_0 .var/i "k", 31 0;
v000001f37056af60_0 .var "temp", 6 0;
v000001f37056bb40_0 .var "tempLSB", 0 0;
v000001f37056bf00_0 .var "tempOperand", 7 0;
S_000001f370491f90 .scope module, "EXTENDOFFSET" "extend" 2 120, 2 361 0, S_000001f3704c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OFFSET";
    .port_info 1 /OUTPUT 32 "EXTENDEDOFFSET";
v000001f37056a880_0 .var "EXTENDEDOFFSET", 31 0;
v000001f37056b960_0 .net "OFFSET", 7 0, v000001f37056ea80_0;  1 drivers
E_000001f3704dd020 .event anyedge, v000001f37056b960_0;
S_000001f370492120 .scope module, "JUMPTO" "jump" 2 124, 2 353 0, S_000001f3704c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "CURRENTPC";
    .port_info 1 /OUTPUT 32 "TARGETPC";
    .port_info 2 /INPUT 32 "JUMPBY";
v000001f37056be60_0 .net "CURRENTPC", 31 0, v000001f37056b640_0;  alias, 1 drivers
v000001f37056a240_0 .net "JUMPBY", 31 0, L_000001f370572a40;  alias, 1 drivers
v000001f37056a920_0 .net "TARGETPC", 31 0, L_000001f3705727c0;  alias, 1 drivers
L_000001f3705727c0 .delay 32 (2,2,2) L_000001f3705727c0/d;
L_000001f3705727c0/d .arith/sum 32, v000001f37056b640_0, L_000001f370572a40;
S_000001f37047a730 .scope module, "MUX1" "mux" 2 110, 2 304 0, S_000001f3704c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001f37056a380_0 .net "DATA1", 7 0, v000001f370572ea0_0;  1 drivers
v000001f37056ace0_0 .net "DATA2", 7 0, L_000001f3704ca150;  alias, 1 drivers
v000001f37056a420_0 .var "OUTPUT", 7 0;
v000001f37056b320_0 .net "SELECT", 0 0, v000001f37056e760_0;  1 drivers
E_000001f3704dc720 .event anyedge, v000001f37056b320_0, v000001f37056a380_0, v000001f37056ace0_0;
S_000001f37047a8c0 .scope module, "MUX2" "mux" 2 112, 2 304 0, S_000001f3704c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001f37056b460_0 .net "DATA1", 7 0, v000001f37056e080_0;  1 drivers
v000001f37056ad80_0 .net "DATA2", 7 0, v000001f37056a420_0;  alias, 1 drivers
v000001f37056a4c0_0 .var "OUTPUT", 7 0;
v000001f37056ae20_0 .net "SELECT", 0 0, v000001f37056e3a0_0;  1 drivers
E_000001f3704dcc60 .event anyedge, v000001f37056ae20_0, v000001f37056b460_0, v000001f37056a420_0;
S_000001f37046ee10 .scope module, "MUX3" "mux_pc" 2 114, 2 321 0, S_000001f3704c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "JUMPSELECT";
    .port_info 3 /INPUT 1 "BEQSELECT";
    .port_info 4 /INPUT 1 "BNESELECT";
    .port_info 5 /INPUT 1 "ZEROSELECT";
    .port_info 6 /OUTPUT 32 "OUTPUT";
v000001f37056b0a0_0 .net "BEQSELECT", 0 0, v000001f37056f0c0_0;  1 drivers
v000001f37056b5a0_0 .net "BNESELECT", 0 0, v000001f37056f340_0;  1 drivers
v000001f37056ac40_0 .net "DATA1", 31 0, L_000001f3705727c0;  alias, 1 drivers
v000001f37056a600_0 .net "DATA2", 31 0, v000001f37056b640_0;  alias, 1 drivers
v000001f37056b280_0 .net "JUMPSELECT", 0 0, v000001f37056e620_0;  1 drivers
v000001f37056aec0_0 .var "OUTPUT", 31 0;
v000001f37056b140_0 .net "ZEROSELECT", 0 0, v000001f37056bdc0_0;  alias, 1 drivers
E_000001f3704dc1a0/0 .event anyedge, v000001f37056b280_0, v000001f37056a920_0, v000001f37056b0a0_0, v000001f37056bdc0_0;
E_000001f3704dc1a0/1 .event anyedge, v000001f37056b5a0_0, v000001f37056be60_0;
E_000001f3704dc1a0 .event/or E_000001f3704dc1a0/0, E_000001f3704dc1a0/1;
S_000001f37051ee00 .scope module, "NEXTPCVAl" "next_PC" 2 108, 2 343 0, S_000001f3704c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v000001f37056b500_0 .net "IN", 31 0, v000001f37056ebc0_0;  alias, 1 drivers
v000001f37056b640_0 .var "OUT", 31 0;
E_000001f3704dd060 .event anyedge, v000001f37056b500_0;
S_000001f37046efa0 .scope module, "REGISTER" "reg_file" 2 116, 4 8 0, S_000001f3704c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001f3704ca5b0/d .functor BUFZ 8, L_000001f370571aa0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001f3704ca5b0 .delay 8 (2,2,2) L_000001f3704ca5b0/d;
L_000001f3704ca150/d .functor BUFZ 8, L_000001f370571460, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001f3704ca150 .delay 8 (2,2,2) L_000001f3704ca150/d;
v000001f37056fc00_0 .net "CLK", 0 0, v000001f370572e00_0;  alias, 1 drivers
v000001f37056fca0_0 .net "IN", 7 0, v000001f37056b8c0_0;  alias, 1 drivers
v000001f37056f3e0_0 .net "INADDRESS", 2 0, v000001f37056f840_0;  1 drivers
v000001f37056e8a0_0 .net "OUT1", 7 0, L_000001f3704ca5b0;  alias, 1 drivers
v000001f37056f480_0 .net "OUT1ADDRESS", 2 0, v000001f37056e300_0;  1 drivers
v000001f37056fac0_0 .net "OUT2", 7 0, L_000001f3704ca150;  alias, 1 drivers
v000001f37056f660_0 .net "OUT2ADDRESS", 2 0, v000001f37056ee40_0;  1 drivers
v000001f37056fa20_0 .net "RESET", 0 0, v000001f370571820_0;  alias, 1 drivers
v000001f37056f020_0 .net "WRITE", 0 0, v000001f37056f160_0;  1 drivers
v000001f37056ff20_0 .net *"_ivl_0", 7 0, L_000001f370571aa0;  1 drivers
v000001f37056f700_0 .net *"_ivl_10", 4 0, L_000001f370572f40;  1 drivers
L_000001f3705730b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f37056fb60_0 .net *"_ivl_13", 1 0, L_000001f3705730b0;  1 drivers
v000001f37056fd40_0 .net *"_ivl_2", 4 0, L_000001f370571960;  1 drivers
L_000001f370573068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f37056e580_0 .net *"_ivl_5", 1 0, L_000001f370573068;  1 drivers
v000001f37056e260_0 .net *"_ivl_8", 7 0, L_000001f370571460;  1 drivers
v000001f37056e440_0 .var/i "i", 31 0;
v000001f37056f520 .array "register", 0 7, 7 0;
E_000001f3704dd0a0 .event posedge, v000001f37056fc00_0;
L_000001f370571aa0 .array/port v000001f37056f520, L_000001f370571960;
L_000001f370571960 .concat [ 3 2 0 0], v000001f37056e300_0, L_000001f370573068;
L_000001f370571460 .array/port v000001f37056f520, L_000001f370572f40;
L_000001f370572f40 .concat [ 3 2 0 0], v000001f37056ee40_0, L_000001f3705730b0;
S_000001f370570d10 .scope module, "SHIFT" "shift" 2 122, 2 376 0, S_000001f3704c8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "VALUE";
    .port_info 1 /OUTPUT 32 "SHIFTEDVALUE";
v000001f37056e940_0 .net/s "SHIFTEDVALUE", 31 0, L_000001f370572a40;  alias, 1 drivers
v000001f37056fde0_0 .net/s "VALUE", 31 0, v000001f37056a880_0;  alias, 1 drivers
v000001f37056f5c0_0 .net *"_ivl_2", 29 0, L_000001f370572720;  1 drivers
L_000001f3705730f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f37056fe80_0 .net *"_ivl_4", 1 0, L_000001f3705730f8;  1 drivers
L_000001f370572720 .part v000001f37056a880_0, 0, 30;
L_000001f370572a40 .concat [ 2 30 0 0], L_000001f3705730f8, L_000001f370572720;
    .scope S_000001f37051ee00;
T_0 ;
    %wait E_000001f3704dd060;
    %delay 1, 0;
    %load/vec4 v000001f37056b500_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001f37056b640_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f37047a730;
T_1 ;
    %wait E_000001f3704dc720;
    %load/vec4 v000001f37056b320_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f37056a420_0, 0;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v000001f37056a380_0;
    %assign/vec4 v000001f37056a420_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v000001f37056ace0_0;
    %assign/vec4 v000001f37056a420_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f37047a8c0;
T_2 ;
    %wait E_000001f3704dcc60;
    %load/vec4 v000001f37056ae20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f37056a4c0_0, 0;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001f37056b460_0;
    %assign/vec4 v000001f37056a4c0_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001f37056ad80_0;
    %assign/vec4 v000001f37056a4c0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f37046ee10;
T_3 ;
    %wait E_000001f3704dc1a0;
    %load/vec4 v000001f37056b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001f37056ac40_0;
    %store/vec4 v000001f37056aec0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f37056b0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001f37056b140_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001f37056ac40_0;
    %store/vec4 v000001f37056aec0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001f37056b5a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v000001f37056b140_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000001f37056ac40_0;
    %store/vec4 v000001f37056aec0_0, 0, 32;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000001f37056a600_0;
    %store/vec4 v000001f37056aec0_0, 0, 32;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f37046efa0;
T_4 ;
    %wait E_000001f3704dd0a0;
    %load/vec4 v000001f37056f020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001f37056f3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v000001f37056fca0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001f37056f520, 0, 4;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v000001f37056fca0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001f37056f520, 0, 4;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v000001f37056fca0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001f37056f520, 0, 4;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v000001f37056fca0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001f37056f520, 0, 4;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v000001f37056fca0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001f37056f520, 0, 4;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v000001f37056fca0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001f37056f520, 0, 4;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v000001f37056fca0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001f37056f520, 0, 4;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v000001f37056fca0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001f37056f520, 0, 4;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.0 ;
    %load/vec4 v000001f37056fa20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f37056e440_0, 0, 32;
T_4.13 ;
    %load/vec4 v000001f37056e440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.14, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001f37056e440_0;
    %store/vec4a v000001f37056f520, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f37056e440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f37056e440_0, 0, 32;
    %jmp T_4.13;
T_4.14 ;
T_4.11 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f3704b0400;
T_5 ;
    %wait E_000001f3704dcd20;
    %delay 1, 0;
    %load/vec4 v000001f3704cbbc0_0;
    %store/vec4 v000001f3704cbe40_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f3704b80f0;
T_6 ;
    %wait E_000001f3704dcbe0;
    %delay 2, 0;
    %load/vec4 v000001f3704cb580_0;
    %load/vec4 v000001f3704cb8a0_0;
    %add;
    %store/vec4 v000001f3704cb800_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f370482110;
T_7 ;
    %wait E_000001f3704dcbe0;
    %delay 1, 0;
    %load/vec4 v000001f3704cba80_0;
    %load/vec4 v000001f3704cb620_0;
    %and;
    %store/vec4 v000001f3704cb3a0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f370487850;
T_8 ;
    %wait E_000001f3704dcbe0;
    %delay 1, 0;
    %load/vec4 v000001f37056ba00_0;
    %load/vec4 v000001f37056b1e0_0;
    %or;
    %store/vec4 v000001f37056a060_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f3704b0590;
T_9 ;
    %wait E_000001f3704dcbe0;
    %delay 1, 0;
    %load/vec4 v000001f3704cbd00_0;
    %store/vec4 v000001f37056b000_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f37056bbe0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f37056bbe0_0;
    %load/vec4 v000001f3704cb1c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v000001f3704cbee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001f37056b000_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001f37056a560_0, 0, 7;
    %load/vec4 v000001f37056a560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f3704cbda0_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f3704cbda0_0, 4, 1;
    %load/vec4 v000001f3704cbda0_0;
    %store/vec4 v000001f37056b000_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001f37056b000_0;
    %parti/s 7, 1, 2;
    %store/vec4 v000001f37056a560_0, 0, 7;
    %load/vec4 v000001f37056a560_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f3704cbda0_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f3704cbda0_0, 4, 1;
    %load/vec4 v000001f3704cbda0_0;
    %store/vec4 v000001f37056b000_0, 0, 8;
T_9.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f37056bbe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f37056bbe0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f3704822a0;
T_10 ;
    %wait E_000001f3704dcbe0;
    %delay 1, 0;
    %load/vec4 v000001f3704cbf80_0;
    %store/vec4 v000001f3704cbb20_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f3704cbc60_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001f3704cbc60_0;
    %load/vec4 v000001f3704cb9e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v000001f3704cbb20_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001f3704cbb20_0;
    %parti/s 7, 1, 2;
    %store/vec4 v000001f3704cb120_0, 0, 7;
    %load/vec4 v000001f3704cb120_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f3704cb760_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f3704cb760_0, 4, 1;
    %load/vec4 v000001f3704cb760_0;
    %store/vec4 v000001f3704cbb20_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001f3704cbb20_0;
    %parti/s 7, 1, 2;
    %store/vec4 v000001f3704cb120_0, 0, 7;
    %load/vec4 v000001f3704cb120_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f3704cb760_0, 4, 7;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f3704cb760_0, 4, 1;
    %load/vec4 v000001f3704cb760_0;
    %store/vec4 v000001f3704cbb20_0, 0, 8;
T_10.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f3704cbc60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f3704cbc60_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001f3704879e0;
T_11 ;
    %wait E_000001f3704dcbe0;
    %delay 1, 0;
    %load/vec4 v000001f37056a9c0_0;
    %store/vec4 v000001f37056bf00_0, 0, 8;
    %load/vec4 v000001f37056a9c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001f37056bb40_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f37056b780_0, 0, 32;
T_11.0 ;
    %load/vec4 v000001f37056b780_0;
    %load/vec4 v000001f37056b3c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v000001f37056bf00_0;
    %parti/s 7, 1, 2;
    %store/vec4 v000001f37056af60_0, 0, 7;
    %load/vec4 v000001f37056af60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f37056a740_0, 4, 7;
    %load/vec4 v000001f37056bb40_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f37056a740_0, 4, 1;
    %load/vec4 v000001f37056a740_0;
    %store/vec4 v000001f37056bf00_0, 0, 8;
    %load/vec4 v000001f37056a740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001f37056bb40_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f37056b780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f37056b780_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001f3704b7f60;
T_12 ;
    %wait E_000001f3704dcf20;
    %load/vec4 v000001f37056a100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056bdc0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056bdc0_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001f3704b7f60;
T_13 ;
    %wait E_000001f3704dc560;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056bd20_0, 0, 1;
    %load/vec4 v000001f37056aba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056bd20_0, 0, 1;
    %jmp T_13.8;
T_13.0 ;
    %load/vec4 v000001f37056a6a0_0;
    %store/vec4 v000001f37056b8c0_0, 0, 8;
    %jmp T_13.8;
T_13.1 ;
    %load/vec4 v000001f37056a100_0;
    %store/vec4 v000001f37056b8c0_0, 0, 8;
    %jmp T_13.8;
T_13.2 ;
    %load/vec4 v000001f37056baa0_0;
    %store/vec4 v000001f37056b8c0_0, 0, 8;
    %jmp T_13.8;
T_13.3 ;
    %load/vec4 v000001f37056a1a0_0;
    %store/vec4 v000001f37056b8c0_0, 0, 8;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v000001f37056a7e0_0;
    %store/vec4 v000001f37056b8c0_0, 0, 8;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v000001f37056b820_0;
    %store/vec4 v000001f37056b8c0_0, 0, 8;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v000001f37056ab00_0;
    %store/vec4 v000001f37056b8c0_0, 0, 8;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %load/vec4 v000001f37056bd20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.9, 4;
    %vpi_call 3 66 "$display", "Invalid OP code.." {0 0 0};
    %vpi_call 3 67 "$finish" {0 0 0};
T_13.9 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001f370491f90;
T_14 ;
    %wait E_000001f3704dd020;
    %load/vec4 v000001f37056b960_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f37056a880_0, 4, 8;
    %load/vec4 v000001f37056b960_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f37056a880_0, 4, 24;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f37056a880_0, 4, 24;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001f3704c8d90;
T_15 ;
    %wait E_000001f3704dd0a0;
    %delay 1, 0;
    %load/vec4 v000001f37056f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f37056ebc0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f3704c8d90;
T_16 ;
    %wait E_000001f3704dd0a0;
    %delay 1, 0;
    %load/vec4 v000001f37056ef80_0;
    %assign/vec4 v000001f37056ebc0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f3704c8d90;
T_17 ;
    %wait E_000001f3704dcfe0;
    %delay 1, 0;
    %load/vec4 v000001f37056eb20_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000001f370572ea0_0, 0, 8;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001f3704c8d90;
T_18 ;
    %wait E_000001f3704dcaa0;
    %load/vec4 v000001f37056eda0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001f37056e120_0, 0, 8;
    %load/vec4 v000001f37056eda0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v000001f37056f840_0, 0, 3;
    %load/vec4 v000001f37056eda0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000001f37056e300_0, 0, 3;
    %load/vec4 v000001f37056eda0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000001f37056ee40_0, 0, 3;
    %load/vec4 v000001f37056eda0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001f37056e080_0, 0, 8;
    %load/vec4 v000001f37056eda0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001f37056ea80_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v000001f37056e120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %jmp T_18.13;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f37056f340_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f37056f7a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f37056f160_0, 0, 1;
    %jmp T_18.13;
T_18.13 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001f3704e1160;
T_19 ;
    %wait E_000001f3704dd060;
    %delay 2, 0;
    %load/vec4 v000001f370572860_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f370571be0, 4;
    %load/vec4 v000001f370572860_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f370571be0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f370572860_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f370571be0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001f370572860_0;
    %load/vec4a v000001f370571be0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f3705724a0_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001f3704e1160;
T_20 ;
    %pushi/vec4 9, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 100728832, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 65540, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 65546, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 117506304, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 131081, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 117506560, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 50528257, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 33751041, 0, 32;
    %split/vec4 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 151257346, 0, 32;
    %split/vec4 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 168100354, 0, 32;
    %split/vec4 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 184615939, 0, 32;
    %split/vec4 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 393219, 0, 32;
    %split/vec4 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 458760, 0, 32;
    %split/vec4 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %pushi/vec4 201785859, 0, 32;
    %split/vec4 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f370571be0, 4, 0;
    %end;
    .thread T_20;
    .scope S_000001f3704e1160;
T_21 ;
    %vpi_call 2 68 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f3704e1160, &A<v000001f37056f520, 0>, &A<v000001f37056f520, 1>, &A<v000001f37056f520, 2>, &A<v000001f37056f520, 3>, &A<v000001f37056f520, 4>, &A<v000001f37056f520, 5>, &A<v000001f37056f520, 6>, &A<v000001f37056f520, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f370572e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f370571820_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f370571820_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f370571820_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_000001f3704e1160;
T_22 ;
    %delay 4, 0;
    %load/vec4 v000001f370572e00_0;
    %inv;
    %store/vec4 v000001f370572e00_0, 0, 1;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.V";
    "./Reg_file.v";
