SuppressedMessagedIDs: MT530;MT420;Implementation;Compile;RootName:lzy_74HC194
HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lzy_SSD1
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal S[7:0]; possible missing assignment in an if or case statement.||lzy_SSD1.srr(35);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/35||lzy_slc.v(72);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\hdl\lzy_slc.v'/linenumber/72
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S[7] is reduced to a combinational gate by constant propagation.||lzy_SSD1.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/105||lzy_slc.v(72);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v'/linenumber/72
Implementation;Synthesis|| MT530 ||@W:Found inferred clock lzy_SSD1|Clk which controls 2 sequential elements including _counter_0.Q[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||lzy_SSD1.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/120||lzy_slc.v(114);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v'/linenumber/114
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S[0] is reduced to a combinational gate by constant propagation.||lzy_SSD1.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/170||lzy_slc.v(72);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v'/linenumber/72
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S[1] is reduced to a combinational gate by constant propagation.||lzy_SSD1.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/171||lzy_slc.v(72);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v'/linenumber/72
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S[2] is reduced to a combinational gate by constant propagation.||lzy_SSD1.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/172||lzy_slc.v(72);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v'/linenumber/72
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S[3] is reduced to a combinational gate by constant propagation.||lzy_SSD1.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/173||lzy_slc.v(72);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v'/linenumber/72
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S[4] is reduced to a combinational gate by constant propagation.||lzy_SSD1.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/174||lzy_slc.v(72);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v'/linenumber/72
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S[5] is reduced to a combinational gate by constant propagation.||lzy_SSD1.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/175||lzy_slc.v(72);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v'/linenumber/72
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S[6] is reduced to a combinational gate by constant propagation.||lzy_SSD1.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/176||lzy_slc.v(72);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v'/linenumber/72
Implementation;Synthesis|| MT420 ||@W:Found inferred clock lzy_SSD1|Clk with period 10.00ns. Please declare a user-defined clock on object "p:Clk"||lzy_SSD1.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/255||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lzy_SSD1.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/271||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lzy_SSD1.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD1.srr'/linenumber/273||null;null
Implementation;Compile;RootName:lzy_SSD1
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||lzy_SSD1_compile_log.rpt;liberoaction://open_report/file/lzy_SSD1_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:lzy_SSD1
