--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 01 12:39:13 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk6 [get_nets sampled_modebutton]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 96.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i0  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.364ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              i1163_1_lut
Route         1   e 0.941                                  state_1__N_196[0]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 96.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.364ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              \statemachine/i1375_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_196[1]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 96.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i1  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.437ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      3.437ns data_path \statemachine/state_i1 to \statemachine/state_i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.403ns

 Path Details: \statemachine/state_i1 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i1 (from sampled_modebutton)
Route         7   e 1.559                                  SMstate[1]
LUT4        ---     0.493              B to Z              \statemachine/i1375_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_196[1]
                  --------
                    3.437  (27.3% logic, 72.7% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk5 [get_nets clk_debug]
            472 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 90.230ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0  (to clk_debug +)

   Delay:                   9.485ns  (25.5% logic, 74.5% route), 5 logic levels.

 Constraint Details:

      9.485ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 90.230ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         6   e 1.515                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_156
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9429
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_3_lut_rep_106_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9379
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i3_4_lut_adj_151
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n8798
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_2_lut_3_lut_3_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/clk[0]_N_keep_enable_66
                  --------
                    9.485  (25.5% logic, 74.5% route), 5 logic levels.


Passed:  The following path meets requirements by 90.230ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1  (to clk_debug +)

   Delay:                   9.485ns  (25.5% logic, 74.5% route), 5 logic levels.

 Constraint Details:

      9.485ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 90.230ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         6   e 1.515                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_156
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9429
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_3_lut_rep_106_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9379
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i3_4_lut_adj_151
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n8798
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_2_lut_3_lut_3_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/clk[0]_N_keep_enable_66
                  --------
                    9.485  (25.5% logic, 74.5% route), 5 logic levels.


Passed:  The following path meets requirements by 90.230ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2  (to clk_debug +)

   Delay:                   9.485ns  (25.5% logic, 74.5% route), 5 logic levels.

 Constraint Details:

      9.485ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 90.230ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         6   e 1.515                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_156
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9429
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_3_lut_rep_106_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9379
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i3_4_lut_adj_151
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n8798
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_2_lut_3_lut_3_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/clk[0]_N_keep_enable_66
                  --------
                    9.485  (25.5% logic, 74.5% route), 5 logic levels.

Report: 9.770 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \POPtimers/freepcounter/trigger]
            644 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.175ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.665ns  (58.8% logic, 41.2% route), 9 logic levels.

 Constraint Details:

      6.665ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.175ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route        10   e 1.662                                  reveal_ist_27_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_747_1245_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8296
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_747_1245_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8297
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_747_1245_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8298
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_747_1245_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n3362
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1376_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8203
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1376_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8204
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1376_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8205
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1376_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_154[15]
                  --------
                    6.665  (58.8% logic, 41.2% route), 9 logic levels.


Passed:  The following path meets requirements by 93.175ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.665ns  (58.8% logic, 41.2% route), 9 logic levels.

 Constraint Details:

      6.665ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.175ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route        10   e 1.662                                  reveal_ist_27_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_747_1245_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8296
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_747_1245_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n3366
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_1376_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8201
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1376_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8202
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1376_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8203
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1376_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8204
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1376_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8205
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1376_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_154[15]
                  --------
                    6.665  (58.8% logic, 41.2% route), 9 logic levels.


Passed:  The following path meets requirements by 93.175ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.665ns  (58.8% logic, 41.2% route), 9 logic levels.

 Constraint Details:

      6.665ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.175ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route        10   e 1.662                                  reveal_ist_27_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_747_1245_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8296
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_747_1245_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8297
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_747_1245_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n3364
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1376_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8202
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1376_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8203
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1376_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8204
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1376_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8205
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1376_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_154[15]
                  --------
                    6.665  (58.8% logic, 41.2% route), 9 logic levels.

Report: 6.825 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets \TinyFPGA_A2_reveal_coretop_instance/jtck[0]]
            855 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 83.281ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  16.559ns  (30.7% logic, 69.3% route), 12 logic levels.

 Constraint Details:

     16.559ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 83.281ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        35   e 2.102                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_rep_160
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9433
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6470_3_lut_rep_128_4_lut
Route        14   e 1.807                                  n9401
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6471_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8883
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i41_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_509
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6472
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_507
MUXL5       ---     0.233             D1 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_I_16
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_506
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6590_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9004
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6591
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_N_467
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4103_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_124
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8472
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4106_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_371[0]
                  --------
                   16.559  (30.7% logic, 69.3% route), 12 logic levels.


Passed:  The following path meets requirements by 83.284ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  16.556ns  (30.7% logic, 69.3% route), 12 logic levels.

 Constraint Details:

     16.556ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 83.284ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        33   e 2.099                                  addr[1]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_rep_160
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9433
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6470_3_lut_rep_128_4_lut
Route        14   e 1.807                                  n9401
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6471_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8883
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i41_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_509
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6472
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_507
MUXL5       ---     0.233             D1 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_I_16
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_506
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6590_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9004
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6591
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_N_467
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4103_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_124
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8472
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4106_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_371[0]
                  --------
                   16.556  (30.7% logic, 69.3% route), 12 logic levels.


Passed:  The following path meets requirements by 83.596ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  16.244ns  (31.3% logic, 68.7% route), 12 logic levels.

 Constraint Details:

     16.244ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 83.596ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        15   e 1.869                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[9]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_3_lut_4_lut_adj_123
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n4265
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6470_3_lut_rep_128_4_lut
Route        14   e 1.807                                  n9401
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6471_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8883
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i41_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_509
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6472
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_507
MUXL5       ---     0.233             D1 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_I_16
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_506
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6590_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9004
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6591
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_N_467
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4103_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_124
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8472
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4106_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_371[0]
                  --------
                   16.244  (31.3% logic, 68.7% route), 12 logic levels.

Report: 16.719 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets clk_2M5]
            845 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 41.105ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i1  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_57  (to clk_2M5 +)

   Delay:                   8.735ns  (45.3% logic, 54.7% route), 12 logic levels.

 Constraint Details:

      8.735ns data_path \POPtimers/gatedcount_i1 to MW_output_57 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 41.105ns

 Path Details: \POPtimers/gatedcount_i1 to MW_output_57

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i1 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_504_add_2_2
Route         1   e 0.020                                  \POPtimers/MW3/n8223
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_4
Route         1   e 0.020                                  \POPtimers/MW3/n8224
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_6
Route         1   e 0.020                                  \POPtimers/MW3/n8225
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_8
Route         1   e 0.020                                  \POPtimers/MW3/n8226
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_10
Route         1   e 0.020                                  \POPtimers/MW3/n8227
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_12
Route         1   e 0.020                                  \POPtimers/MW3/n8228
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_14
Route         1   e 0.020                                  \POPtimers/MW3/n8229
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_16
Route         1   e 0.020                                  \POPtimers/MW3/n8230
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_504_add_2_cout
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  debug_2_c
                  --------
                    8.735  (45.3% logic, 54.7% route), 12 logic levels.


Passed:  The following path meets requirements by 41.105ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i1  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_57  (to clk_2M5 +)

   Delay:                   8.735ns  (45.3% logic, 54.7% route), 12 logic levels.

 Constraint Details:

      8.735ns data_path \POPtimers/gatedcount_i1 to MW_output_57 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 41.105ns

 Path Details: \POPtimers/gatedcount_i1 to MW_output_57

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i1 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_506_add_2_2
Route         1   e 0.020                                  \POPtimers/MW4/n8269
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_506_add_2_4
Route         1   e 0.020                                  \POPtimers/MW4/n8270
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_506_add_2_6
Route         1   e 0.020                                  \POPtimers/MW4/n8271
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_506_add_2_8
Route         1   e 0.020                                  \POPtimers/MW4/n8272
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_506_add_2_10
Route         1   e 0.020                                  \POPtimers/MW4/n8273
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_506_add_2_12
Route         1   e 0.020                                  \POPtimers/MW4/n8274
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_506_add_2_14
Route         1   e 0.020                                  \POPtimers/MW4/n8275
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_506_add_2_16
Route         1   e 0.020                                  \POPtimers/MW4/n8276
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_506_add_2_cout
Route         1   e 0.941                                  \POPtimers/n1051
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  debug_2_c
                  --------
                    8.735  (45.3% logic, 54.7% route), 12 logic levels.


Passed:  The following path meets requirements by 41.144ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3IX    D              MW_output_57  (to clk_2M5 +)

   Delay:                   8.696ns  (45.5% logic, 54.5% route), 12 logic levels.

 Constraint Details:

      8.696ns data_path \POPtimers/gatedcount_i0 to MW_output_57 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 41.144ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_57

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         7   e 1.559                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_504_add_2_2
Route         1   e 0.020                                  \POPtimers/MW3/n8223
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_4
Route         1   e 0.020                                  \POPtimers/MW3/n8224
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_6
Route         1   e 0.020                                  \POPtimers/MW3/n8225
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_8
Route         1   e 0.020                                  \POPtimers/MW3/n8226
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_10
Route         1   e 0.020                                  \POPtimers/MW3/n8227
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_12
Route         1   e 0.020                                  \POPtimers/MW3/n8228
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_14
Route         1   e 0.020                                  \POPtimers/MW3/n8229
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_504_add_2_16
Route         1   e 0.020                                  \POPtimers/MW3/n8230
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_504_add_2_cout
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_38
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  debug_2_c
                  --------
                    8.696  (45.5% logic, 54.5% route), 12 logic levels.

Report: 8.895 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets \POPtimers/piecounter/trigger]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.062ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.778ns  (60.2% logic, 39.8% route), 10 logic levels.

 Constraint Details:

      6.778ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.062ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_61_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_743_1243_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8193
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_743_1243_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8194
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_743_1243_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8195
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_743_1243_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n3347
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1375_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8330
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1375_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8331
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1375_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8332
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1375_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8333
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1375_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_119[15]
                  --------
                    6.778  (60.2% logic, 39.8% route), 10 logic levels.


Passed:  The following path meets requirements by 93.062ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.778ns  (60.2% logic, 39.8% route), 10 logic levels.

 Constraint Details:

      6.778ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.062ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_61_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_743_1243_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8193
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_743_1243_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8194
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_743_1243_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8195
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_743_1243_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8196
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_743_1243_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n3344
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1375_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8331
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1375_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8332
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1375_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8333
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1375_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_119[15]
                  --------
                    6.778  (60.2% logic, 39.8% route), 10 logic levels.


Passed:  The following path meets requirements by 93.062ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.778ns  (60.2% logic, 39.8% route), 10 logic levels.

 Constraint Details:

      6.778ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.062ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_61_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_743_1243_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8193
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_743_1243_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8194
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_743_1243_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n3348
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1375_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8329
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1375_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8330
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1375_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8331
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1375_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8332
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1375_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8333
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1375_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_119[15]
                  --------
                    6.778  (60.2% logic, 39.8% route), 10 logic levels.

Report: 6.938 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk6 [get_nets sampled_modebutton]      |   100.000 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk5 [get_nets clk_debug]               |   100.000 ns|     9.770 ns|     5  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   100.000 ns|     6.825 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |   100.000 ns|    16.719 ns|    12  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets clk_2M5]                 |   100.000 ns|    17.790 ns|    12  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   100.000 ns|     6.938 ns|    10  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  6276 paths, 1076 nets, and 2742 connections (65.4% coverage)


Peak memory: 76185600 bytes, TRCE: 6414336 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 
