
 add_fsm_encoding \
       {pcie_7x_0_core_top_pipe_reset.fsm} \
       { }  \
       {{00000 000000000000001000} {00001 000000000000000010} {00010 000000000000000001} {00011 000000000010000000} {00100 000000000100000000} {00101 000000000000010000} {00110 000000000000100000} {00111 000000000001000000} {01000 000000010000000000} {01001 000000100000000000} {01010 000001000000000000} {01011 000010000000000000} {01100 000000001000000000} {01101 000100000000000000} {01110 001000000000000000} {01111 010000000000000000} {10000 100000000000000000} }

 add_fsm_encoding \
       {pcie_7x_0_core_top_qpll_reset.fsm} \
       { }  \
       {{0001 0001} {0010 0000} {0011 0010} {0100 0011} {0101 0100} {0110 0101} {0111 0111} {1000 1000} {1001 1001} {1010 1010} {1011 0110} {1100 1011} }

 add_fsm_encoding \
       {pcie_7x_0_core_top_rxeq_scan.fsm} \
       { }  \
       {{0000 000001} {0001 000010} {0010 001000} {0100 010000} {1000 100000} }

 add_fsm_encoding \
       {pcie_7x_0_core_top_pipe_eq.fsm_tx} \
       { }  \
       {{000000 00000001} {000001 00000010} {000010 00001000} {000100 00010000} {001000 10000000} {010000 00100000} {100000 01000000} }

 add_fsm_encoding \
       {pcie_7x_0_core_top_pipe_eq.fsm_rx} \
       { }  \
       {{000000 000} {000001 001} {000010 010} {000100 011} {001000 101} {010000 110} {100000 100} }

 add_fsm_encoding \
       {BCHEncoderDataChannel.rCurState} \
       { }  \
       {{000 000} {001 001} {010 011} {011 010} {110 100} }

 add_fsm_encoding \
       {ScrambleDecoder.rCurState} \
       { }  \
       {{000 000010} {001 001000} {010 000100} {011 010000} {110 100000} }

 add_fsm_encoding \
       {ScrambleEncoder.rCurState} \
       { }  \
       {{000 000010} {001 001000} {010 000100} {011 010000} {110 100000} }

 add_fsm_encoding \
       {Dispatcher__xdcDup__1.rCurState} \
       { }  \
       {{000 000} {001 001} {010 011} {011 010} {100 111} {101 110} {110 100} {111 101} }

 add_fsm_encoding \
       {Dispatcher.rCurState} \
       { }  \
       {{000 000} {001 001} {010 011} {011 010} {100 111} {101 110} {110 100} {111 101} }

 add_fsm_encoding \
       {NPCG_Toggle_BNC_B_erase.rCurState} \
       { }  \
       {{0000 0000000010} {0001 0000000100} {0010 0000010000} {0011 0000001000} {0100 0100000000} {0101 0010000000} {0110 0000100000} {0111 0001000000} {1100 1000000000} }

 add_fsm_encoding \
       {NPCG_Toggle_BNC_P_program.rCurState} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0011} {0011 0010} {0100 0111} {0101 0110} {0110 0100} {0111 0101} {1010 1100} {1011 1101} {1100 1000} {1101 1001} {1110 1011} {1111 1010} }

 add_fsm_encoding \
       {NPCG_Toggle_BNC_P_read_DT00h.rCurState} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0011} {0011 0010} {0100 0111} {0101 0110} {0110 0100} {0111 0101} {1100 1000} {1101 1001} {1111 1010} }

 add_fsm_encoding \
       {NPCG_Toggle_BNC_P_read_AW30h.rCurState} \
       { }  \
       {{0000 000000000010} {0001 000000000100} {0010 000000010000} {0011 000000001000} {0100 000100000000} {0101 000010000000} {0110 000000100000} {0111 000001000000} {1100 001000000000} {1101 010000000000} {1111 100000000000} }

 add_fsm_encoding \
       {NPM_Toggle_DO_tADL_DDR100.rDTO_cur_state} \
       { }  \
       {{000000001 00000000100} {000000010 00000000010} {000000100 00000001000} {000001000 00000010000} {000010000 00000100000} {000100000 00001000000} {001000000 00010000000} {010000000 00100000000} {100000000 01000000000} {110000000 10000000000} }

 add_fsm_encoding \
       {axi_dwidth_converter_v2_1_w_upsizer_pktfifo.mi_state} \
       { }  \
       {{000 000} {001 001} {010 011} {011 010} {100 111} {101 110} {110 100} {111 101} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo.state} \
       { }  \
       {{00 01000} {01 10000} {10 00010} {11 00100} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0.state} \
       { }  \
       {{00 01000} {01 10000} {10 00010} {11 00100} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1.state} \
       { }  \
       {{00 01000} {01 10000} {10 00010} {11 00100} }
