library verilog;
use verilog.vl_types.all;
entity ex_shift_reg is
    port(
        lvds_clk        : in     vl_logic;
        rst_n           : in     vl_logic;
        lvds_d          : in     vl_logic;
        o_lvds_d        : out    vl_logic_vector(7 downto 0)
    );
end ex_shift_reg;
