==18068== Cachegrind, a cache and branch-prediction profiler
==18068== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==18068== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==18068== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==18068== 
--18068-- warning: L3 cache found, using its data for the LL simulation.
--18068-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--18068-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==18068== 
==18068== I   refs:      33,946,172,953
==18068== I1  misses:             5,297
==18068== LLi misses:             5,291
==18068== I1  miss rate:           0.00%
==18068== LLi miss rate:           0.00%
==18068== 
==18068== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==18068== D1  misses:         1,637,144  (      941,947 rd   +       695,197 wr)
==18068== LLd misses:           269,644  (      154,730 rd   +       114,914 wr)
==18068== D1  miss rate:            0.0% (          0.0%     +           0.0%  )
==18068== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==18068== 
==18068== LL refs:            1,642,441  (      947,244 rd   +       695,197 wr)
==18068== LL misses:            274,935  (      160,021 rd   +       114,914 wr)
==18068== LL miss rate:             0.0% (          0.0%     +           0.0%  )
