<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="The RISC-V port for the R3 kernel."><title>r3_port_riscv - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../static.files/rustdoc-fbd14db5c88ed452.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="r3_port_riscv" data-themes="" data-resource-suffix="" data-rustdoc-version="1.70.0-nightly (2036fdd24 2023-03-27)" data-search-js="search-bc5a112813b5d712.js" data-settings-js="settings-f0c5c39777a9a2f6.js" data-settings-css="settings-0bcba95ff279c1db.css" data-theme-light-css="light-db279b6232be9c13.css" data-theme-dark-css="dark-cf923f49f397b216.css" data-theme-ayu-css="ayu-be46fdc453a55015.css" ></div><script src="../static.files/storage-d4a1a279bad1a0c0.js"></script><script defer src="../crates.js"></script><script defer src="../static.files/main-9ade54abd4bd73c8.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../static.files/light-db279b6232be9c13.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../static.files/dark-cf923f49f397b216.css"><link rel="stylesheet" href="../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-2c020d218678b618.svg"><style type="text/css">
/* Cover image, something that is definitely relevant to the subject */
.distractor {
    margin: 0 auto;
    max-width: 600px;
}
.distractor > a {
    display: block;
    background-size: cover;
    /* background: ...; — specified by inline style */
    /* padding-bottom: ...; — specified by inline style */
}

/* #![doc(html_logo_url = ...)] */
body.theme-dark .logo-container > img[src$="logo-small.svg"] {
    filter: brightness(0) invert(1) brightness(0.9);
}
body.theme-ayu .logo-container > img[src$="logo-small.svg"] {
    filter: brightness(0) invert(1) brightness(0.85);
}

/* Table of contents */
.toc-header + ul {
    background: rgba(128, 128, 128, 0.1);
    margin: 1em 0; padding: 1em;
    width: 40%;
    min-width: 280px;
    border: 1px solid rgba(128, 128, 128, 0.2);
    font-family: 'Fira Sans'; /* The UI/heading font of rustdoc */
    font-size: 95%;
}
.toc-header + ul::before {
    content: "Contents";
    font-weight: bold;
}
.toc-header + ul ul { margin-bottom: 0; }
.toc-header + ul li { list-style: none; }

/* Poor man's admonition
 *
 * # Usage
 *
 * ## Normal
 *
 *     <div class="admonition-follows"></div>
 *
 *     > **Title:** lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum
 *     > lorem ipsum
 *
 * ## Collapsible
 *
 *     <div class="admonition-follows"></div>
 *
 *     > <details>
 *     > <summary>Title</summary>
 *     >
 *     > lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum
 *     >
 *     > </details>
 */
.admonition-follows + blockquote {
    background: rgba(128, 128, 128, 0.1) !important;
    margin: 1em !important; padding: 1em 1em 0 !important;
    color: inherit !important; overflow: hidden;
}
.admonition-follows + blockquote::after { /* collapsible padding */
    content: ""; display: block; margin-top: 1em;
}

.admonition-follows + blockquote summary {
    cursor: pointer;
    will-change: opacity;
    user-select: none;
    -webkit-user-select: none;
    font-weight: bold;
}
.admonition-follows + blockquote summary:not([open]):not(:hover) {
    opacity: 0.5;
}
.admonition-follows + blockquote summary + * {
    margin-top: 1em;
}

/* Display a warning if some Cargo features are disabled. */
.disabled-feature-warning > p > span:before { content: "Warning:"; font-weight: bold; }
.disabled-feature-warning > p > span:after { content: " This documentation was built without a "; }
.disabled-feature-warning > p > code:before { content: "--all-features"; }
.disabled-feature-warning > p:after { content: " build option. Some items might be missing."; }

/* Center an inline image
 *
 * # Usage
 *
 *    <span class="center">![kernel-traits]</span>
 *
 *    [kernel-traits]: data:image/svg+xml;base64,< super long base64 data >
 *
 * The image wouldn't render if `![kernel-traits]` were wrapped with `<center>`
 * because the Markdown processor doesn't do Markdown processing inside a block
 * element. On the other hand, it thinks `<span>` is an inline element (by
 * default), so markups inside `<span>` are processed.
 *
 * For diagrams processed by `::svgbobdoc`, just use `<center>`.
 */
span.center {
    display: block;
    text-align: center;
}

/* Add margins to SvgBob images */
span.center img, center img {
    border: 10px solid white;
    background: white;
}

/* Auto-invert SvgBob images in a dark theme */
body.theme-dark span.center img, body.theme-dark center img {
    filter: invert(88%);
}

body.theme-ayu span.center img, body.theme-ayu center img {
    filter: invert(89%) sepia(90%) hue-rotate(180deg);
}

/* FIXME: rustdoc's intra-doc processor generates a warning when it encounters a
   bracketed text with an unknown link target. This misfires for CSS attribute
   selectors. Make rustdoc happy by defining a fake link target. I'm not sure if
   it's worth reporting.

[open]: #dummy

*/
</style>
<script type="application/javascript">
<!--
// Monitors the current rustdoc theme and adds `.theme-NAME` to `<body>`
function initThemeMonitor() {
    if (typeof switchTheme !== 'function' ||
        typeof themeStyle !== 'object' ||
        typeof document.body.classList === 'undefined')
    {
        // Something is wrong, don't do anything
        return;
    }

    var currentClassName = null;
    function onApplyTheme(name) {
        if (currentClassName != null) {
            document.body.classList.remove(currentClassName);
        }
        currentClassName = "theme-" + name;
        document.body.classList.add(currentClassName);
    }

    var match = themeStyle.href.match(/\/([a-z]+)(-[-a-zA-Z0-9.]*)?\.css$/);
    var currentStyle = (match && match[1]) || "light";
    onApplyTheme(currentStyle);

    // Intercept calls to `switchTheme`
    var originalSwitchTheme = switchTheme;
    switchTheme = function (_0, _1, newTheme) {
        onApplyTheme(newTheme);
        originalSwitchTheme.apply(this, arguments);
    };
}

if (document.readyState === 'interactive' || document.readyState === 'complete') {
    initThemeMonitor();
} else {
    document.addEventListener('DOMContentLoaded', initThemeMonitor);
}
-->
</script>
</head><body class="rustdoc mod crate"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../r3_port_riscv/index.html"><img src="https://r3-os.github.io/r3/logo-small.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../r3_port_riscv/index.html"><img src="https://r3-os.github.io/r3/logo-small.svg" alt="logo"></a><h2 class="location"><a href="#">Crate r3_port_riscv</a></h2><div class="sidebar-elems"><ul class="block"><li class="version">Version 0.3.1</li><li><a id="all-types" href="all.html">All Items</a></li></ul><section><ul class="block"><li><a href="#modules">Modules</a></li><li><a href="#macros">Macros</a></li><li><a href="#constants">Constants</a></li><li><a href="#traits">Traits</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Crate <a class="mod" href="#">r3_port_riscv</a><button id="copy-path" title="Copy item path to clipboard"><img src="../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../src/r3_port_riscv/lib.rs.html#1-284">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>The RISC-V port for <a href="../r3_kernel/index.html" title="mod r3_kernel">the R3 kernel</a>.</p>
<h2 id="startup-code"><a href="#startup-code">Startup code</a></h2>
<p><a href="macro.use_rt.html" title="macro r3_port_riscv::use_rt"><code>use_rt!</code></a> hooks up the entry points (<a href="trait.EntryPoint.html" title="trait r3_port_riscv::EntryPoint"><code>EntryPoint</code></a>) using <code>#[</code>[<code>::riscv_rt::entry</code>]<code>]</code> (requires the <strong><code>riscv-rt</code></strong> Cargo feature). If this is not desirable for some reason, you can opt not to use it and call the entry points in other ways.</p>
<h2 id="interrupts"><a href="#interrupts">Interrupts</a></h2>
<p>This port supports the basic interrupt handling model from the RISC-V specification.</p>
<p>Other interrupt handling models such as <a href="https://github.com/riscv/riscv-fast-interrupt">RISC-V Core-Local Interrupt Controller</a> are not supported.</p>
<h3 id="local-interrupts"><a href="#local-interrupts">Local Interrupts</a></h3>
<p>The first few interrupt numbers are allocated for interrupts defined by the RISC-V privileged architecture (Machine software interrupts, timer interrupts, and external interrupts), which we collectively call <strong>local interrupts</strong>. The <a href="../r3_core/kernel/interrupt/struct.StaticInterruptHandler.html" title="struct r3_core::kernel::interrupt::StaticInterruptHandler">second-level interrupt handlers</a> for these interrupt numbers are called with their respective interrupts disabled (<code>mie.M[STE]IE = 0</code>) and global interrupts enabled (<code>mstatus.MIE = 1</code>).</p>
<div><table><thead><tr><th>Interrupt Type</th><th>Interrupt Number</th><th>Can <a href="../r3_core/kernel/interrupt/struct.InterruptLine.html#method.pend" title="method r3_core::kernel::interrupt::InterruptLine::pend">Pend</a>?</th></tr></thead><tbody>
<tr><td>Software</td><td><a href="constant.INTERRUPT_SOFTWARE.html" title="constant r3_port_riscv::INTERRUPT_SOFTWARE"><code>INTERRUPT_SOFTWARE</code></a></td><td>Yes</td></tr>
<tr><td>Timer</td><td><a href="constant.INTERRUPT_TIMER.html" title="constant r3_port_riscv::INTERRUPT_TIMER"><code>INTERRUPT_TIMER</code></a></td><td>No</td></tr>
<tr><td>External</td><td><a href="constant.INTERRUPT_EXTERNAL.html" title="constant r3_port_riscv::INTERRUPT_EXTERNAL"><code>INTERRUPT_EXTERNAL</code></a></td><td>No</td></tr>
</tbody></table>
</div>
<p>The local interrupts <strong>follow a fixed priority scheme</strong> in which they are handled in the following decreasing priority order: External, Software, Timer. Interrupts with a higher priority can preempt lower ones, but not the other way. This is realized by carefully controlling the enable bits in the top-level interrupt handler.</p>
<p>The interrupt handler of a particular interrupt number can re-enable the interrupts of the said interrupt number to allow re-entry by preemption (this is useful for external interrupts, which usually have multiple interrupt sources with varying priorities).</p>
<p>The local interrupts are always enabled from an API point of view. <strong><a href="../r3_core/kernel/interrupt/struct.InterruptLine.html#method.disable" title="method r3_core::kernel::interrupt::InterruptLine::disable"><code>InterruptLine::disable</code></a> will always return <a href="../r3_core/kernel/error/enum.EnableInterruptLineError.html#variant.NotSupported" title="variant r3_core::kernel::error::EnableInterruptLineError::NotSupported"><code>NotSupported</code></a></strong>.</p>
<div class="admonition-follows"></div>
<blockquote>
<p><strong>Rationale:</strong> Because their enable bits are toggled frequently in the top-level interrupt handler, removing the ability to disable these interrupts simplifies the implementation and reduces interupt latency. This should pose no problems in most cases.</p>
</blockquote>
<p>The local interrupts are always <a href="../r3_core/index.html#interrupt-handling-framework" title="mod r3_core"><em>managed</em></a>. This is because CPU Lock is currently mapped to <code>mstatus.MIE</code> (global interrupt-enable).</p>
<h3 id="interrupt-controller"><a href="#interrupt-controller">Interrupt Controller</a></h3>
<p>The remaining interrupt numbers (≥ <a href="constant.INTERRUPT_PLATFORM_START.html" title="constant r3_port_riscv::INTERRUPT_PLATFORM_START"><code>INTERRUPT_PLATFORM_START</code></a>) are controlled by <strong>an interrupt controller driver</strong>.</p>
<p><span class="center"><img src="data:image/svg+xml;base64,<svg xmlns="http://www.w3.org/2000/svg" width="680" height="240" style="transform:translate(0.5px,0.5px)">
    <style>
        line, path, circle, rect, polygon{stroke:black;stroke-width:1;stroke-opacity:1;fill-opacity:1;stroke-linecap:round;stroke-linejoin:miter;}text{font-family:'Source Code Pro','Andale Mono','Segoe UI Mono','Dejavu Sans Mono','Consolas',monospace;font-size:13px;}rect.backdrop{stroke:none;fill:white;}.broken{stroke-dasharray:8;}.filled{fill:black;}.bg_filled{fill:white;}.nofill{fill:white;}.end_marked_arrow{marker-end:url(#arrow);}.start_marked_arrow{marker-start:url(#arrow);}.end_marked_diamond{marker-end:url(#diamond);}.start_marked_diamond{marker-start:url(#diamond);}.end_marked_circle{marker-end:url(#circle);}.start_marked_circle{marker-start:url(#circle);}.end_marked_open_circle{marker-end:url(#open_circle);}.start_marked_open_circle{marker-start:url(#open_circle);}.end_marked_big_open_circle{marker-end:url(#big_open_circle);}.start_marked_big_open_circle{marker-start:url(#big_open_circle);}
        <!--separator-->
        
    </style>
    <defs>
        <marker id="arrow" viewBox="-2 -2 8 8" refX="4" refY="2" markerWidth="7" markerHeight="7" orient="auto-start-reverse">
            <polygon points="0,0 0,4 4,2 0,0"></polygon>
        </marker>
        <marker id="diamond" viewBox="-2 -2 8 8" refX="4" refY="2" markerWidth="7" markerHeight="7" orient="auto-start-reverse">
            <polygon points="0,2 2,0 4,2 2,4 0,2"></polygon>
        </marker>
        <marker id="circle" viewBox="0 0 8 8" refX="4" refY="4" markerWidth="7" markerHeight="7" orient="auto-start-reverse">
            <circle cx="4" cy="4" r="2" class="filled"></circle>
        </marker>
        <marker id="open_circle" viewBox="0 0 8 8" refX="4" refY="4" markerWidth="7" markerHeight="7" orient="auto-start-reverse">
            <circle cx="4" cy="4" r="2" class="bg_filled"></circle>
        </marker>
        <marker id="big_open_circle" viewBox="0 0 8 8" refX="4" refY="4" markerWidth="7" markerHeight="7" orient="auto-start-reverse">
            <circle cx="4" cy="4" r="3" class="bg_filled"></circle>
        </marker>
    </defs>
    <rect class="backdrop" x="0" y="0" width="680" height="256"></rect>
    <rect x="12" y="88" width="96" height="32" class="solid nofill" rx="4"></rect>
    <text x="26" y="108"  textLength="24">Top</text>
    <line x1="48" y1="104" x2="56" y2="104" class="solid"></line>
    <text x="58" y="108"  textLength="40">Level</text>
    <rect x="444" y="120" width="184" height="32" class="solid nofill" rx="4"></rect>
    <text x="458" y="140"  textLength="72">Interrupt</text>
    <text x="538" y="140"  textLength="80">Dispatcher</text>
    <rect x="460" y="184" width="168" height="48" class="solid nofill" rx="4"></rect>
    <text x="474" y="204"  textLength="72">Interrupt</text>
    <text x="554" y="204"  textLength="56">Handler</text>
    <text x="474" y="220"  textLength="24">for</text>
    <text x="506" y="220"  textLength="16">IC</text>
    <text x="530" y="220"  textLength="72">Interrupt</text>
    <text x="610" y="220"  textLength="8">0</text>
    <text x="218" y="76"  textLength="8">0</text>
    <text x="250" y="76"  textLength="64">Software</text>
    <text x="218" y="108"  textLength="8">1</text>
    <text x="250" y="108"  textLength="40">Timer</text>
    <text x="218" y="140"  textLength="8">2</text>
    <text x="250" y="140"  textLength="64">External</text>
    <text x="218" y="172"  textLength="8">3</text>
    <text x="250" y="172"  textLength="16">IC</text>
    <text x="274" y="172"  textLength="72">Interrupt</text>
    <text x="354" y="172"  textLength="8">0</text>
    <text x="218" y="204"  textLength="8">4</text>
    <text x="250" y="204"  textLength="16">IC</text>
    <text x="274" y="204"  textLength="72">Interrupt</text>
    <text x="354" y="204"  textLength="8">1</text>
    <text x="426" y="108"  textLength="72">Interrupt</text>
    <text x="506" y="108"  textLength="80">Controller</text>
    <text x="594" y="108"  textLength="48">Driver</text>
    <text x="210" y="44"  textLength="144">INTERRUPT_HANDLERS</text>
    <g>
        <path d="M 168,8 A 4,4 0,0,0 164,12" class="nofill"></path>
        <line x1="164" y1="12" x2="164" y2="64" class="solid"></line>
        <line x1="168" y1="8" x2="664" y2="8" class="solid"></line>
        <path d="M 664,8 A 4,4 0,0,1 668,12" class="nofill"></path>
        <line x1="668" y1="12" x2="668" y2="132" class="solid"></line>
        <path d="M 164,64 A 12,12 0,0,1 164,80" class="nofill"></path>
        <line x1="164" y1="80" x2="164" y2="96" class="solid"></line>
        <path d="M 164,96 A 12,12 0,0,1 164,112" class="nofill"></path>
        <line x1="164" y1="112" x2="164" y2="128" class="solid"></line>
        <path d="M 164,128 A 12,12 0,0,1 164,144" class="nofill"></path>
        <line x1="164" y1="144" x2="164" y2="164" class="solid"></line>
        <path d="M 164,164 A 4,4 0,0,0 168,168" class="nofill"></path>
        <line x1="168" y1="168" x2="184" y2="168" class="solid"></line>
        <polygon points="184,164 192,168 184,172" class="filled"></polygon>
        <line x1="640" y1="136" x2="664" y2="136" class="solid"></line>
        <path d="M 668,132 A 4,4 0,0,1 664,136" class="nofill"></path>
    </g>
    <g>
        <path d="M 144,72 A 4,4 0,0,0 140,76" class="nofill"></path>
        <line x1="140" y1="76" x2="140" y2="132" class="solid"></line>
        <line x1="144" y1="72" x2="184" y2="72" class="solid"></line>
        <polygon points="184,68 192,72 184,76" class="filled"></polygon>
        <path d="M 140,132 A 4,4 0,0,0 144,136" class="nofill"></path>
        <line x1="144" y1="136" x2="184" y2="136" class="solid"></line>
        <polygon points="184,132 192,136 184,140" class="filled"></polygon>
    </g>
    <g>
        <line x1="120" y1="104" x2="184" y2="104" class="solid"></line>
        <polygon points="184,100 192,104 184,108" class="filled"></polygon>
    </g>
    <g>
        <path d="M 208,56 A 4,4 0,0,0 204,60" class="nofill"></path>
        <line x1="204" y1="60" x2="204" y2="212" class="solid"></line>
        <line x1="208" y1="56" x2="368" y2="56" class="solid"></line>
        <line x1="236" y1="56" x2="236" y2="216" class="solid"></line>
        <path d="M 368,56 A 4,4 0,0,1 372,60" class="nofill"></path>
        <line x1="372" y1="60" x2="372" y2="212" class="solid"></line>
        <line x1="204" y1="88" x2="372" y2="88" class="solid"></line>
        <line x1="204" y1="120" x2="372" y2="120" class="solid"></line>
        <line x1="204" y1="152" x2="372" y2="152" class="solid"></line>
        <line x1="204" y1="184" x2="372" y2="184" class="solid"></line>
        <path d="M 204,212 A 4,4 0,0,0 208,216" class="nofill"></path>
        <line x1="208" y1="216" x2="368" y2="216" class="solid"></line>
        <path d="M 372,212 A 4,4 0,0,1 368,216" class="nofill"></path>
    </g>
    <g>
        <line x1="384" y1="136" x2="424" y2="136" class="solid"></line>
        <polygon points="424,132 432,136 424,140" class="filled"></polygon>
    </g>
    <g>
        <line x1="384" y1="168" x2="408" y2="168" class="solid"></line>
        <path d="M 408,168 A 4,4 0,0,1 412,172" class="nofill"></path>
        <line x1="412" y1="172" x2="412" y2="196" class="solid"></line>
        <path d="M 412,196 A 4,4 0,0,0 416,200" class="nofill"></path>
        <line x1="416" y1="200" x2="440" y2="200" class="solid"></line>
        <polygon points="440,196 448,200 440,204" class="filled"></polygon>
    </g>
</svg>" alt="interrupts" /></span></p>
<p>Usually, there are more than one interrupt source connected to the external interrupt pin of a hart through an interrupt controller. An interrupt controller driver is responsible for determining the source of an external interrupt and dispatching the appropriate handler. At configuration time, it attaches an interrupt handler to <a href="constant.INTERRUPT_EXTERNAL.html" title="constant r3_port_riscv::INTERRUPT_EXTERNAL"><code>INTERRUPT_EXTERNAL</code></a>. The interrupt handler, when called, queries the currently pending interrupt (let’s assume the interrupt number is <code>n</code>). It may call <a href="trait.InterruptControllerToPort.html#tymethod.enable_external_interrupts" title="associated function r3_port_riscv::InterruptControllerToPort::enable_external_interrupts"><code>InterruptControllerToPort::enable_external_interrupts</code></a> to allow nested interrupts (assuming the underlying hardware supports that). Then it fetches the corresponding interrupt handler by indexing <a href="../r3_kernel/trait.KernelCfg2.html#associatedconstant.INTERRUPT_HANDLERS" title="associated constant r3_kernel::KernelCfg2::INTERRUPT_HANDLERS"><code>INTERRUPT_HANDLERS</code></a> by <code>n + INTERRUPT_PLATFORM_START</code> and calls that.</p>
<p>The <a href="../r3_kernel/trait.PortInterrupts.html" title="trait r3_kernel::PortInterrupts"><code>PortInterrupts</code></a> implementation generated by <code>use_port!</code> delegates method calls to an interrupt controller driver through <a href="trait.InterruptController.html" title="trait r3_port_riscv::InterruptController"><code>InterruptController</code></a> for these interrupt numbers.</p>
<p>Your kernel trait type should be combined with an interrupt controller driver by implementing <a href="trait.InterruptController.html" title="trait r3_port_riscv::InterruptController"><code>InterruptController</code></a>. Most systems are equipped with <a href="https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc">Platform-Level Interrupt Controller (PLIC)</a>, whose driver is provided by <a href="macro.use_plic.html" title="macro r3_port_riscv::use_plic"><code>use_plic!</code></a>. PLIC does not support pending or clearing interrupt lines.</p>
<h2 id="emulation"><a href="#emulation">Emulation</a></h2><h3 id="lrsc-emulation"><a href="#lrsc-emulation"><code>LR</code>/<code>SC</code> Emulation</a></h3>
<p>The <strong><code>emulate-lr-sc</code></strong> Cargo feature enables the software emulation of the <code>lr</code> (load-reserved) and <code>sc</code> (store-conditional) instructions. This is useful for a target that supports atomic memory operations but doesn’t support these particular instructions, such as FE310. The following limitations should be kept in mind when using this feature:</p>
<ul>
<li>The software emulation is slow and non-preemptive (increases the worst-case interrupt latency).</li>
<li>The addition of the software emulation code introduces a non-negligible code size overhead.</li>
<li>It doesn’t do actual bus snooping and therefore it will behave incorrectly if there’s another bus master<!-- TODO: find a better, non-offensive word --> controlling the same memory address.</li>
<li>Instructions with <code>rd = sp</code> are not supported and will behave incorrectly. This shouldn’t be a problem in practice.</li>
<li>It doesn’t do actual bus snooping and can’t detect a conflicting memory write that doesn’t modify the memory contents. This shouldn’t be a problem for the atomic operations currently provided by the standard library.</li>
</ul>
<p><code>lr</code> and <code>sc</code> instructions are generated when the program uses atomic operations that aren’t covered by AMO instructions (e.g., <code>Atomic*::compare_and_swap</code>).</p>
<h3 id="mstatusmpie-maintenance"><a href="#mstatusmpie-maintenance"><code>mstatus.MPIE</code> Maintenance</a></h3>
<p>The <strong><code>maintain-pie</code></strong> Cargo feature enables the work-around for the hardware quirk where the <code>mret</code> instruction clears <code>mstatus.MPIE</code> in violation of the specification. This quirk is found in QEMU 4.2 and K210. The common symptom is methods returning <code>Err(BadContext)</code>.</p>
<h2 id="implementation"><a href="#implementation">Implementation</a></h2>
<p>The CPU Lock state is mapped to <code>mstatus.MIE</code> (global interrupt-enable). Unmanaged interrupts aren’t supported.</p>
<h3 id="context-state"><a href="#context-state">Context State</a></h3>
<p>The state of an interrupted thread is stored to the interrupted thread’s stack in the following form:</p>

<div class="example-wrap ignore"><a href="#" class="tooltip" title="This example is not tested">ⓘ</a><pre class="rust rust-example-rendered"><code><span class="attr">#[repr(C)]
</span><span class="kw">struct </span>ContextState {
    <span class="comment">// Second-level state (SLS)
    // ------------------------
    //
    // Includes everything that is not included in the first-level state. These
    // are moved between memory and registers only when switching tasks.

    // SLS.HDR: Second-level state, header
    //
    // The `mstatus` field preserves the state of `mstatus.FS[1]`.
    // `mstatus.FS[0]` is assumed to `1`. This means `mstatus.FS` can only take
    // one of the following states: Initial and Dirty.
    // Irrelevant bits are don&#39;t-care (hence `_part`).
    </span><span class="attr">#[cfg(target_feature = <span class="string">&quot;f&quot;</span>)]
    </span>mstatus_part: usize,

    <span class="comment">// SLS.F: Second-level state, FP registers
    //
    // This portion exists only if `mstatus.FS[1] != 0`.
    </span><span class="attr">#[cfg(target_feature = <span class="string">&quot;f&quot;</span>)]
    </span>f8: [FReg; <span class="number">2</span>],  <span class="comment">// fs0-fs1
    </span><span class="attr">#[cfg(target_feature = <span class="string">&quot;f&quot;</span>)]
    </span>f18: [FReg; <span class="number">10</span>], <span class="comment">// fs2-fs11

    // SLS.X: Second-level state, X registers
    </span>x8: usize,  <span class="comment">// s0/fp
    </span>x9: usize,  <span class="comment">// s1
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x18: usize, <span class="comment">// s2
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x19: usize, <span class="comment">// s3
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x20: usize, <span class="comment">// s4
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x21: usize, <span class="comment">// s5
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x22: usize, <span class="comment">// s6
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x23: usize, <span class="comment">// s7
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x24: usize, <span class="comment">// s8
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x25: usize, <span class="comment">// s9
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x26: usize, <span class="comment">// s10
    </span><span class="attr">#[cfg(not(target_feature = <span class="string">&quot;e&quot;</span>))]
    </span>x27: usize, <span class="comment">// s11

    // First-level state (FLS)
    // -----------------------
    //
    // This section is comprised of caller-saved registers. In an exception
    // handler, saving/restoring this set of registers at entry and exit allows
    // it to call Rust functions.
    //
    // The registers are ordered in the encoding order (rather than grouping
    // them by their purposes, as done by Linux and FreeBSD) to improve the
    // compression ratio very slightly when transmitting the code over a
    // network.

    // FLS.F: First-level state, FP registers
    //
    // This portion exists only if `mstatus.FS[1] != 0`.
    </span><span class="attr">#[cfg(target_feature = <span class="string">&quot;f&quot;</span>)]
    </span>f0: [FReg; <span class="number">8</span>],  <span class="comment">// ft0-ft7
    </span><span class="attr">#[cfg(target_feature = <span class="string">&quot;f&quot;</span>)]
    </span>f10: [FReg; <span class="number">8</span>], <span class="comment">// fa0-fa7
    </span><span class="attr">#[cfg(target_feature = <span class="string">&quot;f&quot;</span>)]
    </span>f28: [FReg; <span class="number">4</span>], <span class="comment">// ft8-ft11
    </span>fcsr: usize,
    _pad: [u8; (max(FLEN, XLEN) - XLEN) / <span class="number">8</span>],

    <span class="comment">// FLS.X: First-level state, X registers
    </span>x1: usize,  <span class="comment">// ra
    </span>x5: usize,  <span class="comment">// t0
    </span>x6: usize,  <span class="comment">// t1
    </span>x7: usize,  <span class="comment">// t2
    </span>x10: usize, <span class="comment">// a0
    </span>x11: usize, <span class="comment">// a1
    </span>x12: usize, <span class="comment">// a2
    </span>x13: usize, <span class="comment">// a3
    </span>x14: usize, <span class="comment">// a4
    </span>x15: usize, <span class="comment">// a5
    </span><span class="attr">#[cfg(not(e))]
    </span>x16: usize, <span class="comment">// a6
    </span><span class="attr">#[cfg(not(e))]
    </span>x17: usize, <span class="comment">// a7
    </span><span class="attr">#[cfg(not(e))]
    </span>x28: usize, <span class="comment">// t3
    </span><span class="attr">#[cfg(not(e))]
    </span>x29: usize, <span class="comment">// t4
    </span><span class="attr">#[cfg(not(e))]
    </span>x30: usize, <span class="comment">// t5
    </span><span class="attr">#[cfg(not(e))]
    </span>x31: usize, <span class="comment">// t6
    </span>pc: usize, <span class="comment">// original program counter
</span>}</code></pre></div>
<p><code>x2</code> (<code>sp</code>) is stored in <a href="../r3_kernel/task/struct.TaskCb.html#structfield.port_task_state" title="field r3_kernel::task::TaskCb::port_task_state"><code>TaskCb::port_task_state</code></a>. The stored stack pointer is only aligned to word boundaries.</p>
<p>The idle task (the implicit task that runs when <code>*</code><a href="../r3_kernel/struct.State.html#method.running_task_ptr" title="method r3_kernel::State::running_task_ptr"><code>running_task_ptr</code></a><code>().is_none()</code>) always execute with <code>sp == 0</code>. For the idle task, saving and restoring the context store is essentially replaced with no-op or loads of hard-coded values. In particular, <code>pc</code> is always “restored” with the entry point of the idle task.</p>
<p>When a task is activated, a new context state is created inside the task’s stack. By default, only essential registers are preloaded with known values. The <strong><code>preload-registers</code></strong> Cargo feature enables preloading for all <code>x</code> registers, which might help in debugging at the cost of performance and code size.</p>
<p>The trap handler stores a first-level state directly below the current stack pointer. This means <strong>the stack pointer must be aligned to a <code>max(XLEN, FLEN)</code>-bit boundary all the time</strong>. This requirement is weaker than the standard ABI’s requirement, so it shouldn’t pose a problem in most cases.</p>
<h3 id="processor-modes"><a href="#processor-modes">Processor Modes</a></h3>
<p>All code executes in Machine mode by default. The value of <code>mstatus.MPP</code> is always <code>M</code> (<code>0b11</code>). Other modes can be selected by <a href="trait.ThreadingOptions.html#associatedconstant.PRIVILEGE_LEVEL" title="associated constant r3_port_riscv::ThreadingOptions::PRIVILEGE_LEVEL"><code>ThreadingOptions::PRIVILEGE_LEVEL</code></a>, which changes all CSRs and CSR values accordingly.</p>
<style type="text/css">
/* Cover image, something that is definitely relevant to the subject */
.distractor {
    margin: 0 auto;
    max-width: 600px;
}
.distractor > a {
    display: block;
    background-size: cover;
    /* background: ...; — specified by inline style */
    /* padding-bottom: ...; — specified by inline style */
}

/* #![doc(html_logo_url = ...)] */
body.theme-dark .logo-container > img[src$="logo-small.svg"] {
    filter: brightness(0) invert(1) brightness(0.9);
}
body.theme-ayu .logo-container > img[src$="logo-small.svg"] {
    filter: brightness(0) invert(1) brightness(0.85);
}

/* Table of contents */
.toc-header + ul {
    background: rgba(128, 128, 128, 0.1);
    margin: 1em 0; padding: 1em;
    width: 40%;
    min-width: 280px;
    border: 1px solid rgba(128, 128, 128, 0.2);
    font-family: 'Fira Sans'; /* The UI/heading font of rustdoc */
    font-size: 95%;
}
.toc-header + ul::before {
    content: "Contents";
    font-weight: bold;
}
.toc-header + ul ul { margin-bottom: 0; }
.toc-header + ul li { list-style: none; }

/* Poor man's admonition
 *
 * # Usage
 *
 * ## Normal
 *
 *     <div class="admonition-follows"></div>
 *
 *     > **Title:** lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum
 *     > lorem ipsum
 *
 * ## Collapsible
 *
 *     <div class="admonition-follows"></div>
 *
 *     > <details>
 *     > <summary>Title</summary>
 *     >
 *     > lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum lorem ipsum
 *     >
 *     > </details>
 */
.admonition-follows + blockquote {
    background: rgba(128, 128, 128, 0.1) !important;
    margin: 1em !important; padding: 1em 1em 0 !important;
    color: inherit !important; overflow: hidden;
}
.admonition-follows + blockquote::after { /* collapsible padding */
    content: ""; display: block; margin-top: 1em;
}

.admonition-follows + blockquote summary {
    cursor: pointer;
    will-change: opacity;
    user-select: none;
    -webkit-user-select: none;
    font-weight: bold;
}
.admonition-follows + blockquote summary:not([open]):not(:hover) {
    opacity: 0.5;
}
.admonition-follows + blockquote summary + * {
    margin-top: 1em;
}

/* Display a warning if some Cargo features are disabled. */
.disabled-feature-warning > p > span:before { content: "Warning:"; font-weight: bold; }
.disabled-feature-warning > p > span:after { content: " This documentation was built without a "; }
.disabled-feature-warning > p > code:before { content: "--all-features"; }
.disabled-feature-warning > p:after { content: " build option. Some items might be missing."; }

/* Center an inline image
 *
 * # Usage
 *
 *    <span class="center">![kernel-traits]</span>
 *
 *    [kernel-traits]: data:image/svg+xml;base64,< super long base64 data >
 *
 * The image wouldn't render if `![kernel-traits]` were wrapped with `<center>`
 * because the Markdown processor doesn't do Markdown processing inside a block
 * element. On the other hand, it thinks `<span>` is an inline element (by
 * default), so markups inside `<span>` are processed.
 *
 * For diagrams processed by `::svgbobdoc`, just use `<center>`.
 */
span.center {
    display: block;
    text-align: center;
}

/* Add margins to SvgBob images */
span.center img, center img {
    border: 10px solid white;
    background: white;
}

/* Auto-invert SvgBob images in a dark theme */
body.theme-dark span.center img, body.theme-dark center img {
    filter: invert(88%);
}

body.theme-ayu span.center img, body.theme-ayu center img {
    filter: invert(89%) sepia(90%) hue-rotate(180deg);
}

/* FIXME: rustdoc's intra-doc processor generates a warning when it encounters a
   bracketed text with an unknown link target. This misfires for CSS attribute
   selectors. Make rustdoc happy by defining a fake link target. I'm not sure if
   it's worth reporting.

[open]: #dummy

*/
</style>
<script type="application/javascript">
<!--
// Monitors the current rustdoc theme and adds `.theme-NAME` to `<body>`
function initThemeMonitor() {
    if (typeof switchTheme !== 'function' ||
        typeof themeStyle !== 'object' ||
        typeof document.body.classList === 'undefined')
    {
        // Something is wrong, don't do anything
        return;
    }

    var currentClassName = null;
    function onApplyTheme(name) {
        if (currentClassName != null) {
            document.body.classList.remove(currentClassName);
        }
        currentClassName = "theme-" + name;
        document.body.classList.add(currentClassName);
    }

    var match = themeStyle.href.match(/\/([a-z]+)(-[-a-zA-Z0-9.]*)?\.css$/);
    var currentStyle = (match && match[1]) || "light";
    onApplyTheme(currentStyle);

    // Intercept calls to `switchTheme`
    var originalSwitchTheme = switchTheme;
    switchTheme = function (_0, _1, newTheme) {
        onApplyTheme(newTheme);
        originalSwitchTheme.apply(this, arguments);
    };
}

if (document.readyState === 'interactive' || document.readyState === 'complete') {
    initThemeMonitor();
} else {
    document.addEventListener('DOMContentLoaded', initThemeMonitor);
}
-->
</script>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="_changelog_/index.html" title="mod r3_port_riscv::_changelog_">_changelog_</a></div><div class="desc docblock-short">Changelog</div></li></ul><h2 id="macros" class="small-section-header"><a href="#macros">Macros</a></h2><ul class="item-table"><li><div class="item-name"><a class="macro" href="macro.use_mtime.html" title="macro r3_port_riscv::use_mtime">use_mtime</a></div><div class="desc docblock-short">Attach the implementation of <a href="../r3_kernel/trait.PortTimer.html" title="trait r3_kernel::PortTimer"><code>PortTimer</code></a> based on the RISC-V machine-mode
timer (<code>mtime</code>/<code>mtimecfg</code>) to a given kernel trait type. This macro also
implements <a href="trait.Timer.html" title="trait r3_port_riscv::Timer"><code>Timer</code></a> on the kernel trait type.
<strong>Requires <a href="trait.MtimeOptions.html" title="trait r3_port_riscv::MtimeOptions"><code>MtimeOptions</code></a>.</strong></div></li><li><div class="item-name"><a class="macro" href="macro.use_plic.html" title="macro r3_port_riscv::use_plic">use_plic</a></div><div class="desc docblock-short">Implement <a href="trait.InterruptController.html" title="trait r3_port_riscv::InterruptController"><code>InterruptController</code></a> and <a href="trait.Plic.html" title="trait r3_port_riscv::Plic"><code>Plic</code></a> on the given kernel trait
type using the Platform-Level Interrupt Controller (PLIC) on the target.
<strong>Requires <a href="trait.PlicOptions.html" title="trait r3_port_riscv::PlicOptions"><code>PlicOptions</code></a> and <a href="trait.InterruptControllerToPort.html" title="trait r3_port_riscv::InterruptControllerToPort"><code>InterruptControllerToPort</code></a>.</strong></div></li><li><div class="item-name"><a class="macro" href="macro.use_port.html" title="macro r3_port_riscv::use_port">use_port</a></div><div class="desc docblock-short">Define a kernel trait type implementing <a href="../r3_kernel/trait.PortThreading.html" title="trait r3_kernel::PortThreading"><code>PortThreading</code></a>,
<a href="../r3_kernel/trait.PortInterrupts.html" title="trait r3_kernel::PortInterrupts"><code>PortInterrupts</code></a>, <a href="trait.InterruptControllerToPort.html" title="trait r3_port_riscv::InterruptControllerToPort"><code>InterruptControllerToPort</code></a>, and <a href="trait.EntryPoint.html" title="trait r3_port_riscv::EntryPoint"><code>EntryPoint</code></a>.
<strong>Requires <a href="trait.ThreadingOptions.html" title="trait r3_port_riscv::ThreadingOptions"><code>ThreadingOptions</code></a>, <a href="trait.Timer.html" title="trait r3_port_riscv::Timer"><code>Timer</code></a>, and <a href="trait.InterruptController.html" title="trait r3_port_riscv::InterruptController"><code>InterruptController</code></a>.</strong></div></li><li><div class="item-name"><a class="macro" href="macro.use_rt.html" title="macro r3_port_riscv::use_rt">use_rt</a><span class="stab portability" title="Available on crate feature `riscv-rt` only"><code>riscv-rt</code></span></div><div class="desc docblock-short">Generate entry points using [<code>::riscv_rt</code>]. <strong>Requires <a href="trait.EntryPoint.html" title="trait r3_port_riscv::EntryPoint"><code>EntryPoint</code></a> to
be implemented.</strong></div></li><li><div class="item-name"><a class="macro" href="macro.use_sbi_timer.html" title="macro r3_port_riscv::use_sbi_timer">use_sbi_timer</a></div><div class="desc docblock-short">Attach the implementation of <a href="../r3_kernel/trait.PortTimer.html" title="trait r3_kernel::PortTimer"><code>PortTimer</code></a> based on <a href="https://github.com/riscv-non-isa/riscv-sbi-doc">the RISC-V Supervisor
Binary Interface</a> Timer Extension (EID #0x54494D45 “TIME”) and <code>time[h]</code>
CSR to a given kernel trait type.
This macro also implements <a href="trait.Timer.html" title="trait r3_port_riscv::Timer"><code>Timer</code></a> on the kernel trait type.
<strong>Requires <a href="trait.SbiTimerOptions.html" title="trait r3_port_riscv::SbiTimerOptions"><code>SbiTimerOptions</code></a>.</strong></div></li></ul><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2><ul class="item-table"><li><div class="item-name"><a class="constant" href="constant.INTERRUPT_EXTERNAL.html" title="constant r3_port_riscv::INTERRUPT_EXTERNAL">INTERRUPT_EXTERNAL</a></div><div class="desc docblock-short">The interrupt number for external interrupts.</div></li><li><div class="item-name"><a class="constant" href="constant.INTERRUPT_PLATFORM_START.html" title="constant r3_port_riscv::INTERRUPT_PLATFORM_START">INTERRUPT_PLATFORM_START</a></div><div class="desc docblock-short">The first interrupt number allocated for use by an interrupt controller
driver.</div></li><li><div class="item-name"><a class="constant" href="constant.INTERRUPT_SOFTWARE.html" title="constant r3_port_riscv::INTERRUPT_SOFTWARE">INTERRUPT_SOFTWARE</a></div><div class="desc docblock-short">The interrupt number for software interrupts.</div></li><li><div class="item-name"><a class="constant" href="constant.INTERRUPT_TIMER.html" title="constant r3_port_riscv::INTERRUPT_TIMER">INTERRUPT_TIMER</a></div><div class="desc docblock-short">The interrupt number for timer interrupts.</div></li><li><div class="item-name"><a class="constant" href="constant.PRIVILEGE_LEVEL_MACHINE.html" title="constant r3_port_riscv::PRIVILEGE_LEVEL_MACHINE">PRIVILEGE_LEVEL_MACHINE</a></div><div class="desc docblock-short">The RISC-V privilege level encoding for the machine level.</div></li><li><div class="item-name"><a class="constant" href="constant.PRIVILEGE_LEVEL_SUPERVISOR.html" title="constant r3_port_riscv::PRIVILEGE_LEVEL_SUPERVISOR">PRIVILEGE_LEVEL_SUPERVISOR</a></div><div class="desc docblock-short">The RISC-V privilege level encoding for the supervisor level.</div></li><li><div class="item-name"><a class="constant" href="constant.PRIVILEGE_LEVEL_USER.html" title="constant r3_port_riscv::PRIVILEGE_LEVEL_USER">PRIVILEGE_LEVEL_USER</a></div><div class="desc docblock-short">The RISC-V privilege level encoding for the user/application level.</div></li></ul><h2 id="traits" class="small-section-header"><a href="#traits">Traits</a></h2><ul class="item-table"><li><div class="item-name"><a class="trait" href="trait.EntryPoint.html" title="trait r3_port_riscv::EntryPoint">EntryPoint</a></div><div class="desc docblock-short">Defines the entry points of a port instantiation. Implemented by
<a href="macro.use_port.html" title="macro r3_port_riscv::use_port"><code>use_port!</code></a>.</div></li><li><div class="item-name"><a class="trait" href="trait.InterruptController.html" title="trait r3_port_riscv::InterruptController">InterruptController</a></div><div class="desc docblock-short">An abstract interface to an interrupt controller. Implemented by
<a href="macro.use_plic.html" title="macro r3_port_riscv::use_plic"><code>use_plic!</code></a>.</div></li><li><div class="item-name"><a class="trait" href="trait.InterruptControllerToPort.html" title="trait r3_port_riscv::InterruptControllerToPort">InterruptControllerToPort</a></div><div class="desc docblock-short">An API intended to be used by an interrupt controller driver. Implemented by
<a href="macro.use_port.html" title="macro r3_port_riscv::use_port"><code>use_port!</code></a>.</div></li><li><div class="item-name"><a class="trait" href="trait.MtimeOptions.html" title="trait r3_port_riscv::MtimeOptions">MtimeOptions</a></div><div class="desc docblock-short">The options for <a href="macro.use_mtime.html" title="macro r3_port_riscv::use_mtime"><code>use_mtime!</code></a>.</div></li><li><div class="item-name"><a class="trait" href="trait.Plic.html" title="trait r3_port_riscv::Plic">Plic</a></div><div class="desc docblock-short">Provides access to a system-global PLIC instance. Implemented by
<a href="macro.use_plic.html" title="macro r3_port_riscv::use_plic"><code>use_plic!</code></a>.</div></li><li><div class="item-name"><a class="trait" href="trait.PlicOptions.html" title="trait r3_port_riscv::PlicOptions">PlicOptions</a></div><div class="desc docblock-short">The options for <a href="macro.use_plic.html" title="macro r3_port_riscv::use_plic"><code>use_plic!</code></a>.</div></li><li><div class="item-name"><a class="trait" href="trait.SbiTimerOptions.html" title="trait r3_port_riscv::SbiTimerOptions">SbiTimerOptions</a></div><div class="desc docblock-short">The options for <a href="macro.use_sbi_timer.html" title="macro r3_port_riscv::use_sbi_timer"><code>use_sbi_timer!</code></a>.</div></li><li><div class="item-name"><a class="trait" href="trait.ThreadingOptions.html" title="trait r3_port_riscv::ThreadingOptions">ThreadingOptions</a></div><div class="desc docblock-short">The configuration of the port.</div></li><li><div class="item-name"><a class="trait" href="trait.Timer.html" title="trait r3_port_riscv::Timer">Timer</a></div><div class="desc docblock-short">An abstract inferface to a port timer driver. Implemented by
<a href="macro.use_mtime.html" title="macro r3_port_riscv::use_mtime"><code>use_mtime!</code></a> and <a href="macro.use_sbi_timer.html" title="macro r3_port_riscv::use_sbi_timer"><code>use_sbi_timer!</code></a>.</div></li></ul></section></div></main></body></html>