# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mean.srcs/sources_1/new/Adder4bit.vhd" \

# Do not sort compile order
nosort
