Reference design is 'r:/WORK/radiation_sensor_digital_top'
Implementation design is 'i:/WORK/radiation_sensor_digital_top'
    
*********************************** Matching Results ***********************************    
 232 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 37 Matched primary inputs, black-box outputs    
 0(53) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 73(0) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Registers                                                                 0          53    
   Clock-gate LAT                                                          0          53    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants
### Clock Gating Setup
   set verification_clock_gate_hold_mode Low


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: r:/WORK/radiation_sensor_digital_top
 Implementation design: i:/WORK/radiation_sensor_digital_top
 232 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       8     224       0     232
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Constant reg                                                       371       0     371
****************************************************************************************
1
