{
  "module_name": "ums512-clk.c",
  "hash_id": "f9100be38ed8409fe3928e205ec97efa3f1af00b69b706947e339ed3dae29655",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/sprd/ums512-clk.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/slab.h>\n\n#include <dt-bindings/clock/sprd,ums512-clk.h>\n\n#include \"common.h\"\n#include \"composite.h\"\n#include \"div.h\"\n#include \"gate.h\"\n#include \"mux.h\"\n#include \"pll.h\"\n\n#define UMS512_MUX_FLAG\t\\\n\t(CLK_GET_RATE_NOCACHE | CLK_SET_RATE_NO_REPARENT)\n\n \n \nstatic CLK_FIXED_FACTOR_FW_NAME(clk_26m_aud, \"clk-26m-aud\", \"ext-26m\", 1, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_13m, \"clk-13m\", \"ext-26m\", 2, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_6m5, \"clk-6m5\", \"ext-26m\", 4, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_4m3, \"clk-4m3\", \"ext-26m\", 6, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_2m, \"clk-2m\", \"ext-26m\", 13, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_1m, \"clk-1m\", \"ext-26m\", 26, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_250k, \"clk-250k\", \"ext-26m\", 104, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(rco_25m, \"rco-25m\", \"rco-100m\", 4, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(rco_4m, \"rco-4m\", \"rco-100m\", 25, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(rco_2m, \"rco-2m\", \"rco-100m\", 50, 1, 0);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(isppll_gate, \"isppll-gate\", \"ext-26m\", 0x8c,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(dpll0_gate, \"dpll0-gate\", \"ext-26m\", 0x98,\n\t\t\t\t    0x1000, BIT(0), 0, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(dpll1_gate, \"dpll1-gate\", \"ext-26m\", 0x9c,\n\t\t\t\t    0x1000, BIT(0), 0, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(lpll_gate, \"lpll-gate\", \"ext-26m\", 0xa0,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(twpll_gate, \"twpll-gate\", \"ext-26m\", 0xa4,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(gpll_gate, \"gpll-gate\", \"ext-26m\", 0xa8,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(rpll_gate, \"rpll-gate\", \"ext-26m\", 0xac,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(cppll_gate, \"cppll-gate\", \"ext-26m\", 0xe4,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(mpll0_gate, \"mpll0-gate\", \"ext-26m\", 0x190,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(mpll1_gate, \"mpll1-gate\", \"ext-26m\", 0x194,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(mpll2_gate, \"mpll2-gate\", \"ext-26m\", 0x198,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\n\nstatic struct sprd_clk_common *ums512_pmu_gate_clks[] = {\n\t \n\t&isppll_gate.common,\n\t&dpll0_gate.common,\n\t&dpll1_gate.common,\n\t&lpll_gate.common,\n\t&twpll_gate.common,\n\t&gpll_gate.common,\n\t&rpll_gate.common,\n\t&cppll_gate.common,\n\t&mpll0_gate.common,\n\t&mpll1_gate.common,\n\t&mpll2_gate.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_pmu_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_26M_AUD]\t\t= &clk_26m_aud.hw,\n\t\t[CLK_13M]\t\t= &clk_13m.hw,\n\t\t[CLK_6M5]\t\t= &clk_6m5.hw,\n\t\t[CLK_4M3]\t\t= &clk_4m3.hw,\n\t\t[CLK_2M]\t\t= &clk_2m.hw,\n\t\t[CLK_1M]\t\t= &clk_1m.hw,\n\t\t[CLK_250K]\t\t= &clk_250k.hw,\n\t\t[CLK_RCO_25M]\t\t= &rco_25m.hw,\n\t\t[CLK_RCO_4M]\t\t= &rco_4m.hw,\n\t\t[CLK_RCO_2M]\t\t= &rco_2m.hw,\n\t\t[CLK_ISPPLL_GATE]\t= &isppll_gate.common.hw,\n\t\t[CLK_DPLL0_GATE]\t= &dpll0_gate.common.hw,\n\t\t[CLK_DPLL1_GATE]\t= &dpll1_gate.common.hw,\n\t\t[CLK_LPLL_GATE]\t\t= &lpll_gate.common.hw,\n\t\t[CLK_TWPLL_GATE]\t= &twpll_gate.common.hw,\n\t\t[CLK_GPLL_GATE]\t\t= &gpll_gate.common.hw,\n\t\t[CLK_RPLL_GATE]\t\t= &rpll_gate.common.hw,\n\t\t[CLK_CPPLL_GATE]\t= &cppll_gate.common.hw,\n\t\t[CLK_MPLL0_GATE]\t= &mpll0_gate.common.hw,\n\t\t[CLK_MPLL1_GATE]\t= &mpll1_gate.common.hw,\n\t\t[CLK_MPLL2_GATE]\t= &mpll2_gate.common.hw,\n\t},\n\t.num = CLK_PMU_GATE_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_pmu_gate_desc = {\n\t.clk_clks\t= ums512_pmu_gate_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_pmu_gate_clks),\n\t.hw_clks        = &ums512_pmu_gate_hws,\n};\n\n \nstatic const u64 itable_dpll0[7] = { 6, 0, 0,\n\t\t\t1173000000ULL, 1475000000ULL,\n\t\t\t1855000000ULL, 1866000000ULL };\n\nstatic struct clk_bit_field f_dpll0[PLL_FACT_MAX] = {\n\t{ .shift = 18,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 1 },\t \n\t{ .shift = 67,\t.width = 1 },\t \n\t{ .shift = 1,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 4,\t.width = 3 },\t \n\t{ .shift = 7,\t.width = 11 },\t \n\t{ .shift = 55,\t.width = 7 },\t \n\t{ .shift = 32,\t.width = 23},\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n};\nstatic SPRD_PLL_HW(dpll0, \"dpll0\", &dpll0_gate.common.hw, 0x4, 3,\n\t\t   itable_dpll0, f_dpll0, 240, 1000, 1000, 0, 0);\nstatic CLK_FIXED_FACTOR_HW(dpll0_58m31, \"dpll0-58m31\", &dpll0.common.hw,\n\t\t\t   32, 1, 0);\n\nstatic struct sprd_clk_common *ums512_g0_pll_clks[] = {\n\t \n\t&dpll0.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_g0_pll_hws = {\n\t.hws\t= {\n\t\t[CLK_DPLL0]\t\t= &dpll0.common.hw,\n\t\t[CLK_DPLL0_58M31]\t= &dpll0_58m31.hw,\n\t},\n\t.num\t= CLK_ANLG_PHY_G0_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_g0_pll_desc = {\n\t.clk_clks\t= ums512_g0_pll_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_g0_pll_clks),\n\t.hw_clks\t= &ums512_g0_pll_hws,\n};\n\n \nstatic const u64 itable_mpll[8] = { 7, 0,\n\t\t\t1400000000ULL, 1600000000ULL,\n\t\t\t1800000000ULL, 2000000000ULL,\n\t\t\t2200000000ULL, 2500000000ULL };\n\nstatic struct clk_bit_field f_mpll[PLL_FACT_MAX] = {\n\t{ .shift = 17,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 1 },\t \n\t{ .shift = 67,\t.width = 1 },\t \n\t{ .shift = 1,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 2,\t.width = 3 },\t \n\t{ .shift = 5,\t.width = 11 },\t \n\t{ .shift = 55,\t.width = 7 },\t \n\t{ .shift = 32,\t.width = 23},\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 77,\t.width = 1 },\t \n};\nstatic SPRD_PLL_HW(mpll1, \"mpll1\", &mpll1_gate.common.hw, 0x0, 3,\n\t\t   itable_mpll, f_mpll, 240, 1000, 1000, 1, 1200000000);\nstatic CLK_FIXED_FACTOR_HW(mpll1_63m38, \"mpll1-63m38\", &mpll1.common.hw,\n\t\t\t   32, 1, 0);\n\nstatic struct sprd_clk_common *ums512_g2_pll_clks[] = {\n\t \n\t&mpll1.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_g2_pll_hws = {\n\t.hws\t= {\n\t\t[CLK_MPLL1]\t\t= &mpll1.common.hw,\n\t\t[CLK_MPLL1_63M38]\t= &mpll1_63m38.hw,\n\t},\n\t.num\t= CLK_ANLG_PHY_G2_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_g2_pll_desc = {\n\t.clk_clks\t= ums512_g2_pll_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_g2_pll_clks),\n\t.hw_clks\t= &ums512_g2_pll_hws,\n};\n\n \nstatic const u64 itable[8] = { 7, 0, 0,\n\t\t\t900000000ULL, 1100000000ULL,\n\t\t\t1300000000ULL, 1500000000ULL,\n\t\t\t1600000000ULL };\n\nstatic struct clk_bit_field f_pll[PLL_FACT_MAX] = {\n\t{ .shift = 18,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 1 },\t \n\t{ .shift = 67,\t.width = 1 },\t \n\t{ .shift = 1,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 2,\t.width = 3 },\t \n\t{ .shift = 5,\t.width = 11 },\t \n\t{ .shift = 55,\t.width = 7 },\t \n\t{ .shift = 32,\t.width = 23},\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 77,\t.width = 1 },\t \n};\n\nstatic SPRD_PLL_FW_NAME(rpll, \"rpll\", \"ext-26m\", 0x0, 3,\n\t\t\titable, f_pll, 240, 1000, 1000, 1, 750000000);\n\nstatic SPRD_SC_GATE_CLK_FW_NAME(audio_gate, \"audio-gate\", \"ext-26m\", 0x24,\n\t\t\t\t0x1000, BIT(1), CLK_IGNORE_UNUSED, 0);\n\nstatic struct clk_bit_field f_mpll2[PLL_FACT_MAX] = {\n\t{ .shift = 16,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 1 },\t \n\t{ .shift = 67,\t.width = 1 },\t \n\t{ .shift = 1,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 2,\t.width = 3 },\t \n\t{ .shift = 5,\t.width = 11 },\t \n\t{ .shift = 55,\t.width = 7 },\t \n\t{ .shift = 32,\t.width = 23},\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 77,\t.width = 1 },\t \n};\nstatic SPRD_PLL_HW(mpll0, \"mpll0\", &mpll0_gate.common.hw, 0x54, 3,\n\t\t   itable_mpll, f_mpll, 240, 1000, 1000, 1, 1200000000);\nstatic CLK_FIXED_FACTOR_HW(mpll0_56m88, \"mpll0-56m88\", &mpll0.common.hw,\n\t\t\t   32, 1, 0);\n\nstatic const u64 itable_mpll2[6] = { 5,\n\t\t\t1200000000ULL, 1400000000ULL,\n\t\t\t1600000000ULL, 1800000000ULL,\n\t\t\t2000000000ULL };\n\nstatic SPRD_PLL_HW(mpll2, \"mpll2\", &mpll2_gate.common.hw, 0x9c, 3,\n\t\t   itable_mpll2, f_mpll2, 240, 1000, 1000, 1, 1000000000);\nstatic CLK_FIXED_FACTOR_HW(mpll2_47m13, \"mpll2-47m13\", &mpll2.common.hw,\n\t\t\t   32, 1, 0);\n\nstatic struct sprd_clk_common *ums512_g3_pll_clks[] = {\n\t \n\t&rpll.common,\n\t&audio_gate.common,\n\t&mpll0.common,\n\t&mpll2.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_g3_pll_hws = {\n\t.hws\t= {\n\t\t[CLK_RPLL]\t\t= &rpll.common.hw,\n\t\t[CLK_AUDIO_GATE]\t= &audio_gate.common.hw,\n\t\t[CLK_MPLL0]\t\t= &mpll0.common.hw,\n\t\t[CLK_MPLL0_56M88]\t= &mpll0_56m88.hw,\n\t\t[CLK_MPLL2]\t\t= &mpll2.common.hw,\n\t\t[CLK_MPLL2_47M13]\t= &mpll2_47m13.hw,\n\t},\n\t.num\t= CLK_ANLG_PHY_G3_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_g3_pll_desc = {\n\t.clk_clks\t= ums512_g3_pll_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_g3_pll_clks),\n\t.hw_clks\t= &ums512_g3_pll_hws,\n};\n\n \nstatic SPRD_PLL_FW_NAME(twpll, \"twpll\", \"ext-26m\", 0x0, 3,\n\t\t\titable, f_pll, 240, 1000, 1000, 1, 750000000);\nstatic CLK_FIXED_FACTOR_HW(twpll_768m, \"twpll-768m\", &twpll.common.hw,\n\t\t\t   2, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_384m, \"twpll-384m\", &twpll.common.hw,\n\t\t\t   4, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_192m, \"twpll-192m\", &twpll.common.hw,\n\t\t\t   8, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_96m, \"twpll-96m\", &twpll.common.hw,\n\t\t\t   16, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_48m, \"twpll-48m\", &twpll.common.hw,\n\t\t\t   32, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_24m, \"twpll-24m\", &twpll.common.hw,\n\t\t\t   64, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_12m, \"twpll-12m\", &twpll.common.hw,\n\t\t\t   128, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_512m, \"twpll-512m\", &twpll.common.hw,\n\t\t\t   3, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_256m, \"twpll-256m\", &twpll.common.hw,\n\t\t\t   6, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_128m, \"twpll-128m\", &twpll.common.hw,\n\t\t\t   12, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_64m, \"twpll-64m\", &twpll.common.hw,\n\t\t\t   24, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_307m2, \"twpll-307m2\", &twpll.common.hw,\n\t\t\t   5, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_219m4, \"twpll-219m4\", &twpll.common.hw,\n\t\t\t   7, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_170m6, \"twpll-170m6\", &twpll.common.hw,\n\t\t\t   9, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_153m6, \"twpll-153m6\", &twpll.common.hw,\n\t\t\t   10, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_76m8, \"twpll-76m8\", &twpll.common.hw,\n\t\t\t   20, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_51m2, \"twpll-51m2\", &twpll.common.hw,\n\t\t\t   30, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_38m4, \"twpll-38m4\", &twpll.common.hw,\n\t\t\t   40, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_19m2, \"twpll-19m2\", &twpll.common.hw,\n\t\t\t   80, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_12m29, \"twpll-12m29\", &twpll.common.hw,\n\t\t\t   125, 1, 0);\n\nstatic SPRD_PLL_FW_NAME(lpll, \"lpll\", \"ext-26m\", 0x18, 3,\n\t\t\titable, f_pll, 240, 1000, 1000, 1, 750000000);\nstatic CLK_FIXED_FACTOR_HW(lpll_614m4, \"lpll-614m4\", &lpll.common.hw,\n\t\t\t   2, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(lpll_409m6, \"lpll-409m6\", &lpll.common.hw,\n\t\t\t   3, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(lpll_245m76, \"lpll-245m76\", &lpll.common.hw,\n\t\t\t   5, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(lpll_30m72, \"lpll-30m72\", &lpll.common.hw,\n\t\t\t   40, 1, 0);\n\nstatic SPRD_PLL_FW_NAME(isppll, \"isppll\", \"ext-26m\", 0x30, 3,\n\t\t\titable, f_pll, 240, 1000, 1000, 1, 750000000);\nstatic CLK_FIXED_FACTOR_HW(isppll_468m, \"isppll-468m\", &isppll.common.hw,\n\t\t\t   2, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(isppll_78m, \"isppll-78m\", &isppll.common.hw,\n\t\t\t   12, 1, 0);\n\nstatic SPRD_PLL_HW(gpll, \"gpll\", &gpll_gate.common.hw, 0x48, 3,\n\t\t   itable, f_pll, 240, 1000, 1000, 1, 750000000);\nstatic CLK_FIXED_FACTOR_HW(gpll_40m, \"gpll-40m\", &gpll.common.hw,\n\t\t\t   20, 1, 0);\n\nstatic SPRD_PLL_HW(cppll, \"cppll\", &cppll_gate.common.hw, 0x60, 3,\n\t\t   itable, f_pll, 240, 1000, 1000, 1, 750000000);\nstatic CLK_FIXED_FACTOR_HW(cppll_39m32, \"cppll-39m32\", &cppll.common.hw,\n\t\t\t   26, 1, 0);\n\nstatic struct sprd_clk_common *ums512_gc_pll_clks[] = {\n\t \n\t&twpll.common,\n\t&lpll.common,\n\t&isppll.common,\n\t&gpll.common,\n\t&cppll.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_gc_pll_hws = {\n\t.hws\t= {\n\t\t[CLK_TWPLL]\t\t= &twpll.common.hw,\n\t\t[CLK_TWPLL_768M]\t= &twpll_768m.hw,\n\t\t[CLK_TWPLL_384M]\t= &twpll_384m.hw,\n\t\t[CLK_TWPLL_192M]\t= &twpll_192m.hw,\n\t\t[CLK_TWPLL_96M]\t\t= &twpll_96m.hw,\n\t\t[CLK_TWPLL_48M]\t\t= &twpll_48m.hw,\n\t\t[CLK_TWPLL_24M]\t\t= &twpll_24m.hw,\n\t\t[CLK_TWPLL_12M]\t\t= &twpll_12m.hw,\n\t\t[CLK_TWPLL_512M]\t= &twpll_512m.hw,\n\t\t[CLK_TWPLL_256M]\t= &twpll_256m.hw,\n\t\t[CLK_TWPLL_128M]\t= &twpll_128m.hw,\n\t\t[CLK_TWPLL_64M]\t\t= &twpll_64m.hw,\n\t\t[CLK_TWPLL_307M2]\t= &twpll_307m2.hw,\n\t\t[CLK_TWPLL_219M4]\t= &twpll_219m4.hw,\n\t\t[CLK_TWPLL_170M6]\t= &twpll_170m6.hw,\n\t\t[CLK_TWPLL_153M6]\t= &twpll_153m6.hw,\n\t\t[CLK_TWPLL_76M8]\t= &twpll_76m8.hw,\n\t\t[CLK_TWPLL_51M2]\t= &twpll_51m2.hw,\n\t\t[CLK_TWPLL_38M4]\t= &twpll_38m4.hw,\n\t\t[CLK_TWPLL_19M2]\t= &twpll_19m2.hw,\n\t\t[CLK_TWPLL_12M29]\t= &twpll_12m29.hw,\n\t\t[CLK_LPLL]\t\t= &lpll.common.hw,\n\t\t[CLK_LPLL_614M4]\t= &lpll_614m4.hw,\n\t\t[CLK_LPLL_409M6]\t= &lpll_409m6.hw,\n\t\t[CLK_LPLL_245M76]\t= &lpll_245m76.hw,\n\t\t[CLK_LPLL_30M72]\t= &lpll_30m72.hw,\n\t\t[CLK_ISPPLL]\t\t= &isppll.common.hw,\n\t\t[CLK_ISPPLL_468M]\t= &isppll_468m.hw,\n\t\t[CLK_ISPPLL_78M]\t= &isppll_78m.hw,\n\t\t[CLK_GPLL]\t\t= &gpll.common.hw,\n\t\t[CLK_GPLL_40M]\t\t= &gpll_40m.hw,\n\t\t[CLK_CPPLL]\t\t= &cppll.common.hw,\n\t\t[CLK_CPPLL_39M32]\t= &cppll_39m32.hw,\n\t},\n\t.num\t= CLK_ANLG_PHY_GC_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_gc_pll_desc = {\n\t.clk_clks\t= ums512_gc_pll_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_gc_pll_clks),\n\t.hw_clks\t= &ums512_gc_pll_hws,\n};\n\n \nstatic SPRD_SC_GATE_CLK_FW_NAME(dsi_eb, \"dsi-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(0), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(dispc_eb, \"dispc-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(1), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(vsp_eb, \"vsp-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(2), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(vdma_eb, \"vdma-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(dma_pub_eb, \"dma-pub-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(4), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(dma_sec_eb, \"dma-sec-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ipi_eb, \"ipi-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(6), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ahb_ckg_eb, \"ahb-ckg-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(7), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(bm_clk_eb, \"bm-clk-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(8), CLK_IGNORE_UNUSED, 0);\n\nstatic struct sprd_clk_common *ums512_apahb_gate[] = {\n\t \n\t&dsi_eb.common,\n\t&dispc_eb.common,\n\t&vsp_eb.common,\n\t&vdma_eb.common,\n\t&dma_pub_eb.common,\n\t&dma_sec_eb.common,\n\t&ipi_eb.common,\n\t&ahb_ckg_eb.common,\n\t&bm_clk_eb.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_apahb_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_DSI_EB]\t\t= &dsi_eb.common.hw,\n\t\t[CLK_DISPC_EB]\t\t= &dispc_eb.common.hw,\n\t\t[CLK_VSP_EB]\t\t= &vsp_eb.common.hw,\n\t\t[CLK_VDMA_EB]\t\t= &vdma_eb.common.hw,\n\t\t[CLK_DMA_PUB_EB]\t= &dma_pub_eb.common.hw,\n\t\t[CLK_DMA_SEC_EB]\t= &dma_sec_eb.common.hw,\n\t\t[CLK_IPI_EB]\t\t= &ipi_eb.common.hw,\n\t\t[CLK_AHB_CKG_EB]\t= &ahb_ckg_eb.common.hw,\n\t\t[CLK_BM_CLK_EB]\t\t= &bm_clk_eb.common.hw,\n\t},\n\t.num\t= CLK_AP_AHB_GATE_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_apahb_gate_desc = {\n\t.clk_clks\t= ums512_apahb_gate,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_apahb_gate),\n\t.hw_clks\t= &ums512_apahb_gate_hws,\n};\n\n \nstatic const struct clk_parent_data ap_apb_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_64m.hw  },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(ap_apb_clk, \"ap-apb-clk\", ap_apb_parents,\n\t\t\t 0x20, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data ipi_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_64m.hw  },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(ipi_clk, \"ipi-clk\", ipi_parents,\n\t\t\t 0x24, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data ap_uart_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n\t{ .hw = &twpll_96m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_uart0_clk, \"ap-uart0-clk\", ap_uart_parents,\n\t\t\t  0x28, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_uart1_clk, \"ap-uart1-clk\", ap_uart_parents,\n\t\t\t  0x2c, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_uart2_clk, \"ap-uart2-clk\", ap_uart_parents,\n\t\t\t  0x30, 0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data i2c_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_i2c0_clk, \"ap-i2c0-clk\", i2c_parents,\n\t\t\t  0x34, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c1_clk, \"ap-i2c1-clk\", i2c_parents,\n\t\t\t  0x38, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c2_clk, \"ap-i2c2-clk\", i2c_parents,\n\t\t\t  0x3c, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c3_clk, \"ap-i2c3-clk\", i2c_parents,\n\t\t\t  0x40, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c4_clk, \"ap-i2c4-clk\", i2c_parents,\n\t\t\t  0x44, 0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data spi_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_192m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_spi0_clk, \"ap-spi0-clk\", spi_parents,\n\t\t\t  0x48, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_spi1_clk, \"ap-spi1-clk\", spi_parents,\n\t\t\t  0x4c, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_spi2_clk, \"ap-spi2-clk\", spi_parents,\n\t\t\t  0x50, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_spi3_clk, \"ap-spi3-clk\", spi_parents,\n\t\t\t  0x54, 0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data iis_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_iis0_clk, \"ap-iis0-clk\", iis_parents,\n\t\t\t  0x58, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_iis1_clk, \"ap-iis1-clk\", iis_parents,\n\t\t\t  0x5c, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_iis2_clk, \"ap-iis2-clk\", iis_parents,\n\t\t\t  0x60, 0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data sim_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_51m2.hw  },\n\t{ .hw = &twpll_64m.hw  },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_sim_clk, \"ap-sim-clk\", sim_parents,\n\t\t\t  0x64, 0, 3, 8, 3, 0);\n\nstatic const struct clk_parent_data ap_ce_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_192m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(ap_ce_clk, \"ap-ce-clk\", ap_ce_parents,\n\t\t\t 0x68, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data sdio_parents[] = {\n\t{ .hw = &clk_1m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &rpll.common.hw  },\n\t{ .hw = &lpll_409m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(sdio0_2x_clk, \"sdio0-2x\", sdio_parents,\n\t\t\t 0x80, 0, 3, UMS512_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(sdio1_2x_clk, \"sdio1-2x\", sdio_parents,\n\t\t\t 0x88, 0, 3, UMS512_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(emmc_2x_clk, \"emmc-2x\", sdio_parents,\n\t\t\t 0x90, 0, 3, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data vsp_parents[] = {\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(vsp_clk, \"vsp-clk\", vsp_parents,\n\t\t\t 0x98, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data dispc0_parents[] = {\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_192m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(dispc0_clk, \"dispc0-clk\", dispc0_parents,\n\t\t\t 0x9c, 0, 3, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data dispc0_dpi_parents[] = {\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_192m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(dispc0_dpi_clk, \"dispc0-dpi-clk\", dispc0_dpi_parents,\n\t\t\t  0xa0, 0, 3, 8, 4, 0);\n\nstatic const struct clk_parent_data dsi_apb_parents[] = {\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_192m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(dsi_apb_clk, \"dsi-apb-clk\", dsi_apb_parents,\n\t\t\t 0xa4, 0, 2, UMS512_MUX_FLAG);\n\nstatic SPRD_GATE_CLK_FW_NAME(dsi_rxesc, \"dsi-rxesc\", \"ext-26m\",\n\t\t\t     0xa8, BIT(16), 0, 0);\n\nstatic SPRD_GATE_CLK_FW_NAME(dsi_lanebyte, \"dsi-lanebyte\", \"ext-26m\",\n\t\t\t     0xac, BIT(16), 0, 0);\n\nstatic const struct clk_parent_data vdsp_parents[] = {\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n\t{ .hw = &lpll_614m4.hw  },\n\t{ .hw = &twpll_768m.hw  },\n\t{ .hw = &isppll.common.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(vdsp_clk, \"vdsp-clk\", vdsp_parents,\n\t\t\t 0xb0, 0, 3, UMS512_MUX_FLAG);\nstatic SPRD_DIV_CLK_HW(vdsp_m_clk, \"vdsp-m-clk\", &vdsp_clk.common.hw,\n\t\t       0xb4, 8, 2, 0);\n\nstatic struct sprd_clk_common *ums512_ap_clks[] = {\n\t \n\t&ap_apb_clk.common,\n\t&ipi_clk.common,\n\t&ap_uart0_clk.common,\n\t&ap_uart1_clk.common,\n\t&ap_uart2_clk.common,\n\t&ap_i2c0_clk.common,\n\t&ap_i2c1_clk.common,\n\t&ap_i2c2_clk.common,\n\t&ap_i2c3_clk.common,\n\t&ap_i2c4_clk.common,\n\t&ap_spi0_clk.common,\n\t&ap_spi1_clk.common,\n\t&ap_spi2_clk.common,\n\t&ap_spi3_clk.common,\n\t&ap_iis0_clk.common,\n\t&ap_iis1_clk.common,\n\t&ap_iis2_clk.common,\n\t&ap_sim_clk.common,\n\t&ap_ce_clk.common,\n\t&sdio0_2x_clk.common,\n\t&sdio1_2x_clk.common,\n\t&emmc_2x_clk.common,\n\t&vsp_clk.common,\n\t&dispc0_clk.common,\n\t&dispc0_dpi_clk.common,\n\t&dsi_apb_clk.common,\n\t&dsi_rxesc.common,\n\t&dsi_lanebyte.common,\n\t&vdsp_clk.common,\n\t&vdsp_m_clk.common,\n\n};\n\nstatic struct clk_hw_onecell_data ums512_ap_clk_hws = {\n\t.hws\t= {\n\t\t[CLK_AP_APB]\t\t= &ap_apb_clk.common.hw,\n\t\t[CLK_IPI]\t\t= &ipi_clk.common.hw,\n\t\t[CLK_AP_UART0]\t\t= &ap_uart0_clk.common.hw,\n\t\t[CLK_AP_UART1]\t\t= &ap_uart1_clk.common.hw,\n\t\t[CLK_AP_UART2]\t\t= &ap_uart2_clk.common.hw,\n\t\t[CLK_AP_I2C0]\t\t= &ap_i2c0_clk.common.hw,\n\t\t[CLK_AP_I2C1]\t\t= &ap_i2c1_clk.common.hw,\n\t\t[CLK_AP_I2C2]\t\t= &ap_i2c2_clk.common.hw,\n\t\t[CLK_AP_I2C3]\t\t= &ap_i2c3_clk.common.hw,\n\t\t[CLK_AP_I2C4]\t\t= &ap_i2c4_clk.common.hw,\n\t\t[CLK_AP_SPI0]\t\t= &ap_spi0_clk.common.hw,\n\t\t[CLK_AP_SPI1]\t\t= &ap_spi1_clk.common.hw,\n\t\t[CLK_AP_SPI2]\t\t= &ap_spi2_clk.common.hw,\n\t\t[CLK_AP_SPI3]\t\t= &ap_spi3_clk.common.hw,\n\t\t[CLK_AP_IIS0]\t\t= &ap_iis0_clk.common.hw,\n\t\t[CLK_AP_IIS1]\t\t= &ap_iis1_clk.common.hw,\n\t\t[CLK_AP_IIS2]\t\t= &ap_iis2_clk.common.hw,\n\t\t[CLK_AP_SIM]\t\t= &ap_sim_clk.common.hw,\n\t\t[CLK_AP_CE]\t\t= &ap_ce_clk.common.hw,\n\t\t[CLK_SDIO0_2X]\t\t= &sdio0_2x_clk.common.hw,\n\t\t[CLK_SDIO1_2X]\t\t= &sdio1_2x_clk.common.hw,\n\t\t[CLK_EMMC_2X]\t\t= &emmc_2x_clk.common.hw,\n\t\t[CLK_VSP]\t\t= &vsp_clk.common.hw,\n\t\t[CLK_DISPC0]\t\t= &dispc0_clk.common.hw,\n\t\t[CLK_DISPC0_DPI]\t= &dispc0_dpi_clk.common.hw,\n\t\t[CLK_DSI_APB]\t\t= &dsi_apb_clk.common.hw,\n\t\t[CLK_DSI_RXESC]\t\t= &dsi_rxesc.common.hw,\n\t\t[CLK_DSI_LANEBYTE]\t= &dsi_lanebyte.common.hw,\n\t\t[CLK_VDSP]\t\t= &vdsp_clk.common.hw,\n\t\t[CLK_VDSP_M]\t\t= &vdsp_m_clk.common.hw,\n\t},\n\t.num\t= CLK_AP_CLK_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_ap_clk_desc = {\n\t.clk_clks\t= ums512_ap_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_ap_clks),\n\t.hw_clks\t= &ums512_ap_clk_hws,\n};\n\n \nstatic const struct clk_parent_data aon_apb_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-4m\"  },\n\t{ .hw = &clk_13m.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(aon_apb_clk, \"aon-apb-clk\", aon_apb_parents,\n\t\t\t  0x220, 0, 3, 8, 2, 0);\n\n\nstatic const struct clk_parent_data adi_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &rco_25m.hw  },\n\t{ .hw = &twpll_38m4.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(adi_clk, \"adi-clk\", adi_parents,\n\t\t\t 0x224, 0, 3, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data aux_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &clk_26m_aud.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .hw = &cppll_39m32.hw  },\n\t{ .hw = &mpll0_56m88.hw  },\n\t{ .hw = &mpll1_63m38.hw  },\n\t{ .hw = &mpll2_47m13.hw  },\n\t{ .hw = &dpll0_58m31.hw  },\n\t{ .hw = &gpll_40m.hw  },\n\t{ .hw = &twpll_48m.hw  },\n};\nstatic const struct clk_parent_data aux1_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &clk_26m_aud.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .hw = &cppll_39m32.hw  },\n\t{ .hw = &mpll0_56m88.hw  },\n\t{ .hw = &mpll1_63m38.hw  },\n\t{ .hw = &mpll2_47m13.hw  },\n\t{ .hw = &dpll0_58m31.hw  },\n\t{ .hw = &gpll_40m.hw  },\n\t{ .hw = &twpll_19m2.hw  },\n\t{ .hw = &lpll_30m72.hw  },\n\t{ .hw = &rpll.common.hw  },\n\t{ .hw = &twpll_12m29.hw  },\n\n};\nstatic SPRD_COMP_CLK_DATA(aux0_clk, \"aux0-clk\", aux_parents,\n\t\t\t  0x228, 0, 5, 8, 4, 0);\nstatic SPRD_COMP_CLK_DATA(aux1_clk, \"aux1-clk\", aux1_parents,\n\t\t\t  0x22c, 0, 5, 8, 4, 0);\nstatic SPRD_COMP_CLK_DATA(aux2_clk, \"aux2-clk\", aux_parents,\n\t\t\t  0x230, 0, 5, 8, 4, 0);\nstatic SPRD_COMP_CLK_DATA(probe_clk, \"probe-clk\", aux_parents,\n\t\t\t  0x234, 0, 5, 8, 4, 0);\n\nstatic const struct clk_parent_data pwm_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &rco_4m.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .hw = &twpll_48m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(pwm0_clk, \"pwm0-clk\", pwm_parents,\n\t\t\t 0x238, 0, 3, UMS512_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(pwm1_clk, \"pwm1-clk\", pwm_parents,\n\t\t\t 0x23c, 0, 3, UMS512_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(pwm2_clk, \"pwm2-clk\", pwm_parents,\n\t\t\t 0x240, 0, 3, UMS512_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(pwm3_clk, \"pwm3-clk\", pwm_parents,\n\t\t\t 0x244, 0, 3, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data efuse_parents[] = {\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(efuse_clk, \"efuse-clk\", efuse_parents,\n\t\t\t 0x248, 0, 1, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data uart_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(uart0_clk, \"uart0-clk\", uart_parents,\n\t\t\t 0x24c, 0, 3, UMS512_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(uart1_clk, \"uart1-clk\", uart_parents,\n\t\t\t 0x250, 0, 3, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data thm_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .hw = &clk_250k.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(thm0_clk, \"thm0-clk\", thm_parents,\n\t\t\t 0x260, 0, 1, UMS512_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(thm1_clk, \"thm1-clk\", thm_parents,\n\t\t\t 0x264, 0, 1, UMS512_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(thm2_clk, \"thm2-clk\", thm_parents,\n\t\t\t 0x268, 0, 1, UMS512_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(thm3_clk, \"thm3-clk\", thm_parents,\n\t\t\t 0x26c, 0, 1, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data aon_i2c_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(aon_i2c_clk, \"aon-i2c-clk\", aon_i2c_parents,\n\t\t\t 0x27c, 0, 3, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data aon_iis_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(aon_iis_clk, \"aon-iis-clk\", aon_iis_parents,\n\t\t\t 0x280, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data scc_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n\t{ .hw = &twpll_96m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(scc_clk, \"scc-clk\", scc_parents,\n\t\t\t 0x284, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data apcpu_dap_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &rco_4m.hw  },\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(apcpu_dap_clk, \"apcpu-dap-clk\", apcpu_dap_parents,\n\t\t\t 0x288, 0, 3, UMS512_MUX_FLAG);\n\nstatic SPRD_GATE_CLK_FW_NAME(apcpu_dap_mtck, \"apcpu-dap-mtck\", \"ext-26m\",\n\t\t\t     0x28c, BIT(16), 0, 0);\n\nstatic const struct clk_parent_data apcpu_ts_parents[] = {\n\t{ .fw_name = \"ext-32m\" },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(apcpu_ts_clk, \"apcpu-ts-clk\", apcpu_ts_parents,\n\t\t\t 0x290, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data debug_ts_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_192m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(debug_ts_clk, \"debug-ts-clk\", debug_ts_parents,\n\t\t\t 0x294, 0, 2, UMS512_MUX_FLAG);\n\nstatic SPRD_GATE_CLK_FW_NAME(dsi_test_s, \"dsi-test-s\", \"ext-26m\",\n\t\t\t     0x298, BIT(16), 0, 0);\n\nstatic const struct clk_parent_data djtag_tck_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(djtag_tck_clk, \"djtag-tck-clk\", djtag_tck_parents,\n\t\t\t 0x2b4, 0, 1, UMS512_MUX_FLAG);\n\nstatic SPRD_GATE_CLK_FW_NAME(djtag_tck_hw, \"djtag-tck-hw\", \"ext-26m\",\n\t\t\t     0x2b8, BIT(16), 0, 0);\n\nstatic const struct clk_parent_data aon_tmr_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(aon_tmr_clk, \"aon-tmr-clk\", aon_tmr_parents,\n\t\t\t 0x2c0, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data aon_pmu_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-4m\" },\n};\nstatic SPRD_MUX_CLK_DATA(aon_pmu_clk, \"aon-pmu-clk\", aon_pmu_parents,\n\t\t\t 0x2c8, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data debounce_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .hw = &rco_4m.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(debounce_clk, \"debounce-clk\", debounce_parents,\n\t\t\t 0x2cc, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data apcpu_pmu_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(apcpu_pmu_clk, \"apcpu-pmu-clk\", apcpu_pmu_parents,\n\t\t\t 0x2d0, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data top_dvfs_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(top_dvfs_clk, \"top-dvfs-clk\", top_dvfs_parents,\n\t\t\t 0x2d8, 0, 2, UMS512_MUX_FLAG);\n\nstatic SPRD_GATE_CLK_FW_NAME(otg_utmi, \"otg-utmi\", \"ext-26m\", 0x2dc,\n\t\t\t\tBIT(16), 0, 0);\n\nstatic const struct clk_parent_data otg_ref_parents[] = {\n\t{ .hw = &twpll_12m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(otg_ref_clk, \"otg-ref-clk\", otg_ref_parents,\n\t\t\t 0x2e0, 0, 1, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data cssys_parents[] = {\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(cssys_clk, \"cssys-clk\", cssys_parents,\n\t\t\t  0x2e4, 0, 3, 8, 2, 0);\nstatic SPRD_DIV_CLK_HW(cssys_pub_clk, \"cssys-pub-clk\", &cssys_clk.common.hw,\n\t\t       0x2e8, 8, 2, 0);\nstatic SPRD_DIV_CLK_HW(cssys_apb_clk, \"cssys-apb-clk\", &cssys_clk.common.hw,\n\t\t       0x2ec, 8, 3, 0);\n\nstatic const struct clk_parent_data ap_axi_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(ap_axi_clk, \"ap-axi-clk\", ap_axi_parents,\n\t\t\t 0x2f0, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data ap_mm_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(ap_mm_clk, \"ap-mm-clk\", ap_mm_parents,\n\t\t\t 0x2f4, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data sdio2_2x_parents[] = {\n\t{ .hw = &clk_1m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &rpll.common.hw  },\n\t{ .hw = &lpll_409m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(sdio2_2x_clk, \"sdio2-2x-clk\", sdio2_2x_parents,\n\t\t\t 0x2f8, 0, 3, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data analog_io_apb_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(analog_io_apb, \"analog-io-apb\", analog_io_apb_parents,\n\t\t\t  0x300, 0, 1, 8, 2, 0);\n\nstatic const struct clk_parent_data dmc_ref_parents[] = {\n\t{ .hw = &clk_6m5.hw  },\n\t{ .hw = &clk_13m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(dmc_ref_clk, \"dmc-ref-clk\", dmc_ref_parents,\n\t\t\t 0x304, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data emc_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n\t{ .hw = &twpll_768m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(emc_clk, \"emc-clk\", emc_parents,\n\t\t\t 0x30c, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data usb_parents[] = {\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_192m.hw  },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(usb_clk, \"usb-clk\", usb_parents,\n\t\t\t  0x310, 0, 3, 8, 2, 0);\n\nstatic const struct clk_parent_data pmu_26m_parents[] = {\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(pmu_26m_clk, \"26m-pmu-clk\", pmu_26m_parents,\n\t\t\t 0x318, 0, 1, UMS512_MUX_FLAG);\n\nstatic struct sprd_clk_common *ums512_aon_apb[] = {\n\t \n\t&aon_apb_clk.common,\n\t&adi_clk.common,\n\t&aux0_clk.common,\n\t&aux1_clk.common,\n\t&aux2_clk.common,\n\t&probe_clk.common,\n\t&pwm0_clk.common,\n\t&pwm1_clk.common,\n\t&pwm2_clk.common,\n\t&pwm3_clk.common,\n\t&efuse_clk.common,\n\t&uart0_clk.common,\n\t&uart1_clk.common,\n\t&thm0_clk.common,\n\t&thm1_clk.common,\n\t&thm2_clk.common,\n\t&thm3_clk.common,\n\t&aon_i2c_clk.common,\n\t&aon_iis_clk.common,\n\t&scc_clk.common,\n\t&apcpu_dap_clk.common,\n\t&apcpu_dap_mtck.common,\n\t&apcpu_ts_clk.common,\n\t&debug_ts_clk.common,\n\t&dsi_test_s.common,\n\t&djtag_tck_clk.common,\n\t&djtag_tck_hw.common,\n\t&aon_tmr_clk.common,\n\t&aon_pmu_clk.common,\n\t&debounce_clk.common,\n\t&apcpu_pmu_clk.common,\n\t&top_dvfs_clk.common,\n\t&otg_utmi.common,\n\t&otg_ref_clk.common,\n\t&cssys_clk.common,\n\t&cssys_pub_clk.common,\n\t&cssys_apb_clk.common,\n\t&ap_axi_clk.common,\n\t&ap_mm_clk.common,\n\t&sdio2_2x_clk.common,\n\t&analog_io_apb.common,\n\t&dmc_ref_clk.common,\n\t&emc_clk.common,\n\t&usb_clk.common,\n\t&pmu_26m_clk.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_aon_apb_hws = {\n\t.hws\t= {\n\t\t[CLK_AON_APB]\t\t= &aon_apb_clk.common.hw,\n\t\t[CLK_ADI]\t\t= &adi_clk.common.hw,\n\t\t[CLK_AUX0]\t\t= &aux0_clk.common.hw,\n\t\t[CLK_AUX1]\t\t= &aux1_clk.common.hw,\n\t\t[CLK_AUX2]\t\t= &aux2_clk.common.hw,\n\t\t[CLK_PROBE]\t\t= &probe_clk.common.hw,\n\t\t[CLK_PWM0]\t\t= &pwm0_clk.common.hw,\n\t\t[CLK_PWM1]\t\t= &pwm1_clk.common.hw,\n\t\t[CLK_PWM2]\t\t= &pwm2_clk.common.hw,\n\t\t[CLK_PWM3]\t\t= &pwm3_clk.common.hw,\n\t\t[CLK_EFUSE]\t\t= &efuse_clk.common.hw,\n\t\t[CLK_UART0]\t\t= &uart0_clk.common.hw,\n\t\t[CLK_UART1]\t\t= &uart1_clk.common.hw,\n\t\t[CLK_THM0]\t\t= &thm0_clk.common.hw,\n\t\t[CLK_THM1]\t\t= &thm1_clk.common.hw,\n\t\t[CLK_THM2]\t\t= &thm2_clk.common.hw,\n\t\t[CLK_THM3]\t\t= &thm3_clk.common.hw,\n\t\t[CLK_AON_I2C]\t\t= &aon_i2c_clk.common.hw,\n\t\t[CLK_AON_IIS]\t\t= &aon_iis_clk.common.hw,\n\t\t[CLK_SCC]\t\t= &scc_clk.common.hw,\n\t\t[CLK_APCPU_DAP]\t\t= &apcpu_dap_clk.common.hw,\n\t\t[CLK_APCPU_DAP_MTCK]\t= &apcpu_dap_mtck.common.hw,\n\t\t[CLK_APCPU_TS]\t\t= &apcpu_ts_clk.common.hw,\n\t\t[CLK_DEBUG_TS]\t\t= &debug_ts_clk.common.hw,\n\t\t[CLK_DSI_TEST_S]\t= &dsi_test_s.common.hw,\n\t\t[CLK_DJTAG_TCK]\t\t= &djtag_tck_clk.common.hw,\n\t\t[CLK_DJTAG_TCK_HW]\t= &djtag_tck_hw.common.hw,\n\t\t[CLK_AON_TMR]\t\t= &aon_tmr_clk.common.hw,\n\t\t[CLK_AON_PMU]\t\t= &aon_pmu_clk.common.hw,\n\t\t[CLK_DEBOUNCE]\t\t= &debounce_clk.common.hw,\n\t\t[CLK_APCPU_PMU]\t\t= &apcpu_pmu_clk.common.hw,\n\t\t[CLK_TOP_DVFS]\t\t= &top_dvfs_clk.common.hw,\n\t\t[CLK_OTG_UTMI]\t\t= &otg_utmi.common.hw,\n\t\t[CLK_OTG_REF]\t\t= &otg_ref_clk.common.hw,\n\t\t[CLK_CSSYS]\t\t= &cssys_clk.common.hw,\n\t\t[CLK_CSSYS_PUB]\t\t= &cssys_pub_clk.common.hw,\n\t\t[CLK_CSSYS_APB]\t\t= &cssys_apb_clk.common.hw,\n\t\t[CLK_AP_AXI]\t\t= &ap_axi_clk.common.hw,\n\t\t[CLK_AP_MM]\t\t= &ap_mm_clk.common.hw,\n\t\t[CLK_SDIO2_2X]\t\t= &sdio2_2x_clk.common.hw,\n\t\t[CLK_ANALOG_IO_APB]\t= &analog_io_apb.common.hw,\n\t\t[CLK_DMC_REF_CLK]\t= &dmc_ref_clk.common.hw,\n\t\t[CLK_EMC]\t\t= &emc_clk.common.hw,\n\t\t[CLK_USB]\t\t= &usb_clk.common.hw,\n\t\t[CLK_26M_PMU]\t\t= &pmu_26m_clk.common.hw,\n\t},\n\t.num\t= CLK_AON_APB_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_aon_apb_desc = {\n\t.clk_clks\t= ums512_aon_apb,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_aon_apb),\n\t.hw_clks\t= &ums512_aon_apb_hws,\n};\n\n \nstatic SPRD_SC_GATE_CLK_FW_NAME(rc100m_cal_eb, \"rc100m-cal-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(djtag_tck_eb, \"djtag-tck-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(2), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(djtag_eb, \"djtag-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(3), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(aux0_eb, \"aux0-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(4), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(aux1_eb, \"aux1-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(aux2_eb, \"aux2-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(6), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(probe_eb, \"probe-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(7), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(mm_eb, \"mm-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(9), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(gpu_eb, \"gpu-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(11), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(mspi_eb, \"mspi-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(12), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(apcpu_dap_eb, \"apcpu-dap-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(14), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(aon_cssys_eb, \"aon-cssys-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(15), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(cssys_apb_eb, \"cssys-apb-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(16), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(cssys_pub_eb, \"cssys-pub-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(17), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdphy_cfg_eb, \"sdphy-cfg-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(19), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdphy_ref_eb, \"sdphy-ref-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(20), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(efuse_eb, \"efuse-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(gpio_eb, \"gpio-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(1), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(mbox_eb, \"mbox-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(2), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(kpd_eb, \"kpd-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(aon_syst_eb, \"aon-syst-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(4), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_syst_eb, \"ap-syst-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(5), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(aon_tmr_eb, \"aon-tmr-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(6), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(otg_utmi_eb, \"otg-utmi-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(8), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(otg_phy_eb, \"otg-phy-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(9), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(splk_eb, \"splk-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(10), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(pin_eb, \"pin-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(11), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ana_eb, \"ana-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(12), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(apcpu_ts0_eb, \"apcpu-ts0-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(17), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(apb_busmon_eb, \"apb-busmon-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(18), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(aon_iis_eb, \"aon-iis-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(19), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(scc_eb, \"scc-eb\", \"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(20), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(thm0_eb, \"thm0-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(thm1_eb, \"thm1-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(1), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(thm2_eb, \"thm2-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(2), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(asim_top_eb, \"asim-top\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(3), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c_eb, \"i2c-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(7), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(pmu_eb, \"pmu-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(8), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(adi_eb, \"adi-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(9), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(eic_eb, \"eic-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(10), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_intc0_eb, \"ap-intc0-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(11), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_intc1_eb, \"ap-intc1-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(12), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_intc2_eb, \"ap-intc2-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(13), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_intc3_eb, \"ap-intc3-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(14), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_intc4_eb, \"ap-intc4-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(15), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_intc5_eb, \"ap-intc5-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(16), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(audcp_intc_eb, \"audcp-intc-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(17), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_tmr0_eb, \"ap-tmr0-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(22), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_tmr1_eb, \"ap-tmr1-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(23), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_tmr2_eb, \"ap-tmr2-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(24), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(pwm0_eb, \"pwm0-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(25), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(pwm1_eb, \"pwm1-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(26), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(pwm2_eb, \"pwm2-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(27), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(pwm3_eb, \"pwm3-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(28), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_wdg_eb, \"ap-wdg-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(29), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(apcpu_wdg_eb, \"apcpu-wdg-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(30), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(serdes_eb, \"serdes-eb\", \"ext-26m\",\n\t\t\t\t0x8, 0x1000, BIT(31), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(arch_rtc_eb, \"arch-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(kpd_rtc_eb, \"kpd-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(1), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(aon_syst_rtc_eb, \"aon-syst-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(2), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_syst_rtc_eb, \"ap-syst-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(3), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(aon_tmr_rtc_eb, \"aon-tmr-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(4), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(eic_rtc_eb, \"eic-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(5), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(eic_rtcdv5_eb, \"eic-rtcdv5-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(6), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_wdg_rtc_eb, \"ap-wdg-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(7), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ac_wdg_rtc_eb, \"ac-wdg-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(8), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_tmr0_rtc_eb, \"ap-tmr0-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(9), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_tmr1_rtc_eb, \"ap-tmr1-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(10), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_tmr2_rtc_eb, \"ap-tmr2-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(11), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(dcxo_lc_rtc_eb, \"dcxo-lc-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(12), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(bb_cal_rtc_eb, \"bb-cal-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(13), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_emmc_rtc_eb, \"ap-emmc-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(14), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_sdio0_rtc_eb, \"ap-sdio0-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(15), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_sdio1_rtc_eb, \"ap-sdio1-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(16), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_sdio2_rtc_eb, \"ap-sdio2-rtc-eb\", \"ext-26m\",\n\t\t\t\t0x18, 0x1000, BIT(17), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(dsi_csi_test_eb, \"dsi-csi-test-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(8), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(djtag_tck_en, \"djtag-tck-en\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(9), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(dphy_ref_eb, \"dphy-ref-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(10), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(dmc_ref_eb, \"dmc-ref-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(11), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(otg_ref_eb, \"otg-ref-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(12), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(tsen_eb, \"tsen-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(13), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(tmr_eb, \"tmr-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(14), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(rc100m_ref_eb, \"rc100m-ref-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(15), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(rc100m_fdk_eb, \"rc100m-fdk-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(16), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(debounce_eb, \"debounce-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(17), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(det_32k_eb, \"det-32k-eb\", \"ext-26m\",\n\t\t\t\t0x138, 0x1000, BIT(18), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(top_cssys_en, \"top-cssys-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(0), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(ap_axi_en, \"ap-axi-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(1), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio0_2x_en, \"sdio0-2x-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(2), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio0_1x_en, \"sdio0-1x-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio1_2x_en, \"sdio1-2x-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(4), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio1_1x_en, \"sdio1-1x-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio2_2x_en, \"sdio2-2x-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(6), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio2_1x_en, \"sdio2-1x-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(7), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(emmc_2x_en, \"emmc-2x-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(8), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(emmc_1x_en, \"emmc-1x-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(9), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(pll_test_en, \"pll-test-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(14), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(cphy_cfg_en, \"cphy-cfg-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(15), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(debug_ts_en, \"debug-ts-en\", \"ext-26m\",\n\t\t\t\t0x13c, 0x1000, BIT(18), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(access_aud_en, \"access-aud-en\",\n\t\t\t\t\"ext-26m\", 0x14c, 0x1000, BIT(0), 0, 0);\n\nstatic struct sprd_clk_common *ums512_aon_gate[] = {\n\t \n\t&rc100m_cal_eb.common,\n\t&djtag_tck_eb.common,\n\t&djtag_eb.common,\n\t&aux0_eb.common,\n\t&aux1_eb.common,\n\t&aux2_eb.common,\n\t&probe_eb.common,\n\t&mm_eb.common,\n\t&gpu_eb.common,\n\t&mspi_eb.common,\n\t&apcpu_dap_eb.common,\n\t&aon_cssys_eb.common,\n\t&cssys_apb_eb.common,\n\t&cssys_pub_eb.common,\n\t&sdphy_cfg_eb.common,\n\t&sdphy_ref_eb.common,\n\t&efuse_eb.common,\n\t&gpio_eb.common,\n\t&mbox_eb.common,\n\t&kpd_eb.common,\n\t&aon_syst_eb.common,\n\t&ap_syst_eb.common,\n\t&aon_tmr_eb.common,\n\t&otg_utmi_eb.common,\n\t&otg_phy_eb.common,\n\t&splk_eb.common,\n\t&pin_eb.common,\n\t&ana_eb.common,\n\t&apcpu_ts0_eb.common,\n\t&apb_busmon_eb.common,\n\t&aon_iis_eb.common,\n\t&scc_eb.common,\n\t&thm0_eb.common,\n\t&thm1_eb.common,\n\t&thm2_eb.common,\n\t&asim_top_eb.common,\n\t&i2c_eb.common,\n\t&pmu_eb.common,\n\t&adi_eb.common,\n\t&eic_eb.common,\n\t&ap_intc0_eb.common,\n\t&ap_intc1_eb.common,\n\t&ap_intc2_eb.common,\n\t&ap_intc3_eb.common,\n\t&ap_intc4_eb.common,\n\t&ap_intc5_eb.common,\n\t&audcp_intc_eb.common,\n\t&ap_tmr0_eb.common,\n\t&ap_tmr1_eb.common,\n\t&ap_tmr2_eb.common,\n\t&pwm0_eb.common,\n\t&pwm1_eb.common,\n\t&pwm2_eb.common,\n\t&pwm3_eb.common,\n\t&ap_wdg_eb.common,\n\t&apcpu_wdg_eb.common,\n\t&serdes_eb.common,\n\t&arch_rtc_eb.common,\n\t&kpd_rtc_eb.common,\n\t&aon_syst_rtc_eb.common,\n\t&ap_syst_rtc_eb.common,\n\t&aon_tmr_rtc_eb.common,\n\t&eic_rtc_eb.common,\n\t&eic_rtcdv5_eb.common,\n\t&ap_wdg_rtc_eb.common,\n\t&ac_wdg_rtc_eb.common,\n\t&ap_tmr0_rtc_eb.common,\n\t&ap_tmr1_rtc_eb.common,\n\t&ap_tmr2_rtc_eb.common,\n\t&dcxo_lc_rtc_eb.common,\n\t&bb_cal_rtc_eb.common,\n\t&ap_emmc_rtc_eb.common,\n\t&ap_sdio0_rtc_eb.common,\n\t&ap_sdio1_rtc_eb.common,\n\t&ap_sdio2_rtc_eb.common,\n\t&dsi_csi_test_eb.common,\n\t&djtag_tck_en.common,\n\t&dphy_ref_eb.common,\n\t&dmc_ref_eb.common,\n\t&otg_ref_eb.common,\n\t&tsen_eb.common,\n\t&tmr_eb.common,\n\t&rc100m_ref_eb.common,\n\t&rc100m_fdk_eb.common,\n\t&debounce_eb.common,\n\t&det_32k_eb.common,\n\t&top_cssys_en.common,\n\t&ap_axi_en.common,\n\t&sdio0_2x_en.common,\n\t&sdio0_1x_en.common,\n\t&sdio1_2x_en.common,\n\t&sdio1_1x_en.common,\n\t&sdio2_2x_en.common,\n\t&sdio2_1x_en.common,\n\t&emmc_2x_en.common,\n\t&emmc_1x_en.common,\n\t&pll_test_en.common,\n\t&cphy_cfg_en.common,\n\t&debug_ts_en.common,\n\t&access_aud_en.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_aon_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_RC100M_CAL_EB]\t= &rc100m_cal_eb.common.hw,\n\t\t[CLK_DJTAG_TCK_EB]\t= &djtag_tck_eb.common.hw,\n\t\t[CLK_DJTAG_EB]\t\t= &djtag_eb.common.hw,\n\t\t[CLK_AUX0_EB]\t\t= &aux0_eb.common.hw,\n\t\t[CLK_AUX1_EB]\t\t= &aux1_eb.common.hw,\n\t\t[CLK_AUX2_EB]\t\t= &aux2_eb.common.hw,\n\t\t[CLK_PROBE_EB]\t\t= &probe_eb.common.hw,\n\t\t[CLK_MM_EB]\t\t= &mm_eb.common.hw,\n\t\t[CLK_GPU_EB]\t\t= &gpu_eb.common.hw,\n\t\t[CLK_MSPI_EB]\t\t= &mspi_eb.common.hw,\n\t\t[CLK_APCPU_DAP_EB]\t= &apcpu_dap_eb.common.hw,\n\t\t[CLK_AON_CSSYS_EB]\t= &aon_cssys_eb.common.hw,\n\t\t[CLK_CSSYS_APB_EB]\t= &cssys_apb_eb.common.hw,\n\t\t[CLK_CSSYS_PUB_EB]\t= &cssys_pub_eb.common.hw,\n\t\t[CLK_SDPHY_CFG_EB]\t= &sdphy_cfg_eb.common.hw,\n\t\t[CLK_SDPHY_REF_EB]\t= &sdphy_ref_eb.common.hw,\n\t\t[CLK_EFUSE_EB]\t\t= &efuse_eb.common.hw,\n\t\t[CLK_GPIO_EB]\t\t= &gpio_eb.common.hw,\n\t\t[CLK_MBOX_EB]\t\t= &mbox_eb.common.hw,\n\t\t[CLK_KPD_EB]\t\t= &kpd_eb.common.hw,\n\t\t[CLK_AON_SYST_EB]\t= &aon_syst_eb.common.hw,\n\t\t[CLK_AP_SYST_EB]\t= &ap_syst_eb.common.hw,\n\t\t[CLK_AON_TMR_EB]\t= &aon_tmr_eb.common.hw,\n\t\t[CLK_OTG_UTMI_EB]\t= &otg_utmi_eb.common.hw,\n\t\t[CLK_OTG_PHY_EB]\t= &otg_phy_eb.common.hw,\n\t\t[CLK_SPLK_EB]\t\t= &splk_eb.common.hw,\n\t\t[CLK_PIN_EB]\t\t= &pin_eb.common.hw,\n\t\t[CLK_ANA_EB]\t\t= &ana_eb.common.hw,\n\t\t[CLK_APCPU_TS0_EB]\t= &apcpu_ts0_eb.common.hw,\n\t\t[CLK_APB_BUSMON_EB]\t= &apb_busmon_eb.common.hw,\n\t\t[CLK_AON_IIS_EB]\t= &aon_iis_eb.common.hw,\n\t\t[CLK_SCC_EB]\t\t= &scc_eb.common.hw,\n\t\t[CLK_THM0_EB]\t\t= &thm0_eb.common.hw,\n\t\t[CLK_THM1_EB]\t\t= &thm1_eb.common.hw,\n\t\t[CLK_THM2_EB]\t\t= &thm2_eb.common.hw,\n\t\t[CLK_ASIM_TOP_EB]\t= &asim_top_eb.common.hw,\n\t\t[CLK_I2C_EB]\t\t= &i2c_eb.common.hw,\n\t\t[CLK_PMU_EB]\t\t= &pmu_eb.common.hw,\n\t\t[CLK_ADI_EB]\t\t= &adi_eb.common.hw,\n\t\t[CLK_EIC_EB]\t\t= &eic_eb.common.hw,\n\t\t[CLK_AP_INTC0_EB]\t= &ap_intc0_eb.common.hw,\n\t\t[CLK_AP_INTC1_EB]\t= &ap_intc1_eb.common.hw,\n\t\t[CLK_AP_INTC2_EB]\t= &ap_intc2_eb.common.hw,\n\t\t[CLK_AP_INTC3_EB]\t= &ap_intc3_eb.common.hw,\n\t\t[CLK_AP_INTC4_EB]\t= &ap_intc4_eb.common.hw,\n\t\t[CLK_AP_INTC5_EB]\t= &ap_intc5_eb.common.hw,\n\t\t[CLK_AUDCP_INTC_EB]\t= &audcp_intc_eb.common.hw,\n\t\t[CLK_AP_TMR0_EB]\t= &ap_tmr0_eb.common.hw,\n\t\t[CLK_AP_TMR1_EB]\t= &ap_tmr1_eb.common.hw,\n\t\t[CLK_AP_TMR2_EB]\t= &ap_tmr2_eb.common.hw,\n\t\t[CLK_PWM0_EB]\t\t= &pwm0_eb.common.hw,\n\t\t[CLK_PWM1_EB]\t\t= &pwm1_eb.common.hw,\n\t\t[CLK_PWM2_EB]\t\t= &pwm2_eb.common.hw,\n\t\t[CLK_PWM3_EB]\t\t= &pwm3_eb.common.hw,\n\t\t[CLK_AP_WDG_EB]\t\t= &ap_wdg_eb.common.hw,\n\t\t[CLK_APCPU_WDG_EB]\t= &apcpu_wdg_eb.common.hw,\n\t\t[CLK_SERDES_EB]\t\t= &serdes_eb.common.hw,\n\t\t[CLK_ARCH_RTC_EB]\t= &arch_rtc_eb.common.hw,\n\t\t[CLK_KPD_RTC_EB]\t= &kpd_rtc_eb.common.hw,\n\t\t[CLK_AON_SYST_RTC_EB]\t= &aon_syst_rtc_eb.common.hw,\n\t\t[CLK_AP_SYST_RTC_EB]\t= &ap_syst_rtc_eb.common.hw,\n\t\t[CLK_AON_TMR_RTC_EB]\t= &aon_tmr_rtc_eb.common.hw,\n\t\t[CLK_EIC_RTC_EB]\t= &eic_rtc_eb.common.hw,\n\t\t[CLK_EIC_RTCDV5_EB]\t= &eic_rtcdv5_eb.common.hw,\n\t\t[CLK_AP_WDG_RTC_EB]\t= &ap_wdg_rtc_eb.common.hw,\n\t\t[CLK_AC_WDG_RTC_EB]\t= &ac_wdg_rtc_eb.common.hw,\n\t\t[CLK_AP_TMR0_RTC_EB]\t= &ap_tmr0_rtc_eb.common.hw,\n\t\t[CLK_AP_TMR1_RTC_EB]\t= &ap_tmr1_rtc_eb.common.hw,\n\t\t[CLK_AP_TMR2_RTC_EB]\t= &ap_tmr2_rtc_eb.common.hw,\n\t\t[CLK_DCXO_LC_RTC_EB]\t= &dcxo_lc_rtc_eb.common.hw,\n\t\t[CLK_BB_CAL_RTC_EB]\t= &bb_cal_rtc_eb.common.hw,\n\t\t[CLK_AP_EMMC_RTC_EB]\t= &ap_emmc_rtc_eb.common.hw,\n\t\t[CLK_AP_SDIO0_RTC_EB]\t= &ap_sdio0_rtc_eb.common.hw,\n\t\t[CLK_AP_SDIO1_RTC_EB]\t= &ap_sdio1_rtc_eb.common.hw,\n\t\t[CLK_AP_SDIO2_RTC_EB]\t= &ap_sdio2_rtc_eb.common.hw,\n\t\t[CLK_DSI_CSI_TEST_EB]\t= &dsi_csi_test_eb.common.hw,\n\t\t[CLK_DJTAG_TCK_EN]\t= &djtag_tck_en.common.hw,\n\t\t[CLK_DPHY_REF_EB]\t= &dphy_ref_eb.common.hw,\n\t\t[CLK_DMC_REF_EB]\t= &dmc_ref_eb.common.hw,\n\t\t[CLK_OTG_REF_EB]\t= &otg_ref_eb.common.hw,\n\t\t[CLK_TSEN_EB]\t\t= &tsen_eb.common.hw,\n\t\t[CLK_TMR_EB]\t\t= &tmr_eb.common.hw,\n\t\t[CLK_RC100M_REF_EB]\t= &rc100m_ref_eb.common.hw,\n\t\t[CLK_RC100M_FDK_EB]\t= &rc100m_fdk_eb.common.hw,\n\t\t[CLK_DEBOUNCE_EB]\t= &debounce_eb.common.hw,\n\t\t[CLK_DET_32K_EB]\t= &det_32k_eb.common.hw,\n\t\t[CLK_TOP_CSSYS_EB]\t= &top_cssys_en.common.hw,\n\t\t[CLK_AP_AXI_EN]\t\t= &ap_axi_en.common.hw,\n\t\t[CLK_SDIO0_2X_EN]\t= &sdio0_2x_en.common.hw,\n\t\t[CLK_SDIO0_1X_EN]\t= &sdio0_1x_en.common.hw,\n\t\t[CLK_SDIO1_2X_EN]\t= &sdio1_2x_en.common.hw,\n\t\t[CLK_SDIO1_1X_EN]\t= &sdio1_1x_en.common.hw,\n\t\t[CLK_SDIO2_2X_EN]\t= &sdio2_2x_en.common.hw,\n\t\t[CLK_SDIO2_1X_EN]\t= &sdio2_1x_en.common.hw,\n\t\t[CLK_EMMC_2X_EN]\t= &emmc_2x_en.common.hw,\n\t\t[CLK_EMMC_1X_EN]\t= &emmc_1x_en.common.hw,\n\t\t[CLK_PLL_TEST_EN]\t= &pll_test_en.common.hw,\n\t\t[CLK_CPHY_CFG_EN]\t= &cphy_cfg_en.common.hw,\n\t\t[CLK_DEBUG_TS_EN]\t= &debug_ts_en.common.hw,\n\t\t[CLK_ACCESS_AUD_EN]\t= &access_aud_en.common.hw,\n\t},\n\t.num\t= CLK_AON_APB_GATE_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_aon_gate_desc = {\n\t.clk_clks\t= ums512_aon_gate,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_aon_gate),\n\t.hw_clks\t= &ums512_aon_gate_hws,\n};\n\n \n \nstatic SPRD_SC_GATE_CLK_HW(audcp_wdg_eb, \"audcp-wdg-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(1),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_rtc_wdg_eb, \"audcp-rtc-wdg-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(2),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_tmr0_eb, \"audcp-tmr0-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(5),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_tmr1_eb, \"audcp-tmr1-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(6),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\n\nstatic struct sprd_clk_common *ums512_audcpapb_gate[] = {\n\t \n\t&audcp_wdg_eb.common,\n\t&audcp_rtc_wdg_eb.common,\n\t&audcp_tmr0_eb.common,\n\t&audcp_tmr1_eb.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_audcpapb_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_AUDCP_WDG_EB]\t= &audcp_wdg_eb.common.hw,\n\t\t[CLK_AUDCP_RTC_WDG_EB]\t= &audcp_rtc_wdg_eb.common.hw,\n\t\t[CLK_AUDCP_TMR0_EB]\t= &audcp_tmr0_eb.common.hw,\n\t\t[CLK_AUDCP_TMR1_EB]\t= &audcp_tmr1_eb.common.hw,\n\t},\n\t.num\t= CLK_AUDCP_APB_GATE_NUM,\n};\n\nstatic const struct sprd_clk_desc ums512_audcpapb_gate_desc = {\n\t.clk_clks\t= ums512_audcpapb_gate,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_audcpapb_gate),\n\t.hw_clks\t= &ums512_audcpapb_gate_hws,\n};\n\n \n \nstatic SPRD_SC_GATE_CLK_HW(audcp_iis0_eb, \"audcp-iis0-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(0),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_iis1_eb, \"audcp-iis1-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(1),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_iis2_eb, \"audcp-iis2-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(2),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_uart_eb, \"audcp-uart-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(4),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_dma_cp_eb, \"audcp-dma-cp-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(5),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_dma_ap_eb, \"audcp-dma-ap-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(6),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_src48k_eb, \"audcp-src48k-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(10),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_mcdt_eb, \"audcp-mcdt-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(12),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_vbcifd_eb, \"audcp-vbcifd-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(13),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_vbc_eb, \"audcp-vbc-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(14),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_splk_eb,  \"audcp-splk-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(15),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_icu_eb, \"audcp-icu-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(16),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(dma_ap_ashb_eb, \"dma-ap-ashb-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(17),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(dma_cp_ashb_eb, \"dma-cp-ashb-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(18),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_aud_eb, \"audcp-aud-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(19),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_vbc_24m_eb, \"audcp-vbc-24m-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(21),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_tmr_26m_eb, \"audcp-tmr-26m-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(22),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\nstatic SPRD_SC_GATE_CLK_HW(audcp_dvfs_ashb_eb, \"audcp-dvfs-ashb-eb\",\n\t\t\t   &access_aud_en.common.hw, 0x0, 0x100, BIT(23),\n\t\t\t   CLK_IGNORE_UNUSED, SPRD_GATE_NON_AON);\n\nstatic struct sprd_clk_common *ums512_audcpahb_gate[] = {\n\t \n\t&audcp_iis0_eb.common,\n\t&audcp_iis1_eb.common,\n\t&audcp_iis2_eb.common,\n\t&audcp_uart_eb.common,\n\t&audcp_dma_cp_eb.common,\n\t&audcp_dma_ap_eb.common,\n\t&audcp_src48k_eb.common,\n\t&audcp_mcdt_eb.common,\n\t&audcp_vbcifd_eb.common,\n\t&audcp_vbc_eb.common,\n\t&audcp_splk_eb.common,\n\t&audcp_icu_eb.common,\n\t&dma_ap_ashb_eb.common,\n\t&dma_cp_ashb_eb.common,\n\t&audcp_aud_eb.common,\n\t&audcp_vbc_24m_eb.common,\n\t&audcp_tmr_26m_eb.common,\n\t&audcp_dvfs_ashb_eb.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_audcpahb_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_AUDCP_IIS0_EB]\t\t= &audcp_iis0_eb.common.hw,\n\t\t[CLK_AUDCP_IIS1_EB]\t\t= &audcp_iis1_eb.common.hw,\n\t\t[CLK_AUDCP_IIS2_EB]\t\t= &audcp_iis2_eb.common.hw,\n\t\t[CLK_AUDCP_UART_EB]\t\t= &audcp_uart_eb.common.hw,\n\t\t[CLK_AUDCP_DMA_CP_EB]\t\t= &audcp_dma_cp_eb.common.hw,\n\t\t[CLK_AUDCP_DMA_AP_EB]\t\t= &audcp_dma_ap_eb.common.hw,\n\t\t[CLK_AUDCP_SRC48K_EB]\t\t= &audcp_src48k_eb.common.hw,\n\t\t[CLK_AUDCP_MCDT_EB]\t\t= &audcp_mcdt_eb.common.hw,\n\t\t[CLK_AUDCP_VBCIFD_EB]\t\t= &audcp_vbcifd_eb.common.hw,\n\t\t[CLK_AUDCP_VBC_EB]\t\t= &audcp_vbc_eb.common.hw,\n\t\t[CLK_AUDCP_SPLK_EB]\t\t= &audcp_splk_eb.common.hw,\n\t\t[CLK_AUDCP_ICU_EB]\t\t= &audcp_icu_eb.common.hw,\n\t\t[CLK_AUDCP_DMA_AP_ASHB_EB]\t= &dma_ap_ashb_eb.common.hw,\n\t\t[CLK_AUDCP_DMA_CP_ASHB_EB]\t= &dma_cp_ashb_eb.common.hw,\n\t\t[CLK_AUDCP_AUD_EB]\t\t= &audcp_aud_eb.common.hw,\n\t\t[CLK_AUDCP_VBC_24M_EB]\t\t= &audcp_vbc_24m_eb.common.hw,\n\t\t[CLK_AUDCP_TMR_26M_EB]\t\t= &audcp_tmr_26m_eb.common.hw,\n\t\t[CLK_AUDCP_DVFS_ASHB_EB]\t= &audcp_dvfs_ashb_eb.common.hw,\n\t},\n\t.num\t= CLK_AUDCP_AHB_GATE_NUM,\n};\n\nstatic const struct sprd_clk_desc ums512_audcpahb_gate_desc = {\n\t.clk_clks\t= ums512_audcpahb_gate,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_audcpahb_gate),\n\t.hw_clks\t= &ums512_audcpahb_gate_hws,\n};\n\n \nstatic SPRD_GATE_CLK_HW(gpu_core_gate, \"gpu-core-gate\", &gpu_eb.common.hw,\n\t\t\t0x4, BIT(0), 0, 0);\n\nstatic const struct clk_parent_data gpu_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n\t{ .hw = &lpll_614m4.hw  },\n\t{ .hw = &twpll_768m.hw  },\n\t{ .hw = &gpll.common.hw  },\n};\n\nstatic SPRD_COMP_CLK_DATA(gpu_core_clk, \"gpu-core-clk\", gpu_parents,\n\t\t\t  0x4, 4, 3, 8, 3, 0);\n\nstatic SPRD_GATE_CLK_HW(gpu_mem_gate, \"gpu-mem-gate\", &gpu_eb.common.hw,\n\t\t\t0x8, BIT(0), 0, 0);\n\nstatic SPRD_COMP_CLK_DATA(gpu_mem_clk, \"gpu-mem-clk\", gpu_parents,\n\t\t\t  0x8, 4, 3, 8, 3, 0);\n\nstatic SPRD_GATE_CLK_HW(gpu_sys_gate, \"gpu-sys-gate\", &gpu_eb.common.hw,\n\t\t\t0xc, BIT(0), 0, 0);\n\nstatic SPRD_DIV_CLK_HW(gpu_sys_clk, \"gpu-sys-clk\", &gpu_eb.common.hw,\n\t\t       0xc, 4, 3, 0);\n\nstatic struct sprd_clk_common *ums512_gpu_clk[] = {\n\t \n\t&gpu_core_gate.common,\n\t&gpu_core_clk.common,\n\t&gpu_mem_gate.common,\n\t&gpu_mem_clk.common,\n\t&gpu_sys_gate.common,\n\t&gpu_sys_clk.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_gpu_clk_hws = {\n\t.hws\t= {\n\t\t[CLK_GPU_CORE_EB]\t= &gpu_core_gate.common.hw,\n\t\t[CLK_GPU_CORE]\t\t= &gpu_core_clk.common.hw,\n\t\t[CLK_GPU_MEM_EB]\t= &gpu_mem_gate.common.hw,\n\t\t[CLK_GPU_MEM]\t\t= &gpu_mem_clk.common.hw,\n\t\t[CLK_GPU_SYS_EB]\t= &gpu_sys_gate.common.hw,\n\t\t[CLK_GPU_SYS]\t\t= &gpu_sys_clk.common.hw,\n\t},\n\t.num\t= CLK_GPU_CLK_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_gpu_clk_desc = {\n\t.clk_clks\t= ums512_gpu_clk,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_gpu_clk),\n\t.hw_clks\t= &ums512_gpu_clk_hws,\n};\n\n \nstatic const struct clk_parent_data mm_ahb_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(mm_ahb_clk, \"mm-ahb-clk\", mm_ahb_parents,\n\t\t\t 0x20, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data mm_mtx_parents[] = {\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &isppll_468m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(mm_mtx_clk, \"mm-mtx-clk\", mm_mtx_parents,\n\t\t\t 0x24, 0, 3, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data sensor_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_96m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(sensor0_clk, \"sensor0-clk\", sensor_parents,\n\t\t\t  0x28, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(sensor1_clk, \"sensor1-clk\", sensor_parents,\n\t\t\t  0x2c, 0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(sensor2_clk, \"sensor2-clk\", sensor_parents,\n\t\t\t  0x30, 0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data cpp_parents[] = {\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_384m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(cpp_clk, \"cpp-clk\", cpp_parents,\n\t\t\t 0x34, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data jpg_parents[] = {\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_384m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(jpg_clk, \"jpg-clk\", jpg_parents,\n\t\t\t 0x38, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data fd_parents[] = {\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_192m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(fd_clk, \"fd-clk\", fd_parents,\n\t\t\t 0x3c, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data dcam_if_parents[] = {\n\t{ .hw = &twpll_192m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &isppll_468m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(dcam_if_clk, \"dcam-if-clk\", dcam_if_parents,\n\t\t\t 0x40, 0, 3, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data dcam_axi_parents[] = {\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &isppll_468m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(dcam_axi_clk, \"dcam-axi-clk\", dcam_axi_parents,\n\t\t\t 0x44, 0, 2, UMS512_MUX_FLAG);\n\nstatic const struct clk_parent_data isp_parents[] = {\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &isppll_468m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(isp_clk, \"isp-clk\", isp_parents,\n\t\t\t 0x48, 0, 3, UMS512_MUX_FLAG);\n\nstatic SPRD_GATE_CLK_HW(mipi_csi0, \"mipi-csi0\", &mm_eb.common.hw,\n\t\t\t0x4c, BIT(16), CLK_IGNORE_UNUSED, 0);\n\nstatic SPRD_GATE_CLK_HW(mipi_csi1, \"mipi-csi1\", &mm_eb.common.hw,\n\t\t\t0x50, BIT(16), CLK_IGNORE_UNUSED, 0);\n\nstatic SPRD_GATE_CLK_HW(mipi_csi2, \"mipi-csi2\", &mm_eb.common.hw,\n\t\t\t0x54, BIT(16), CLK_IGNORE_UNUSED, 0);\n\nstatic struct sprd_clk_common *ums512_mm_clk[] = {\n\t \n\t&mm_ahb_clk.common,\n\t&mm_mtx_clk.common,\n\t&sensor0_clk.common,\n\t&sensor1_clk.common,\n\t&sensor2_clk.common,\n\t&cpp_clk.common,\n\t&jpg_clk.common,\n\t&fd_clk.common,\n\t&dcam_if_clk.common,\n\t&dcam_axi_clk.common,\n\t&isp_clk.common,\n\t&mipi_csi0.common,\n\t&mipi_csi1.common,\n\t&mipi_csi2.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_mm_clk_hws = {\n\t.hws\t= {\n\t\t[CLK_MM_AHB]\t= &mm_ahb_clk.common.hw,\n\t\t[CLK_MM_MTX]\t= &mm_mtx_clk.common.hw,\n\t\t[CLK_SENSOR0]\t= &sensor0_clk.common.hw,\n\t\t[CLK_SENSOR1]\t= &sensor1_clk.common.hw,\n\t\t[CLK_SENSOR2]\t= &sensor2_clk.common.hw,\n\t\t[CLK_CPP]\t= &cpp_clk.common.hw,\n\t\t[CLK_JPG]\t= &jpg_clk.common.hw,\n\t\t[CLK_FD]\t= &fd_clk.common.hw,\n\t\t[CLK_DCAM_IF]\t= &dcam_if_clk.common.hw,\n\t\t[CLK_DCAM_AXI]\t= &dcam_axi_clk.common.hw,\n\t\t[CLK_ISP]\t= &isp_clk.common.hw,\n\t\t[CLK_MIPI_CSI0] = &mipi_csi0.common.hw,\n\t\t[CLK_MIPI_CSI1] = &mipi_csi1.common.hw,\n\t\t[CLK_MIPI_CSI2] = &mipi_csi2.common.hw,\n\t},\n\t.num\t= CLK_MM_CLK_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_mm_clk_desc = {\n\t.clk_clks\t= ums512_mm_clk,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_mm_clk),\n\t.hw_clks\t= &ums512_mm_clk_hws,\n};\n\n \nstatic SPRD_SC_GATE_CLK_HW(mm_cpp_eb, \"mm-cpp-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(0), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_jpg_eb, \"mm-jpg-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(1), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_dcam_eb, \"mm-dcam-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(2), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_isp_eb, \"mm-isp-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_csi2_eb, \"mm-csi2-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(4), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_csi1_eb, \"mm-csi1-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_csi0_eb, \"mm-csi0-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(6), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_ckg_eb, \"mm-ckg-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(7), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_isp_ahb_eb, \"mm-isp-ahb-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(8), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_dvfs_eb, \"mm-dvfs-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(9), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_fd_eb, \"mm-fd-eb\", &mm_eb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(10), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_sensor2_en, \"mm-sensor2-en\", &mm_eb.common.hw,\n\t\t\t   0x8, 0x1000, BIT(0), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_sensor1_en, \"mm-sensor1-en\", &mm_eb.common.hw,\n\t\t\t   0x8, 0x1000, BIT(1), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_sensor0_en, \"mm-sensor0-en\", &mm_eb.common.hw,\n\t\t\t   0x8, 0x1000, BIT(2), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_mipi_csi2_en, \"mm-mipi-csi2-en\", &mm_eb.common.hw,\n\t\t\t   0x8, 0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_mipi_csi1_en, \"mm-mipi-csi1-en\", &mm_eb.common.hw,\n\t\t\t   0x8, 0x1000, BIT(4), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_mipi_csi0_en, \"mm-mipi-csi0-en\", &mm_eb.common.hw,\n\t\t\t   0x8, 0x1000, BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_dcam_axi_en, \"mm-dcam-axi-en\", &mm_eb.common.hw,\n\t\t\t   0x8, 0x1000, BIT(6), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_isp_axi_en, \"mm-isp-axi-en\", &mm_eb.common.hw,\n\t\t\t   0x8, 0x1000, BIT(7), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_cphy_en, \"mm-cphy-en\", &mm_eb.common.hw,\n\t\t\t   0x8, 0x1000, BIT(8), 0, 0);\n\nstatic struct sprd_clk_common *ums512_mm_gate_clk[] = {\n\t \n\t&mm_cpp_eb.common,\n\t&mm_jpg_eb.common,\n\t&mm_dcam_eb.common,\n\t&mm_isp_eb.common,\n\t&mm_csi2_eb.common,\n\t&mm_csi1_eb.common,\n\t&mm_csi0_eb.common,\n\t&mm_ckg_eb.common,\n\t&mm_isp_ahb_eb.common,\n\t&mm_dvfs_eb.common,\n\t&mm_fd_eb.common,\n\t&mm_sensor2_en.common,\n\t&mm_sensor1_en.common,\n\t&mm_sensor0_en.common,\n\t&mm_mipi_csi2_en.common,\n\t&mm_mipi_csi1_en.common,\n\t&mm_mipi_csi0_en.common,\n\t&mm_dcam_axi_en.common,\n\t&mm_isp_axi_en.common,\n\t&mm_cphy_en.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_mm_gate_clk_hws = {\n\t.hws\t= {\n\t\t[CLK_MM_CPP_EB]\t\t= &mm_cpp_eb.common.hw,\n\t\t[CLK_MM_JPG_EB]\t\t= &mm_jpg_eb.common.hw,\n\t\t[CLK_MM_DCAM_EB]\t= &mm_dcam_eb.common.hw,\n\t\t[CLK_MM_ISP_EB]\t\t= &mm_isp_eb.common.hw,\n\t\t[CLK_MM_CSI2_EB]\t= &mm_csi2_eb.common.hw,\n\t\t[CLK_MM_CSI1_EB]\t= &mm_csi1_eb.common.hw,\n\t\t[CLK_MM_CSI0_EB]\t= &mm_csi0_eb.common.hw,\n\t\t[CLK_MM_CKG_EB]\t\t= &mm_ckg_eb.common.hw,\n\t\t[CLK_ISP_AHB_EB]\t= &mm_isp_ahb_eb.common.hw,\n\t\t[CLK_MM_DVFS_EB]\t= &mm_dvfs_eb.common.hw,\n\t\t[CLK_MM_FD_EB]\t\t= &mm_fd_eb.common.hw,\n\t\t[CLK_MM_SENSOR2_EB]\t= &mm_sensor2_en.common.hw,\n\t\t[CLK_MM_SENSOR1_EB]\t= &mm_sensor1_en.common.hw,\n\t\t[CLK_MM_SENSOR0_EB]\t= &mm_sensor0_en.common.hw,\n\t\t[CLK_MM_MIPI_CSI2_EB]\t= &mm_mipi_csi2_en.common.hw,\n\t\t[CLK_MM_MIPI_CSI1_EB]\t= &mm_mipi_csi1_en.common.hw,\n\t\t[CLK_MM_MIPI_CSI0_EB]\t= &mm_mipi_csi0_en.common.hw,\n\t\t[CLK_DCAM_AXI_EB]\t= &mm_dcam_axi_en.common.hw,\n\t\t[CLK_ISP_AXI_EB]\t= &mm_isp_axi_en.common.hw,\n\t\t[CLK_MM_CPHY_EB]\t= &mm_cphy_en.common.hw,\n\t},\n\t.num\t= CLK_MM_GATE_CLK_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_mm_gate_clk_desc = {\n\t.clk_clks\t= ums512_mm_gate_clk,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_mm_gate_clk),\n\t.hw_clks\t= &ums512_mm_gate_clk_hws,\n};\n\n \nstatic SPRD_SC_GATE_CLK_FW_NAME(sim0_eb, \"sim0-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(0), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(iis0_eb, \"iis0-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(1), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(iis1_eb, \"iis1-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(2), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(iis2_eb, \"iis2-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(apb_reg_eb, \"apb-reg-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(4), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi0_eb, \"spi0-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi1_eb, \"spi1-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(6), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi2_eb, \"spi2-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(7), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi3_eb, \"spi3-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(8), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c0_eb, \"i2c0-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(9), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c1_eb, \"i2c1-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(10), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c2_eb, \"i2c2-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(11), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c3_eb, \"i2c3-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(12), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c4_eb, \"i2c4-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(13), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(uart0_eb, \"uart0-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(14), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(uart1_eb, \"uart1-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(15), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(uart2_eb, \"uart2-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(16), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sim0_32k_eb, \"sim0-32k-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(17), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi0_lfin_eb, \"spi0-lfin-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(18), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi1_lfin_eb, \"spi1-lfin-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(19), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi2_lfin_eb, \"spi2-lfin-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(20), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi3_lfin_eb, \"spi3-lfin-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(21), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio0_eb, \"sdio0-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(22), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio1_eb, \"sdio1-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(23), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio2_eb, \"sdio2-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(24), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(emmc_eb, \"emmc-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(25), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio0_32k_eb, \"sdio0-32k-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(26), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio1_32k_eb, \"sdio1-32k-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(27), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sdio2_32k_eb, \"sdio2-32k-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(28), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(emmc_32k_eb, \"emmc-32k-eb\", \"ext-26m\",\n\t\t\t\t0x0, 0x1000, BIT(29), 0, 0);\n\nstatic struct sprd_clk_common *ums512_apapb_gate[] = {\n\t \n\t&sim0_eb.common,\n\t&iis0_eb.common,\n\t&iis1_eb.common,\n\t&iis2_eb.common,\n\t&apb_reg_eb.common,\n\t&spi0_eb.common,\n\t&spi1_eb.common,\n\t&spi2_eb.common,\n\t&spi3_eb.common,\n\t&i2c0_eb.common,\n\t&i2c1_eb.common,\n\t&i2c2_eb.common,\n\t&i2c3_eb.common,\n\t&i2c4_eb.common,\n\t&uart0_eb.common,\n\t&uart1_eb.common,\n\t&uart2_eb.common,\n\t&sim0_32k_eb.common,\n\t&spi0_lfin_eb.common,\n\t&spi1_lfin_eb.common,\n\t&spi2_lfin_eb.common,\n\t&spi3_lfin_eb.common,\n\t&sdio0_eb.common,\n\t&sdio1_eb.common,\n\t&sdio2_eb.common,\n\t&emmc_eb.common,\n\t&sdio0_32k_eb.common,\n\t&sdio1_32k_eb.common,\n\t&sdio2_32k_eb.common,\n\t&emmc_32k_eb.common,\n};\n\nstatic struct clk_hw_onecell_data ums512_apapb_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_SIM0_EB]\t\t= &sim0_eb.common.hw,\n\t\t[CLK_IIS0_EB]\t\t= &iis0_eb.common.hw,\n\t\t[CLK_IIS1_EB]\t\t= &iis1_eb.common.hw,\n\t\t[CLK_IIS2_EB]\t\t= &iis2_eb.common.hw,\n\t\t[CLK_APB_REG_EB]\t= &apb_reg_eb.common.hw,\n\t\t[CLK_SPI0_EB]\t\t= &spi0_eb.common.hw,\n\t\t[CLK_SPI1_EB]\t\t= &spi1_eb.common.hw,\n\t\t[CLK_SPI2_EB]\t\t= &spi2_eb.common.hw,\n\t\t[CLK_SPI3_EB]\t\t= &spi3_eb.common.hw,\n\t\t[CLK_I2C0_EB]\t\t= &i2c0_eb.common.hw,\n\t\t[CLK_I2C1_EB]\t\t= &i2c1_eb.common.hw,\n\t\t[CLK_I2C2_EB]\t\t= &i2c2_eb.common.hw,\n\t\t[CLK_I2C3_EB]\t\t= &i2c3_eb.common.hw,\n\t\t[CLK_I2C4_EB]\t\t= &i2c4_eb.common.hw,\n\t\t[CLK_UART0_EB]\t\t= &uart0_eb.common.hw,\n\t\t[CLK_UART1_EB]\t\t= &uart1_eb.common.hw,\n\t\t[CLK_UART2_EB]\t\t= &uart2_eb.common.hw,\n\t\t[CLK_SIM0_32K_EB]\t= &sim0_32k_eb.common.hw,\n\t\t[CLK_SPI0_LFIN_EB]\t= &spi0_lfin_eb.common.hw,\n\t\t[CLK_SPI1_LFIN_EB]\t= &spi1_lfin_eb.common.hw,\n\t\t[CLK_SPI2_LFIN_EB]\t= &spi2_lfin_eb.common.hw,\n\t\t[CLK_SPI3_LFIN_EB]\t= &spi3_lfin_eb.common.hw,\n\t\t[CLK_SDIO0_EB]\t\t= &sdio0_eb.common.hw,\n\t\t[CLK_SDIO1_EB]\t\t= &sdio1_eb.common.hw,\n\t\t[CLK_SDIO2_EB]\t\t= &sdio2_eb.common.hw,\n\t\t[CLK_EMMC_EB]\t\t= &emmc_eb.common.hw,\n\t\t[CLK_SDIO0_32K_EB]\t= &sdio0_32k_eb.common.hw,\n\t\t[CLK_SDIO1_32K_EB]\t= &sdio1_32k_eb.common.hw,\n\t\t[CLK_SDIO2_32K_EB]\t= &sdio2_32k_eb.common.hw,\n\t\t[CLK_EMMC_32K_EB]\t= &emmc_32k_eb.common.hw,\n\t},\n\t.num\t= CLK_AP_APB_GATE_NUM,\n};\n\nstatic struct sprd_clk_desc ums512_apapb_gate_desc = {\n\t.clk_clks\t= ums512_apapb_gate,\n\t.num_clk_clks\t= ARRAY_SIZE(ums512_apapb_gate),\n\t.hw_clks\t= &ums512_apapb_gate_hws,\n};\n\nstatic const struct of_device_id sprd_ums512_clk_ids[] = {\n\t{ .compatible = \"sprd,ums512-pmu-gate\",\t\t \n\t  .data = &ums512_pmu_gate_desc },\n\t{ .compatible = \"sprd,ums512-g0-pll\",\t\t \n\t  .data = &ums512_g0_pll_desc },\n\t{ .compatible = \"sprd,ums512-g2-pll\",\t\t \n\t  .data = &ums512_g2_pll_desc },\n\t{ .compatible = \"sprd,ums512-g3-pll\",\t\t \n\t  .data = &ums512_g3_pll_desc },\n\t{ .compatible = \"sprd,ums512-gc-pll\",\t\t \n\t  .data = &ums512_gc_pll_desc },\n\t{ .compatible = \"sprd,ums512-apahb-gate\",\t \n\t  .data = &ums512_apahb_gate_desc },\n\t{ .compatible = \"sprd,ums512-ap-clk\",\t\t \n\t  .data = &ums512_ap_clk_desc },\n\t{ .compatible = \"sprd,ums512-aonapb-clk\",\t \n\t  .data = &ums512_aon_apb_desc },\n\t{ .compatible = \"sprd,ums512-aon-gate\",\t\t \n\t  .data = &ums512_aon_gate_desc },\n\t{ .compatible = \"sprd,ums512-audcpapb-gate\",\t \n\t  .data = &ums512_audcpapb_gate_desc },\n\t{ .compatible = \"sprd,ums512-audcpahb-gate\",\t \n\t  .data = &ums512_audcpahb_gate_desc },\n\t{ .compatible = \"sprd,ums512-gpu-clk\",\t\t \n\t  .data = &ums512_gpu_clk_desc },\n\t{ .compatible = \"sprd,ums512-mm-clk\",\t\t \n\t  .data = &ums512_mm_clk_desc },\n\t{ .compatible = \"sprd,ums512-mm-gate-clk\",\t \n\t  .data = &ums512_mm_gate_clk_desc },\n\t{ .compatible = \"sprd,ums512-apapb-gate\",\t \n\t  .data = &ums512_apapb_gate_desc },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, sprd_ums512_clk_ids);\n\nstatic int ums512_clk_probe(struct platform_device *pdev)\n{\n\tconst struct sprd_clk_desc *desc;\n\tint ret;\n\n\tdesc = device_get_match_data(&pdev->dev);\n\tif (!desc)\n\t\treturn -ENODEV;\n\n\tret = sprd_clk_regmap_init(pdev, desc);\n\tif (ret)\n\t\treturn ret;\n\n\treturn sprd_clk_probe(&pdev->dev, desc->hw_clks);\n}\n\nstatic struct platform_driver ums512_clk_driver = {\n\t.probe\t= ums512_clk_probe,\n\t.driver\t= {\n\t\t.name\t= \"ums512-clk\",\n\t\t.of_match_table\t= sprd_ums512_clk_ids,\n\t},\n};\nmodule_platform_driver(ums512_clk_driver);\n\nMODULE_DESCRIPTION(\"Unisoc UMS512 Clock Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}