Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 27 19:19:52 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file seg7decimal_control_sets_placed.rpt
| Design       : seg7decimal
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            4 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           15 |
| No           | No                    | Yes                    |              40 |            5 |
| No           | Yes                   | No                     |              54 |            7 |
| Yes          | No                    | No                     |             160 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | temp_d00           |                  |                2 |              8 |
|  clk_IBUF_BUFG | temp_d1[3]_i_1_n_0 |                  |                2 |              8 |
|  clk_IBUF_BUFG | temp_d2[3]_i_1_n_0 |                  |                1 |              8 |
|  clk_IBUF_BUFG | temp_d3[3]_i_1_n_0 |                  |                1 |              8 |
|  clk_IBUF_BUFG |                    | clr_IBUF         |                5 |             40 |
|  clk_IBUF_BUFG |                    | clear            |                7 |             54 |
|  clk_IBUF_BUFG |                    |                  |               15 |             92 |
|  clk_IBUF_BUFG | reg_laps_40        |                  |               17 |            128 |
+----------------+--------------------+------------------+------------------+----------------+


