<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a88f53d3d2d23bd94c1ebb6f88355b4ce"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aba9b032f3e0251eef9cfc5db6bfeaef9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a16d742c5064e934e9023a6773f0e02d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a16d742c5064e934e9023a6773f0e02d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9b032f3e0251eef9cfc5db6bfeaef9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aba9b032f3e0251eef9cfc5db6bfeaef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af4150547e073cc1f2b7b3ad6b5a2d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3af4150547e073cc1f2b7b3ad6b5a2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f53d3d2d23bd94c1ebb6f88355b4ce"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88f53d3d2d23bd94c1ebb6f88355b4ce">EAX</a></td></tr>
<tr class="separator:a88f53d3d2d23bd94c1ebb6f88355b4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe643b6fe1b0004cf8280a204fcf2ff"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a038f8918f3da27a9d4b985639ac9090c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a814ddc434e58db10b9e4d5d9792b942b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a814ddc434e58db10b9e4d5d9792b942b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a814ddc434e58db10b9e4d5d9792b942b">More...</a><br /></td></tr>
<tr class="separator:a814ddc434e58db10b9e4d5d9792b942b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2c58c54f9726df533dc108e4a250e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a0a2c58c54f9726df533dc108e4a250e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a0a2c58c54f9726df533dc108e4a250e2">More...</a><br /></td></tr>
<tr class="separator:a0a2c58c54f9726df533dc108e4a250e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ff11d2b0f4fbe4f1049fa0b4ec519d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a64ff11d2b0f4fbe4f1049fa0b4ec519d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a64ff11d2b0f4fbe4f1049fa0b4ec519d">More...</a><br /></td></tr>
<tr class="separator:a64ff11d2b0f4fbe4f1049fa0b4ec519d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6727e82093f19c496b9cd8f4ef94ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:abe6727e82093f19c496b9cd8f4ef94ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#abe6727e82093f19c496b9cd8f4ef94ab">More...</a><br /></td></tr>
<tr class="separator:abe6727e82093f19c496b9cd8f4ef94ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85319ed7ca432e5562c6a22f08759551"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a85319ed7ca432e5562c6a22f08759551"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a85319ed7ca432e5562c6a22f08759551">More...</a><br /></td></tr>
<tr class="separator:a85319ed7ca432e5562c6a22f08759551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020d2e009226378156dac7be53bfc414"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a020d2e009226378156dac7be53bfc414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a020d2e009226378156dac7be53bfc414">More...</a><br /></td></tr>
<tr class="separator:a020d2e009226378156dac7be53bfc414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8838879b089e6f7f8f9a56dea47bb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a9a8838879b089e6f7f8f9a56dea47bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a9a8838879b089e6f7f8f9a56dea47bb5">More...</a><br /></td></tr>
<tr class="separator:a9a8838879b089e6f7f8f9a56dea47bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96ca5c35abb578b3848392bf198ffa7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:ac96ca5c35abb578b3848392bf198ffa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#ac96ca5c35abb578b3848392bf198ffa7">More...</a><br /></td></tr>
<tr class="separator:ac96ca5c35abb578b3848392bf198ffa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b7867aab243a47df0d2bb59a5d1a20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a23b7867aab243a47df0d2bb59a5d1a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a23b7867aab243a47df0d2bb59a5d1a20">More...</a><br /></td></tr>
<tr class="separator:a23b7867aab243a47df0d2bb59a5d1a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cfa20ae4d3615fef2bf193c20c61ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:ae7cfa20ae4d3615fef2bf193c20c61ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#ae7cfa20ae4d3615fef2bf193c20c61ff">More...</a><br /></td></tr>
<tr class="separator:ae7cfa20ae4d3615fef2bf193c20c61ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca1ad4a0090ff80695ae9f1af249883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:acca1ad4a0090ff80695ae9f1af249883"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#acca1ad4a0090ff80695ae9f1af249883">More...</a><br /></td></tr>
<tr class="separator:acca1ad4a0090ff80695ae9f1af249883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd484353484117247418a17a99af951"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a6fd484353484117247418a17a99af951"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a6fd484353484117247418a17a99af951">More...</a><br /></td></tr>
<tr class="separator:a6fd484353484117247418a17a99af951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552212e8e7e5b6414a55f7e4acfaa021"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a552212e8e7e5b6414a55f7e4acfaa021"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a552212e8e7e5b6414a55f7e4acfaa021">More...</a><br /></td></tr>
<tr class="separator:a552212e8e7e5b6414a55f7e4acfaa021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ac9f4594405cbe06f2740c6699636b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a39ac9f4594405cbe06f2740c6699636b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a39ac9f4594405cbe06f2740c6699636b">More...</a><br /></td></tr>
<tr class="separator:a39ac9f4594405cbe06f2740c6699636b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9d184dddbded5361d9b4cd64f66308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a5e9d184dddbded5361d9b4cd64f66308"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a5e9d184dddbded5361d9b4cd64f66308">More...</a><br /></td></tr>
<tr class="separator:a5e9d184dddbded5361d9b4cd64f66308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d860270438e3552ad55e8dbc8f154b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a51d860270438e3552ad55e8dbc8f154b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a51d860270438e3552ad55e8dbc8f154b">More...</a><br /></td></tr>
<tr class="separator:a51d860270438e3552ad55e8dbc8f154b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c829c30ee9bf1a936cd9b83c528c09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a78c829c30ee9bf1a936cd9b83c528c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a78c829c30ee9bf1a936cd9b83c528c09">More...</a><br /></td></tr>
<tr class="separator:a78c829c30ee9bf1a936cd9b83c528c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa507a504765f9fe3e396652361e0a446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:aa507a504765f9fe3e396652361e0a446"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#aa507a504765f9fe3e396652361e0a446">More...</a><br /></td></tr>
<tr class="separator:aa507a504765f9fe3e396652361e0a446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e8cc27ebbc88363e746f6626384579"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a33e8cc27ebbc88363e746f6626384579"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a33e8cc27ebbc88363e746f6626384579">More...</a><br /></td></tr>
<tr class="separator:a33e8cc27ebbc88363e746f6626384579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6917cba728a840f4cc58a66a8f044480"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a6917cba728a840f4cc58a66a8f044480"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a6917cba728a840f4cc58a66a8f044480">More...</a><br /></td></tr>
<tr class="separator:a6917cba728a840f4cc58a66a8f044480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200092ad12ac1f6a17e386afd2cfd0c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a200092ad12ac1f6a17e386afd2cfd0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a200092ad12ac1f6a17e386afd2cfd0c5">More...</a><br /></td></tr>
<tr class="separator:a200092ad12ac1f6a17e386afd2cfd0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292b81c3901e661ed9be7a3a3650d10d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a292b81c3901e661ed9be7a3a3650d10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a292b81c3901e661ed9be7a3a3650d10d">More...</a><br /></td></tr>
<tr class="separator:a292b81c3901e661ed9be7a3a3650d10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fa5cd869cd4938468ac3a68c8d50d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a69fa5cd869cd4938468ac3a68c8d50d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a69fa5cd869cd4938468ac3a68c8d50d2">More...</a><br /></td></tr>
<tr class="separator:a69fa5cd869cd4938468ac3a68c8d50d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a218b6607c4e6c473c9a3c775f0c4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:ae5a218b6607c4e6c473c9a3c775f0c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#ae5a218b6607c4e6c473c9a3c775f0c4f">More...</a><br /></td></tr>
<tr class="separator:ae5a218b6607c4e6c473c9a3c775f0c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7b297dbdef61e4b14e4b1ed1c72c55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a7f7b297dbdef61e4b14e4b1ed1c72c55"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a7f7b297dbdef61e4b14e4b1ed1c72c55">More...</a><br /></td></tr>
<tr class="separator:a7f7b297dbdef61e4b14e4b1ed1c72c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f4f319a00c9d88f4b3adff753ee716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a94f4f319a00c9d88f4b3adff753ee716"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a94f4f319a00c9d88f4b3adff753ee716">More...</a><br /></td></tr>
<tr class="separator:a94f4f319a00c9d88f4b3adff753ee716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8283c9b027d51d2dc25d0afaafe3a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a3e8283c9b027d51d2dc25d0afaafe3a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a3e8283c9b027d51d2dc25d0afaafe3a6">More...</a><br /></td></tr>
<tr class="separator:a3e8283c9b027d51d2dc25d0afaafe3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea9c068362a3c6dc91b534d24fe3115"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a8ea9c068362a3c6dc91b534d24fe3115"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a8ea9c068362a3c6dc91b534d24fe3115">More...</a><br /></td></tr>
<tr class="separator:a8ea9c068362a3c6dc91b534d24fe3115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6343e43121421d3a4af7bbf84e1da3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:adb6343e43121421d3a4af7bbf84e1da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#adb6343e43121421d3a4af7bbf84e1da3">More...</a><br /></td></tr>
<tr class="separator:adb6343e43121421d3a4af7bbf84e1da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a268534f5fce4128985c7645c95e6ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a9a268534f5fce4128985c7645c95e6ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a9a268534f5fce4128985c7645c95e6ae">More...</a><br /></td></tr>
<tr class="separator:a9a268534f5fce4128985c7645c95e6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb2e173ce5fcbbf34ad58793586f830"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a5cb2e173ce5fcbbf34ad58793586f830"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#a5cb2e173ce5fcbbf34ad58793586f830">More...</a><br /></td></tr>
<tr class="separator:a5cb2e173ce5fcbbf34ad58793586f830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebaebe56174754d5484bb345f737176e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:aebaebe56174754d5484bb345f737176e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../de/d1f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d587_1_1_0d604.html#aebaebe56174754d5484bb345f737176e">More...</a><br /></td></tr>
<tr class="separator:aebaebe56174754d5484bb345f737176e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038f8918f3da27a9d4b985639ac9090c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a038f8918f3da27a9d4b985639ac9090c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d0c21a656930281a63238256168677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a07d0c21a656930281a63238256168677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe643b6fe1b0004cf8280a204fcf2ff"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abfe643b6fe1b0004cf8280a204fcf2ff">EBX</a></td></tr>
<tr class="separator:abfe643b6fe1b0004cf8280a204fcf2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92eb5e522b61be56ccda1292f65722c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac232b037154b822b2252ee4212542b47"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6329379b5ccf19c9034032b9ed010806"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a6329379b5ccf19c9034032b9ed010806"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a6329379b5ccf19c9034032b9ed010806">More...</a><br /></td></tr>
<tr class="separator:a6329379b5ccf19c9034032b9ed010806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3949751632af6a478828378d7feb735a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a3949751632af6a478828378d7feb735a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a3949751632af6a478828378d7feb735a">More...</a><br /></td></tr>
<tr class="separator:a3949751632af6a478828378d7feb735a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40bae27618fd72e2a78fbd3fb15a8bae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a40bae27618fd72e2a78fbd3fb15a8bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a40bae27618fd72e2a78fbd3fb15a8bae">More...</a><br /></td></tr>
<tr class="separator:a40bae27618fd72e2a78fbd3fb15a8bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b383f86a2c5b1cfc72e3ff88d263b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a8b383f86a2c5b1cfc72e3ff88d263b96"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a8b383f86a2c5b1cfc72e3ff88d263b96">More...</a><br /></td></tr>
<tr class="separator:a8b383f86a2c5b1cfc72e3ff88d263b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0580f5ed19719c126b893a743863d810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a0580f5ed19719c126b893a743863d810"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a0580f5ed19719c126b893a743863d810">More...</a><br /></td></tr>
<tr class="separator:a0580f5ed19719c126b893a743863d810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81a09cb3bb477dea7642de88869b35c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:ac81a09cb3bb477dea7642de88869b35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#ac81a09cb3bb477dea7642de88869b35c">More...</a><br /></td></tr>
<tr class="separator:ac81a09cb3bb477dea7642de88869b35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051839c480c271b09973aeab32fb16f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a051839c480c271b09973aeab32fb16f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a051839c480c271b09973aeab32fb16f0">More...</a><br /></td></tr>
<tr class="separator:a051839c480c271b09973aeab32fb16f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbdd8117fe809b65e1a45d1d4b52b29e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:adbdd8117fe809b65e1a45d1d4b52b29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#adbdd8117fe809b65e1a45d1d4b52b29e">More...</a><br /></td></tr>
<tr class="separator:adbdd8117fe809b65e1a45d1d4b52b29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5353736fe8b3de72eb4014f6f1f89d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a2a5353736fe8b3de72eb4014f6f1f89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a2a5353736fe8b3de72eb4014f6f1f89d">More...</a><br /></td></tr>
<tr class="separator:a2a5353736fe8b3de72eb4014f6f1f89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1e28842044f30e21924e2d4f94cbdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:afe1e28842044f30e21924e2d4f94cbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#afe1e28842044f30e21924e2d4f94cbdb">More...</a><br /></td></tr>
<tr class="separator:afe1e28842044f30e21924e2d4f94cbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27781f791e35833ae91a8ce4ecec4606"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a27781f791e35833ae91a8ce4ecec4606"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a27781f791e35833ae91a8ce4ecec4606">More...</a><br /></td></tr>
<tr class="separator:a27781f791e35833ae91a8ce4ecec4606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eecbe56597f2ad08577b0decc37edd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a3eecbe56597f2ad08577b0decc37edd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a3eecbe56597f2ad08577b0decc37edd1">More...</a><br /></td></tr>
<tr class="separator:a3eecbe56597f2ad08577b0decc37edd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf0d1c20a4cec660433ead557ea677c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a0cf0d1c20a4cec660433ead557ea677c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a0cf0d1c20a4cec660433ead557ea677c">More...</a><br /></td></tr>
<tr class="separator:a0cf0d1c20a4cec660433ead557ea677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e6d22ae672739aa280b13376d794de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a76e6d22ae672739aa280b13376d794de"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a76e6d22ae672739aa280b13376d794de">More...</a><br /></td></tr>
<tr class="separator:a76e6d22ae672739aa280b13376d794de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a27ac408c9bc133b4926f29a4c4fc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a39a27ac408c9bc133b4926f29a4c4fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a39a27ac408c9bc133b4926f29a4c4fc6">More...</a><br /></td></tr>
<tr class="separator:a39a27ac408c9bc133b4926f29a4c4fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d0a20b7cec401f485a131d0786a62a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:ae5d0a20b7cec401f485a131d0786a62a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#ae5d0a20b7cec401f485a131d0786a62a">More...</a><br /></td></tr>
<tr class="separator:ae5d0a20b7cec401f485a131d0786a62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01a4f660d4dba7a497e106a24df7690"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ae01a4f660d4dba7a497e106a24df7690"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#ae01a4f660d4dba7a497e106a24df7690">More...</a><br /></td></tr>
<tr class="separator:ae01a4f660d4dba7a497e106a24df7690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4277c8008f18d64cf25b4ad2a6d4d09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:aa4277c8008f18d64cf25b4ad2a6d4d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#aa4277c8008f18d64cf25b4ad2a6d4d09">More...</a><br /></td></tr>
<tr class="separator:aa4277c8008f18d64cf25b4ad2a6d4d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac4f520a530f295dc60030bd8c12a2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a5ac4f520a530f295dc60030bd8c12a2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a5ac4f520a530f295dc60030bd8c12a2c">More...</a><br /></td></tr>
<tr class="separator:a5ac4f520a530f295dc60030bd8c12a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10dbeb12e88edc1ac26e6f6982321d78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a10dbeb12e88edc1ac26e6f6982321d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a10dbeb12e88edc1ac26e6f6982321d78">More...</a><br /></td></tr>
<tr class="separator:a10dbeb12e88edc1ac26e6f6982321d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02021bf337f4171e9938fa2754bba9c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a02021bf337f4171e9938fa2754bba9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a02021bf337f4171e9938fa2754bba9c7">More...</a><br /></td></tr>
<tr class="separator:a02021bf337f4171e9938fa2754bba9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3abc4fc7aa908be67d304b2ffd3817c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a3abc4fc7aa908be67d304b2ffd3817c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a3abc4fc7aa908be67d304b2ffd3817c5">More...</a><br /></td></tr>
<tr class="separator:a3abc4fc7aa908be67d304b2ffd3817c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1bf555f416a5757b64f40ba798037d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a3a1bf555f416a5757b64f40ba798037d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a3a1bf555f416a5757b64f40ba798037d">More...</a><br /></td></tr>
<tr class="separator:a3a1bf555f416a5757b64f40ba798037d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac147b4e04a93a1a979d9eae24bacca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a4ac147b4e04a93a1a979d9eae24bacca"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#a4ac147b4e04a93a1a979d9eae24bacca">More...</a><br /></td></tr>
<tr class="separator:a4ac147b4e04a93a1a979d9eae24bacca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af704e039a2837e2d53f803a5df0a8c54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:af704e039a2837e2d53f803a5df0a8c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#af704e039a2837e2d53f803a5df0a8c54">More...</a><br /></td></tr>
<tr class="separator:af704e039a2837e2d53f803a5df0a8c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab089378029748d6b2309eec7a46718f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:ab089378029748d6b2309eec7a46718f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#ab089378029748d6b2309eec7a46718f1">More...</a><br /></td></tr>
<tr class="separator:ab089378029748d6b2309eec7a46718f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affa6258cf2e627c818cd7b5a90a39156"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:affa6258cf2e627c818cd7b5a90a39156"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../da/dd8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d592_1_1_0d606.html#affa6258cf2e627c818cd7b5a90a39156">More...</a><br /></td></tr>
<tr class="separator:affa6258cf2e627c818cd7b5a90a39156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac232b037154b822b2252ee4212542b47"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac232b037154b822b2252ee4212542b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd1a75b866e05c7791df0e45f798afa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3dd1a75b866e05c7791df0e45f798afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92eb5e522b61be56ccda1292f65722c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae92eb5e522b61be56ccda1292f65722c">ECX</a></td></tr>
<tr class="separator:ae92eb5e522b61be56ccda1292f65722c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9bdaf10809dda16cdccbe9d77e4e11"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaf581fe1abda637e3711b90860387692"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab165c222ee34cd8f5d1900774ddcfd5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:ab165c222ee34cd8f5d1900774ddcfd5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#ab165c222ee34cd8f5d1900774ddcfd5e">More...</a><br /></td></tr>
<tr class="separator:ab165c222ee34cd8f5d1900774ddcfd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3548780f4633be19a4a54de9e6e0cf6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a3548780f4633be19a4a54de9e6e0cf6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a3548780f4633be19a4a54de9e6e0cf6a">More...</a><br /></td></tr>
<tr class="separator:a3548780f4633be19a4a54de9e6e0cf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026c4136438fb6e7e7d9daeface8a47d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a026c4136438fb6e7e7d9daeface8a47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a026c4136438fb6e7e7d9daeface8a47d">More...</a><br /></td></tr>
<tr class="separator:a026c4136438fb6e7e7d9daeface8a47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cecda67f38d35d7c398447285156216"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a7cecda67f38d35d7c398447285156216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a7cecda67f38d35d7c398447285156216">More...</a><br /></td></tr>
<tr class="separator:a7cecda67f38d35d7c398447285156216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1c6b802ae7bf7ef95c6d36c01104f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a0b1c6b802ae7bf7ef95c6d36c01104f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a0b1c6b802ae7bf7ef95c6d36c01104f7">More...</a><br /></td></tr>
<tr class="separator:a0b1c6b802ae7bf7ef95c6d36c01104f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c4fc598f415b1ae37bf104446769b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:af4c4fc598f415b1ae37bf104446769b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#af4c4fc598f415b1ae37bf104446769b8">More...</a><br /></td></tr>
<tr class="separator:af4c4fc598f415b1ae37bf104446769b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29532bddf64387f925deb8142d1c2a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:aa29532bddf64387f925deb8142d1c2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#aa29532bddf64387f925deb8142d1c2a0">More...</a><br /></td></tr>
<tr class="separator:aa29532bddf64387f925deb8142d1c2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2acda409f6d3e286d98d130297592af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:ad2acda409f6d3e286d98d130297592af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#ad2acda409f6d3e286d98d130297592af">More...</a><br /></td></tr>
<tr class="separator:ad2acda409f6d3e286d98d130297592af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d875185c4be0a0f5a4980db570f730f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a5d875185c4be0a0f5a4980db570f730f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a5d875185c4be0a0f5a4980db570f730f">More...</a><br /></td></tr>
<tr class="separator:a5d875185c4be0a0f5a4980db570f730f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e387dd6a04d7a2ee721ec3133d6cdfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a3e387dd6a04d7a2ee721ec3133d6cdfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a3e387dd6a04d7a2ee721ec3133d6cdfc">More...</a><br /></td></tr>
<tr class="separator:a3e387dd6a04d7a2ee721ec3133d6cdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4084ea279de6b7d33b989a54e21300a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:ac4084ea279de6b7d33b989a54e21300a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#ac4084ea279de6b7d33b989a54e21300a">More...</a><br /></td></tr>
<tr class="separator:ac4084ea279de6b7d33b989a54e21300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986f7f8824c7144b0132bb67832563db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a986f7f8824c7144b0132bb67832563db"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a986f7f8824c7144b0132bb67832563db">More...</a><br /></td></tr>
<tr class="separator:a986f7f8824c7144b0132bb67832563db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7379059e2e2bef26012cf7e61ac9d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a2b7379059e2e2bef26012cf7e61ac9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a2b7379059e2e2bef26012cf7e61ac9d8">More...</a><br /></td></tr>
<tr class="separator:a2b7379059e2e2bef26012cf7e61ac9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a907ea16882e0322af496c2885e7491"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a2a907ea16882e0322af496c2885e7491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a2a907ea16882e0322af496c2885e7491">More...</a><br /></td></tr>
<tr class="separator:a2a907ea16882e0322af496c2885e7491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc3725a54db50d41689a58168de7622"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:aebc3725a54db50d41689a58168de7622"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#aebc3725a54db50d41689a58168de7622">More...</a><br /></td></tr>
<tr class="separator:aebc3725a54db50d41689a58168de7622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53866e6a929ca7b71f2a163352bb0ba8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a53866e6a929ca7b71f2a163352bb0ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a53866e6a929ca7b71f2a163352bb0ba8">More...</a><br /></td></tr>
<tr class="separator:a53866e6a929ca7b71f2a163352bb0ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d96317d064be4502895349a9a63ee8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a28d96317d064be4502895349a9a63ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a28d96317d064be4502895349a9a63ee8">More...</a><br /></td></tr>
<tr class="separator:a28d96317d064be4502895349a9a63ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fe0175b3b2216f02c533c6a6109281"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a34fe0175b3b2216f02c533c6a6109281"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a34fe0175b3b2216f02c533c6a6109281">More...</a><br /></td></tr>
<tr class="separator:a34fe0175b3b2216f02c533c6a6109281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9428fd78b36e1660f65305ec9054a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:aae9428fd78b36e1660f65305ec9054a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#aae9428fd78b36e1660f65305ec9054a7">More...</a><br /></td></tr>
<tr class="separator:aae9428fd78b36e1660f65305ec9054a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56300d227480b1c22a6a6cf1c7090474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a56300d227480b1c22a6a6cf1c7090474"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a56300d227480b1c22a6a6cf1c7090474">More...</a><br /></td></tr>
<tr class="separator:a56300d227480b1c22a6a6cf1c7090474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac886df662b1f8aeecf6d3e5edf820ab1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:ac886df662b1f8aeecf6d3e5edf820ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#ac886df662b1f8aeecf6d3e5edf820ab1">More...</a><br /></td></tr>
<tr class="separator:ac886df662b1f8aeecf6d3e5edf820ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bbb94a4633676a679b1824881a5c49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a36bbb94a4633676a679b1824881a5c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a36bbb94a4633676a679b1824881a5c49">More...</a><br /></td></tr>
<tr class="separator:a36bbb94a4633676a679b1824881a5c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8b307085c836ef797bce1586bc5b3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:ade8b307085c836ef797bce1586bc5b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#ade8b307085c836ef797bce1586bc5b3e">More...</a><br /></td></tr>
<tr class="separator:ade8b307085c836ef797bce1586bc5b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280dc4896099064a671dcda8d8e15ae7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a280dc4896099064a671dcda8d8e15ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a280dc4896099064a671dcda8d8e15ae7">More...</a><br /></td></tr>
<tr class="separator:a280dc4896099064a671dcda8d8e15ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2d6f1b3b402c4b3d507739da5e7105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:aeb2d6f1b3b402c4b3d507739da5e7105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#aeb2d6f1b3b402c4b3d507739da5e7105">More...</a><br /></td></tr>
<tr class="separator:aeb2d6f1b3b402c4b3d507739da5e7105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9f54e99b8fba8c2552489a7543dd8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a2b9f54e99b8fba8c2552489a7543dd8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single <a class="el" href="../../dd/dc1/sysproc_8h.html#d3/d38/structThread">Thread</a> Indirect Branch Predictor, part of IBC.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a2b9f54e99b8fba8c2552489a7543dd8a">More...</a><br /></td></tr>
<tr class="separator:a2b9f54e99b8fba8c2552489a7543dd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597fca2743e373194d371312db94da5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a597fca2743e373194d371312db94da5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a597fca2743e373194d371312db94da5e">More...</a><br /></td></tr>
<tr class="separator:a597fca2743e373194d371312db94da5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bca7804ffc252c609b494e54dc1e843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a5bca7804ffc252c609b494e54dc1e843"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a5bca7804ffc252c609b494e54dc1e843">More...</a><br /></td></tr>
<tr class="separator:a5bca7804ffc252c609b494e54dc1e843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9094fb7bd04339168873808e4524713d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a9094fb7bd04339168873808e4524713d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a9094fb7bd04339168873808e4524713d">More...</a><br /></td></tr>
<tr class="separator:a9094fb7bd04339168873808e4524713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22cd88a6d8089297f659003ca19957e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a22cd88a6d8089297f659003ca19957e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d4/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d601_1_1_0d620.html#a22cd88a6d8089297f659003ca19957e3">More...</a><br /></td></tr>
<tr class="separator:a22cd88a6d8089297f659003ca19957e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf581fe1abda637e3711b90860387692"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aaf581fe1abda637e3711b90860387692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e614abaa3bc3df902a0eb0910552183"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a0e614abaa3bc3df902a0eb0910552183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9bdaf10809dda16cdccbe9d77e4e11"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ace9bdaf10809dda16cdccbe9d77e4e11">EDX</a></td></tr>
<tr class="separator:ace9bdaf10809dda16cdccbe9d77e4e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00484">484</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">486</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                {</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                    <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88f53d3d2d23bd94c1ebb6f88355b4ce">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abfe643b6fe1b0004cf8280a204fcf2ff">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae92eb5e522b61be56ccda1292f65722c">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ace9bdaf10809dda16cdccbe9d77e4e11">EDX</a>.raw)</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                }</div>
<div class="ttc" id="aKernel_2include_2types_8h_html_a30e15c44c0b00e6a3ade119af60f111b"><div class="ttname"><a href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a></div><div class="ttdeci">#define asmv</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">types.h:42</a></div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a88f53d3d2d23bd94c1ebb6f88355b4ce"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88f53d3d2d23bd94c1ebb6f88355b4ce">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@586 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_abfe643b6fe1b0004cf8280a204fcf2ff"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abfe643b6fe1b0004cf8280a204fcf2ff">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@587 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ace9bdaf10809dda16cdccbe9d77e4e11"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ace9bdaf10809dda16cdccbe9d77e4e11">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@601 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ae92eb5e522b61be56ccda1292f65722c"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae92eb5e522b61be56ccda1292f65722c">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@592 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">asmv</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88f53d3d2d23bd94c1ebb6f88355b4ce">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abfe643b6fe1b0004cf8280a204fcf2ff">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae92eb5e522b61be56ccda1292f65722c">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ace9bdaf10809dda16cdccbe9d77e4e11">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a88f53d3d2d23bd94c1ebb6f88355b4ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f53d3d2d23bd94c1ebb6f88355b4ce">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>.</p>

</div>
</div>
<a id="abfe643b6fe1b0004cf8280a204fcf2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe643b6fe1b0004cf8280a204fcf2ff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ae92eb5e522b61be56ccda1292f65722c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92eb5e522b61be56ccda1292f65722c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ace9bdaf10809dda16cdccbe9d77e4e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9bdaf10809dda16cdccbe9d77e4e11">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
