# VL731_paper_presentation

Paper- Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes

Team members-
1. Kedar Deshpande IMT2020523
2. Anshul Madurwar IMT2020554
3. Anmol Shetty IMT2020551
4. Aakash Khot IMT2020512
