{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683387951934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683387951935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:15:51 2023 " "Processing started: Sat May 06 21:15:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683387951935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387951935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exec -c exec " "Command: quartus_map --read_settings_files=on --write_settings_files=off exec -c exec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387951935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683387952227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683387952227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec.vhd 8 4 " "Found 8 design units, including 4 entities, in source file exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-alu1_arch " "Found design unit 1: ALU1-alu1_arch" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387960068 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU3-alu3_arch " "Found design unit 2: ALU3-alu3_arch" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387960068 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sign_extend_1-Extend_1 " "Found design unit 3: sign_extend_1-Extend_1" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387960068 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 exec-exec_flow " "Found design unit 4: exec-exec_flow" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387960068 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387960068 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU3 " "Found entity 2: ALU3" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387960068 ""} { "Info" "ISGN_ENTITY_NAME" "3 sign_extend_1 " "Found entity 3: sign_extend_1" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387960068 ""} { "Info" "ISGN_ENTITY_NAME" "4 exec " "Found entity 4: exec" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683387960068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exec " "Elaborating entity \"exec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683387960103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux10 exec.vhd(263) " "VHDL Process Statement warning at exec.vhd(263): signal \"mux10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683387960105 "|exec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux10 exec.vhd(265) " "VHDL Process Statement warning at exec.vhd(265): signal \"mux10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683387960105 "|exec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux10 exec.vhd(267) " "VHDL Process Statement warning at exec.vhd(267): signal \"mux10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683387960105 "|exec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux10_out exec.vhd(256) " "VHDL Process Statement warning at exec.vhd(256): inferring latch(es) for signal or variable \"mux10_out\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683387960105 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[0\] exec.vhd(256) " "Inferred latch for \"mux10_out\[0\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960106 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[1\] exec.vhd(256) " "Inferred latch for \"mux10_out\[1\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960106 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[2\] exec.vhd(256) " "Inferred latch for \"mux10_out\[2\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960106 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[3\] exec.vhd(256) " "Inferred latch for \"mux10_out\[3\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960106 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[4\] exec.vhd(256) " "Inferred latch for \"mux10_out\[4\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960106 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[5\] exec.vhd(256) " "Inferred latch for \"mux10_out\[5\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[6\] exec.vhd(256) " "Inferred latch for \"mux10_out\[6\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[7\] exec.vhd(256) " "Inferred latch for \"mux10_out\[7\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[8\] exec.vhd(256) " "Inferred latch for \"mux10_out\[8\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[9\] exec.vhd(256) " "Inferred latch for \"mux10_out\[9\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[10\] exec.vhd(256) " "Inferred latch for \"mux10_out\[10\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[11\] exec.vhd(256) " "Inferred latch for \"mux10_out\[11\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[12\] exec.vhd(256) " "Inferred latch for \"mux10_out\[12\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[13\] exec.vhd(256) " "Inferred latch for \"mux10_out\[13\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[14\] exec.vhd(256) " "Inferred latch for \"mux10_out\[14\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[15\] exec.vhd(256) " "Inferred latch for \"mux10_out\[15\]\" at exec.vhd(256)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960107 "|exec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:alu1_instance " "Elaborating entity \"ALU1\" for hierarchy \"ALU1:alu1_instance\"" {  } { { "exec.vhd" "alu1_instance" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387960115 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU1_C exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"ALU1_C\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683387960117 "|exec|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_init exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"Z_init\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683387960117 "|exec|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683387960117 "|exec|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683387960117 "|exec|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C0 exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"C0\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683387960117 "|exec|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z0 exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"Z0\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683387960118 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z0 exec.vhd(42) " "Inferred latch for \"Z0\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0 exec.vhd(42) " "Inferred latch for \"C0\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z exec.vhd(42) " "Inferred latch for \"Z\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C exec.vhd(42) " "Inferred latch for \"C\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[0\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[0\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[1\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[1\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[2\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[2\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[3\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[3\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[4\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[4\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[5\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[5\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[6\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[6\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[7\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[7\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960120 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[8\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[8\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960121 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[9\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[9\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960121 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[10\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[10\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960121 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[11\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[11\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960121 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[12\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[12\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960121 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[13\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[13\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960121 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[14\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[14\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960121 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[15\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[15\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960121 "|exec|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_proc:Z_init exec.vhd(52) " "Inferred latch for \"alu1_proc:Z_init\" at exec.vhd(52)" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387960121 "|exec|ALU1:alu1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:alu3_instance " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:alu3_instance\"" {  } { { "exec.vhd" "alu3_instance" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387960128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_1 sign_extend_1:SE1 " "Elaborating entity \"sign_extend_1\" for hierarchy \"sign_extend_1:SE1\"" {  } { { "exec.vhd" "SE1" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387960139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|C " "Latch ALU1:alu1_instance\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[0\] " "Ports D and ENA on the latch are fed by the same signal CV\[0\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960649 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|Z " "Latch ALU1:alu1_instance\|Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[0\] " "Ports D and ENA on the latch are fed by the same signal CV\[0\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960649 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|C0 " "Latch ALU1:alu1_instance\|C0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960649 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|Z0 " "Latch ALU1:alu1_instance\|Z0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960649 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[0\]\$latch " "Latch mux10_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960649 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[1\]\$latch " "Latch mux10_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960649 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[2\]\$latch " "Latch mux10_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[3\]\$latch " "Latch mux10_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[4\]\$latch " "Latch mux10_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[5\]\$latch " "Latch mux10_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[6\]\$latch " "Latch mux10_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[7\]\$latch " "Latch mux10_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[8\]\$latch " "Latch mux10_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[9\]\$latch " "Latch mux10_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[10\]\$latch " "Latch mux10_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[11\]\$latch " "Latch mux10_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[12\]\$latch " "Latch mux10_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[13\]\$latch " "Latch mux10_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[14\]\$latch " "Latch mux10_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux10_out\[15\]\$latch " "Latch mux10_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux10\[1\] " "Ports D and ENA on the latch are fed by the same signal mux10\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960650 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 256 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[0\] " "Latch ALU1:alu1_instance\|ALU1_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[0\] " "Ports D and ENA on the latch are fed by the same signal CV\[0\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[1\] " "Latch ALU1:alu1_instance\|ALU1_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[2\] " "Latch ALU1:alu1_instance\|ALU1_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[3\] " "Latch ALU1:alu1_instance\|ALU1_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[4\] " "Latch ALU1:alu1_instance\|ALU1_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[5\] " "Latch ALU1:alu1_instance\|ALU1_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[6\] " "Latch ALU1:alu1_instance\|ALU1_C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[7\] " "Latch ALU1:alu1_instance\|ALU1_C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[8\] " "Latch ALU1:alu1_instance\|ALU1_C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[9\] " "Latch ALU1:alu1_instance\|ALU1_C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[10\] " "Latch ALU1:alu1_instance\|ALU1_C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[11\] " "Latch ALU1:alu1_instance\|ALU1_C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[12\] " "Latch ALU1:alu1_instance\|ALU1_C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[13\] " "Latch ALU1:alu1_instance\|ALU1_C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[14\] " "Latch ALU1:alu1_instance\|ALU1_C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:alu1_instance\|ALU1_C\[15\] " "Latch ALU1:alu1_instance\|ALU1_C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CV\[1\] " "Ports D and ENA on the latch are fed by the same signal CV\[1\]" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683387960651 ""}  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683387960651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683387960860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683387961424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683387961424 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387961464 "|exec|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "exec.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Execution/exec.vhd" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683387961464 "|exec|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683387961464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "110 " "Implemented 110 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683387961464 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683387961464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683387961464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683387961464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683387961478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:16:01 2023 " "Processing ended: Sat May 06 21:16:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683387961478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683387961478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683387961478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683387961478 ""}
