Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 12 17:20:54 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    161         
TIMING-18  Warning           Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (161)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (403)
5. checking no_input_delay (28)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (161)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (403)
--------------------------------------------------
 There are 403 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.149        0.000                      0                 1420        0.106        0.000                      0                 1420        4.020        0.000                       0                   620  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.149        0.000                      0                 1420        0.106        0.000                      0                 1420        4.020        0.000                       0                   620  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.324ns (18.120%)  route 5.983ns (81.880%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.785    11.452    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.576 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.872    12.447    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486    14.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.597    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.324ns (18.120%)  route 5.983ns (81.880%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.785    11.452    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.576 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.872    12.447    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486    14.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.597    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.324ns (18.120%)  route 5.983ns (81.880%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.785    11.452    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.576 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.872    12.447    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486    14.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.597    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 1.324ns (18.349%)  route 5.892ns (81.651%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.785    11.452    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.576 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.781    12.356    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486    14.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.597    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.324ns (18.362%)  route 5.886ns (81.638%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.785    11.452    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.576 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.775    12.351    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486    14.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.597    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.324ns (18.362%)  route 5.886ns (81.638%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.785    11.452    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.576 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.775    12.351    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486    14.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    14.597    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.324ns (18.362%)  route 5.886ns (81.638%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.785    11.452    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.576 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.775    12.351    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486    14.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.597    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 1.324ns (18.597%)  route 5.795ns (81.403%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.785    11.452    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.576 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.684    12.260    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486    14.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.597    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_waddr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.324ns (19.133%)  route 5.596ns (80.867%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.775    11.442    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.566 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=8, routed)           0.495    12.060    debugger/force_sync_n_1
    SLICE_X13Y15         FDRE                                         r  debugger/M_waddr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.444    14.849    debugger/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  debugger/M_waddr_q_reg[0]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X13Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.868    debugger/M_waddr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_waddr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 1.324ns (19.529%)  route 5.456ns (80.471%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.424     9.758    debugger/ram/D[2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.882 r  debugger/ram/mem_reg_i_40/O
                         net (fo=1, routed)           0.661    10.543    debugger/ram/M_waddr_d47148_out239_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.667 r  debugger/ram/mem_reg_i_28/O
                         net (fo=2, routed)           0.775    11.442    debugger/force_sync/p_444_in
    SLICE_X12Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.566 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=8, routed)           0.355    11.920    debugger/force_sync_n_1
    SLICE_X12Y17         FDRE                                         r  debugger/M_waddr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.442    14.847    debugger/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  debugger/M_waddr_q_reg[1]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X12Y17         FDRE (Setup_fdre_C_CE)      -0.169    14.902    debugger/M_waddr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  2.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 M_temp_encode_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.930%)  route 0.273ns (68.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.586     1.530    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  M_temp_encode_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.128     1.658 r  M_temp_encode_q_reg[14]/Q
                         net (fo=7, routed)           0.273     1.931    debugger/ram/D[23]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.871     2.061    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.581    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.243     1.824    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.583     1.527    led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/Q
                         net (fo=1, routed)           0.118     1.786    led_out_gen_0[1].led_out/M_temp_encoding_q_reg_n_0_[8]
    SLICE_X3Y21          FDRE                                         r  led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.854     2.044    led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.070     1.634    led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 led_out_gen_0[1].led_out/M_temp_encoding_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_gen_0[1].led_out/M_led_encoding_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.583     1.527    led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  led_out_gen_0[1].led_out/M_temp_encoding_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_out_gen_0[1].led_out/M_temp_encoding_q_reg[6]/Q
                         net (fo=1, routed)           0.118     1.786    led_out_gen_0[1].led_out/M_temp_encoding_q_reg_n_0_[6]
    SLICE_X3Y21          FDRE                                         r  led_out_gen_0[1].led_out/M_led_encoding_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.854     2.044    led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  led_out_gen_0[1].led_out/M_led_encoding_q_reg[6]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.066     1.630    led_out_gen_0[1].led_out/M_led_encoding_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.589     1.533    led_out_gen_0[0].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.114     1.788    led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q[3]
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.048     1.836 r  led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.836    led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X2Y17          FDRE                                         r  led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.858     2.048    led_out_gen_0[0].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.131     1.677    led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 M_temp_encode_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.148ns (32.393%)  route 0.309ns (67.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.562     1.506    clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  M_temp_encode_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.148     1.654 r  M_temp_encode_q_reg[7]/Q
                         net (fo=3, routed)           0.309     1.963    debugger/ram/D[16]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.871     2.061    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.561    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.242     1.803    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 debugger/M_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_waddr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  debugger/M_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/M_waddr_q_reg[0]/Q
                         net (fo=9, routed)           0.111     1.758    debugger/M_waddr_q[0]
    SLICE_X12Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  debugger/M_waddr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    debugger/M_waddr_d[4]
    SLICE_X12Y15         FDRE                                         r  debugger/M_waddr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.830     2.020    debugger/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  debugger/M_waddr_q_reg[4]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.120     1.639    debugger/M_waddr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 led_out_gen_0[0].led_out/M_temp_encoding_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_gen_0[0].led_out/M_led_encoding_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.584     1.528    led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  led_out_gen_0[0].led_out/M_temp_encoding_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  led_out_gen_0[0].led_out/M_temp_encoding_q_reg[6]/Q
                         net (fo=1, routed)           0.115     1.784    led_out_gen_0[0].led_out/M_temp_encoding_q[6]
    SLICE_X5Y18          FDRE                                         r  led_out_gen_0[0].led_out/M_led_encoding_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     2.045    led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  led_out_gen_0[0].led_out/M_led_encoding_q_reg[6]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.072     1.616    led_out_gen_0[0].led_out/M_led_encoding_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 led_out_gen_0[0].led_out/M_temp_encoding_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.584     1.528    led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  led_out_gen_0[0].led_out/M_temp_encoding_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  led_out_gen_0[0].led_out/M_temp_encoding_q_reg[2]/Q
                         net (fo=1, routed)           0.115     1.784    led_out_gen_0[0].led_out/M_temp_encoding_q[2]
    SLICE_X5Y18          FDRE                                         r  led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     2.045    led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.070     1.614    led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 led_out_gen_0[0].led_out/M_temp_encoding_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.584     1.528    led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  led_out_gen_0[0].led_out/M_temp_encoding_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  led_out_gen_0[0].led_out/M_temp_encoding_q_reg[10]/Q
                         net (fo=1, routed)           0.116     1.785    led_out_gen_0[0].led_out/M_temp_encoding_q[10]
    SLICE_X5Y18          FDRE                                         r  led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     2.045    led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.070     1.614    led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.554     1.498    debugger/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  debugger/M_trigger_data_q_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  debugger/M_trigger_data_q_reg[104]/Q
                         net (fo=2, routed)           0.112     1.751    debugger/M_trigger_data_q_reg_n_0_[104]
    SLICE_X12Y22         FDRE                                         r  debugger/M_trigger_data_q_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.823     2.013    debugger/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  debugger/M_trigger_data_q_reg[103]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.063     1.576    debugger/M_trigger_data_q_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    debugger/ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y21    M_count_left_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y21    M_count_left_q_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y20   M_count_left_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y20   M_count_left_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y21    M_temp_encode_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y21   M_temp_encode_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y15    M_temp_encode_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y21   M_temp_encode_q_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21    M_count_left_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21    M_count_left_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21    M_count_left_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21    M_count_left_q_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y18   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21    M_count_left_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21    M_count_left_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21    M_count_left_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y21    M_count_left_q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           400 Endpoints
Min Delay           400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            debugger/M_rdata_q_reg[41]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.995ns  (logic 2.578ns (64.535%)  route 1.417ns (35.465%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  debugger/ram/mem_reg/CLKARDCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[9])
                                                      2.454     2.454 r  debugger/ram/mem_reg/DOBDO[9]
                         net (fo=1, routed)           1.417     3.871    debugger/ram/M_ram_read_data[41]
    SLICE_X11Y14         LUT6 (Prop_lut6_I4_O)        0.124     3.995 r  debugger/ram/M_rdata_q[41]_i_1/O
                         net (fo=1, routed)           0.000     3.995    debugger/p_1_in__0[41]
    SLICE_X11Y14         FDRE                                         r  debugger/M_rdata_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            debugger/M_rdata_q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.879ns  (logic 2.578ns (66.461%)  route 1.301ns (33.539%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  debugger/ram/mem_reg/CLKARDCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     2.454 r  debugger/ram/mem_reg/DOADO[22]
                         net (fo=1, routed)           1.301     3.755    debugger/ram/M_ram_read_data[22]
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.124     3.879 r  debugger/ram/M_rdata_q[22]_i_1/O
                         net (fo=1, routed)           0.000     3.879    debugger/p_1_in__0[22]
    SLICE_X10Y14         FDRE                                         r  debugger/M_rdata_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            debugger/M_rdata_q_reg[39]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 2.578ns (67.736%)  route 1.228ns (32.264%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  debugger/ram/mem_reg/CLKARDCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[7])
                                                      2.454     2.454 r  debugger/ram/mem_reg/DOBDO[7]
                         net (fo=1, routed)           1.228     3.682    debugger/ram/M_ram_read_data[39]
    SLICE_X9Y13          LUT6 (Prop_lut6_I4_O)        0.124     3.806 r  debugger/ram/M_rdata_q[39]_i_1/O
                         net (fo=1, routed)           0.000     3.806    debugger/p_1_in__0[39]
    SLICE_X9Y13          FDRE                                         r  debugger/M_rdata_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            debugger/M_rdata_q_reg[46]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.796ns  (logic 2.578ns (67.918%)  route 1.218ns (32.082%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  debugger/ram/mem_reg/CLKARDCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[14])
                                                      2.454     2.454 r  debugger/ram/mem_reg/DOBDO[14]
                         net (fo=1, routed)           1.218     3.672    debugger/ram/M_ram_read_data[46]
    SLICE_X11Y14         LUT6 (Prop_lut6_I4_O)        0.124     3.796 r  debugger/ram/M_rdata_q[46]_i_1/O
                         net (fo=1, routed)           0.000     3.796    debugger/p_1_in__0[46]
    SLICE_X11Y14         FDRE                                         r  debugger/M_rdata_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/data_scan/CAPTURE
                            (internal pin)
  Destination:            debugger/M_raddr_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.775ns  (logic 0.124ns (3.284%)  route 3.651ns (96.716%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  debugger/data_scan/CAPTURE
                         net (fo=52, routed)          2.550     2.550    debugger/M_data_scan_CAPTURE
    SLICE_X12Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.674 r  debugger/M_raddr_q[7]_i_1/O
                         net (fo=8, routed)           1.101     3.775    debugger/M_raddr_d__0[0]
    SLICE_X8Y13          FDRE                                         r  debugger/M_raddr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/data_scan/CAPTURE
                            (internal pin)
  Destination:            debugger/M_raddr_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.775ns  (logic 0.124ns (3.284%)  route 3.651ns (96.716%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  debugger/data_scan/CAPTURE
                         net (fo=52, routed)          2.550     2.550    debugger/M_data_scan_CAPTURE
    SLICE_X12Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.674 r  debugger/M_raddr_q[7]_i_1/O
                         net (fo=8, routed)           1.101     3.775    debugger/M_raddr_d__0[0]
    SLICE_X8Y13          FDRE                                         r  debugger/M_raddr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/data_scan/CAPTURE
                            (internal pin)
  Destination:            debugger/M_raddr_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.775ns  (logic 0.124ns (3.284%)  route 3.651ns (96.716%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  debugger/data_scan/CAPTURE
                         net (fo=52, routed)          2.550     2.550    debugger/M_data_scan_CAPTURE
    SLICE_X12Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.674 r  debugger/M_raddr_q[7]_i_1/O
                         net (fo=8, routed)           1.101     3.775    debugger/M_raddr_d__0[0]
    SLICE_X8Y13          FDRE                                         r  debugger/M_raddr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/data_scan/CAPTURE
                            (internal pin)
  Destination:            debugger/M_raddr_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.775ns  (logic 0.124ns (3.284%)  route 3.651ns (96.716%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  debugger/data_scan/CAPTURE
                         net (fo=52, routed)          2.550     2.550    debugger/M_data_scan_CAPTURE
    SLICE_X12Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.674 r  debugger/M_raddr_q[7]_i_1/O
                         net (fo=8, routed)           1.101     3.775    debugger/M_raddr_d__0[0]
    SLICE_X8Y13          FDRE                                         r  debugger/M_raddr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/data_scan/CAPTURE
                            (internal pin)
  Destination:            debugger/M_raddr_q_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.775ns  (logic 0.124ns (3.284%)  route 3.651ns (96.716%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  debugger/data_scan/CAPTURE
                         net (fo=52, routed)          2.550     2.550    debugger/M_data_scan_CAPTURE
    SLICE_X12Y17         LUT3 (Prop_lut3_I2_O)        0.124     2.674 r  debugger/M_raddr_q[7]_i_1/O
                         net (fo=8, routed)           1.101     3.775    debugger/M_raddr_d__0[0]
    SLICE_X8Y13          FDRE                                         r  debugger/M_raddr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/M_status_q_reg[73]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg[72]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE                         0.000     0.000 r  debugger/M_status_q_reg[73]/C
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_status_q_reg[73]/Q
                         net (fo=1, routed)           0.056     0.197    debugger/M_status_q_reg_n_0_[73]
    SLICE_X35Y31         FDSE                                         r  debugger/M_status_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[15]/C
                            (rising edge-triggered cell FDSE)
  Destination:            debugger/M_status_q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.674%)  route 0.110ns (46.326%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDSE                         0.000     0.000 r  debugger/M_status_q_reg[15]/C
    SLICE_X31Y31         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  debugger/M_status_q_reg[15]/Q
                         net (fo=1, routed)           0.110     0.238    debugger/M_status_q_reg_n_0_[15]
    SLICE_X32Y31         FDSE                                         r  debugger/M_status_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_rdata_q_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE                         0.000     0.000 r  debugger/M_rdata_q_reg[14]/C
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_rdata_q_reg[14]/Q
                         net (fo=1, routed)           0.054     0.195    debugger/ram/M_rdata_q_reg[13]
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.240 r  debugger/ram/M_rdata_q[13]_i_1/O
                         net (fo=1, routed)           0.000     0.240    debugger/p_1_in__0[13]
    SLICE_X8Y17          FDRE                                         r  debugger/M_rdata_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[72]/C
                            (rising edge-triggered cell FDSE)
  Destination:            debugger/M_status_q_reg[40]_srl32___debugger_M_status_q_reg_r_30/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDSE                         0.000     0.000 r  debugger/M_status_q_reg[72]/C
    SLICE_X35Y31         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  debugger/M_status_q_reg[72]/Q
                         net (fo=1, routed)           0.117     0.245    debugger/M_status_q_reg_n_0_[72]
    SLICE_X34Y31         SRLC32E                                      r  debugger/M_status_q_reg[40]_srl32___debugger_M_status_q_reg_r_30/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[98]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg[97]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  debugger/M_status_q_reg[98]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_status_q_reg[98]/Q
                         net (fo=1, routed)           0.104     0.245    debugger/M_status_q_reg_n_0_[98]
    SLICE_X31Y31         FDSE                                         r  debugger/M_status_q_reg[97]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg_r_10/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg_r_11/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  debugger/M_status_q_reg_r_10/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_status_q_reg_r_10/Q
                         net (fo=1, routed)           0.104     0.245    debugger/M_status_q_reg_r_10_n_0
    SLICE_X31Y30         FDRE                                         r  debugger/M_status_q_reg_r_11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg_r_14/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg_r_15/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  debugger/M_status_q_reg_r_14/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debugger/M_status_q_reg_r_14/Q
                         net (fo=1, routed)           0.119     0.247    debugger/M_status_q_reg_r_14_n_0
    SLICE_X31Y30         FDRE                                         r  debugger/M_status_q_reg_r_15/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg_r_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg_r_7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  debugger/M_status_q_reg_r_6/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debugger/M_status_q_reg_r_6/Q
                         net (fo=1, routed)           0.120     0.248    debugger/M_status_q_reg_r_6_n_0
    SLICE_X31Y31         FDRE                                         r  debugger/M_status_q_reg_r_7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[24]/C
                            (rising edge-triggered cell FDSE)
  Destination:            debugger/M_status_q_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDSE                         0.000     0.000 r  debugger/M_status_q_reg[24]/C
    SLICE_X29Y31         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  debugger/M_status_q_reg[24]/Q
                         net (fo=1, routed)           0.113     0.254    debugger/M_status_q_reg_n_0_[24]
    SLICE_X30Y30         FDRE                                         r  debugger/M_status_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[96]/C
                            (rising edge-triggered cell FDSE)
  Destination:            debugger/M_status_q_reg[75]_srl21___debugger_M_status_q_reg_r_19/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDSE                         0.000     0.000 r  debugger/M_status_q_reg[96]/C
    SLICE_X33Y31         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  debugger/M_status_q_reg[96]/Q
                         net (fo=1, routed)           0.113     0.254    debugger/M_status_q_reg_n_0_[96]
    SLICE_X34Y31         SRLC32E                                      r  debugger/M_status_q_reg[75]_srl21___debugger_M_status_q_reg_r_19/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.441ns  (logic 4.536ns (43.445%)  route 5.905ns (56.555%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.556     5.140    led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.596 f  led_out_gen_0[2].led_out/M_led_encoding_q_reg[12]/Q
                         net (fo=1, routed)           1.086     6.683    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_0[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.807 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6/O
                         net (fo=3, routed)           0.845     7.651    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_6_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.658     8.433    led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_3_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     8.557 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.653     9.210    led_out_gen_0[2].led_out/led_strip/led1
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  led_out_gen_0[2].led_out/led_strip/outled_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           2.663    11.997    outled_OBUF[2]
    P11                  OBUF (Prop_obuf_I_O)         3.584    15.581 r  outled_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.581    outled[2]
    P11                                                               r  outled[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_gen_0[3].led_out/led_strip/M_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 4.603ns (48.616%)  route 4.865ns (51.384%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.555     5.139    led_out_gen_0[3].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  led_out_gen_0[3].led_out/led_strip/M_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  led_out_gen_0[3].led_out/led_strip/M_pixel_address_ctr_q_reg[0]/Q
                         net (fo=6, routed)           1.001     6.658    led_out_gen_0[3].led_out/led_strip/M_led_strip_pixel_address[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  led_out_gen_0[3].led_out/led_strip/outled_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.824     7.606    led_out_gen_0[3].led_out/led_strip/outled_OBUF[3]_inst_i_6_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  led_out_gen_0[3].led_out/led_strip/outled_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.402     8.133    led_out_gen_0[3].led_out/led_strip/outled_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.124     8.257 r  led_out_gen_0[3].led_out/led_strip/outled_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.646     8.902    led_out_gen_0[3].led_out/led_strip/led1
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.026 r  led_out_gen_0[3].led_out/led_strip/outled_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.992    11.019    outled_OBUF[3]
    P10                  OBUF (Prop_obuf_I_O)         3.589    14.608 r  outled_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.608    outled[3]
    P10                                                               r  outled[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_gen_0[0].led_out/M_led_encoding_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.210ns  (logic 4.664ns (50.637%)  route 4.546ns (49.363%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.623     5.207    led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  led_out_gen_0[0].led_out/M_led_encoding_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.419     5.626 f  led_out_gen_0[0].led_out/M_led_encoding_q_reg[9]/Q
                         net (fo=1, routed)           0.969     6.595    led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_3_0[7]
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.299     6.894 r  led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_8/O
                         net (fo=3, routed)           0.740     7.634    led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_8_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.758 r  led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.433     8.191    led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_5_n_0
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.315 r  led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.463     8.778    led_out_gen_0[0].led_out/led_strip/led1
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     8.902 r  led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.941    10.844    outled_OBUF[0]
    N11                  OBUF (Prop_obuf_I_O)         3.574    14.417 r  outled_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.417    outled[0]
    N11                                                               r  outled[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_gen_0[1].led_out/M_led_encoding_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.072ns  (logic 4.524ns (49.869%)  route 4.548ns (50.131%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.618     5.202    led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  led_out_gen_0[1].led_out/M_led_encoding_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456     5.658 r  led_out_gen_0[1].led_out/M_led_encoding_q_reg[2]/Q
                         net (fo=1, routed)           1.113     6.771    led_out_gen_0[1].led_out/led_strip/outled_OBUF[1]_inst_i_3_0[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  led_out_gen_0[1].led_out/led_strip/outled_OBUF[1]_inst_i_7/O
                         net (fo=3, routed)           0.698     7.593    led_out_gen_0[1].led_out/led_strip/outled_OBUF[1]_inst_i_7_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.717 r  led_out_gen_0[1].led_out/led_strip/outled_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.416     8.134    led_out_gen_0[1].led_out/led_strip/outled_OBUF[1]_inst_i_3_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     8.258 r  led_out_gen_0[1].led_out/led_strip/outled_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.577     8.835    led_out_gen_0[1].led_out/led_strip/led1
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.124     8.959 r  led_out_gen_0[1].led_out/led_strip/outled_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.743    10.702    outled_OBUF[1]
    N12                  OBUF (Prop_obuf_I_O)         3.572    14.275 r  outled_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.275    outled[1]
    N12                                                               r  outled[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.391ns  (logic 4.387ns (59.351%)  route 3.004ns (40.649%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.633     5.217    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.128     6.801    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.150     6.951 r  seg/ctr/g0_b4/O
                         net (fo=1, routed)           1.876     8.828    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.781    12.608 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.608    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 4.395ns (60.019%)  route 2.928ns (39.981%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.633     5.217    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.060     6.733    seg/ctr/M_ctr_value[1]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.152     6.885 r  seg/ctr/g0_b3/O
                         net (fo=1, routed)           1.867     8.753    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.787    12.540 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.540    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 4.384ns (62.357%)  route 2.647ns (37.643%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.633     5.217    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           0.976     6.649    seg/ctr/M_ctr_value[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.150     6.799 r  seg/ctr/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.470    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.778    12.248 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.248    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 4.149ns (59.647%)  route 2.807ns (40.353%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.633     5.217    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.120     6.794    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  seg/ctr/g0_b6/O
                         net (fo=1, routed)           1.686     8.604    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    12.173 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.173    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 4.376ns (62.975%)  route 2.573ns (37.025%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.633     5.217    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.902     6.575    seg/ctr/M_ctr_value[1]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.152     6.727 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.398    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.768    12.166 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.166    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 4.151ns (59.755%)  route 2.796ns (40.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.633     5.217    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.128     6.801    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.925 r  seg/ctr/g0_b5/O
                         net (fo=1, routed)           1.668     8.593    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    12.164 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.164    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/config_fifo/M_grsync_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_wsync_q_reg[5]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.585%)  route 0.180ns (58.415%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.557     1.501    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  debugger/config_fifo/M_grsync_q_reg[2]/Q
                         net (fo=1, routed)           0.180     1.808    debugger/config_fifo/M_wsync_d[2]
    SLICE_X30Y17         SRL16E                                       r  debugger/config_fifo/M_wsync_q_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/config_fifo/M_grsync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_wsync_q_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.557     1.501    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  debugger/config_fifo/M_grsync_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.812    debugger/config_fifo/M_wsync_d[0]
    SLICE_X30Y17         SRL16E                                       r  debugger/config_fifo/M_wsync_q_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/config_fifo/M_grsync_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_wsync_q_reg[4]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.128ns (35.808%)  route 0.229ns (64.192%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.557     1.501    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  debugger/config_fifo/M_grsync_q_reg[1]/Q
                         net (fo=1, routed)           0.229     1.858    debugger/config_fifo/M_wsync_d[1]
    SLICE_X30Y17         SRL16E                                       r  debugger/config_fifo/M_wsync_q_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/status_sync/M_pipe_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.209ns (46.460%)  route 0.241ns (53.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.561     1.505    debugger/clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  debugger/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  debugger/M_state_q_reg[0]/Q
                         net (fo=13, routed)          0.241     1.910    debugger/status_sync/M_state_q[0]
    SLICE_X15Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  debugger/status_sync/M_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.955    debugger/status_sync/M_status_sync_in
    SLICE_X15Y19         FDRE                                         r  debugger/status_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.452ns (71.719%)  route 0.573ns (28.281%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           0.254     1.930    seg/ctr/M_ctr_value[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     1.975 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.293    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.560 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.560    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.459ns (71.421%)  route 0.584ns (28.579%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.584     1.528    led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.669 f  led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[4]/Q
                         net (fo=6, routed)           0.210     1.878    led_out_gen_0[1].led_out/led_strip/M_ctr_q[4]
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  led_out_gen_0[1].led_out/led_strip/outled_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.374     2.297    outled_OBUF[1]
    N12                  OBUF (Prop_obuf_I_O)         1.273     3.570 r  outled_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.570    outled[1]
    N12                                                               r  outled[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.460ns (70.073%)  route 0.624ns (29.927%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.586     1.530    led_out_gen_0[0].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.671 f  led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[4]/Q
                         net (fo=6, routed)           0.175     1.846    led_out_gen_0[0].led_out/led_strip/M_ctr_q[4]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  led_out_gen_0[0].led_out/led_strip/outled_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.448     2.339    outled_OBUF[0]
    N11                  OBUF (Prop_obuf_I_O)         1.274     3.613 r  outled_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.613    outled[0]
    N11                                                               r  outled[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.511ns (71.916%)  route 0.590ns (28.084%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           0.254     1.930    seg/ctr/M_ctr_value[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.042     1.972 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.308    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.328     3.636 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.636    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.468ns (69.539%)  route 0.643ns (30.461%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.325     2.000    seg/ctr/M_ctr_value[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.045     2.045 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.364    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.282     3.646 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.646    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.526ns (69.788%)  route 0.660ns (30.212%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.535    seg/ctr/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.325     2.000    seg/ctr/M_ctr_value[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.046     2.046 r  seg/ctr/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.382    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.339     3.721 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.721    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.542ns  (logic 2.218ns (21.038%)  route 8.324ns (78.962%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 f  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 f  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 f  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 f  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           1.240     9.705    debugger/ram_n_3
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.829 f  debugger/M_state_q[1]_i_2/O
                         net (fo=2, routed)           0.589    10.418    debugger/force_sync/M_state_q_reg[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.542 r  debugger/force_sync/M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.542    debugger/force_sync_n_2
    SLICE_X12Y16         FDRE                                         r  debugger/M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.443     4.848    debugger/clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  debugger/M_state_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.539ns  (logic 2.218ns (21.044%)  route 8.321ns (78.956%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 r  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           1.240     9.705    debugger/ram_n_3
    SLICE_X7Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.829 r  debugger/M_state_q[1]_i_2/O
                         net (fo=2, routed)           0.586    10.415    debugger/force_sync/M_state_q_reg[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.539 r  debugger/force_sync/M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.539    debugger/force_sync_n_3
    SLICE_X12Y16         FDRE                                         r  debugger/M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.443     4.848    debugger/clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  debugger/M_state_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/ram/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 2.094ns (20.848%)  route 7.949ns (79.152%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 r  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           0.582     9.047    debugger/force_sync/mem_reg
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.872    10.043    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486     4.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/ram/mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 2.094ns (20.848%)  route 7.949ns (79.152%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 r  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           0.582     9.047    debugger/force_sync/mem_reg
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.872    10.043    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486     4.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/ram/mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 2.094ns (20.848%)  route 7.949ns (79.152%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 r  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           0.582     9.047    debugger/force_sync/mem_reg
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.872    10.043    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486     4.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/ram/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.952ns  (logic 2.094ns (21.039%)  route 7.858ns (78.961%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 r  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           0.582     9.047    debugger/force_sync/mem_reg
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.781     9.952    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486     4.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/ram/mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.947ns  (logic 2.094ns (21.050%)  route 7.853ns (78.950%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 r  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           0.582     9.047    debugger/force_sync/mem_reg
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.775     9.947    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486     4.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/ram/mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.947ns  (logic 2.094ns (21.050%)  route 7.853ns (78.950%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 r  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           0.582     9.047    debugger/force_sync/mem_reg
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.775     9.947    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486     4.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/ram/mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.947ns  (logic 2.094ns (21.050%)  route 7.853ns (78.950%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 r  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           0.582     9.047    debugger/force_sync/mem_reg
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.775     9.947    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486     4.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            debugger/ram/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.855ns  (logic 2.094ns (21.245%)  route 7.762ns (78.755%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=4, routed)           4.611     6.084    debugger/ram/D[25]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  debugger/ram/mem_reg_i_75/O
                         net (fo=1, routed)           1.006     7.214    debugger/ram/M_waddr_d24625_in
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  debugger/ram/mem_reg_i_51/O
                         net (fo=1, routed)           0.434     7.772    debugger/ram/mem_reg_i_51_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.896 r  debugger/ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.445     8.341    debugger/ram/mem_reg_i_34_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  debugger/ram/mem_reg_i_27/O
                         net (fo=3, routed)           0.582     9.047    debugger/force_sync/mem_reg
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  debugger/force_sync/mem_reg_i_6/O
                         net (fo=8, routed)           0.684     9.855    debugger/ram/WEBWE[0]
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.486     4.890    debugger/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/capture_scan/SEL
                            (internal pin)
  Destination:            debugger/arm_sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.045ns (12.709%)  route 0.309ns (87.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  debugger/capture_scan/SEL
                         net (fo=2, routed)           0.309     0.309    debugger/arm_sync/M_capture_scan_SEL
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  debugger/arm_sync/M_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    debugger/arm_sync/M_arm_sync_in
    SLICE_X28Y38         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.831     2.021    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X28Y38         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/config_fifo/M_gwsync_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_rsync_q_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.278%)  route 0.248ns (63.722%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE                         0.000     0.000 r  debugger/config_fifo/M_gwsync_q_reg[0]/C
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/config_fifo/M_gwsync_q_reg[0]/Q
                         net (fo=1, routed)           0.248     0.389    debugger/config_fifo/M_rsync_d[0]
    SLICE_X14Y18         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.827     2.017    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X14Y18         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK

Slack:                    inf
  Source:                 debugger/config_fifo/M_gwsync_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_rsync_q_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.358%)  route 0.308ns (70.642%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE                         0.000     0.000 r  debugger/config_fifo/M_gwsync_q_reg[1]/C
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debugger/config_fifo/M_gwsync_q_reg[1]/Q
                         net (fo=1, routed)           0.308     0.436    debugger/config_fifo/M_rsync_d[1]
    SLICE_X14Y18         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.827     2.017    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X14Y18         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.000ns (0.000%)  route 0.499ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.499     0.499    debugger/reset_conditioner/SS[0]
    SLICE_X12Y20         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.825     2.015    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X12Y20         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.000ns (0.000%)  route 0.499ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.499     0.499    debugger/reset_conditioner/SS[0]
    SLICE_X12Y20         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.825     2.015    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X12Y20         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.000ns (0.000%)  route 0.499ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.499     0.499    debugger/reset_conditioner/SS[0]
    SLICE_X12Y20         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.825     2.015    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X12Y20         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 debugger/config_fifo/M_gwsync_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_rsync_q_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.229%)  route 0.441ns (75.771%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE                         0.000     0.000 r  debugger/config_fifo/M_gwsync_q_reg[2]/C
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/config_fifo/M_gwsync_q_reg[2]/Q
                         net (fo=1, routed)           0.441     0.582    debugger/config_fifo/M_rsync_d[2]
    SLICE_X14Y18         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.827     2.017    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X14Y18         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.000ns (0.000%)  route 0.611ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.611     0.611    debugger/reset_conditioner/SS[0]
    SLICE_X12Y19         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.826     2.016    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X12Y19         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 debugger/M_force_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/force_sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.510%)  route 0.514ns (78.490%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE                         0.000     0.000 r  debugger/M_force_q_reg/C
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_force_q_reg/Q
                         net (fo=2, routed)           0.514     0.655    debugger/force_sync/D[0]
    SLICE_X14Y28         FDRE                                         r  debugger/force_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.824     2.014    debugger/force_sync/clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  debugger/force_sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            M_temp_encode_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.303ns (39.850%)  route 0.458ns (60.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         0.303     0.303 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           0.458     0.761    io_dip_IBUF[14]
    SLICE_X4Y18          FDRE                                         r  M_temp_encode_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     2.045    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  M_temp_encode_q_reg[14]/C





