module t_flipflop_tb();
reg clk,rst,t;
wire q;
t_flipflop dut(clk,rst,t,q);
always #5 clk=~clk;
initial begin
clk=0;
rst=1;
t=0;
#10 rst=0;
#10 t=1;
#10 t=0;
#10 t=1;
#10 t=0;
#10 t=1;
#10 $finish;
end
endmodule
