#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 25 17:57:46 2023
# Process ID: 23592
# Current directory: C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.runs/synth_1/top.vds
# Journal file: C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.runs/synth_1\vivado.jou
# Running On: Laptop, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 431.699 ; gain = 110.270
Command: read_checkpoint -auto_incremental -incremental C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16920
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1247.609 ; gain = 409.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/imports/sources_1/new/top.v:25]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.runs/synth_1/.Xil/Vivado-23592-Laptop/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.runs/synth_1/.Xil/Vivado-23592-Laptop/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/imports/sources_1/new/top.v:63]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 22 connections declared, but only 21 given [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/imports/sources_1/new/top.v:63]
INFO: [Synth 8-6157] synthesizing module 'sinc_smoother' [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/new/sinc_smoother.v:24]
WARNING: [Synth 8-324] index 19 out of range [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/new/sinc_smoother.v:109]
INFO: [Synth 8-6155] done synthesizing module 'sinc_smoother' (0#1) [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/new/sinc_smoother.v:24]
INFO: [Synth 8-6157] synthesizing module 'uart_buf_con' [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/imports/sources_1/imports/hdl/uart_buf_con.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_buf_con' (0#1) [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/imports/sources_1/imports/hdl/uart_buf_con.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/imports/sources_1/imports/hdl/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/imports/sources_1/imports/hdl/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/imports/sources_1/new/top.v:25]
WARNING: [Synth 8-6014] Unused sequential element conv_hldr_reg[15] was removed.  [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/new/sinc_smoother.v:109]
WARNING: [Synth 8-6014] Unused sequential element conv_hldr_reg[5] was removed.  [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/new/sinc_smoother.v:109]
WARNING: [Synth 8-6014] Unused sequential element conv_hldr_reg[0] was removed.  [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/sources_1/new/sinc_smoother.v:109]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1341.012 ; gain = 502.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1341.012 ; gain = 502.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1341.012 ; gain = 502.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1341.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [c:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1387.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1387.832 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1387.832 ; gain = 549.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1387.832 ; gain = 549.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for XLXI_7. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1387.832 ; gain = 549.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1387.832 ; gain = 549.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   31 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ss0/conv_hldr_reg[18], operation Mode is: (A''*(B:0x32))'.
DSP Report: register ss0/data_hldr_reg[17] is absorbed into DSP ss0/conv_hldr_reg[18].
DSP Report: register ss0/data_hldr_reg[18] is absorbed into DSP ss0/conv_hldr_reg[18].
DSP Report: register ss0/conv_hldr_reg[18] is absorbed into DSP ss0/conv_hldr_reg[18].
DSP Report: operator ss0/p_15_out is absorbed into DSP ss0/conv_hldr_reg[18].
DSP Report: Generating DSP ss0/n_sum0, operation Mode is: PCIN+(A''*(B:0x6))'.
DSP Report: register ss0/data_hldr_reg[0] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/data_hldr_reg[1] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/conv_hldr_reg[1] is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/p_0_out is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/n_sum0 is absorbed into DSP ss0/n_sum0.
DSP Report: Generating DSP ss0/n_sum0, operation Mode is: PCIN+(A''*(B:0x92))'.
DSP Report: register ss0/data_hldr_reg[16] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/data_hldr_reg[17] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/conv_hldr_reg[17] is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/p_14_out is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/n_sum0 is absorbed into DSP ss0/n_sum0.
DSP Report: Generating DSP ss0/n_sum0, operation Mode is: PCIN+(A''*(B:0xd1))'.
DSP Report: register ss0/data_hldr_reg[15] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/data_hldr_reg[16] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/conv_hldr_reg[16] is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/p_13_out is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/n_sum0 is absorbed into DSP ss0/n_sum0.
DSP Report: Generating DSP ss0/n_sum0, operation Mode is: PCIN+(A''*(B:0xd1))'.
DSP Report: register ss0/data_hldr_reg[3] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/data_hldr_reg[4] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/conv_hldr_reg[4] is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/p_3_out is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/n_sum0 is absorbed into DSP ss0/n_sum0.
DSP Report: Generating DSP ss0/n_sum0, operation Mode is: PCIN+(ACIN*(B:0x92))'.
DSP Report: register ss0/conv_hldr_reg[3] is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/p_2_out is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/n_sum0 is absorbed into DSP ss0/n_sum0.
DSP Report: Generating DSP ss0/n_sum0, operation Mode is: PCIN+(A''*(B:0x32))'.
DSP Report: register ss0/data_hldr_reg[1] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/data_hldr_reg[2] is absorbed into DSP ss0/n_sum0.
DSP Report: register ss0/conv_hldr_reg[2] is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/p_1_out is absorbed into DSP ss0/n_sum0.
DSP Report: operator ss0/n_sum0 is absorbed into DSP ss0/n_sum0.
DSP Report: Generating DSP ss0/conv_hldr_reg[13], operation Mode is: (A''*(B:0x918))'.
DSP Report: register ss0/data_hldr_reg[12] is absorbed into DSP ss0/conv_hldr_reg[13].
DSP Report: register ss0/data_hldr_reg[13] is absorbed into DSP ss0/conv_hldr_reg[13].
DSP Report: register ss0/conv_hldr_reg[13] is absorbed into DSP ss0/conv_hldr_reg[13].
DSP Report: operator ss0/p_11_out is absorbed into DSP ss0/conv_hldr_reg[13].
DSP Report: Generating DSP ss0/p_sum0, operation Mode is: PCIN+(ACIN2*(B:0x31e))'.
DSP Report: register ss0/data_hldr_reg[14] is absorbed into DSP ss0/p_sum0.
DSP Report: register ss0/conv_hldr_reg[14] is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_12_out is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_sum0 is absorbed into DSP ss0/p_sum0.
DSP Report: Generating DSP ss0/p_sum0, operation Mode is: PCIN+(A''*(B:0x10d0))'.
DSP Report: register ss0/data_hldr_reg[11] is absorbed into DSP ss0/p_sum0.
DSP Report: register ss0/data_hldr_reg[12] is absorbed into DSP ss0/p_sum0.
DSP Report: register ss0/conv_hldr_reg[12] is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_10_out is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_sum0 is absorbed into DSP ss0/p_sum0.
DSP Report: Generating DSP ss0/p_sum0, operation Mode is: PCIN+(A''*(B:0x1780))'.
DSP Report: register ss0/data_hldr_reg[10] is absorbed into DSP ss0/p_sum0.
DSP Report: register ss0/data_hldr_reg[11] is absorbed into DSP ss0/p_sum0.
DSP Report: register ss0/conv_hldr_reg[11] is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_9_out is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_sum0 is absorbed into DSP ss0/p_sum0.
DSP Report: Generating DSP ss0/p_sum0, operation Mode is: PCIN+(ACIN*(B:0x1a29))'.
DSP Report: register ss0/conv_hldr_reg[10] is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_8_out is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_sum0 is absorbed into DSP ss0/p_sum0.
DSP Report: Generating DSP ss0/p_sum0, operation Mode is: PCIN+(A''*(B:0x1780))'.
DSP Report: register ss0/data_hldr_reg[8] is absorbed into DSP ss0/p_sum0.
DSP Report: register ss0/data_hldr_reg[9] is absorbed into DSP ss0/p_sum0.
DSP Report: register ss0/conv_hldr_reg[9] is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_7_out is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_sum0 is absorbed into DSP ss0/p_sum0.
DSP Report: Generating DSP ss0/p_sum0, operation Mode is: PCIN+(ACIN*(B:0x10d0))'.
DSP Report: register ss0/conv_hldr_reg[8] is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_6_out is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_sum0 is absorbed into DSP ss0/p_sum0.
DSP Report: Generating DSP ss0/p_sum0, operation Mode is: PCIN+(A''*(B:0x918))'.
DSP Report: register ss0/data_hldr_reg[6] is absorbed into DSP ss0/p_sum0.
DSP Report: register ss0/data_hldr_reg[7] is absorbed into DSP ss0/p_sum0.
DSP Report: register ss0/conv_hldr_reg[7] is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_5_out is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_sum0 is absorbed into DSP ss0/p_sum0.
DSP Report: Generating DSP ss0/p_sum0, operation Mode is: PCIN+(ACIN*(B:0x31e))'.
DSP Report: register ss0/conv_hldr_reg[6] is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_4_out is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_sum0 is absorbed into DSP ss0/p_sum0.
DSP Report: Generating DSP ss0/p_sum0, operation Mode is: PCIN+A:(B:0x0)'+(C:0x0)'.
DSP Report: register ss0/conv_hldr_reg[19] is absorbed into DSP ss0/p_sum0.
DSP Report: operator ss0/p_sum0 is absorbed into DSP ss0/p_sum0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.832 ; gain = 549.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sinc_smoother | (A''*(B:0x32))'          | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*(B:0x6))'      | 16     | 3      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*(B:0x92))'     | 16     | 8      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*(B:0xd1))'     | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|top           | PCIN+(A''*(B:0xd1))'     | 16     | 8      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(ACIN*(B:0x92))'    | 16     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top           | PCIN+(A''*(B:0x32))'     | 16     | 6      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | (A''*(B:0x918))'         | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(ACIN2*(B:0x31e))'  | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*(B:0x10d0))'   | 16     | 13     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*(B:0x1780))'   | 16     | 13     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(ACIN*(B:0x1a29))'  | 16     | 13     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*(B:0x1780))'   | 16     | 13     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(ACIN*(B:0x10d0))'  | 16     | 13     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*(B:0x918))'    | 16     | 12     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(ACIN*(B:0x31e))'   | 16     | 10     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+A:(B:0x0)'+(C:0x0)' | 14     | 18     | 32     | -      | -1     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+--------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1398.672 ; gain = 560.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1402.738 ; gain = 564.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1431.391 ; gain = 593.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1438.297 ; gain = 599.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1438.297 ; gain = 599.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1438.297 ; gain = 599.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1438.297 ; gain = 599.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1438.297 ; gain = 599.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1438.297 ; gain = 599.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | ss0/valid_in_reg_reg[2]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | ss0/data_hldr_reg[5][15] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sinc_smoother | (A''*B)'         | 16     | 6      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|sinc_smoother | PCIN+(A''*B)'    | 16     | 3      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*B)'    | 16     | 8      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*B)'    | 16     | 8      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|top           | PCIN+(A''*B)'    | 16     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A*B)'      | 0      | 8      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top           | (PCIN+(A''*B)')' | 16     | 6      | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|sinc_smoother | (A''*B)'         | 16     | 12     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|sinc_smoother | PCIN+(A'*B)'     | 0      | 10     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*B)'    | 16     | 13     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*B)'    | 16     | 13     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A*B)'      | 0      | 13     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*B)'    | 16     | 13     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A*B)'      | 0      | 13     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A''*B)'    | 16     | 12     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+(A*B)'      | 0      | 10     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sinc_smoother | PCIN+A:B'+C'     | 0      | 0      | -      | -      | 33     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    17|
|4     |DSP48E1  |    17|
|12    |LUT1     |    22|
|13    |LUT2     |    35|
|14    |LUT3     |    10|
|15    |LUT4     |    24|
|16    |LUT5     |    13|
|17    |LUT6     |    10|
|18    |SRL16E   |    33|
|19    |FDRE     |   324|
|20    |FDSE     |    35|
|21    |IBUF     |    11|
|22    |OBUF     |    17|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1438.297 ; gain = 599.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1438.297 ; gain = 553.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1438.297 ; gain = 599.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1451.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1456.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 85cbe196
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1456.016 ; gain = 990.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/ravis/source/repos/CEE575/b3_proj/sinc_smoother/sinc_smoother.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 17:58:52 2023...
