//
// Generated by LLVM NVPTX Back-End
//

.version 6.0
.target sm_70
.address_size 64

	// .globl	fusion_822
.shared .align 4 .b8 shared_cache_0[4224];
.shared .align 4 .b8 shared_cache_01[128];
.shared .align 4 .b8 shared_cache_02[128];
.shared .align 4 .b8 shared_cache_03[128];
.shared .align 4 .b8 shared_cache_04[4224];
.shared .align 4 .b8 shared_cache_05[128];
.shared .align 4 .b8 shared_cache_06[128];
.shared .align 4 .b8 shared_cache_07[128];
.shared .align 4 .b8 shared_cache_08[4224];
.shared .align 4 .b8 shared_cache_09[128];
.shared .align 4 .b8 shared_cache_010[128];
.shared .align 4 .b8 shared_cache_011[128];
.shared .align 4 .b8 shared_cache_012[4224];
.shared .align 4 .b8 shared_cache_013[128];
.shared .align 4 .b8 shared_cache_014[4224];
.shared .align 4 .b8 shared_cache_015[128];
.shared .align 4 .b8 shared_cache_016[128];
.shared .align 4 .b8 shared_cache_017[128];
.shared .align 4 .b8 shared_cache_018[4224];
.shared .align 4 .b8 shared_cache_019[128];
.shared .align 4 .b8 shared_cache_020[128];
.shared .align 4 .b8 shared_cache_021[128];
.shared .align 4 .b8 shared_cache_022[4224];
.shared .align 4 .b8 shared_cache_023[128];
.shared .align 4 .b8 shared_cache_024[128];
.shared .align 4 .b8 shared_cache_025[128];
.shared .align 4 .b8 shared_cache_026[4224];
.shared .align 4 .b8 shared_cache_027[128];
.shared .align 4 .b8 shared_cache_028[128];
.shared .align 4 .b8 shared_cache_029[128];
.shared .align 4 .b8 shared_cache_030[4224];
.shared .align 4 .b8 shared_cache_031[128];
.shared .align 4 .b8 shared_cache_032[128];
.shared .align 4 .b8 shared_cache_033[128];
.shared .align 4 .b8 shared_cache_034[4224];
.shared .align 4 .b8 shared_cache_035[128];
.shared .align 4 .b8 shared_cache_036[128];
.shared .align 4 .b8 shared_cache_037[128];
.shared .align 4 .b8 shared_cache_038[4224];
.shared .align 4 .b8 shared_cache_039[128];
.shared .align 4 .b8 shared_cache_040[128];
.shared .align 4 .b8 shared_cache_041[128];
.shared .align 4 .b8 shared_cache_042[4224];
.shared .align 4 .b8 shared_cache_043[128];
.shared .align 4 .b8 shared_cache_044[128];
.shared .align 4 .b8 shared_cache_045[128];
.shared .align 4 .b8 shared_cache_046[4224];
.shared .align 4 .b8 shared_cache_047[128];
.shared .align 4 .b8 shared_cache_048[128];
.shared .align 4 .b8 shared_cache_049[128];
.shared .align 4 .b8 shared_cache_050[4224];
.shared .align 4 .b8 shared_cache_051[128];
.shared .align 4 .b8 shared_cache_052[4224];
.shared .align 4 .b8 shared_cache_053[128];
.shared .align 4 .b8 shared_cache_054[128];
.shared .align 4 .b8 shared_cache_055[128];
.shared .align 4 .b8 shared_cache_056[4224];
.shared .align 4 .b8 shared_cache_057[128];
.shared .align 4 .b8 shared_cache_058[128];
.shared .align 4 .b8 shared_cache_059[128];
.shared .align 4 .b8 shared_cache_060[4224];
.shared .align 4 .b8 shared_cache_061[128];
.shared .align 4 .b8 shared_cache_062[128];
.shared .align 4 .b8 shared_cache_063[128];
.shared .align 4 .b8 shared_cache_064[4224];
.shared .align 4 .b8 shared_cache_065[128];
.shared .align 4 .b8 shared_cache_066[128];
.shared .align 4 .b8 shared_cache_067[128];
.shared .align 4 .b8 shared_cache_068[4224];
.shared .align 4 .b8 shared_cache_069[128];
.shared .align 4 .b8 shared_cache_070[128];
.shared .align 4 .b8 shared_cache_071[128];
.shared .align 4 .b8 shared_cache_072[4224];
.shared .align 4 .b8 shared_cache_073[128];
.shared .align 4 .b8 shared_cache_074[128];
.shared .align 4 .b8 shared_cache_075[128];
.shared .align 4 .b8 shared_cache_076[4224];
.shared .align 4 .b8 shared_cache_077[128];
.shared .align 4 .b8 shared_cache_078[128];
.shared .align 4 .b8 shared_cache_079[128];
.shared .align 4 .b8 shared_cache_080[4224];
.shared .align 4 .b8 shared_cache_081[128];
.shared .align 4 .b8 shared_cache_082[128];
.shared .align 4 .b8 shared_cache_083[128];
.shared .align 4 .b8 shared_cache_084[4224];
.shared .align 4 .b8 shared_cache_085[128];
.shared .align 4 .b8 shared_cache_086[128];
.shared .align 4 .b8 shared_cache_087[128];
.shared .align 4 .b8 shared_cache_088[4224];
.shared .align 4 .b8 shared_cache_089[128];
.shared .align 4 .b8 shared_cache_090[128];
.shared .align 4 .b8 shared_cache_091[128];
.shared .align 4 .b8 shared_cache_092[4224];
.shared .align 4 .b8 shared_cache_093[128];
.shared .align 4 .b8 shared_cache_094[128];
.shared .align 4 .b8 shared_cache_095[128];
.shared .align 4 .b8 shared_cache_096[4224];
.shared .align 4 .b8 shared_cache_097[128];
.shared .align 4 .b8 shared_cache_098[128];
.shared .align 4 .b8 shared_cache_099[128];
.shared .align 4 .b8 shared_cache_0100[4224];
.shared .align 4 .b8 shared_cache_0101[128];
.shared .align 4 .b8 shared_cache_0102[4224];
.shared .align 4 .b8 shared_cache_0103[128];
.shared .align 4 .b8 shared_cache_0104[128];
.shared .align 4 .b8 shared_cache_0105[128];
.shared .align 4 .b8 shared_cache_0106[4224];
.shared .align 4 .b8 shared_cache_0107[128];
.shared .align 4 .b8 shared_cache_0108[128];
.shared .align 4 .b8 shared_cache_0109[128];
.shared .align 4 .b8 shared_cache_0110[4224];
.shared .align 4 .b8 shared_cache_0111[128];
.shared .align 4 .b8 shared_cache_0112[128];
.shared .align 4 .b8 shared_cache_0113[128];
.shared .align 4 .b8 shared_cache_0114[4224];
.shared .align 4 .b8 shared_cache_0115[128];
.shared .align 4 .b8 shared_cache_0116[128];
.shared .align 4 .b8 shared_cache_0117[128];
.shared .align 4 .b8 shared_cache_0118[4224];
.shared .align 4 .b8 shared_cache_0119[128];
.shared .align 4 .b8 shared_cache_0120[128];
.shared .align 4 .b8 shared_cache_0121[128];
.shared .align 4 .b8 shared_cache_0122[4224];
.shared .align 4 .b8 shared_cache_0123[128];
.shared .align 4 .b8 shared_cache_0124[128];
.shared .align 4 .b8 shared_cache_0125[128];
.shared .align 4 .b8 shared_cache_0126[4224];
.shared .align 4 .b8 shared_cache_0127[128];
.shared .align 4 .b8 shared_cache_0128[128];
.shared .align 4 .b8 shared_cache_0129[128];
.shared .align 4 .b8 shared_cache_0130[4224];
.shared .align 4 .b8 shared_cache_0131[128];
.shared .align 4 .b8 shared_cache_0132[128];
.shared .align 4 .b8 shared_cache_0133[128];
.shared .align 4 .b8 shared_cache_0134[4224];
.shared .align 4 .b8 shared_cache_0135[128];
.shared .align 4 .b8 shared_cache_0136[128];
.shared .align 4 .b8 shared_cache_0137[128];
.shared .align 4 .b8 shared_cache_0138[4224];
.shared .align 4 .b8 shared_cache_0139[128];
.shared .align 4 .b8 shared_cache_0140[128];
.shared .align 4 .b8 shared_cache_0141[128];
.shared .align 4 .b8 shared_cache_0142[4224];
.shared .align 4 .b8 shared_cache_0143[128];
.shared .align 4 .b8 shared_cache_0144[128];
.shared .align 4 .b8 shared_cache_0145[128];
.shared .align 4 .b8 shared_cache_0146[4224];
.shared .align 4 .b8 shared_cache_0147[128];
.shared .align 4 .b8 shared_cache_0148[128];
.shared .align 4 .b8 shared_cache_0149[128];
.shared .align 4 .b8 shared_cache_0150[4224];
.shared .align 4 .b8 shared_cache_0151[128];
.shared .align 4 .b8 shared_cache_0152[128];
.shared .align 4 .b8 shared_cache_0153[128];
.shared .align 4 .b8 shared_cache_0154[4224];
.shared .align 4 .b8 shared_cache_0155[128];
.shared .align 4 .b8 shared_cache_0156[128];
.shared .align 4 .b8 shared_cache_0157[128];
.shared .align 4 .b8 shared_cache_0158[4224];
.shared .align 4 .b8 shared_cache_0159[128];
.shared .align 4 .b8 shared_cache_0160[128];
.shared .align 4 .b8 shared_cache_0161[128];
.shared .align 4 .b8 shared_cache_0162[4224];
.shared .align 4 .b8 shared_cache_0163[128];
.shared .align 4 .b8 shared_cache_0164[128];
.shared .align 4 .b8 shared_cache_0165[128];
.shared .align 4 .b8 shared_cache_0166[4224];
.shared .align 4 .b8 shared_cache_0167[128];
.shared .align 4 .b8 shared_cache_0168[128];
.shared .align 4 .b8 shared_cache_0169[128];
.shared .align 4 .b8 shared_cache_0170[4224];
.shared .align 4 .b8 shared_cache_0171[128];
.shared .align 4 .b8 shared_cache_0172[128];
.shared .align 4 .b8 shared_cache_0173[128];
.shared .align 4 .b8 shared_cache_0174[4224];
.shared .align 4 .b8 shared_cache_0175[128];
.shared .align 4 .b8 shared_cache_0176[128];
.shared .align 4 .b8 shared_cache_0177[128];
.shared .align 4 .b8 shared_cache_0178[4224];
.shared .align 4 .b8 shared_cache_0179[128];
.shared .align 4 .b8 shared_cache_0180[128];
.shared .align 4 .b8 shared_cache_0181[128];
.shared .align 4 .b8 shared_cache_0182[4224];
.shared .align 4 .b8 shared_cache_0183[128];
.shared .align 4 .b8 shared_cache_0184[128];
.shared .align 4 .b8 shared_cache_0185[128];
.shared .align 4 .b8 shared_cache_0186[4224];
.shared .align 4 .b8 shared_cache_0187[128];
.shared .align 4 .b8 shared_cache_0188[128];
.shared .align 4 .b8 shared_cache_0189[128];
.shared .align 4 .b8 shared_cache_0190[4224];
.shared .align 4 .b8 shared_cache_0191[128];
.shared .align 4 .b8 shared_cache_0192[128];
.shared .align 4 .b8 shared_cache_0193[128];
.shared .align 4 .b8 shared_cache_0194[4224];
.shared .align 4 .b8 shared_cache_0195[128];
.shared .align 4 .b8 shared_cache_0196[128];
.shared .align 4 .b8 shared_cache_0197[128];
.shared .align 4 .b8 shared_cache_0198[4224];
.shared .align 4 .b8 shared_cache_0199[128];
.shared .align 4 .b8 shared_cache_0200[128];
.shared .align 4 .b8 shared_cache_0201[128];
.shared .align 4 .b8 shared_cache_0202[4224];
.shared .align 4 .b8 shared_cache_0203[128];
.shared .align 4 .b8 shared_cache_0204[128];
.shared .align 4 .b8 shared_cache_0205[128];
.shared .align 4 .b8 shared_cache_0206[4224];
.shared .align 4 .b8 shared_cache_0207[128];
.shared .align 4 .b8 shared_cache_0208[128];
.shared .align 4 .b8 shared_cache_0209[128];
.shared .align 4 .b8 shared_cache_0210[4224];
.shared .align 4 .b8 shared_cache_0211[128];
.shared .align 4 .b8 shared_cache_0212[128];
.shared .align 4 .b8 shared_cache_0213[128];
.shared .align 4 .b8 shared_cache_0214[4224];
.shared .align 4 .b8 shared_cache_0215[128];
.shared .align 4 .b8 shared_cache_0216[128];
.shared .align 4 .b8 shared_cache_0217[128];
.shared .align 4 .b8 shared_cache_0218[4224];
.shared .align 4 .b8 shared_cache_0219[128];
.shared .align 4 .b8 shared_cache_0220[128];
.shared .align 4 .b8 shared_cache_0221[128];
.shared .align 4 .b8 shared_cache_0222[4224];
.shared .align 4 .b8 shared_cache_0223[128];
.shared .align 4 .b8 shared_cache_0224[128];
.shared .align 4 .b8 shared_cache_0225[128];
.shared .align 4 .b8 shared_cache_0226[4224];
.shared .align 4 .b8 shared_cache_0227[128];
.shared .align 4 .b8 shared_cache_0228[128];
.shared .align 4 .b8 shared_cache_0229[128];
.shared .align 4 .b8 shared_cache_0230[4224];
.shared .align 4 .b8 shared_cache_0231[128];
.shared .align 4 .b8 shared_cache_0232[128];
.shared .align 4 .b8 shared_cache_0233[128];
.shared .align 4 .b8 shared_cache_0234[4224];
.shared .align 4 .b8 shared_cache_0235[128];
.shared .align 4 .b8 shared_cache_0236[128];
.shared .align 4 .b8 shared_cache_0237[128];
.shared .align 4 .b8 shared_cache_0238[4224];
.shared .align 4 .b8 shared_cache_0239[128];
.shared .align 4 .b8 shared_cache_0240[128];
.shared .align 4 .b8 shared_cache_0241[128];
.shared .align 4 .b8 shared_cache_0242[4224];
.shared .align 4 .b8 shared_cache_0243[128];
.shared .align 4 .b8 shared_cache_0244[128];
.shared .align 4 .b8 shared_cache_0245[128];
.shared .align 4 .b8 shared_cache_0246[4224];
.shared .align 4 .b8 shared_cache_0247[128];
.shared .align 4 .b8 shared_cache_0248[128];
.shared .align 4 .b8 shared_cache_0249[128];
.shared .align 4 .b8 shared_cache_0250[4224];
.shared .align 4 .b8 shared_cache_0251[128];
.shared .align 4 .b8 shared_cache_0252[128];
.shared .align 4 .b8 shared_cache_0253[128];
.shared .align 4 .b8 shared_cache_0254[4224];
.shared .align 4 .b8 shared_cache_0255[128];
.shared .align 4 .b8 shared_cache_0256[128];
.shared .align 4 .b8 shared_cache_0257[128];
.shared .align 4 .b8 shared_cache_0258[4224];
.shared .align 4 .b8 shared_cache_0259[128];
.shared .align 4 .b8 shared_cache_0260[128];
.shared .align 4 .b8 shared_cache_0261[128];
.shared .align 4 .b8 shared_cache_0262[4224];
.shared .align 4 .b8 shared_cache_0263[128];
.shared .align 4 .b8 shared_cache_0264[128];
.shared .align 4 .b8 shared_cache_0265[128];
.shared .align 4 .b8 shared_cache_0266[4224];
.shared .align 4 .b8 shared_cache_0267[128];
.shared .align 4 .b8 shared_cache_0268[128];
.shared .align 4 .b8 shared_cache_0269[128];
.shared .align 4 .b8 shared_cache_0270[4224];
.shared .align 4 .b8 shared_cache_0271[128];
.shared .align 4 .b8 shared_cache_0272[128];
.shared .align 4 .b8 shared_cache_0273[128];
.shared .align 4 .b8 shared_cache_0274[4224];
.shared .align 4 .b8 shared_cache_0275[128];
.shared .align 4 .b8 shared_cache_0276[128];
.shared .align 4 .b8 shared_cache_0277[128];
.shared .align 4 .b8 shared_cache_0278[4224];
.shared .align 4 .b8 shared_cache_0279[128];
.shared .align 4 .b8 shared_cache_0280[128];
.shared .align 4 .b8 shared_cache_0281[128];
.shared .align 4 .b8 shared_cache_0282[4224];
.shared .align 4 .b8 shared_cache_0283[128];
.shared .align 4 .b8 shared_cache_0284[128];
.shared .align 4 .b8 shared_cache_0285[128];
.shared .align 4 .b8 shared_cache_0286[4224];
.shared .align 4 .b8 shared_cache_0287[128];
.shared .align 4 .b8 shared_cache_0288[128];
.shared .align 4 .b8 shared_cache_0289[128];
.shared .align 4 .b8 shared_cache_0290[4224];
.shared .align 4 .b8 shared_cache_0291[128];
.shared .align 4 .b8 shared_cache_0292[128];
.shared .align 4 .b8 shared_cache_0293[128];
.shared .align 4 .b8 shared_cache_0294[4224];
.shared .align 4 .b8 shared_cache_0295[128];
.shared .align 4 .b8 shared_cache_0296[128];
.shared .align 4 .b8 shared_cache_0297[128];
.shared .align 4 .b8 shared_cache_0298[4224];
.shared .align 4 .b8 shared_cache_0299[128];
.shared .align 4 .b8 shared_cache_0300[128];
.shared .align 4 .b8 shared_cache_0301[128];
.shared .align 4 .b8 shared_cache_0302[4224];
.shared .align 4 .b8 shared_cache_0303[128];
.shared .align 4 .b8 shared_cache_0304[128];
.shared .align 4 .b8 shared_cache_0305[128];
.shared .align 4 .b8 shared_cache_0306[4224];
.shared .align 4 .b8 shared_cache_0307[128];
.shared .align 4 .b8 shared_cache_0308[128];
.shared .align 4 .b8 shared_cache_0309[128];
.shared .align 4 .b8 shared_cache_0310[4224];
.shared .align 4 .b8 shared_cache_0311[128];
.shared .align 4 .b8 shared_cache_0312[128];
.shared .align 4 .b8 shared_cache_0313[128];
.shared .align 4 .b8 shared_cache_0314[4224];
.shared .align 4 .b8 shared_cache_0315[128];
.shared .align 4 .b8 shared_cache_0316[128];
.shared .align 4 .b8 shared_cache_0317[128];
.shared .align 4 .b8 shared_cache_0318[4224];
.shared .align 4 .b8 shared_cache_0319[128];
.shared .align 4 .b8 shared_cache_0320[128];
.shared .align 4 .b8 shared_cache_0321[128];
.shared .align 4 .b8 shared_cache_0322[4224];
.shared .align 4 .b8 shared_cache_0323[128];
.shared .align 4 .b8 shared_cache_0324[128];
.shared .align 4 .b8 shared_cache_0325[128];
.shared .align 4 .b8 shared_cache_0326[4224];
.shared .align 4 .b8 shared_cache_0327[128];
.shared .align 4 .b8 shared_cache_0328[128];
.shared .align 4 .b8 shared_cache_0329[128];
.shared .align 4 .b8 shared_cache_0330[4224];
.shared .align 4 .b8 shared_cache_0331[128];
.shared .align 4 .b8 shared_cache_0332[128];
.shared .align 4 .b8 shared_cache_0333[128];
.shared .align 4 .b8 shared_cache_0334[4224];
.shared .align 4 .b8 shared_cache_0335[128];
.shared .align 4 .b8 shared_cache_0336[128];
.shared .align 4 .b8 shared_cache_0337[128];
.shared .align 4 .b8 shared_cache_0338[4224];
.shared .align 4 .b8 shared_cache_0339[128];
.shared .align 4 .b8 shared_cache_0340[128];
.shared .align 4 .b8 shared_cache_0341[128];
.shared .align 4 .b8 shared_cache_0342[4224];
.shared .align 4 .b8 shared_cache_0343[128];
.shared .align 4 .b8 shared_cache_0344[128];
.shared .align 4 .b8 shared_cache_0345[128];
.shared .align 4 .b8 shared_cache_0346[4224];
.shared .align 4 .b8 shared_cache_0347[128];
.shared .align 4 .b8 shared_cache_0348[128];
.shared .align 4 .b8 shared_cache_0349[128];
.shared .align 4 .b8 shared_cache_0350[4224];
.shared .align 4 .b8 shared_cache_0351[128];
.shared .align 4 .b8 shared_cache_0352[128];
.shared .align 4 .b8 shared_cache_0353[128];
.shared .align 4 .b8 shared_cache_0354[4224];
.shared .align 4 .b8 shared_cache_0355[128];
.shared .align 4 .b8 shared_cache_0356[128];
.shared .align 4 .b8 shared_cache_0357[128];
.shared .align 4 .b8 shared_cache_0358[4224];
.shared .align 4 .b8 shared_cache_0359[128];
.shared .align 4 .b8 shared_cache_0360[128];
.shared .align 4 .b8 shared_cache_0361[128];
.shared .align 4 .b8 shared_cache_0362[4224];
.shared .align 4 .b8 shared_cache_0363[128];
.shared .align 4 .b8 shared_cache_0364[128];
.shared .align 4 .b8 shared_cache_0365[128];
.shared .align 4 .b8 shared_cache_0366[4224];
.shared .align 4 .b8 shared_cache_0367[128];
.shared .align 4 .b8 shared_cache_0368[128];
.shared .align 4 .b8 shared_cache_0369[128];
.shared .align 4 .b8 shared_cache_0370[4224];
.shared .align 4 .b8 shared_cache_0371[128];
.shared .align 4 .b8 shared_cache_0372[128];
.shared .align 4 .b8 shared_cache_0373[128];
.shared .align 4 .b8 shared_cache_0374[4224];
.shared .align 4 .b8 shared_cache_0375[128];
.shared .align 4 .b8 shared_cache_0376[128];
.shared .align 4 .b8 shared_cache_0377[128];
.shared .align 4 .b8 shared_cache_0378[4224];
.shared .align 4 .b8 shared_cache_0379[128];
.shared .align 4 .b8 shared_cache_0380[4224];
.shared .align 4 .b8 shared_cache_0381[128];
.shared .align 4 .b8 shared_cache_0382[128];
.shared .align 4 .b8 shared_cache_0383[128];
.shared .align 4 .b8 shared_cache_0384[4224];
.shared .align 4 .b8 shared_cache_0385[128];
.shared .align 4 .b8 shared_cache_0386[128];
.shared .align 4 .b8 shared_cache_0387[128];
.shared .align 4 .b8 shared_cache_0388[4224];
.shared .align 4 .b8 shared_cache_0389[128];
.shared .align 4 .b8 shared_cache_0390[128];
.shared .align 4 .b8 shared_cache_0391[128];
.shared .align 4 .b8 shared_cache_0392[4224];
.shared .align 4 .b8 shared_cache_0393[128];
.shared .align 4 .b8 shared_cache_0394[128];
.shared .align 4 .b8 shared_cache_0395[128];
.shared .align 4 .b8 shared_cache_0396[4224];
.shared .align 4 .b8 shared_cache_0397[128];
.shared .align 4 .b8 shared_cache_0398[128];
.shared .align 4 .b8 shared_cache_0399[128];
.shared .align 4 .b8 shared_cache_0400[4224];
.shared .align 4 .b8 shared_cache_0401[128];
.shared .align 4 .b8 shared_cache_0402[128];
.shared .align 4 .b8 shared_cache_0403[128];
.shared .align 4 .b8 shared_cache_0404[4224];
.shared .align 4 .b8 shared_cache_0405[128];
.shared .align 4 .b8 shared_cache_0406[128];
.shared .align 4 .b8 shared_cache_0407[128];
.shared .align 4 .b8 shared_cache_0408[128];
.shared .align 4 .b8 shared_cache_0409[4224];

.visible .entry fusion_822(
	.param .u64 fusion_822_param_0,
	.param .u64 fusion_822_param_1,
	.param .u64 fusion_822_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<31>;

	ld.param.u64 	%rd5, [fusion_822_param_0];
	ld.param.u64 	%rd6, [fusion_822_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r8, %tid.x;
	and.b32  	%r1, %r8, 31;
	shr.u32 	%r2, %r8, 5;
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r3, %r9, 5;
	or.b32  	%r10, %r3, %r1;
	mov.u32 	%r11, 178;
	sub.s32 	%r12, %r11, %r2;
	and.b32  	%r4, %r12, 160;
	cvt.u64.u32 	%rd3, %r10;
	mov.f32 	%f17, 0f00000000;
	mov.u32 	%r31, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB0_1:
	or.b32  	%r13, %r31, %r2;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r15, %rd8;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r13, %r16;
	mul.wide.u32 	%rd9, %r15, 613566757;
	shr.u64 	%rd10, %rd9, 32;
	cvt.u32.u64 	%r18, %rd10;
	sub.s32 	%r19, %r15, %r18;
	shr.u32 	%r20, %r19, 1;
	add.s32 	%r21, %r20, %r18;
	shr.u32 	%r22, %r21, 2;
	mul.lo.s32 	%r23, %r22, 7;
	sub.s32 	%r24, %r15, %r23;
	mul.wide.u32 	%rd11, %r13, -2045222521;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r25, %rd12;
	sub.s32 	%r26, %r13, %r25;
	shr.u32 	%r27, %r26, 1;
	add.s32 	%r28, %r27, %r25;
	shr.u32 	%r29, %r28, 4;
	mul.wide.u32 	%rd13, %r29, 5376;
	add.s64 	%rd14, %rd2, %rd13;
	mul.wide.u32 	%rd15, %r24, 768;
	add.s64 	%rd16, %rd14, %rd15;
	mul.wide.u32 	%rd17, %r17, 256;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f17, %f17, %f5;
	add.s32 	%r31, %r31, 32;
	setp.ne.s32 	%p1, %r4, %r31;
	@%p1 bra 	LBB0_1;
	mul.wide.u32 	%rd21, %r1, 132;
	mov.u64 	%rd22, shared_cache_0;
	add.s64 	%rd23, %rd22, %rd21;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.shared.f32 	[%rd25], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd26, %r2, 132;
	add.s64 	%rd27, %rd22, %rd26;
	mul.wide.u32 	%rd28, %r1, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.shared.f32 	%f6, [%rd29];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f3, %f14, %f15;
	st.shared.f32 	[%rd29], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB0_4;
	or.b32  	%r30, %r3, %r2;
	mul.wide.u32 	%rd30, %r30, 4;
	add.s64 	%rd4, %rd1, %rd30;
	atom.global.add.f32 	%f16, [%rd4], %f3;
LBB0_4:
	ret;

}
	// .globl	fusion_821
.visible .entry fusion_821(
	.param .u64 fusion_821_param_0,
	.param .u64 fusion_821_param_1,
	.param .u64 fusion_821_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<26>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<75>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 9408;
	@%p1 bra 	LBB1_2;
	bra.uni 	LBB1_1;
LBB1_2:
	ld.param.u64 	%rd4, [fusion_821_param_0];
	ld.param.u64 	%rd5, [fusion_821_param_2];
	cvta.to.global.u64 	%rd1, %rd5;
	ld.param.u64 	%rd6, [fusion_821_param_1];
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd4;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd7, %r4, -555131827;
	shr.u64 	%rd8, %rd7, 39;
	cvt.u32.u64 	%r9, %rd8;
	mul.wide.u32 	%rd9, %r3, -555131827;
	shr.u64 	%rd10, %rd9, 39;
	cvt.u32.u64 	%r10, %rd10;
	mul.wide.u32 	%rd11, %r2, -555131827;
	shr.u64 	%rd12, %rd11, 39;
	cvt.u32.u64 	%r11, %rd12;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 28533;
	shr.u32 	%r13, %r12, 22;
	mul.wide.u32 	%rd13, %r4, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r14, %rd14;
	mul.wide.u32 	%rd15, %r14, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r15, %rd16;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r14, %r16;
	mul.wide.u32 	%rd17, %r4, 613566757;
	shr.u64 	%rd18, %rd17, 32;
	cvt.u32.u64 	%r19, %rd18;
	sub.s32 	%r20, %r4, %r19;
	shr.u32 	%r21, %r20, 1;
	add.s32 	%r22, %r21, %r19;
	shr.u32 	%r23, %r22, 2;
	mul.wide.u32 	%rd19, %r23, 613566757;
	shr.u64 	%rd20, %rd19, 32;
	cvt.u32.u64 	%r24, %rd20;
	sub.s32 	%r25, %r23, %r24;
	shr.u32 	%r26, %r25, 1;
	add.s32 	%r27, %r26, %r24;
	shr.u32 	%r28, %r27, 2;
	mul.lo.s32 	%r29, %r28, 7;
	sub.s32 	%r30, %r23, %r29;
	mul.lo.s32 	%r31, %r23, 7;
	sub.s32 	%r32, %r4, %r31;
	mul.wide.u32 	%rd21, %r3, 1402438301;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r33, %rd22;
	mul.wide.u32 	%rd23, %r33, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r34, %rd24;
	mul.lo.s32 	%r35, %r34, 3;
	sub.s32 	%r36, %r33, %r35;
	mul.wide.u32 	%rd25, %r3, 613566757;
	shr.u64 	%rd26, %rd25, 32;
	cvt.u32.u64 	%r38, %rd26;
	sub.s32 	%r39, %r3, %r38;
	shr.u32 	%r40, %r39, 1;
	add.s32 	%r41, %r40, %r38;
	shr.u32 	%r42, %r41, 2;
	mul.wide.u32 	%rd27, %r42, 613566757;
	shr.u64 	%rd28, %rd27, 32;
	cvt.u32.u64 	%r43, %rd28;
	sub.s32 	%r44, %r42, %r43;
	shr.u32 	%r45, %r44, 1;
	add.s32 	%r46, %r45, %r43;
	shr.u32 	%r47, %r46, 2;
	mul.lo.s32 	%r48, %r47, 7;
	sub.s32 	%r49, %r42, %r48;
	mul.lo.s32 	%r50, %r42, 7;
	sub.s32 	%r51, %r3, %r50;
	mul.wide.u32 	%rd29, %r2, 1402438301;
	shr.u64 	%rd30, %rd29, 36;
	cvt.u32.u64 	%r52, %rd30;
	mul.wide.u32 	%rd31, %r52, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r53, %rd32;
	mul.lo.s32 	%r54, %r53, 3;
	sub.s32 	%r55, %r52, %r54;
	mul.wide.u32 	%rd33, %r2, 613566757;
	shr.u64 	%rd34, %rd33, 32;
	cvt.u32.u64 	%r57, %rd34;
	sub.s32 	%r58, %r2, %r57;
	shr.u32 	%r59, %r58, 1;
	add.s32 	%r60, %r59, %r57;
	shr.u32 	%r61, %r60, 2;
	mul.wide.u32 	%rd35, %r61, 613566757;
	shr.u64 	%rd36, %rd35, 32;
	cvt.u32.u64 	%r62, %rd36;
	sub.s32 	%r63, %r61, %r62;
	shr.u32 	%r64, %r63, 1;
	add.s32 	%r65, %r64, %r62;
	shr.u32 	%r66, %r65, 2;
	mul.lo.s32 	%r67, %r66, 7;
	sub.s32 	%r68, %r61, %r67;
	mul.lo.s32 	%r69, %r61, 7;
	sub.s32 	%r70, %r2, %r69;
	mul.wide.u16 	%r71, %rs1, 20063;
	shr.u32 	%r72, %r71, 16;
	cvt.u16.u32 	%rs2, %r72;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	and.b16  	%rs7, %rs6, 255;
	mul.wide.u16 	%r73, %rs7, -21845;
	shr.u32 	%r74, %r73, 17;
	cvt.u16.u32 	%rs8, %r74;
	mul.lo.s16 	%rs9, %rs8, 3;
	sub.s16 	%rs10, %rs7, %rs9;
	mul.wide.u16 	%r75, %rs1, 9363;
	shr.u32 	%r76, %r75, 16;
	cvt.u16.u32 	%rs12, %r76;
	sub.s16 	%rs13, %rs1, %rs12;
	shr.u16 	%rs14, %rs13, 1;
	add.s16 	%rs15, %rs14, %rs12;
	shr.u16 	%rs16, %rs15, 2;
	mul.wide.u16 	%r77, %rs16, 9363;
	shr.u32 	%r78, %r77, 16;
	cvt.u16.u32 	%rs17, %r78;
	sub.s16 	%rs18, %rs16, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 2;
	mul.lo.s16 	%rs22, %rs21, 7;
	sub.s16 	%rs23, %rs16, %rs22;
	mul.lo.s16 	%rs24, %rs16, 7;
	sub.s16 	%rs25, %rs1, %rs24;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd1, %rd37;
	cvt.u32.u16 	%r79, %rs23;
	mul.wide.u32 	%rd39, %r79, 5376;
	add.s64 	%rd40, %rd3, %rd39;
	cvt.u32.u16 	%r80, %rs25;
	mul.wide.u32 	%rd41, %r80, 768;
	add.s64 	%rd42, %rd40, %rd41;
	cvt.u32.u16 	%r81, %rs10;
	mul.wide.u32 	%rd43, %r81, 256;
	add.s64 	%rd44, %rd42, %rd43;
	mul.wide.u32 	%rd45, %r13, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f1, [%rd46];
	add.s64 	%rd47, %rd2, %rd45;
	ld.global.nc.f32 	%f2, [%rd47];
	mul.rn.f32 	%f3, %f2, 0f3BDEE95C;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd48, %r68, 5376;
	add.s64 	%rd49, %rd3, %rd48;
	mul.wide.u32 	%rd50, %r70, 768;
	add.s64 	%rd51, %rd49, %rd50;
	mul.wide.u32 	%rd52, %r55, 256;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r11, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f5, [%rd55];
	add.s64 	%rd56, %rd2, %rd54;
	ld.global.nc.f32 	%f6, [%rd56];
	mul.rn.f32 	%f7, %f6, 0f3BDEE95C;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.wide.u32 	%rd57, %r49, 5376;
	add.s64 	%rd58, %rd3, %rd57;
	mul.wide.u32 	%rd59, %r51, 768;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r36, 256;
	add.s64 	%rd62, %rd60, %rd61;
	mul.wide.u32 	%rd63, %r10, 4;
	add.s64 	%rd64, %rd62, %rd63;
	ld.global.nc.f32 	%f9, [%rd64];
	add.s64 	%rd65, %rd2, %rd63;
	ld.global.nc.f32 	%f10, [%rd65];
	mul.rn.f32 	%f11, %f10, 0f3BDEE95C;
	sub.rn.f32 	%f12, %f9, %f11;
	mul.wide.u32 	%rd66, %r30, 5376;
	add.s64 	%rd67, %rd3, %rd66;
	mul.wide.u32 	%rd68, %r32, 768;
	add.s64 	%rd69, %rd67, %rd68;
	mul.wide.u32 	%rd70, %r17, 256;
	add.s64 	%rd71, %rd69, %rd70;
	mul.wide.u32 	%rd72, %r9, 4;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.nc.f32 	%f13, [%rd73];
	add.s64 	%rd74, %rd2, %rd72;
	ld.global.nc.f32 	%f14, [%rd74];
	mul.rn.f32 	%f15, %f14, 0f3BDEE95C;
	sub.rn.f32 	%f16, %f13, %f15;
	st.global.v4.f32 	[%rd38+3846080], {%f4, %f8, %f12, %f16};
LBB1_1:
	ret;

}
	// .globl	fusion_820
.visible .entry fusion_820(
	.param .u64 fusion_820_param_0,
	.param .u64 fusion_820_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot2[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .f32 	%f<41>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<23>;

	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_820_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.u64 	%rd10, %SP, 0;
	add.s64 	%rd11, %rd9, 3846080;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r4, %r1, 147;
	add.s32 	%r5, %r4, %r3;
	mul.wide.u32 	%rd12, %r5, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd13];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd14, %r4;
	cvt.u64.u32 	%rd3, %r3;
	add.s64 	%rd15, %rd14, %rd3;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd4, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd4+128];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.f32 	%f11, [%rd4+256];
	mul.rn.f32 	%f12, %f11, %f11;
	add.rn.f32 	%f13, %f10, %f12;
	ld.global.nc.f32 	%f14, [%rd4+384];
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f40, %f13, %f15;
	or.b32  	%r6, %r3, 128;
	setp.lt.u32 	%p1, %r6, 147;
	@%p1 bra 	LBB2_4;
	bra.uni 	LBB2_1;
LBB2_4:
	ld.global.nc.f32 	%f16, [%rd4+512];
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f40, %f40, %f17;
LBB2_1:
	cvta.to.local.u64 	%rd2, %rd10;
	cvt.u32.u64 	%r2, %rd3;
	shfl.sync.down.b32	%f18, %f40, 16, 31, -1;
	add.rn.f32 	%f19, %f40, %f18;
	shfl.sync.down.b32	%f20, %f19, 8, 31, -1;
	add.rn.f32 	%f21, %f19, %f20;
	shfl.sync.down.b32	%f22, %f21, 4, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 2, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 1, 31, -1;
	setp.eq.s32 	%p2, %r2, 0;
	@%p2 bra 	LBB2_5;
	bra.uni 	LBB2_2;
LBB2_5:
	add.rn.f32 	%f3, %f25, %f26;
	st.shared.f32 	[shared_cache_01], %f3;
LBB2_2:
	bar.sync 	0;
	shl.b64 	%rd18, %rd3, 2;
	mov.u64 	%rd19, shared_cache_01;
	add.s64 	%rd6, %rd19, %rd18;
	cvta.shared.u64 	%rd20, %rd6;
	mov.u32 	%r7, 0;
	st.local.u32 	[%rd2], %r7;
	selp.b64 	%rd22, %rd20, %rd10, %p2;
	ld.f32 	%f27, [%rd22];
	shfl.sync.down.b32	%f28, %f27, 16, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 8, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 4, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 2, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 1, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	st.f32 	[%rd22], %f37;
	@%p2 bra 	LBB2_6;
	bra.uni 	LBB2_3;
LBB2_6:
	ld.param.u64 	%rd7, [fusion_820_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd5, %rd1, %rd17;
	ld.shared.f32 	%f38, [%rd6];
	atom.global.add.f32 	%f39, [%rd5], %f38;
LBB2_3:
	ret;

}
	// .globl	fusion_819
.visible .entry fusion_819(
	.param .u64 fusion_819_param_0,
	.param .u64 fusion_819_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 9408;
	@%p1 bra 	LBB3_2;
	bra.uni 	LBB3_1;
LBB3_2:
	ld.param.u64 	%rd3, [fusion_819_param_0];
	ld.param.u64 	%rd4, [fusion_819_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r9, %rs1, 28533;
	shr.u32 	%r10, %r9, 22;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f3BDEE95C;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+3846080];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.wide.u32 	%rd9, %r2, -555131827;
	shr.u64 	%rd10, %rd9, 39;
	cvt.u32.u64 	%r11, %rd10;
	mul.wide.u32 	%rd11, %r11, 4;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.f32 	%f10, [%rd12];
	mul.rn.f32 	%f11, %f10, 0f3BDEE95C;
	add.rn.f32 	%f12, %f11, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f13, %f12;
	mul.rn.f32 	%f14, %f13, %f6;
	mul.wide.u32 	%rd13, %r3, -555131827;
	shr.u64 	%rd14, %rd13, 39;
	cvt.u32.u64 	%r12, %rd14;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f15, [%rd16];
	mul.rn.f32 	%f16, %f15, 0f3BDEE95C;
	add.rn.f32 	%f17, %f16, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f18, %f17;
	mul.rn.f32 	%f19, %f18, %f7;
	mul.wide.u32 	%rd17, %r4, -555131827;
	shr.u64 	%rd18, %rd17, 39;
	cvt.u32.u64 	%r13, %rd18;
	mul.wide.u32 	%rd19, %r13, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.nc.f32 	%f20, [%rd20];
	mul.rn.f32 	%f21, %f20, 0f3BDEE95C;
	add.rn.f32 	%f22, %f21, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f23, %f8;
	st.global.v4.f32 	[%rd6+3846080], {%f9, %f14, %f19, %f24};
LBB3_1:
	ret;

}
	// .globl	fusion_823
.visible .entry fusion_823(
	.param .u64 fusion_823_param_0,
	.param .u64 fusion_823_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<52>;

	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r8, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r1, %r11, %r10;
	setp.lt.u32 	%p1, %r1, 158700;
	@%p1 bra 	LBB4_2;
	bra.uni 	LBB4_1;
LBB4_2:
	ld.param.u64 	%rd10, [fusion_823_param_0];
	ld.param.u64 	%rd11, [fusion_823_param_1];
	cvta.to.global.u64 	%rd12, %rd11;
	cvta.to.global.u64 	%rd1, %rd10;
	add.s64 	%rd2, %rd12, 3211264;
	shr.u32 	%r12, %r1, 2;
	mul.wide.u32 	%rd13, %r12, 166277751;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r13, %rd14;
	mul.wide.u32 	%rd15, %r13, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r14, %rd16;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r2, %r13, %r15;
	or.b32  	%r16, %r1, 1;
	shr.u32 	%r17, %r16, 1;
	mul.wide.u32 	%rd17, %r17, 1195121335;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r18, %rd18;
	mul.lo.s32 	%r19, %r18, 230;
	sub.s32 	%r3, %r16, %r19;
	or.b32  	%r20, %r1, 2;
	shr.u32 	%r22, %r20, 1;
	mul.wide.u32 	%rd19, %r22, 1195121335;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 230;
	shr.u64 	%rd21, %rd19, 38;
	cvt.u32.u64 	%r25, %rd21;
	mul.wide.u32 	%rd22, %r25, 1195121335;
	shr.u64 	%rd23, %rd22, 37;
	cvt.u32.u64 	%r26, %rd23;
	mul.lo.s32 	%r27, %r26, 230;
	or.b32  	%r28, %r1, 3;
	shr.u32 	%r30, %r28, 1;
	mul.wide.u32 	%rd24, %r30, 1195121335;
	shr.u64 	%rd25, %rd24, 37;
	cvt.u32.u64 	%r31, %rd25;
	shr.u64 	%rd26, %rd24, 38;
	cvt.u32.u64 	%r33, %rd26;
	mul.wide.u32 	%rd27, %r33, 1195121335;
	shr.u64 	%rd28, %rd27, 37;
	cvt.u32.u64 	%r34, %rd28;
	shr.u32 	%r37, %r1, 1;
	mul.wide.u32 	%rd29, %r37, 1195121335;
	shr.u64 	%rd30, %rd29, 37;
	cvt.u32.u64 	%r38, %rd30;
	cvt.u16.u64 	%rs1, %rd30;
	shr.u16 	%rs2, %rs1, 1;
	mul.wide.u16 	%r39, %rs2, -29063;
	shr.u32 	%r40, %r39, 22;
	cvt.u16.u32 	%rs3, %r40;
	mul.lo.s16 	%rs4, %rs3, 230;
	sub.s16 	%rs5, %rs1, %rs4;
	cvt.u32.u16 	%r41, %rs5;
	mul.lo.s32 	%r42, %r38, 230;
	sub.s32 	%r43, %r1, %r42;
	add.s32 	%r44, %r41, -3;
	setp.lt.u32 	%p2, %r44, 224;
	add.s32 	%r45, %r43, -3;
	setp.lt.u32 	%p3, %r45, 224;
	and.pred  	%p4, %p3, %p2;
	cvt.u64.u32 	%rd3, %r44;
	cvt.u64.u32 	%rd4, %r2;
	mov.f32 	%f24, 0f00000000;
	mov.f32 	%f21, %f24;
	@%p4 bra 	LBB4_7;
	bra.uni 	LBB4_3;
LBB4_7:
	mul.wide.u32 	%rd31, %r44, 2688;
	add.s64 	%rd32, %rd1, %rd31;
	mul.wide.u32 	%rd33, %r45, 12;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd5, %rd34, %rd35;
	ld.global.nc.f32 	%f10, [%rd5];
	add.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f21, %f11, 0fBF800000;
LBB4_3:
	mul.lo.s32 	%r32, %r31, 230;
	mul.lo.s32 	%r35, %r34, 230;
	sub.s32 	%r4, %r20, %r24;
	sub.s32 	%r5, %r23, %r27;
	cvt.u32.u64 	%r46, %rd3;
	setp.lt.u32 	%p5, %r46, 224;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd6, %rd2, %rd36;
	st.global.f32 	[%rd6], %f21;
	add.s32 	%r47, %r3, -3;
	setp.lt.u32 	%p6, %r47, 224;
	and.pred  	%p7, %p6, %p5;
	shl.b64 	%rd41, %rd4, 2;
	mov.f32 	%f22, %f24;
	@%p7 bra 	LBB4_8;
	bra.uni 	LBB4_4;
LBB4_8:
	mul.lo.s64 	%rd37, %rd3, 2688;
	add.s64 	%rd38, %rd1, %rd37;
	mul.wide.u32 	%rd39, %r47, 12;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd7, %rd40, %rd41;
	ld.global.nc.f32 	%f13, [%rd7];
	add.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f22, %f14, 0fBF800000;
LBB4_4:
	sub.s32 	%r6, %r28, %r32;
	sub.s32 	%r7, %r31, %r35;
	st.global.f32 	[%rd6+4], %f22;
	add.s32 	%r48, %r5, -3;
	setp.lt.u32 	%p8, %r48, 224;
	add.s32 	%r49, %r4, -3;
	setp.lt.u32 	%p9, %r49, 224;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f23, %f24;
	@%p10 bra 	LBB4_9;
	bra.uni 	LBB4_5;
LBB4_9:
	mul.wide.u32 	%rd42, %r48, 2688;
	add.s64 	%rd43, %rd1, %rd42;
	mul.wide.u32 	%rd44, %r49, 12;
	add.s64 	%rd45, %rd43, %rd44;
	add.s64 	%rd8, %rd45, %rd41;
	ld.global.nc.f32 	%f16, [%rd8];
	add.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f23, %f17, 0fBF800000;
LBB4_5:
	st.global.f32 	[%rd6+8], %f23;
	add.s32 	%r50, %r7, -3;
	setp.lt.u32 	%p11, %r50, 224;
	add.s32 	%r51, %r6, -3;
	setp.lt.u32 	%p12, %r51, 224;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB4_10;
	bra.uni 	LBB4_6;
LBB4_10:
	mul.wide.u32 	%rd47, %r50, 2688;
	add.s64 	%rd48, %rd1, %rd47;
	mul.wide.u32 	%rd49, %r51, 12;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd9, %rd50, %rd41;
	ld.global.nc.f32 	%f19, [%rd9];
	add.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f24, %f20, 0fBF800000;
LBB4_6:
	st.global.f32 	[%rd6+12], %f24;
LBB4_1:
	ret;

}
	// .globl	fusion_818
.visible .entry fusion_818(
	.param .u64 fusion_818_param_0
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<44>;

	ld.param.u64 	%rd11, [fusion_818_param_0];
	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	or.b32  	%r1, %r7, %r6;
	shr.u32 	%r9, %r1, 3;
	mul.wide.u32 	%rd12, %r9, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	mul.lo.s32 	%r11, %r10, 56;
	sub.s32 	%r2, %r1, %r11;
	shr.u64 	%rd14, %rd12, 35;
	cvt.u32.u64 	%r12, %rd14;
	mul.wide.u32 	%rd15, %r12, 613566757;
	shr.u64 	%rd16, %rd15, 32;
	cvt.u32.u64 	%r13, %rd16;
	mul.lo.s32 	%r14, %r13, 56;
	sub.s32 	%r15, %r10, %r14;
	mul.wide.u32 	%rd17, %r1, 1402438301;
	shl.b32 	%r3, %r2, 1;
	shl.b32 	%r4, %r15, 1;
	bfe.u64 	%rd2, %rd17, 42, 6;
	setp.ne.s32 	%p1, %r15, 0;
	setp.eq.s32 	%p5, %r2, 0;
	mul.lo.s64 	%rd41, %rd2, 50176;
	mul.wide.u32 	%rd42, %r3, 4;
	@%p1 bra 	LBB5_2;
	bra.uni 	LBB5_1;
LBB5_2:
	mov.f32 	%f28, 0f00000000;
	cvt.s64.s32 	%rd4, %r4;
	add.s64 	%rd19, %rd1, %rd41;
	@%p5 bra 	LBB5_4;
	mul.wide.s32 	%rd20, %r4, 448;
	add.s64 	%rd21, %rd19, %rd20;
	mul.wide.s32 	%rd22, %r3, 4;
	add.s64 	%rd6, %rd21, %rd22;
	ld.global.nc.f32 	%f28, [%rd6+-452];
LBB5_4:
	cvt.s64.s32 	%rd43, %r3;
	max.f32 	%f12, %f28, 0fFF800000;
	mul.lo.s64 	%rd25, %rd4, 448;
	add.s64 	%rd26, %rd19, %rd25;
	add.s64 	%rd28, %rd26, %rd42;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd28+-448];
	max.f32 	%f15, %f12, %f13;
	max.f32 	%f29, %f15, %f14;
	bra.uni 	LBB5_5;
LBB5_1:
	cvt.s64.s32 	%rd43, %r3;
	mov.f32 	%f29, 0f00000000;
LBB5_5:
	cvt.u64.u32 	%rd8, %r4;
	add.s64 	%rd30, %rd1, %rd41;
	mul.wide.u32 	%rd31, %r4, 448;
	add.s64 	%rd32, %rd30, %rd31;
	shl.b64 	%rd33, %rd43, 2;
	add.s64 	%rd9, %rd32, %rd33;
	mov.f32 	%f31, 0f00000000;
	mov.f32 	%f30, %f31;
	@%p5 bra 	LBB5_7;
	ld.global.nc.f32 	%f30, [%rd9+-4];
LBB5_7:
	mul.lo.s64 	%rd36, %rd8, 448;
	add.s64 	%rd37, %rd30, %rd36;
	add.s64 	%rd10, %rd37, %rd42;
	ld.global.nc.v2.f32 	{%f7, %f8}, [%rd10];
	@%p5 bra 	LBB5_9;
	ld.global.nc.f32 	%f31, [%rd9+444];
LBB5_9:
	max.f32 	%f19, %f29, %f30;
	max.f32 	%f20, %f19, %f7;
	max.f32 	%f21, %f20, %f8;
	max.f32 	%f22, %f21, %f31;
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd10+448];
	max.f32 	%f25, %f22, %f23;
	max.f32 	%f26, %f25, %f24;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd1, %rd39;
	st.global.f32 	[%rd40+3211264], %f26;
	ret;

}
	// .globl	fusion_817
.visible .entry fusion_817(
	.param .u64 fusion_817_param_0,
	.param .u64 fusion_817_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot6[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_817_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3211264;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB6_1;
	bra.uni 	LBB6_9;
LBB6_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB6_2;
LBB6_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB6_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB6_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB6_11;
	bra.uni 	LBB6_7;
LBB6_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB6_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB6_12;
	bra.uni 	LBB6_8;
LBB6_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB6_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB6_2;
	bra.uni 	LBB6_3;
LBB6_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB6_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_02;
	@%p6 bra 	LBB6_13;
	bra.uni 	LBB6_4;
LBB6_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB6_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB6_14;
	bra.uni 	LBB6_5;
LBB6_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB6_5;
	ld.param.u64 	%rd7, [fusion_817_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB6_5:
	ret;

}
	// .globl	fusion_815
.visible .entry fusion_815(
	.param .u64 fusion_815_param_0,
	.param .u64 fusion_815_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot7[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot7;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_815_param_0];
	ld.param.u64 	%rd9, [fusion_815_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3211264;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB7_1;
	bra.uni 	LBB7_9;
LBB7_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB7_2;
LBB7_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB7_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB7_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB7_11;
	bra.uni 	LBB7_6;
LBB7_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB7_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB7_12;
	bra.uni 	LBB7_7;
LBB7_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB7_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB7_8;
	bra.uni 	LBB7_2;
LBB7_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB7_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_03;
	@%p6 bra 	LBB7_13;
	bra.uni 	LBB7_3;
LBB7_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB7_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB7_14;
	bra.uni 	LBB7_4;
LBB7_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB7_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB7_4:
	ret;

}
	// .globl	fusion_814
.visible .entry fusion_814(
	.param .u64 fusion_814_param_0,
	.param .u64 fusion_814_param_1,
	.param .u64 fusion_814_param_2,
	.param .u64 fusion_814_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_814_param_0];
	ld.param.u64 	%rd2, [fusion_814_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_814_param_1];
	ld.param.u64 	%rd5, [fusion_814_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 63;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+3211264];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+861184], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_809
.visible .entry fusion_809(
	.param .u64 fusion_809_param_0,
	.param .u64 fusion_809_param_1,
	.param .u64 fusion_809_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_809_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 256;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+8192];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_04;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB9_2;
	bra.uni 	LBB9_1;
LBB9_2:
	ld.param.u64 	%rd3, [fusion_809_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB9_1:
	ret;

}
	// .globl	fusion_825
.visible .entry fusion_825(
	.param .u64 fusion_825_param_0,
	.param .u64 fusion_825_param_1,
	.param .u64 fusion_825_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot10[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot10;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_825_param_0];
	ld.param.u64 	%rd7, [fusion_825_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 256;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+256];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB10_3;
	bra.uni 	LBB10_1;
LBB10_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_05], %f1;
LBB10_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_05;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f21, [%rd21];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd21], %f31;
	@%p1 bra 	LBB10_4;
	bra.uni 	LBB10_2;
LBB10_4:
	ld.param.u64 	%rd5, [fusion_825_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 16384;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB10_2:
	ret;

}
	// .globl	fusion_806
.visible .entry fusion_806(
	.param .u64 fusion_806_param_0,
	.param .u64 fusion_806_param_1,
	.param .u64 fusion_806_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_806_param_0];
	ld.param.u64 	%rd2, [fusion_806_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_806_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+16384];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 256;
	add.s64 	%rd10, %rd6, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	add.s64 	%rd12, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd12];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	mul.wide.u32 	%rd15, %r12, 256;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 256;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 256;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd14], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_805
.visible .entry fusion_805(
	.param .u64 fusion_805_param_0,
	.param .u64 fusion_805_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot12[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot12;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_805_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 1664000;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB12_1;
	bra.uni 	LBB12_9;
LBB12_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB12_2;
LBB12_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB12_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB12_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB12_11;
	bra.uni 	LBB12_7;
LBB12_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB12_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB12_12;
	bra.uni 	LBB12_8;
LBB12_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB12_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB12_2;
	bra.uni 	LBB12_3;
LBB12_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB12_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_06;
	@%p6 bra 	LBB12_13;
	bra.uni 	LBB12_4;
LBB12_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB12_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB12_14;
	bra.uni 	LBB12_5;
LBB12_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB12_5;
	ld.param.u64 	%rd7, [fusion_805_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB12_5:
	ret;

}
	// .globl	fusion_803
.visible .entry fusion_803(
	.param .u64 fusion_803_param_0,
	.param .u64 fusion_803_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot13[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot13;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_803_param_0];
	ld.param.u64 	%rd9, [fusion_803_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 1664000;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB13_1;
	bra.uni 	LBB13_9;
LBB13_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB13_2;
LBB13_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB13_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB13_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB13_11;
	bra.uni 	LBB13_6;
LBB13_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB13_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB13_12;
	bra.uni 	LBB13_7;
LBB13_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB13_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB13_8;
	bra.uni 	LBB13_2;
LBB13_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB13_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_07;
	@%p6 bra 	LBB13_13;
	bra.uni 	LBB13_3;
LBB13_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB13_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB13_14;
	bra.uni 	LBB13_4;
LBB13_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB13_4;
	add.s64 	%rd3, %rd10, 2466816;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB13_4:
	ret;

}
	// .globl	fusion_802
.visible .entry fusion_802(
	.param .u64 fusion_802_param_0,
	.param .u64 fusion_802_param_1,
	.param .u64 fusion_802_param_2,
	.param .u64 fusion_802_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<76>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 215296;
	@%p1 bra 	LBB14_2;
	bra.uni 	LBB14_1;
LBB14_2:
	ld.param.u64 	%rd8, [fusion_802_param_0];
	ld.param.u64 	%rd9, [fusion_802_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_802_param_1];
	ld.param.u64 	%rd11, [fusion_802_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 2466816;
	add.s64 	%rd6, %rd1, 1664000;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd12, %r19, 1307386003;
	shr.u64 	%rd13, %rd12, 40;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd14, %r20, -1925330167;
	shr.u64 	%rd15, %rd14, 37;
	cvt.u32.u64 	%r21, %rd15;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	or.b32  	%r23, %r1, 2;
	mul.wide.u32 	%rd16, %r23, -1925330167;
	shr.u64 	%rd17, %rd16, 37;
	cvt.u32.u64 	%r25, %rd17;
	mul.lo.s32 	%r26, %r25, 58;
	mul.wide.u32 	%rd18, %r25, -1925330167;
	shr.u64 	%rd19, %rd18, 37;
	cvt.u32.u64 	%r27, %rd19;
	mul.lo.s32 	%r28, %r27, 58;
	or.b32  	%r29, %r1, 3;
	mul.wide.u32 	%rd20, %r29, -1925330167;
	shr.u64 	%rd21, %rd20, 37;
	cvt.u32.u64 	%r31, %rd21;
	mul.wide.u32 	%rd22, %r31, -1925330167;
	shr.u64 	%rd23, %rd22, 37;
	cvt.u32.u64 	%r33, %rd23;
	mul.wide.u32 	%rd24, %r1, -1925330167;
	shr.u64 	%rd25, %rd24, 37;
	cvt.u32.u64 	%r36, %rd25;
	cvt.u16.u64 	%rs1, %rd25;
	mul.wide.u16 	%r37, %rs1, 18079;
	shr.u32 	%r38, %r37, 20;
	cvt.u16.u32 	%rs2, %r38;
	mul.lo.s16 	%rs3, %rs2, 58;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r39, %rs4;
	mul.lo.s32 	%r40, %r36, 58;
	add.s32 	%r8, %r39, -1;
	setp.lt.u32 	%p2, %r8, 56;
	not.b32 	%r41, %r40;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p3, %r9, 56;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 1, 5;
	and.b32  	%r55, %r2, 63;
	mul.wide.u32 	%rd75, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB14_7;
	bra.uni 	LBB14_3;
LBB14_7:
	mul.wide.u32 	%rd26, %r55, 12544;
	add.s64 	%rd27, %rd6, %rd26;
	add.s64 	%rd29, %rd27, %rd75;
	mul.wide.u32 	%rd30, %r9, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f10, [%rd31];
	mul.wide.u32 	%rd32, %r55, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f11, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd5, %rd34;
	ld.global.nc.f32 	%f12, [%rd35];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f18, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f19, [%rd37];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB14_3:
	mul.lo.s32 	%r32, %r31, 58;
	mul.lo.s32 	%r34, %r33, 58;
	sub.s32 	%r4, %r23, %r26;
	sub.s32 	%r5, %r25, %r28;
	mul.wide.u32 	%rd38, %r1, 4;
	add.s64 	%rd7, %rd1, %rd38;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 56;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB14_8;
	bra.uni 	LBB14_4;
LBB14_8:
	mul.wide.u32 	%rd39, %r55, 12544;
	add.s64 	%rd40, %rd6, %rd39;
	add.s64 	%rd42, %rd40, %rd75;
	mul.wide.u32 	%rd43, %r10, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f25, [%rd44];
	mul.wide.u32 	%rd45, %r55, 4;
	add.s64 	%rd46, %rd2, %rd45;
	ld.global.nc.f32 	%f26, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd5, %rd47;
	ld.global.nc.f32 	%f27, [%rd48];
	mul.rn.f32 	%f28, %f27, 0f39272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd49, %rd3, %rd45;
	ld.global.nc.f32 	%f33, [%rd49];
	add.s64 	%rd50, %rd4, %rd47;
	ld.global.nc.f32 	%f34, [%rd50];
	mul.rn.f32 	%f35, %f34, 0f39272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB14_4:
	sub.s32 	%r6, %r29, %r32;
	sub.s32 	%r7, %r31, %r34;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 56;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB14_9;
	bra.uni 	LBB14_5;
LBB14_9:
	mul.wide.u32 	%rd51, %r55, 12544;
	add.s64 	%rd52, %rd6, %rd51;
	mul.wide.u32 	%rd53, %r11, 224;
	add.s64 	%rd54, %rd52, %rd53;
	mul.wide.u32 	%rd55, %r12, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f40, [%rd56];
	mul.wide.u32 	%rd57, %r55, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.nc.f32 	%f41, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd5, %rd59;
	ld.global.nc.f32 	%f42, [%rd60];
	mul.rn.f32 	%f43, %f42, 0f39272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd61, %rd3, %rd57;
	ld.global.nc.f32 	%f48, [%rd61];
	add.s64 	%rd62, %rd4, %rd59;
	ld.global.nc.f32 	%f49, [%rd62];
	mul.rn.f32 	%f50, %f49, 0f39272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB14_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 56;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB14_10;
	bra.uni 	LBB14_6;
LBB14_10:
	mul.wide.u32 	%rd63, %r55, 12544;
	add.s64 	%rd64, %rd6, %rd63;
	mul.wide.u32 	%rd65, %r13, 224;
	add.s64 	%rd66, %rd64, %rd65;
	mul.wide.u32 	%rd67, %r14, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f55, [%rd68];
	mul.wide.u32 	%rd69, %r55, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f56, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd5, %rd71;
	ld.global.nc.f32 	%f57, [%rd72];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd73, %rd3, %rd69;
	ld.global.nc.f32 	%f63, [%rd73];
	add.s64 	%rd74, %rd4, %rd71;
	ld.global.nc.f32 	%f64, [%rd74];
	mul.rn.f32 	%f65, %f64, 0f39272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB14_6:
	st.global.f32 	[%rd7+12], %f72;
LBB14_1:
	ret;

}
	// .globl	fusion_801
.visible .entry fusion_801(
	.param .u64 fusion_801_param_0,
	.param .u64 fusion_801_param_1,
	.param .u64 fusion_801_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_801_param_0];
	ld.param.u64 	%rd6, [fusion_801_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB15_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 32;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 1;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 49152;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 16384;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 256;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 32;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 1;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 49152;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 16384;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 256;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 32;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 1;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 49152;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 16384;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 256;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 20;
	@%p1 bra 	LBB15_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_08;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB15_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB15_4:
	ret;

}
	// .globl	fusion_800
.visible .entry fusion_800(
	.param .u64 fusion_800_param_0,
	.param .u64 fusion_800_param_1,
	.param .u64 fusion_800_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_800_param_0];
	ld.param.u64 	%rd2, [fusion_800_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_800_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 39;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 63;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 63;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 63;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 63;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 49152;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 16384;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 256;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3AE38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 49152;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 16384;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 256;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 49152;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 16384;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 256;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 49152;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 16384;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 256;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+2877696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_799
.visible .entry fusion_799(
	.param .u64 fusion_799_param_0,
	.param .u64 fusion_799_param_1
)
.reqntid 96, 1, 1
{
	.local .align 4 .b8 	__local_depot17[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot17;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_799_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 2877696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 576;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+768];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+1536];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_09;
	@%p1 bra 	LBB17_3;
	bra.uni 	LBB17_1;
LBB17_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[%rd3], %f1;
LBB17_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB17_4;
	bra.uni 	LBB17_2;
LBB17_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 3;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB17_2;
	ld.param.u64 	%rd5, [fusion_799_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f40, [%rd4];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB17_2:
	ret;

}
	// .globl	fusion_798
.visible .entry fusion_798(
	.param .u64 fusion_798_param_0,
	.param .u64 fusion_798_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_798_param_0];
	ld.param.u64 	%rd2, [fusion_798_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 39;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3AE38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+2877696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+2877696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_797
.visible .entry fusion_797(
	.param .u64 fusion_797_param_0,
	.param .u64 fusion_797_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot19[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot19;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_797_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 1664000;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB19_1;
	bra.uni 	LBB19_9;
LBB19_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB19_2;
LBB19_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB19_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB19_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB19_11;
	bra.uni 	LBB19_7;
LBB19_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB19_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB19_12;
	bra.uni 	LBB19_8;
LBB19_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB19_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB19_2;
	bra.uni 	LBB19_3;
LBB19_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB19_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_010;
	@%p6 bra 	LBB19_13;
	bra.uni 	LBB19_4;
LBB19_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB19_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB19_14;
	bra.uni 	LBB19_5;
LBB19_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB19_5;
	ld.param.u64 	%rd7, [fusion_797_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB19_5:
	ret;

}
	// .globl	fusion_795
.visible .entry fusion_795(
	.param .u64 fusion_795_param_0,
	.param .u64 fusion_795_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot20[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot20;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_795_param_0];
	ld.param.u64 	%rd9, [fusion_795_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 1664000;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB20_1;
	bra.uni 	LBB20_9;
LBB20_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB20_2;
LBB20_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB20_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB20_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB20_11;
	bra.uni 	LBB20_6;
LBB20_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB20_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB20_12;
	bra.uni 	LBB20_7;
LBB20_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB20_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB20_8;
	bra.uni 	LBB20_2;
LBB20_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB20_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_011;
	@%p6 bra 	LBB20_13;
	bra.uni 	LBB20_3;
LBB20_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB20_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB20_14;
	bra.uni 	LBB20_4;
LBB20_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB20_4;
	add.s64 	%rd3, %rd10, 802816;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB20_4:
	ret;

}
	// .globl	fusion_794
.visible .entry fusion_794(
	.param .u64 fusion_794_param_0,
	.param .u64 fusion_794_param_1,
	.param .u64 fusion_794_param_2,
	.param .u64 fusion_794_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_794_param_0];
	ld.param.u64 	%rd2, [fusion_794_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_794_param_1];
	ld.param.u64 	%rd5, [fusion_794_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 63;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+1664000];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+802816];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_793
.visible .entry fusion_793(
	.param .u64 fusion_793_param_0,
	.param .u64 fusion_793_param_1,
	.param .u64 fusion_793_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_793_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_012;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB22_2;
	bra.uni 	LBB22_1;
LBB22_2:
	ld.param.u64 	%rd3, [fusion_793_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB22_1:
	ret;

}
	// .globl	fusion_826
.visible .entry fusion_826(
	.param .u64 fusion_826_param_0,
	.param .u64 fusion_826_param_1,
	.param .u64 fusion_826_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot23[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot23;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_826_param_0];
	ld.param.u64 	%rd7, [fusion_826_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 1024;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB23_3;
	bra.uni 	LBB23_1;
LBB23_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_013], %f1;
LBB23_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_013;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f21, [%rd21];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd21], %f31;
	@%p1 bra 	LBB23_4;
	bra.uni 	LBB23_2;
LBB23_4:
	ld.param.u64 	%rd5, [fusion_826_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 802816;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB23_2:
	ret;

}
	// .globl	fusion_790
.visible .entry fusion_790(
	.param .u64 fusion_790_param_0,
	.param .u64 fusion_790_param_1,
	.param .u64 fusion_790_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_790_param_0];
	ld.param.u64 	%rd2, [fusion_790_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_790_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+802816];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+1749504], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_813
.visible .entry fusion_813(
	.param .u64 fusion_813_param_0,
	.param .u64 fusion_813_param_1,
	.param .u64 fusion_813_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_813_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_014;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB25_2;
	bra.uni 	LBB25_1;
LBB25_2:
	ld.param.u64 	%rd3, [fusion_813_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB25_1:
	ret;

}
	// .globl	fusion_824
.visible .entry fusion_824(
	.param .u64 fusion_824_param_0,
	.param .u64 fusion_824_param_1,
	.param .u64 fusion_824_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot26[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot26;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_824_param_0];
	ld.param.u64 	%rd7, [fusion_824_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 1024;
	add.s64 	%rd12, %rd9, %rd11;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f2, [%rd14];
	add.s64 	%rd15, %rd8, %rd13;
	ld.global.nc.f32 	%f3, [%rd15];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB26_3;
	bra.uni 	LBB26_1;
LBB26_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_015], %f1;
LBB26_1:
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r1, 4;
	mov.u64 	%rd17, shared_cache_015;
	add.s64 	%rd3, %rd17, %rd16;
	cvta.shared.u64 	%rd18, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd20, %rd18, %rd10, %p1;
	ld.f32 	%f21, [%rd20];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd20], %f31;
	@%p1 bra 	LBB26_4;
	bra.uni 	LBB26_2;
LBB26_4:
	ld.param.u64 	%rd5, [fusion_824_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd2, %rd6, %rd13;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB26_2:
	ret;

}
	// .globl	fusion_810
.visible .entry fusion_810(
	.param .u64 fusion_810_param_0,
	.param .u64 fusion_810_param_1,
	.param .u64 fusion_810_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_810_param_0];
	ld.param.u64 	%rd2, [fusion_810_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_810_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd9;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+85504], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_5931
.visible .entry add_5931(
	.param .u64 add_5931_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<9>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.gt.u32 	%p1, %r1, 802815;
	@%p1 bra 	LBB28_3;
	ld.param.u64 	%rd7, [add_5931_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd2, %rd1, 6422528;
	add.s64 	%rd3, %rd1, 3211264;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd4, %rd2, %rd8;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4];
	add.s64 	%rd5, %rd3, %rd8;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd5];
	add.rn.f32 	%f9, %f1, %f5;
	add.s64 	%rd6, %rd1, %rd8;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6], {%f9, %f10, %f11, %f12};
	setp.gt.u32 	%p2, %r1, 147455;
	@%p2 bra 	LBB28_3;
	ld.global.nc.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd4+2621440];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd5+2621440];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd6+2621440], {%f21, %f22, %f23, %f24};
LBB28_3:
	ret;

}
	// .globl	fusion_789
.visible .entry fusion_789(
	.param .u64 fusion_789_param_0,
	.param .u64 fusion_789_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot29[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<39>;

	mov.u64 	%SPL, __local_depot29;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_789_param_1];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	mul.wide.u32 	%rd15, %r12, 613566757;
	shr.u64 	%rd16, %rd15, 32;
	cvt.u32.u64 	%r14, %rd16;
	sub.s32 	%r15, %r12, %r14;
	shr.u32 	%r16, %r15, 1;
	add.s32 	%r17, %r16, %r14;
	shr.u32 	%r18, %r17, 2;
	mul.lo.s32 	%r19, %r18, 7;
	sub.s32 	%r20, %r12, %r19;
	bfe.u32 	%r2, %r17, 2, 5;
	setp.eq.s32 	%p1, %r20, 6;
	shl.b32 	%r21, %r20, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r21, %r4;
	@%p1 bra 	LBB29_6;
	bra.uni 	LBB29_1;
LBB29_6:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 25088;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB29_15;
	bra.uni 	LBB29_7;
LBB29_15:
	add.s32 	%r25, %r5, %r10;
	mul.wide.u32 	%rd24, %r25, 4;
	add.s64 	%rd8, %rd1, %rd24;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB29_7:
	or.b32  	%r26, %r4, 1;
	setp.lt.u32 	%p3, %r26, %r3;
	cvt.u64.u32 	%rd25, %r10;
	cvt.u64.u32 	%rd26, %r5;
	add.s64 	%rd27, %rd26, %rd25;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd9, %rd1, %rd28;
	@%p3 bra 	LBB29_16;
	bra.uni 	LBB29_8;
LBB29_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB29_8:
	or.b32  	%r27, %r4, 1024;
	setp.lt.u32 	%p4, %r27, %r3;
	@%p4 bra 	LBB29_17;
	bra.uni 	LBB29_9;
LBB29_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB29_9:
	or.b32  	%r28, %r4, 1025;
	setp.lt.u32 	%p5, %r28, %r3;
	@%p5 bra 	LBB29_18;
	bra.uni 	LBB29_10;
LBB29_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB29_10:
	or.b32  	%r29, %r4, 2048;
	setp.lt.u32 	%p6, %r29, %r3;
	@%p6 bra 	LBB29_19;
	bra.uni 	LBB29_11;
LBB29_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB29_11:
	or.b32  	%r30, %r4, 2049;
	setp.lt.u32 	%p7, %r30, %r3;
	@%p7 bra 	LBB29_20;
	bra.uni 	LBB29_12;
LBB29_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB29_12:
	or.b32  	%r31, %r4, 3072;
	setp.lt.u32 	%p8, %r31, %r3;
	@%p8 bra 	LBB29_21;
	bra.uni 	LBB29_13;
LBB29_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB29_13:
	or.b32  	%r32, %r4, 3073;
	setp.lt.u32 	%p9, %r32, %r3;
	@%p9 bra 	LBB29_14;
	bra.uni 	LBB29_3;
LBB29_14:
	or.b32  	%r33, %r5, 3073;
	add.s32 	%r35, %r33, %r10;
	bra.uni 	LBB29_2;
LBB29_1:
	mul.lo.s32 	%r22, %r2, 25088;
	add.s32 	%r23, %r5, %r22;
	mul.wide.u32 	%rd17, %r23, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd19, %r22;
	cvt.u64.u32 	%rd20, %r5;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.nc.f32 	%f22, [%rd23+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd23+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd23+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd23+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r24, %r5, 3073;
	add.s32 	%r35, %r24, %r22;
LBB29_2:
	mul.wide.u32 	%rd29, %r35, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f41, [%rd30];
	add.rn.f32 	%f66, %f66, %f41;
LBB29_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd33, shared_cache_016;
	@%p10 bra 	LBB29_22;
	bra.uni 	LBB29_4;
LBB29_22:
	mul.wide.u32 	%rd32, %r8, 4;
	add.s64 	%rd6, %rd33, %rd32;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB29_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB29_23;
	bra.uni 	LBB29_5;
LBB29_23:
	add.u64 	%rd14, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd34, %r7, 4;
	add.s64 	%rd11, %rd33, %rd34;
	cvta.shared.u64 	%rd36, %rd11;
	mov.u32 	%r34, 0;
	st.local.u32 	[%rd3], %r34;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd38, %rd36, %rd14, %p12;
	ld.f32 	%f51, [%rd38];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd38], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB29_5;
	ld.param.u64 	%rd12, [fusion_789_param_0];
	cvta.to.global.u64 	%rd2, %rd12;
	mul.wide.u32 	%rd31, %r2, 4;
	add.s64 	%rd5, %rd2, %rd31;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB29_5:
	ret;

}
	// .globl	fusion_787
.visible .entry fusion_787(
	.param .u64 fusion_787_param_0,
	.param .u64 fusion_787_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot30[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<129>;

	mov.u64 	%SPL, __local_depot30;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_787_param_0];
	ld.param.u64 	%rd9, [fusion_787_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	shl.b32 	%r17, %r16, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r17, %r4;
	@%p1 bra 	LBB30_5;
	bra.uni 	LBB30_1;
LBB30_5:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB30_14;
	bra.uni 	LBB30_6;
LBB30_14:
	mad.lo.s32 	%r50, %r2, 25088, %r5;
	mul.wide.u32 	%rd52, %r50, 1402438301;
	shr.u64 	%rd53, %rd52, 45;
	cvt.u32.u64 	%r51, %rd53;
	and.b32  	%r52, %r51, 31;
	mul.wide.u32 	%rd54, %r50, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f67, [%rd55];
	mul.wide.u32 	%rd56, %r52, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f68, [%rd57];
	mul.rn.f32 	%f69, %f68, 0fB8272F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB30_6:
	or.b32  	%r53, %r4, 1;
	setp.lt.u32 	%p3, %r53, %r3;
	@%p3 bra 	LBB30_15;
	bra.uni 	LBB30_7;
LBB30_15:
	or.b32  	%r54, %r5, 1;
	mul.lo.s32 	%r55, %r2, 25088;
	add.s32 	%r56, %r54, %r55;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 45;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	cvt.u64.u32 	%rd60, %r55;
	cvt.u64.u32 	%rd61, %r5;
	add.s64 	%rd62, %rd61, %rd60;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f72, [%rd64+4];
	mul.wide.u32 	%rd65, %r58, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.nc.f32 	%f73, [%rd66];
	mul.rn.f32 	%f74, %f73, 0fB8272F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB30_7:
	or.b32  	%r59, %r4, 1024;
	setp.lt.u32 	%p4, %r59, %r3;
	@%p4 bra 	LBB30_16;
	bra.uni 	LBB30_8;
LBB30_16:
	or.b32  	%r60, %r5, 1024;
	mul.lo.s32 	%r61, %r2, 25088;
	add.s32 	%r62, %r60, %r61;
	mul.wide.u32 	%rd67, %r62, 1402438301;
	shr.u64 	%rd68, %rd67, 45;
	cvt.u32.u64 	%r63, %rd68;
	and.b32  	%r64, %r63, 31;
	cvt.u64.u32 	%rd69, %r61;
	cvt.u64.u32 	%rd70, %r5;
	add.s64 	%rd71, %rd70, %rd69;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f77, [%rd73+4096];
	mul.wide.u32 	%rd74, %r64, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.nc.f32 	%f78, [%rd75];
	mul.rn.f32 	%f79, %f78, 0fB8272F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB30_8:
	or.b32  	%r65, %r4, 1025;
	setp.lt.u32 	%p5, %r65, %r3;
	@%p5 bra 	LBB30_17;
	bra.uni 	LBB30_9;
LBB30_17:
	or.b32  	%r66, %r5, 1025;
	mul.lo.s32 	%r67, %r2, 25088;
	add.s32 	%r68, %r66, %r67;
	mul.wide.u32 	%rd76, %r68, 1402438301;
	shr.u64 	%rd77, %rd76, 45;
	cvt.u32.u64 	%r69, %rd77;
	and.b32  	%r70, %r69, 31;
	cvt.u64.u32 	%rd78, %r67;
	cvt.u64.u32 	%rd79, %r5;
	add.s64 	%rd80, %rd79, %rd78;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f82, [%rd82+4100];
	mul.wide.u32 	%rd83, %r70, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.nc.f32 	%f83, [%rd84];
	mul.rn.f32 	%f84, %f83, 0fB8272F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB30_9:
	or.b32  	%r71, %r4, 2048;
	setp.lt.u32 	%p6, %r71, %r3;
	@%p6 bra 	LBB30_18;
	bra.uni 	LBB30_10;
LBB30_18:
	or.b32  	%r72, %r5, 2048;
	mul.lo.s32 	%r73, %r2, 25088;
	add.s32 	%r74, %r72, %r73;
	mul.wide.u32 	%rd85, %r74, 1402438301;
	shr.u64 	%rd86, %rd85, 45;
	cvt.u32.u64 	%r75, %rd86;
	and.b32  	%r76, %r75, 31;
	cvt.u64.u32 	%rd87, %r73;
	cvt.u64.u32 	%rd88, %r5;
	add.s64 	%rd89, %rd88, %rd87;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.nc.f32 	%f87, [%rd91+8192];
	mul.wide.u32 	%rd92, %r76, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.nc.f32 	%f88, [%rd93];
	mul.rn.f32 	%f89, %f88, 0fB8272F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB30_10:
	or.b32  	%r77, %r4, 2049;
	setp.lt.u32 	%p7, %r77, %r3;
	@%p7 bra 	LBB30_19;
	bra.uni 	LBB30_11;
LBB30_19:
	or.b32  	%r78, %r5, 2049;
	mul.lo.s32 	%r79, %r2, 25088;
	add.s32 	%r80, %r78, %r79;
	mul.wide.u32 	%rd94, %r80, 1402438301;
	shr.u64 	%rd95, %rd94, 45;
	cvt.u32.u64 	%r81, %rd95;
	and.b32  	%r82, %r81, 31;
	cvt.u64.u32 	%rd96, %r79;
	cvt.u64.u32 	%rd97, %r5;
	add.s64 	%rd98, %rd97, %rd96;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd100, %rd1, %rd99;
	ld.global.nc.f32 	%f92, [%rd100+8196];
	mul.wide.u32 	%rd101, %r82, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.nc.f32 	%f93, [%rd102];
	mul.rn.f32 	%f94, %f93, 0fB8272F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB30_11:
	or.b32  	%r83, %r4, 3072;
	setp.lt.u32 	%p8, %r83, %r3;
	@%p8 bra 	LBB30_20;
	bra.uni 	LBB30_12;
LBB30_20:
	or.b32  	%r84, %r5, 3072;
	mul.lo.s32 	%r85, %r2, 25088;
	add.s32 	%r86, %r84, %r85;
	mul.wide.u32 	%rd103, %r86, 1402438301;
	shr.u64 	%rd104, %rd103, 45;
	cvt.u32.u64 	%r87, %rd104;
	and.b32  	%r88, %r87, 31;
	cvt.u64.u32 	%rd105, %r85;
	cvt.u64.u32 	%rd106, %r5;
	add.s64 	%rd107, %rd106, %rd105;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd1, %rd108;
	ld.global.nc.f32 	%f97, [%rd109+12288];
	mul.wide.u32 	%rd110, %r88, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.nc.f32 	%f98, [%rd111];
	mul.rn.f32 	%f99, %f98, 0fB8272F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB30_12:
	or.b32  	%r89, %r4, 3073;
	setp.lt.u32 	%p9, %r89, %r3;
	@%p9 bra 	LBB30_13;
	bra.uni 	LBB30_2;
LBB30_13:
	or.b32  	%r90, %r5, 3073;
	mul.lo.s32 	%r91, %r2, 25088;
	add.s32 	%r92, %r90, %r91;
	mul.wide.u32 	%rd112, %r92, 1402438301;
	shr.u64 	%rd113, %rd112, 45;
	cvt.u32.u64 	%r93, %rd113;
	and.b32  	%r94, %r93, 31;
	cvt.u64.u32 	%rd114, %r91;
	cvt.u64.u32 	%rd115, %r5;
	add.s64 	%rd116, %rd115, %rd114;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f102, [%rd118+12292];
	mul.wide.u32 	%rd119, %r94, 4;
	add.s64 	%rd120, %rd2, %rd119;
	ld.global.nc.f32 	%f103, [%rd120];
	mul.rn.f32 	%f104, %f103, 0fB8272F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB30_2;
LBB30_1:
	mul.lo.s32 	%r18, %r2, 25088;
	add.s32 	%r19, %r5, %r18;
	mul.wide.u32 	%rd13, %r19, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r20, %rd14;
	and.b32  	%r21, %r20, 31;
	mul.wide.u32 	%rd15, %r19, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.nc.f32 	%f19, [%rd16];
	mul.wide.u32 	%rd17, %r21, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	mul.rn.f32 	%f21, %f20, 0f38272F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r22, %r5, 1;
	add.s32 	%r23, %r22, %r18;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	cvt.u64.u32 	%rd21, %r18;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f25, [%rd25+4];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f26, [%rd27];
	mul.rn.f32 	%f27, %f26, 0f38272F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r26, %r5, 1024;
	add.s32 	%r27, %r26, %r18;
	mul.wide.u32 	%rd28, %r27, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r28, %rd29;
	and.b32  	%r29, %r28, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd25+4096];
	mul.wide.u32 	%rd30, %r29, 4;
	add.s64 	%rd31, %rd2, %rd30;
	ld.global.nc.f32 	%f33, [%rd31];
	mul.rn.f32 	%f34, %f33, 0f38272F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r30, %r5, 1025;
	add.s32 	%r31, %r30, %r18;
	mul.wide.u32 	%rd32, %r31, 1402438301;
	shr.u64 	%rd33, %rd32, 45;
	cvt.u32.u64 	%r32, %rd33;
	and.b32  	%r33, %r32, 31;
	mul.wide.u32 	%rd34, %r33, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f38, [%rd35];
	mul.rn.f32 	%f39, %f38, 0f38272F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r34, %r5, 2048;
	add.s32 	%r35, %r34, %r18;
	mul.wide.u32 	%rd36, %r35, 1402438301;
	shr.u64 	%rd37, %rd36, 45;
	cvt.u32.u64 	%r36, %rd37;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd25+8192];
	mul.wide.u32 	%rd38, %r37, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f45, [%rd39];
	mul.rn.f32 	%f46, %f45, 0f38272F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r38, %r5, 2049;
	add.s32 	%r39, %r38, %r18;
	mul.wide.u32 	%rd40, %r39, 1402438301;
	shr.u64 	%rd41, %rd40, 45;
	cvt.u32.u64 	%r40, %rd41;
	and.b32  	%r41, %r40, 31;
	mul.wide.u32 	%rd42, %r41, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f50, [%rd43];
	mul.rn.f32 	%f51, %f50, 0f38272F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r42, %r5, 3072;
	add.s32 	%r43, %r42, %r18;
	mul.wide.u32 	%rd44, %r43, 1402438301;
	shr.u64 	%rd45, %rd44, 45;
	cvt.u32.u64 	%r44, %rd45;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd25+12288];
	mul.wide.u32 	%rd46, %r45, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.nc.f32 	%f57, [%rd47];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r46, %r5, 3073;
	add.s32 	%r47, %r46, %r18;
	mul.wide.u32 	%rd48, %r47, 1402438301;
	shr.u64 	%rd49, %rd48, 45;
	cvt.u32.u64 	%r48, %rd49;
	and.b32  	%r49, %r48, 31;
	mul.wide.u32 	%rd50, %r49, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.nc.f32 	%f62, [%rd51];
	mul.rn.f32 	%f63, %f62, 0f38272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB30_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd123, shared_cache_017;
	@%p10 bra 	LBB30_21;
	bra.uni 	LBB30_3;
LBB30_21:
	mul.wide.u32 	%rd122, %r7, 4;
	add.s64 	%rd6, %rd123, %rd122;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB30_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB30_22;
	bra.uni 	LBB30_4;
LBB30_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd124, %r6, 4;
	add.s64 	%rd7, %rd123, %rd124;
	cvta.shared.u64 	%rd126, %rd7;
	mov.u32 	%r95, 0;
	st.local.u32 	[%rd3], %r95;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd128, %rd126, %rd10, %p12;
	ld.f32 	%f116, [%rd128];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd128], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB30_4;
	add.s64 	%rd4, %rd1, 6422528;
	mul.wide.u32 	%rd121, %r2, 4;
	add.s64 	%rd5, %rd4, %rd121;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB30_4:
	ret;

}
	// .globl	fusion_786
.visible .entry fusion_786(
	.param .u64 fusion_786_param_0,
	.param .u64 fusion_786_param_1,
	.param .u64 fusion_786_param_2,
	.param .u64 fusion_786_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_786_param_0];
	ld.param.u64 	%rd2, [fusion_786_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_786_param_1];
	ld.param.u64 	%rd5, [fusion_786_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 45;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3211264], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_785
.visible .entry fusion_785(
	.param .u64 fusion_785_param_0,
	.param .u64 fusion_785_param_1,
	.param .u64 fusion_785_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_785_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 256;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+8192];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+16384];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+24576];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+32768];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+40960];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+49152];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+57344];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_018;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB32_2;
	bra.uni 	LBB32_1;
LBB32_2:
	ld.param.u64 	%rd3, [fusion_785_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB32_1:
	ret;

}
	// .globl	fusion_827
.visible .entry fusion_827(
	.param .u64 fusion_827_param_0,
	.param .u64 fusion_827_param_1,
	.param .u64 fusion_827_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot33[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot33;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_827_param_0];
	ld.param.u64 	%rd7, [fusion_827_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 256;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+256];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+16384];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+16640];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+32768];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+33024];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+49152];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+49408];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB33_3;
	bra.uni 	LBB33_1;
LBB33_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_019], %f1;
LBB33_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_019;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	@%p1 bra 	LBB33_4;
	bra.uni 	LBB33_2;
LBB33_4:
	ld.param.u64 	%rd5, [fusion_827_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 6422528;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB33_2:
	ret;

}
	// .globl	fusion_782
.visible .entry fusion_782(
	.param .u64 fusion_782_param_0,
	.param .u64 fusion_782_param_1,
	.param .u64 fusion_782_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_782_param_0];
	ld.param.u64 	%rd2, [fusion_782_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_782_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 256;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 256;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 256;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 256;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+7225344], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_781
.visible .entry fusion_781(
	.param .u64 fusion_781_param_0,
	.param .u64 fusion_781_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot35[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot35;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_781_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB35_1;
	bra.uni 	LBB35_9;
LBB35_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB35_2;
LBB35_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB35_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB35_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB35_11;
	bra.uni 	LBB35_7;
LBB35_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB35_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB35_12;
	bra.uni 	LBB35_8;
LBB35_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB35_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB35_2;
	bra.uni 	LBB35_3;
LBB35_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB35_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_020;
	@%p6 bra 	LBB35_13;
	bra.uni 	LBB35_4;
LBB35_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB35_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB35_14;
	bra.uni 	LBB35_5;
LBB35_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB35_5;
	ld.param.u64 	%rd7, [fusion_781_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB35_5:
	ret;

}
	// .globl	fusion_779
.visible .entry fusion_779(
	.param .u64 fusion_779_param_0,
	.param .u64 fusion_779_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot36[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot36;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_779_param_0];
	ld.param.u64 	%rd9, [fusion_779_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB36_1;
	bra.uni 	LBB36_9;
LBB36_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB36_2;
LBB36_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB36_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB36_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB36_11;
	bra.uni 	LBB36_6;
LBB36_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB36_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB36_12;
	bra.uni 	LBB36_7;
LBB36_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB36_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB36_8;
	bra.uni 	LBB36_2;
LBB36_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB36_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_021;
	@%p6 bra 	LBB36_13;
	bra.uni 	LBB36_3;
LBB36_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB36_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB36_14;
	bra.uni 	LBB36_4;
LBB36_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB36_4;
	add.s64 	%rd3, %rd10, 4072448;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB36_4:
	ret;

}
	// .globl	fusion_778
.visible .entry fusion_778(
	.param .u64 fusion_778_param_0,
	.param .u64 fusion_778_param_1,
	.param .u64 fusion_778_param_2,
	.param .u64 fusion_778_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 215296;
	@%p1 bra 	LBB37_2;
	bra.uni 	LBB37_1;
LBB37_2:
	ld.param.u64 	%rd8, [fusion_778_param_0];
	ld.param.u64 	%rd9, [fusion_778_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_778_param_1];
	ld.param.u64 	%rd12, [fusion_778_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3211264;
	add.s64 	%rd5, %rd10, 4072448;
	add.s64 	%rd6, %rd10, 6422528;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd13, %r19, 1307386003;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd15, %r20, -1925330167;
	shr.u64 	%rd16, %rd15, 37;
	cvt.u32.u64 	%r21, %rd16;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	or.b32  	%r23, %r1, 2;
	mul.wide.u32 	%rd17, %r23, -1925330167;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r25, %rd18;
	mul.lo.s32 	%r26, %r25, 58;
	mul.wide.u32 	%rd19, %r25, -1925330167;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r27, %rd20;
	mul.lo.s32 	%r28, %r27, 58;
	or.b32  	%r29, %r1, 3;
	mul.wide.u32 	%rd21, %r29, -1925330167;
	shr.u64 	%rd22, %rd21, 37;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1925330167;
	shr.u64 	%rd24, %rd23, 37;
	cvt.u32.u64 	%r33, %rd24;
	mul.wide.u32 	%rd25, %r1, -1925330167;
	shr.u64 	%rd26, %rd25, 37;
	cvt.u32.u64 	%r36, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r37, %rs1, 18079;
	shr.u32 	%r38, %r37, 20;
	cvt.u16.u32 	%rs2, %r38;
	mul.lo.s16 	%rs3, %rs2, 58;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r39, %rs4;
	mul.lo.s32 	%r40, %r36, 58;
	add.s32 	%r8, %r39, -1;
	setp.lt.u32 	%p2, %r8, 56;
	not.b32 	%r41, %r40;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p3, %r9, 56;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 1, 5;
	and.b32  	%r55, %r2, 63;
	mul.wide.u32 	%rd76, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB37_7;
	bra.uni 	LBB37_3;
LBB37_7:
	mul.wide.u32 	%rd27, %r55, 12544;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r55, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r54, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB37_3:
	mul.lo.s32 	%r32, %r31, 58;
	mul.lo.s32 	%r34, %r33, 58;
	sub.s32 	%r4, %r23, %r26;
	sub.s32 	%r5, %r25, %r28;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 56;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB37_8;
	bra.uni 	LBB37_4;
LBB37_8:
	mul.wide.u32 	%rd40, %r55, 12544;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r55, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r54, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB37_4:
	sub.s32 	%r6, %r29, %r32;
	sub.s32 	%r7, %r31, %r34;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 56;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB37_9;
	bra.uni 	LBB37_5;
LBB37_9:
	mul.wide.u32 	%rd52, %r55, 12544;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 224;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r55, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r54, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB37_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 56;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB37_10;
	bra.uni 	LBB37_6;
LBB37_10:
	mul.wide.u32 	%rd64, %r55, 12544;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 224;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r55, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r54, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB37_6:
	st.global.f32 	[%rd7+12], %f72;
LBB37_1:
	ret;

}
	// .globl	fusion_777
.visible .entry fusion_777(
	.param .u64 fusion_777_param_0,
	.param .u64 fusion_777_param_1,
	.param .u64 fusion_777_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_777_param_0];
	ld.param.u64 	%rd6, [fusion_777_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB38_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 32;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 1;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 49152;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 16384;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 256;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 32;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 1;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 49152;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 16384;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 256;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 32;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 1;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 49152;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 16384;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 256;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 20;
	@%p1 bra 	LBB38_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_022;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB38_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB38_4:
	ret;

}
	// .globl	fusion_776
.visible .entry fusion_776(
	.param .u64 fusion_776_param_0,
	.param .u64 fusion_776_param_1,
	.param .u64 fusion_776_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_776_param_0];
	ld.param.u64 	%rd2, [fusion_776_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_776_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 39;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 63;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 63;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 63;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 63;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 49152;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 16384;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 256;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3AE38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 49152;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 16384;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 256;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 49152;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 16384;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 256;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 49152;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 16384;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 256;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+5286144], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_775
.visible .entry fusion_775(
	.param .u64 fusion_775_param_0,
	.param .u64 fusion_775_param_1
)
.reqntid 96, 1, 1
{
	.local .align 4 .b8 	__local_depot40[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot40;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_775_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 5286144;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 576;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+768];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+1536];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_023;
	@%p1 bra 	LBB40_3;
	bra.uni 	LBB40_1;
LBB40_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[%rd3], %f1;
LBB40_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB40_4;
	bra.uni 	LBB40_2;
LBB40_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 3;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB40_2;
	ld.param.u64 	%rd5, [fusion_775_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f40, [%rd4];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB40_2:
	ret;

}
	// .globl	fusion_774
.visible .entry fusion_774(
	.param .u64 fusion_774_param_0,
	.param .u64 fusion_774_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_774_param_0];
	ld.param.u64 	%rd2, [fusion_774_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 39;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3AE38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+5286144];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+5286144], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_773
.visible .entry fusion_773(
	.param .u64 fusion_773_param_0,
	.param .u64 fusion_773_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot42[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot42;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_773_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4072448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB42_1;
	bra.uni 	LBB42_9;
LBB42_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB42_2;
LBB42_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB42_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB42_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB42_11;
	bra.uni 	LBB42_7;
LBB42_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB42_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB42_12;
	bra.uni 	LBB42_8;
LBB42_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB42_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB42_2;
	bra.uni 	LBB42_3;
LBB42_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB42_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_024;
	@%p6 bra 	LBB42_13;
	bra.uni 	LBB42_4;
LBB42_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB42_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB42_14;
	bra.uni 	LBB42_5;
LBB42_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB42_5;
	ld.param.u64 	%rd7, [fusion_773_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB42_5:
	ret;

}
	// .globl	fusion_771
.visible .entry fusion_771(
	.param .u64 fusion_771_param_0,
	.param .u64 fusion_771_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot43[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot43;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_771_param_0];
	ld.param.u64 	%rd9, [fusion_771_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4072448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB43_1;
	bra.uni 	LBB43_9;
LBB43_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB43_2;
LBB43_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB43_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB43_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB43_11;
	bra.uni 	LBB43_6;
LBB43_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB43_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB43_12;
	bra.uni 	LBB43_7;
LBB43_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB43_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB43_8;
	bra.uni 	LBB43_2;
LBB43_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB43_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_025;
	@%p6 bra 	LBB43_13;
	bra.uni 	LBB43_3;
LBB43_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB43_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB43_14;
	bra.uni 	LBB43_4;
LBB43_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB43_4;
	add.s64 	%rd3, %rd10, 3211264;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB43_4:
	ret;

}
	// .globl	fusion_770
.visible .entry fusion_770(
	.param .u64 fusion_770_param_0,
	.param .u64 fusion_770_param_1,
	.param .u64 fusion_770_param_2,
	.param .u64 fusion_770_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_770_param_0];
	ld.param.u64 	%rd2, [fusion_770_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_770_param_1];
	ld.param.u64 	%rd5, [fusion_770_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 63;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4072448];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3211264];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+6422528], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_769
.visible .entry fusion_769(
	.param .u64 fusion_769_param_0,
	.param .u64 fusion_769_param_1,
	.param .u64 fusion_769_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_769_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_026;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB45_2;
	bra.uni 	LBB45_1;
LBB45_2:
	ld.param.u64 	%rd3, [fusion_769_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB45_1:
	ret;

}
	// .globl	fusion_828
.visible .entry fusion_828(
	.param .u64 fusion_828_param_0,
	.param .u64 fusion_828_param_1,
	.param .u64 fusion_828_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot46[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot46;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_828_param_0];
	ld.param.u64 	%rd7, [fusion_828_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 1024;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB46_3;
	bra.uni 	LBB46_1;
LBB46_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_027], %f1;
LBB46_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_027;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f21, [%rd21];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd21], %f31;
	@%p1 bra 	LBB46_4;
	bra.uni 	LBB46_2;
LBB46_4:
	ld.param.u64 	%rd5, [fusion_828_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 7225344;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB46_2:
	ret;

}
	// .globl	fusion_766
.visible .entry fusion_766(
	.param .u64 fusion_766_param_0,
	.param .u64 fusion_766_param_1,
	.param .u64 fusion_766_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_766_param_0];
	ld.param.u64 	%rd2, [fusion_766_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_766_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+7225344];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+7310848], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_6135
.visible .entry add_6135(
	.param .u64 add_6135_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.gt.u32 	%p1, %r1, 802815;
	@%p1 bra 	LBB48_3;
	ld.param.u64 	%rd5, [add_6135_param_0];
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd1, 3211264;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd3, %rd1, %rd6;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd3];
	add.s64 	%rd4, %rd2, %rd6;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd3], {%f9, %f10, %f11, %f12};
	setp.gt.u32 	%p2, %r1, 147455;
	@%p2 bra 	LBB48_3;
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd3+2621440];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd4+2621440];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd3+2621440], {%f21, %f22, %f23, %f24};
LBB48_3:
	ret;

}
	// .globl	fusion_765
.visible .entry fusion_765(
	.param .u64 fusion_765_param_0,
	.param .u64 fusion_765_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot49[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<39>;

	mov.u64 	%SPL, __local_depot49;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_765_param_1];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	mul.wide.u32 	%rd15, %r12, 613566757;
	shr.u64 	%rd16, %rd15, 32;
	cvt.u32.u64 	%r14, %rd16;
	sub.s32 	%r15, %r12, %r14;
	shr.u32 	%r16, %r15, 1;
	add.s32 	%r17, %r16, %r14;
	shr.u32 	%r18, %r17, 2;
	mul.lo.s32 	%r19, %r18, 7;
	sub.s32 	%r20, %r12, %r19;
	bfe.u32 	%r2, %r17, 2, 5;
	setp.eq.s32 	%p1, %r20, 6;
	shl.b32 	%r21, %r20, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r21, %r4;
	@%p1 bra 	LBB49_6;
	bra.uni 	LBB49_1;
LBB49_6:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 25088;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB49_15;
	bra.uni 	LBB49_7;
LBB49_15:
	add.s32 	%r25, %r5, %r10;
	mul.wide.u32 	%rd24, %r25, 4;
	add.s64 	%rd8, %rd1, %rd24;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB49_7:
	or.b32  	%r26, %r4, 1;
	setp.lt.u32 	%p3, %r26, %r3;
	cvt.u64.u32 	%rd25, %r10;
	cvt.u64.u32 	%rd26, %r5;
	add.s64 	%rd27, %rd26, %rd25;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd9, %rd1, %rd28;
	@%p3 bra 	LBB49_16;
	bra.uni 	LBB49_8;
LBB49_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB49_8:
	or.b32  	%r27, %r4, 1024;
	setp.lt.u32 	%p4, %r27, %r3;
	@%p4 bra 	LBB49_17;
	bra.uni 	LBB49_9;
LBB49_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB49_9:
	or.b32  	%r28, %r4, 1025;
	setp.lt.u32 	%p5, %r28, %r3;
	@%p5 bra 	LBB49_18;
	bra.uni 	LBB49_10;
LBB49_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB49_10:
	or.b32  	%r29, %r4, 2048;
	setp.lt.u32 	%p6, %r29, %r3;
	@%p6 bra 	LBB49_19;
	bra.uni 	LBB49_11;
LBB49_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB49_11:
	or.b32  	%r30, %r4, 2049;
	setp.lt.u32 	%p7, %r30, %r3;
	@%p7 bra 	LBB49_20;
	bra.uni 	LBB49_12;
LBB49_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB49_12:
	or.b32  	%r31, %r4, 3072;
	setp.lt.u32 	%p8, %r31, %r3;
	@%p8 bra 	LBB49_21;
	bra.uni 	LBB49_13;
LBB49_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB49_13:
	or.b32  	%r32, %r4, 3073;
	setp.lt.u32 	%p9, %r32, %r3;
	@%p9 bra 	LBB49_14;
	bra.uni 	LBB49_3;
LBB49_14:
	or.b32  	%r33, %r5, 3073;
	add.s32 	%r35, %r33, %r10;
	bra.uni 	LBB49_2;
LBB49_1:
	mul.lo.s32 	%r22, %r2, 25088;
	add.s32 	%r23, %r5, %r22;
	mul.wide.u32 	%rd17, %r23, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd19, %r22;
	cvt.u64.u32 	%rd20, %r5;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.nc.f32 	%f22, [%rd23+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd23+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd23+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd23+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r24, %r5, 3073;
	add.s32 	%r35, %r24, %r22;
LBB49_2:
	mul.wide.u32 	%rd29, %r35, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f41, [%rd30];
	add.rn.f32 	%f66, %f66, %f41;
LBB49_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd33, shared_cache_028;
	@%p10 bra 	LBB49_22;
	bra.uni 	LBB49_4;
LBB49_22:
	mul.wide.u32 	%rd32, %r8, 4;
	add.s64 	%rd6, %rd33, %rd32;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB49_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB49_23;
	bra.uni 	LBB49_5;
LBB49_23:
	add.u64 	%rd14, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd34, %r7, 4;
	add.s64 	%rd11, %rd33, %rd34;
	cvta.shared.u64 	%rd36, %rd11;
	mov.u32 	%r34, 0;
	st.local.u32 	[%rd3], %r34;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd38, %rd36, %rd14, %p12;
	ld.f32 	%f51, [%rd38];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd38], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB49_5;
	ld.param.u64 	%rd12, [fusion_765_param_0];
	cvta.to.global.u64 	%rd2, %rd12;
	mul.wide.u32 	%rd31, %r2, 4;
	add.s64 	%rd5, %rd2, %rd31;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB49_5:
	ret;

}
	// .globl	fusion_763
.visible .entry fusion_763(
	.param .u64 fusion_763_param_0,
	.param .u64 fusion_763_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot50[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<129>;

	mov.u64 	%SPL, __local_depot50;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_763_param_0];
	ld.param.u64 	%rd9, [fusion_763_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	shl.b32 	%r17, %r16, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r17, %r4;
	@%p1 bra 	LBB50_5;
	bra.uni 	LBB50_1;
LBB50_5:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB50_14;
	bra.uni 	LBB50_6;
LBB50_14:
	mad.lo.s32 	%r50, %r2, 25088, %r5;
	mul.wide.u32 	%rd52, %r50, 1402438301;
	shr.u64 	%rd53, %rd52, 45;
	cvt.u32.u64 	%r51, %rd53;
	and.b32  	%r52, %r51, 31;
	mul.wide.u32 	%rd54, %r50, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f67, [%rd55];
	mul.wide.u32 	%rd56, %r52, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f68, [%rd57];
	mul.rn.f32 	%f69, %f68, 0fB8272F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB50_6:
	or.b32  	%r53, %r4, 1;
	setp.lt.u32 	%p3, %r53, %r3;
	@%p3 bra 	LBB50_15;
	bra.uni 	LBB50_7;
LBB50_15:
	or.b32  	%r54, %r5, 1;
	mul.lo.s32 	%r55, %r2, 25088;
	add.s32 	%r56, %r54, %r55;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 45;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	cvt.u64.u32 	%rd60, %r55;
	cvt.u64.u32 	%rd61, %r5;
	add.s64 	%rd62, %rd61, %rd60;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f72, [%rd64+4];
	mul.wide.u32 	%rd65, %r58, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.nc.f32 	%f73, [%rd66];
	mul.rn.f32 	%f74, %f73, 0fB8272F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB50_7:
	or.b32  	%r59, %r4, 1024;
	setp.lt.u32 	%p4, %r59, %r3;
	@%p4 bra 	LBB50_16;
	bra.uni 	LBB50_8;
LBB50_16:
	or.b32  	%r60, %r5, 1024;
	mul.lo.s32 	%r61, %r2, 25088;
	add.s32 	%r62, %r60, %r61;
	mul.wide.u32 	%rd67, %r62, 1402438301;
	shr.u64 	%rd68, %rd67, 45;
	cvt.u32.u64 	%r63, %rd68;
	and.b32  	%r64, %r63, 31;
	cvt.u64.u32 	%rd69, %r61;
	cvt.u64.u32 	%rd70, %r5;
	add.s64 	%rd71, %rd70, %rd69;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f77, [%rd73+4096];
	mul.wide.u32 	%rd74, %r64, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.nc.f32 	%f78, [%rd75];
	mul.rn.f32 	%f79, %f78, 0fB8272F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB50_8:
	or.b32  	%r65, %r4, 1025;
	setp.lt.u32 	%p5, %r65, %r3;
	@%p5 bra 	LBB50_17;
	bra.uni 	LBB50_9;
LBB50_17:
	or.b32  	%r66, %r5, 1025;
	mul.lo.s32 	%r67, %r2, 25088;
	add.s32 	%r68, %r66, %r67;
	mul.wide.u32 	%rd76, %r68, 1402438301;
	shr.u64 	%rd77, %rd76, 45;
	cvt.u32.u64 	%r69, %rd77;
	and.b32  	%r70, %r69, 31;
	cvt.u64.u32 	%rd78, %r67;
	cvt.u64.u32 	%rd79, %r5;
	add.s64 	%rd80, %rd79, %rd78;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f82, [%rd82+4100];
	mul.wide.u32 	%rd83, %r70, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.nc.f32 	%f83, [%rd84];
	mul.rn.f32 	%f84, %f83, 0fB8272F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB50_9:
	or.b32  	%r71, %r4, 2048;
	setp.lt.u32 	%p6, %r71, %r3;
	@%p6 bra 	LBB50_18;
	bra.uni 	LBB50_10;
LBB50_18:
	or.b32  	%r72, %r5, 2048;
	mul.lo.s32 	%r73, %r2, 25088;
	add.s32 	%r74, %r72, %r73;
	mul.wide.u32 	%rd85, %r74, 1402438301;
	shr.u64 	%rd86, %rd85, 45;
	cvt.u32.u64 	%r75, %rd86;
	and.b32  	%r76, %r75, 31;
	cvt.u64.u32 	%rd87, %r73;
	cvt.u64.u32 	%rd88, %r5;
	add.s64 	%rd89, %rd88, %rd87;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.nc.f32 	%f87, [%rd91+8192];
	mul.wide.u32 	%rd92, %r76, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.nc.f32 	%f88, [%rd93];
	mul.rn.f32 	%f89, %f88, 0fB8272F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB50_10:
	or.b32  	%r77, %r4, 2049;
	setp.lt.u32 	%p7, %r77, %r3;
	@%p7 bra 	LBB50_19;
	bra.uni 	LBB50_11;
LBB50_19:
	or.b32  	%r78, %r5, 2049;
	mul.lo.s32 	%r79, %r2, 25088;
	add.s32 	%r80, %r78, %r79;
	mul.wide.u32 	%rd94, %r80, 1402438301;
	shr.u64 	%rd95, %rd94, 45;
	cvt.u32.u64 	%r81, %rd95;
	and.b32  	%r82, %r81, 31;
	cvt.u64.u32 	%rd96, %r79;
	cvt.u64.u32 	%rd97, %r5;
	add.s64 	%rd98, %rd97, %rd96;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd100, %rd1, %rd99;
	ld.global.nc.f32 	%f92, [%rd100+8196];
	mul.wide.u32 	%rd101, %r82, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.nc.f32 	%f93, [%rd102];
	mul.rn.f32 	%f94, %f93, 0fB8272F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB50_11:
	or.b32  	%r83, %r4, 3072;
	setp.lt.u32 	%p8, %r83, %r3;
	@%p8 bra 	LBB50_20;
	bra.uni 	LBB50_12;
LBB50_20:
	or.b32  	%r84, %r5, 3072;
	mul.lo.s32 	%r85, %r2, 25088;
	add.s32 	%r86, %r84, %r85;
	mul.wide.u32 	%rd103, %r86, 1402438301;
	shr.u64 	%rd104, %rd103, 45;
	cvt.u32.u64 	%r87, %rd104;
	and.b32  	%r88, %r87, 31;
	cvt.u64.u32 	%rd105, %r85;
	cvt.u64.u32 	%rd106, %r5;
	add.s64 	%rd107, %rd106, %rd105;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd1, %rd108;
	ld.global.nc.f32 	%f97, [%rd109+12288];
	mul.wide.u32 	%rd110, %r88, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.nc.f32 	%f98, [%rd111];
	mul.rn.f32 	%f99, %f98, 0fB8272F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB50_12:
	or.b32  	%r89, %r4, 3073;
	setp.lt.u32 	%p9, %r89, %r3;
	@%p9 bra 	LBB50_13;
	bra.uni 	LBB50_2;
LBB50_13:
	or.b32  	%r90, %r5, 3073;
	mul.lo.s32 	%r91, %r2, 25088;
	add.s32 	%r92, %r90, %r91;
	mul.wide.u32 	%rd112, %r92, 1402438301;
	shr.u64 	%rd113, %rd112, 45;
	cvt.u32.u64 	%r93, %rd113;
	and.b32  	%r94, %r93, 31;
	cvt.u64.u32 	%rd114, %r91;
	cvt.u64.u32 	%rd115, %r5;
	add.s64 	%rd116, %rd115, %rd114;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f102, [%rd118+12292];
	mul.wide.u32 	%rd119, %r94, 4;
	add.s64 	%rd120, %rd2, %rd119;
	ld.global.nc.f32 	%f103, [%rd120];
	mul.rn.f32 	%f104, %f103, 0fB8272F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB50_2;
LBB50_1:
	mul.lo.s32 	%r18, %r2, 25088;
	add.s32 	%r19, %r5, %r18;
	mul.wide.u32 	%rd13, %r19, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r20, %rd14;
	and.b32  	%r21, %r20, 31;
	mul.wide.u32 	%rd15, %r19, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.nc.f32 	%f19, [%rd16];
	mul.wide.u32 	%rd17, %r21, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	mul.rn.f32 	%f21, %f20, 0f38272F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r22, %r5, 1;
	add.s32 	%r23, %r22, %r18;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	cvt.u64.u32 	%rd21, %r18;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f25, [%rd25+4];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f26, [%rd27];
	mul.rn.f32 	%f27, %f26, 0f38272F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r26, %r5, 1024;
	add.s32 	%r27, %r26, %r18;
	mul.wide.u32 	%rd28, %r27, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r28, %rd29;
	and.b32  	%r29, %r28, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd25+4096];
	mul.wide.u32 	%rd30, %r29, 4;
	add.s64 	%rd31, %rd2, %rd30;
	ld.global.nc.f32 	%f33, [%rd31];
	mul.rn.f32 	%f34, %f33, 0f38272F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r30, %r5, 1025;
	add.s32 	%r31, %r30, %r18;
	mul.wide.u32 	%rd32, %r31, 1402438301;
	shr.u64 	%rd33, %rd32, 45;
	cvt.u32.u64 	%r32, %rd33;
	and.b32  	%r33, %r32, 31;
	mul.wide.u32 	%rd34, %r33, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f38, [%rd35];
	mul.rn.f32 	%f39, %f38, 0f38272F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r34, %r5, 2048;
	add.s32 	%r35, %r34, %r18;
	mul.wide.u32 	%rd36, %r35, 1402438301;
	shr.u64 	%rd37, %rd36, 45;
	cvt.u32.u64 	%r36, %rd37;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd25+8192];
	mul.wide.u32 	%rd38, %r37, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f45, [%rd39];
	mul.rn.f32 	%f46, %f45, 0f38272F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r38, %r5, 2049;
	add.s32 	%r39, %r38, %r18;
	mul.wide.u32 	%rd40, %r39, 1402438301;
	shr.u64 	%rd41, %rd40, 45;
	cvt.u32.u64 	%r40, %rd41;
	and.b32  	%r41, %r40, 31;
	mul.wide.u32 	%rd42, %r41, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f50, [%rd43];
	mul.rn.f32 	%f51, %f50, 0f38272F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r42, %r5, 3072;
	add.s32 	%r43, %r42, %r18;
	mul.wide.u32 	%rd44, %r43, 1402438301;
	shr.u64 	%rd45, %rd44, 45;
	cvt.u32.u64 	%r44, %rd45;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd25+12288];
	mul.wide.u32 	%rd46, %r45, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.nc.f32 	%f57, [%rd47];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r46, %r5, 3073;
	add.s32 	%r47, %r46, %r18;
	mul.wide.u32 	%rd48, %r47, 1402438301;
	shr.u64 	%rd49, %rd48, 45;
	cvt.u32.u64 	%r48, %rd49;
	and.b32  	%r49, %r48, 31;
	mul.wide.u32 	%rd50, %r49, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.nc.f32 	%f62, [%rd51];
	mul.rn.f32 	%f63, %f62, 0f38272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB50_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd123, shared_cache_029;
	@%p10 bra 	LBB50_21;
	bra.uni 	LBB50_3;
LBB50_21:
	mul.wide.u32 	%rd122, %r7, 4;
	add.s64 	%rd6, %rd123, %rd122;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB50_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB50_22;
	bra.uni 	LBB50_4;
LBB50_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd124, %r6, 4;
	add.s64 	%rd7, %rd123, %rd124;
	cvta.shared.u64 	%rd126, %rd7;
	mov.u32 	%r95, 0;
	st.local.u32 	[%rd3], %r95;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd128, %rd126, %rd10, %p12;
	ld.f32 	%f116, [%rd128];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd128], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB50_4;
	add.s64 	%rd4, %rd1, 6422528;
	mul.wide.u32 	%rd121, %r2, 4;
	add.s64 	%rd5, %rd4, %rd121;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB50_4:
	ret;

}
	// .globl	fusion_762
.visible .entry fusion_762(
	.param .u64 fusion_762_param_0,
	.param .u64 fusion_762_param_1,
	.param .u64 fusion_762_param_2,
	.param .u64 fusion_762_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_762_param_0];
	ld.param.u64 	%rd2, [fusion_762_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_762_param_1];
	ld.param.u64 	%rd5, [fusion_762_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 45;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3211264], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_761
.visible .entry fusion_761(
	.param .u64 fusion_761_param_0,
	.param .u64 fusion_761_param_1,
	.param .u64 fusion_761_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_761_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 256;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+8192];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+16384];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+24576];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+32768];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+40960];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+49152];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+57344];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_030;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB52_2;
	bra.uni 	LBB52_1;
LBB52_2:
	ld.param.u64 	%rd3, [fusion_761_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB52_1:
	ret;

}
	// .globl	fusion_829
.visible .entry fusion_829(
	.param .u64 fusion_829_param_0,
	.param .u64 fusion_829_param_1,
	.param .u64 fusion_829_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot53[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot53;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_829_param_0];
	ld.param.u64 	%rd7, [fusion_829_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 256;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+256];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+16384];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+16640];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+32768];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+33024];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+49152];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+49408];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB53_3;
	bra.uni 	LBB53_1;
LBB53_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_031], %f1;
LBB53_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_031;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	@%p1 bra 	LBB53_4;
	bra.uni 	LBB53_2;
LBB53_4:
	ld.param.u64 	%rd5, [fusion_829_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 6422528;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB53_2:
	ret;

}
	// .globl	fusion_758
.visible .entry fusion_758(
	.param .u64 fusion_758_param_0,
	.param .u64 fusion_758_param_1,
	.param .u64 fusion_758_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_758_param_0];
	ld.param.u64 	%rd2, [fusion_758_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_758_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 256;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 256;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 256;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 256;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+7225344], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_757
.visible .entry fusion_757(
	.param .u64 fusion_757_param_0,
	.param .u64 fusion_757_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot55[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot55;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_757_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB55_1;
	bra.uni 	LBB55_9;
LBB55_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB55_2;
LBB55_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB55_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB55_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB55_11;
	bra.uni 	LBB55_7;
LBB55_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB55_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB55_12;
	bra.uni 	LBB55_8;
LBB55_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB55_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB55_2;
	bra.uni 	LBB55_3;
LBB55_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB55_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_032;
	@%p6 bra 	LBB55_13;
	bra.uni 	LBB55_4;
LBB55_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB55_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB55_14;
	bra.uni 	LBB55_5;
LBB55_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB55_5;
	ld.param.u64 	%rd7, [fusion_757_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB55_5:
	ret;

}
	// .globl	fusion_755
.visible .entry fusion_755(
	.param .u64 fusion_755_param_0,
	.param .u64 fusion_755_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot56[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot56;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_755_param_0];
	ld.param.u64 	%rd9, [fusion_755_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB56_1;
	bra.uni 	LBB56_9;
LBB56_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB56_2;
LBB56_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB56_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB56_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB56_11;
	bra.uni 	LBB56_6;
LBB56_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB56_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB56_12;
	bra.uni 	LBB56_7;
LBB56_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB56_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB56_8;
	bra.uni 	LBB56_2;
LBB56_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB56_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_033;
	@%p6 bra 	LBB56_13;
	bra.uni 	LBB56_3;
LBB56_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB56_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB56_14;
	bra.uni 	LBB56_4;
LBB56_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB56_4;
	add.s64 	%rd3, %rd10, 4072448;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB56_4:
	ret;

}
	// .globl	fusion_754
.visible .entry fusion_754(
	.param .u64 fusion_754_param_0,
	.param .u64 fusion_754_param_1,
	.param .u64 fusion_754_param_2,
	.param .u64 fusion_754_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 215296;
	@%p1 bra 	LBB57_2;
	bra.uni 	LBB57_1;
LBB57_2:
	ld.param.u64 	%rd8, [fusion_754_param_0];
	ld.param.u64 	%rd9, [fusion_754_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_754_param_1];
	ld.param.u64 	%rd12, [fusion_754_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3211264;
	add.s64 	%rd5, %rd10, 4072448;
	add.s64 	%rd6, %rd10, 6422528;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd13, %r19, 1307386003;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd15, %r20, -1925330167;
	shr.u64 	%rd16, %rd15, 37;
	cvt.u32.u64 	%r21, %rd16;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	or.b32  	%r23, %r1, 2;
	mul.wide.u32 	%rd17, %r23, -1925330167;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r25, %rd18;
	mul.lo.s32 	%r26, %r25, 58;
	mul.wide.u32 	%rd19, %r25, -1925330167;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r27, %rd20;
	mul.lo.s32 	%r28, %r27, 58;
	or.b32  	%r29, %r1, 3;
	mul.wide.u32 	%rd21, %r29, -1925330167;
	shr.u64 	%rd22, %rd21, 37;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1925330167;
	shr.u64 	%rd24, %rd23, 37;
	cvt.u32.u64 	%r33, %rd24;
	mul.wide.u32 	%rd25, %r1, -1925330167;
	shr.u64 	%rd26, %rd25, 37;
	cvt.u32.u64 	%r36, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r37, %rs1, 18079;
	shr.u32 	%r38, %r37, 20;
	cvt.u16.u32 	%rs2, %r38;
	mul.lo.s16 	%rs3, %rs2, 58;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r39, %rs4;
	mul.lo.s32 	%r40, %r36, 58;
	add.s32 	%r8, %r39, -1;
	setp.lt.u32 	%p2, %r8, 56;
	not.b32 	%r41, %r40;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p3, %r9, 56;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 1, 5;
	and.b32  	%r55, %r2, 63;
	mul.wide.u32 	%rd76, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB57_7;
	bra.uni 	LBB57_3;
LBB57_7:
	mul.wide.u32 	%rd27, %r55, 12544;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r55, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r54, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB57_3:
	mul.lo.s32 	%r32, %r31, 58;
	mul.lo.s32 	%r34, %r33, 58;
	sub.s32 	%r4, %r23, %r26;
	sub.s32 	%r5, %r25, %r28;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 56;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB57_8;
	bra.uni 	LBB57_4;
LBB57_8:
	mul.wide.u32 	%rd40, %r55, 12544;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r55, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r54, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB57_4:
	sub.s32 	%r6, %r29, %r32;
	sub.s32 	%r7, %r31, %r34;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 56;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB57_9;
	bra.uni 	LBB57_5;
LBB57_9:
	mul.wide.u32 	%rd52, %r55, 12544;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 224;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r55, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r54, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB57_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 56;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB57_10;
	bra.uni 	LBB57_6;
LBB57_10:
	mul.wide.u32 	%rd64, %r55, 12544;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 224;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r55, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r54, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB57_6:
	st.global.f32 	[%rd7+12], %f72;
LBB57_1:
	ret;

}
	// .globl	fusion_753
.visible .entry fusion_753(
	.param .u64 fusion_753_param_0,
	.param .u64 fusion_753_param_1,
	.param .u64 fusion_753_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_753_param_0];
	ld.param.u64 	%rd6, [fusion_753_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB58_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 32;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 1;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 49152;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 16384;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 256;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 32;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 1;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 49152;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 16384;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 256;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 32;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 1;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 49152;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 16384;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 256;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 20;
	@%p1 bra 	LBB58_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_034;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB58_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB58_4:
	ret;

}
	// .globl	fusion_752
.visible .entry fusion_752(
	.param .u64 fusion_752_param_0,
	.param .u64 fusion_752_param_1,
	.param .u64 fusion_752_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_752_param_0];
	ld.param.u64 	%rd2, [fusion_752_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_752_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 39;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 63;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 63;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 63;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 63;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 49152;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 16384;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 256;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3AE38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 49152;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 16384;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 256;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 49152;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 16384;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 256;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 49152;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 16384;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 256;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+5286144], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_751
.visible .entry fusion_751(
	.param .u64 fusion_751_param_0,
	.param .u64 fusion_751_param_1
)
.reqntid 96, 1, 1
{
	.local .align 4 .b8 	__local_depot60[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot60;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_751_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 5286144;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 576;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+768];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+1536];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_035;
	@%p1 bra 	LBB60_3;
	bra.uni 	LBB60_1;
LBB60_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[%rd3], %f1;
LBB60_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB60_4;
	bra.uni 	LBB60_2;
LBB60_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 3;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB60_2;
	ld.param.u64 	%rd5, [fusion_751_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f40, [%rd4];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB60_2:
	ret;

}
	// .globl	fusion_750
.visible .entry fusion_750(
	.param .u64 fusion_750_param_0,
	.param .u64 fusion_750_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_750_param_0];
	ld.param.u64 	%rd2, [fusion_750_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 39;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3AE38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+5286144];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+5286144], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_749
.visible .entry fusion_749(
	.param .u64 fusion_749_param_0,
	.param .u64 fusion_749_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot62[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot62;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_749_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4072448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB62_1;
	bra.uni 	LBB62_9;
LBB62_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB62_2;
LBB62_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB62_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB62_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB62_11;
	bra.uni 	LBB62_7;
LBB62_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB62_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB62_12;
	bra.uni 	LBB62_8;
LBB62_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB62_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB62_2;
	bra.uni 	LBB62_3;
LBB62_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB62_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_036;
	@%p6 bra 	LBB62_13;
	bra.uni 	LBB62_4;
LBB62_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB62_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB62_14;
	bra.uni 	LBB62_5;
LBB62_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB62_5;
	ld.param.u64 	%rd7, [fusion_749_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB62_5:
	ret;

}
	// .globl	fusion_747
.visible .entry fusion_747(
	.param .u64 fusion_747_param_0,
	.param .u64 fusion_747_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot63[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot63;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_747_param_0];
	ld.param.u64 	%rd9, [fusion_747_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4072448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB63_1;
	bra.uni 	LBB63_9;
LBB63_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB63_2;
LBB63_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB63_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB63_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB63_11;
	bra.uni 	LBB63_6;
LBB63_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB63_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB63_12;
	bra.uni 	LBB63_7;
LBB63_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB63_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB63_8;
	bra.uni 	LBB63_2;
LBB63_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB63_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_037;
	@%p6 bra 	LBB63_13;
	bra.uni 	LBB63_3;
LBB63_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB63_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB63_14;
	bra.uni 	LBB63_4;
LBB63_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB63_4;
	add.s64 	%rd3, %rd10, 3211264;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB63_4:
	ret;

}
	// .globl	fusion_746
.visible .entry fusion_746(
	.param .u64 fusion_746_param_0,
	.param .u64 fusion_746_param_1,
	.param .u64 fusion_746_param_2,
	.param .u64 fusion_746_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_746_param_0];
	ld.param.u64 	%rd2, [fusion_746_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_746_param_1];
	ld.param.u64 	%rd5, [fusion_746_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 63;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4072448];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3211264];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+6422528], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_745
.visible .entry fusion_745(
	.param .u64 fusion_745_param_0,
	.param .u64 fusion_745_param_1,
	.param .u64 fusion_745_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_745_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_038;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB65_2;
	bra.uni 	LBB65_1;
LBB65_2:
	ld.param.u64 	%rd3, [fusion_745_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB65_1:
	ret;

}
	// .globl	fusion_830
.visible .entry fusion_830(
	.param .u64 fusion_830_param_0,
	.param .u64 fusion_830_param_1,
	.param .u64 fusion_830_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot66[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot66;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_830_param_0];
	ld.param.u64 	%rd7, [fusion_830_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 1024;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB66_3;
	bra.uni 	LBB66_1;
LBB66_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_039], %f1;
LBB66_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_039;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f21, [%rd21];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd21], %f31;
	@%p1 bra 	LBB66_4;
	bra.uni 	LBB66_2;
LBB66_4:
	ld.param.u64 	%rd5, [fusion_830_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 7225344;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB66_2:
	ret;

}
	// .globl	fusion_742
.visible .entry fusion_742(
	.param .u64 fusion_742_param_0,
	.param .u64 fusion_742_param_1,
	.param .u64 fusion_742_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_742_param_0];
	ld.param.u64 	%rd2, [fusion_742_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_742_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+7225344];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+7310848], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_741
.visible .entry fusion_741(
	.param .u64 fusion_741_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_741_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+3211264];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+6520512], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_740
.visible .entry fusion_740(
	.param .u64 fusion_740_param_0,
	.param .u64 fusion_740_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot69[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<40>;

	mov.u64 	%SPL, __local_depot69;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_740_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 6520512;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	mul.wide.u32 	%rd16, %r12, 613566757;
	shr.u64 	%rd17, %rd16, 32;
	cvt.u32.u64 	%r14, %rd17;
	sub.s32 	%r15, %r12, %r14;
	shr.u32 	%r16, %r15, 1;
	add.s32 	%r17, %r16, %r14;
	shr.u32 	%r18, %r17, 2;
	mul.lo.s32 	%r19, %r18, 7;
	sub.s32 	%r20, %r12, %r19;
	bfe.u32 	%r2, %r17, 2, 5;
	setp.eq.s32 	%p1, %r20, 6;
	shl.b32 	%r21, %r20, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r21, %r4;
	@%p1 bra 	LBB69_6;
	bra.uni 	LBB69_1;
LBB69_6:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 25088;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB69_15;
	bra.uni 	LBB69_7;
LBB69_15:
	add.s32 	%r25, %r5, %r10;
	mul.wide.u32 	%rd25, %r25, 4;
	add.s64 	%rd8, %rd3, %rd25;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB69_7:
	or.b32  	%r26, %r4, 1;
	setp.lt.u32 	%p3, %r26, %r3;
	cvt.u64.u32 	%rd26, %r10;
	cvt.u64.u32 	%rd27, %r5;
	add.s64 	%rd28, %rd27, %rd26;
	shl.b64 	%rd29, %rd28, 2;
	add.s64 	%rd9, %rd3, %rd29;
	@%p3 bra 	LBB69_16;
	bra.uni 	LBB69_8;
LBB69_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB69_8:
	or.b32  	%r27, %r4, 1024;
	setp.lt.u32 	%p4, %r27, %r3;
	@%p4 bra 	LBB69_17;
	bra.uni 	LBB69_9;
LBB69_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB69_9:
	or.b32  	%r28, %r4, 1025;
	setp.lt.u32 	%p5, %r28, %r3;
	@%p5 bra 	LBB69_18;
	bra.uni 	LBB69_10;
LBB69_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB69_10:
	or.b32  	%r29, %r4, 2048;
	setp.lt.u32 	%p6, %r29, %r3;
	@%p6 bra 	LBB69_19;
	bra.uni 	LBB69_11;
LBB69_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB69_11:
	or.b32  	%r30, %r4, 2049;
	setp.lt.u32 	%p7, %r30, %r3;
	@%p7 bra 	LBB69_20;
	bra.uni 	LBB69_12;
LBB69_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB69_12:
	or.b32  	%r31, %r4, 3072;
	setp.lt.u32 	%p8, %r31, %r3;
	@%p8 bra 	LBB69_21;
	bra.uni 	LBB69_13;
LBB69_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB69_13:
	or.b32  	%r32, %r4, 3073;
	setp.lt.u32 	%p9, %r32, %r3;
	@%p9 bra 	LBB69_14;
	bra.uni 	LBB69_3;
LBB69_14:
	or.b32  	%r33, %r5, 3073;
	add.s32 	%r35, %r33, %r10;
	bra.uni 	LBB69_2;
LBB69_1:
	mul.lo.s32 	%r22, %r2, 25088;
	add.s32 	%r23, %r5, %r22;
	mul.wide.u32 	%rd18, %r23, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f20, [%rd19];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd20, %r22;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.f32 	%f22, [%rd24+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd24+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd24+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd24+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r24, %r5, 3073;
	add.s32 	%r35, %r24, %r22;
LBB69_2:
	mul.wide.u32 	%rd30, %r35, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.global.nc.f32 	%f41, [%rd31];
	add.rn.f32 	%f66, %f66, %f41;
LBB69_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd34, shared_cache_040;
	@%p10 bra 	LBB69_22;
	bra.uni 	LBB69_4;
LBB69_22:
	mul.wide.u32 	%rd33, %r8, 4;
	add.s64 	%rd6, %rd34, %rd33;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB69_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB69_23;
	bra.uni 	LBB69_5;
LBB69_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd35, %r7, 4;
	add.s64 	%rd11, %rd34, %rd35;
	cvta.shared.u64 	%rd37, %rd11;
	mov.u32 	%r34, 0;
	st.local.u32 	[%rd2], %r34;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd39, %rd37, %rd15, %p12;
	ld.f32 	%f51, [%rd39];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd39], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB69_5;
	ld.param.u64 	%rd12, [fusion_740_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd5, %rd1, %rd32;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB69_5:
	ret;

}
	// .globl	fusion_738
.visible .entry fusion_738(
	.param .u64 fusion_738_param_0,
	.param .u64 fusion_738_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot70[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<129>;

	mov.u64 	%SPL, __local_depot70;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_738_param_0];
	ld.param.u64 	%rd9, [fusion_738_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 6520512;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	shl.b32 	%r17, %r16, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r17, %r4;
	@%p1 bra 	LBB70_5;
	bra.uni 	LBB70_1;
LBB70_5:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB70_14;
	bra.uni 	LBB70_6;
LBB70_14:
	mad.lo.s32 	%r50, %r2, 25088, %r5;
	mul.wide.u32 	%rd52, %r50, 1402438301;
	shr.u64 	%rd53, %rd52, 45;
	cvt.u32.u64 	%r51, %rd53;
	and.b32  	%r52, %r51, 31;
	mul.wide.u32 	%rd54, %r50, 4;
	add.s64 	%rd55, %rd4, %rd54;
	ld.global.nc.f32 	%f67, [%rd55];
	mul.wide.u32 	%rd56, %r52, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f68, [%rd57];
	mul.rn.f32 	%f69, %f68, 0fB8272F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB70_6:
	or.b32  	%r53, %r4, 1;
	setp.lt.u32 	%p3, %r53, %r3;
	@%p3 bra 	LBB70_15;
	bra.uni 	LBB70_7;
LBB70_15:
	or.b32  	%r54, %r5, 1;
	mul.lo.s32 	%r55, %r2, 25088;
	add.s32 	%r56, %r54, %r55;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 45;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	cvt.u64.u32 	%rd60, %r55;
	cvt.u64.u32 	%rd61, %r5;
	add.s64 	%rd62, %rd61, %rd60;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd64, %rd4, %rd63;
	ld.global.nc.f32 	%f72, [%rd64+4];
	mul.wide.u32 	%rd65, %r58, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.nc.f32 	%f73, [%rd66];
	mul.rn.f32 	%f74, %f73, 0fB8272F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB70_7:
	or.b32  	%r59, %r4, 1024;
	setp.lt.u32 	%p4, %r59, %r3;
	@%p4 bra 	LBB70_16;
	bra.uni 	LBB70_8;
LBB70_16:
	or.b32  	%r60, %r5, 1024;
	mul.lo.s32 	%r61, %r2, 25088;
	add.s32 	%r62, %r60, %r61;
	mul.wide.u32 	%rd67, %r62, 1402438301;
	shr.u64 	%rd68, %rd67, 45;
	cvt.u32.u64 	%r63, %rd68;
	and.b32  	%r64, %r63, 31;
	cvt.u64.u32 	%rd69, %r61;
	cvt.u64.u32 	%rd70, %r5;
	add.s64 	%rd71, %rd70, %rd69;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd73, %rd4, %rd72;
	ld.global.nc.f32 	%f77, [%rd73+4096];
	mul.wide.u32 	%rd74, %r64, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.nc.f32 	%f78, [%rd75];
	mul.rn.f32 	%f79, %f78, 0fB8272F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB70_8:
	or.b32  	%r65, %r4, 1025;
	setp.lt.u32 	%p5, %r65, %r3;
	@%p5 bra 	LBB70_17;
	bra.uni 	LBB70_9;
LBB70_17:
	or.b32  	%r66, %r5, 1025;
	mul.lo.s32 	%r67, %r2, 25088;
	add.s32 	%r68, %r66, %r67;
	mul.wide.u32 	%rd76, %r68, 1402438301;
	shr.u64 	%rd77, %rd76, 45;
	cvt.u32.u64 	%r69, %rd77;
	and.b32  	%r70, %r69, 31;
	cvt.u64.u32 	%rd78, %r67;
	cvt.u64.u32 	%rd79, %r5;
	add.s64 	%rd80, %rd79, %rd78;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd4, %rd81;
	ld.global.nc.f32 	%f82, [%rd82+4100];
	mul.wide.u32 	%rd83, %r70, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.nc.f32 	%f83, [%rd84];
	mul.rn.f32 	%f84, %f83, 0fB8272F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB70_9:
	or.b32  	%r71, %r4, 2048;
	setp.lt.u32 	%p6, %r71, %r3;
	@%p6 bra 	LBB70_18;
	bra.uni 	LBB70_10;
LBB70_18:
	or.b32  	%r72, %r5, 2048;
	mul.lo.s32 	%r73, %r2, 25088;
	add.s32 	%r74, %r72, %r73;
	mul.wide.u32 	%rd85, %r74, 1402438301;
	shr.u64 	%rd86, %rd85, 45;
	cvt.u32.u64 	%r75, %rd86;
	and.b32  	%r76, %r75, 31;
	cvt.u64.u32 	%rd87, %r73;
	cvt.u64.u32 	%rd88, %r5;
	add.s64 	%rd89, %rd88, %rd87;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd4, %rd90;
	ld.global.nc.f32 	%f87, [%rd91+8192];
	mul.wide.u32 	%rd92, %r76, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.nc.f32 	%f88, [%rd93];
	mul.rn.f32 	%f89, %f88, 0fB8272F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB70_10:
	or.b32  	%r77, %r4, 2049;
	setp.lt.u32 	%p7, %r77, %r3;
	@%p7 bra 	LBB70_19;
	bra.uni 	LBB70_11;
LBB70_19:
	or.b32  	%r78, %r5, 2049;
	mul.lo.s32 	%r79, %r2, 25088;
	add.s32 	%r80, %r78, %r79;
	mul.wide.u32 	%rd94, %r80, 1402438301;
	shr.u64 	%rd95, %rd94, 45;
	cvt.u32.u64 	%r81, %rd95;
	and.b32  	%r82, %r81, 31;
	cvt.u64.u32 	%rd96, %r79;
	cvt.u64.u32 	%rd97, %r5;
	add.s64 	%rd98, %rd97, %rd96;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd100, %rd4, %rd99;
	ld.global.nc.f32 	%f92, [%rd100+8196];
	mul.wide.u32 	%rd101, %r82, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.nc.f32 	%f93, [%rd102];
	mul.rn.f32 	%f94, %f93, 0fB8272F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB70_11:
	or.b32  	%r83, %r4, 3072;
	setp.lt.u32 	%p8, %r83, %r3;
	@%p8 bra 	LBB70_20;
	bra.uni 	LBB70_12;
LBB70_20:
	or.b32  	%r84, %r5, 3072;
	mul.lo.s32 	%r85, %r2, 25088;
	add.s32 	%r86, %r84, %r85;
	mul.wide.u32 	%rd103, %r86, 1402438301;
	shr.u64 	%rd104, %rd103, 45;
	cvt.u32.u64 	%r87, %rd104;
	and.b32  	%r88, %r87, 31;
	cvt.u64.u32 	%rd105, %r85;
	cvt.u64.u32 	%rd106, %r5;
	add.s64 	%rd107, %rd106, %rd105;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd4, %rd108;
	ld.global.nc.f32 	%f97, [%rd109+12288];
	mul.wide.u32 	%rd110, %r88, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.nc.f32 	%f98, [%rd111];
	mul.rn.f32 	%f99, %f98, 0fB8272F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB70_12:
	or.b32  	%r89, %r4, 3073;
	setp.lt.u32 	%p9, %r89, %r3;
	@%p9 bra 	LBB70_13;
	bra.uni 	LBB70_2;
LBB70_13:
	or.b32  	%r90, %r5, 3073;
	mul.lo.s32 	%r91, %r2, 25088;
	add.s32 	%r92, %r90, %r91;
	mul.wide.u32 	%rd112, %r92, 1402438301;
	shr.u64 	%rd113, %rd112, 45;
	cvt.u32.u64 	%r93, %rd113;
	and.b32  	%r94, %r93, 31;
	cvt.u64.u32 	%rd114, %r91;
	cvt.u64.u32 	%rd115, %r5;
	add.s64 	%rd116, %rd115, %rd114;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd118, %rd4, %rd117;
	ld.global.nc.f32 	%f102, [%rd118+12292];
	mul.wide.u32 	%rd119, %r94, 4;
	add.s64 	%rd120, %rd2, %rd119;
	ld.global.nc.f32 	%f103, [%rd120];
	mul.rn.f32 	%f104, %f103, 0fB8272F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB70_2;
LBB70_1:
	mul.lo.s32 	%r18, %r2, 25088;
	add.s32 	%r19, %r5, %r18;
	mul.wide.u32 	%rd13, %r19, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r20, %rd14;
	and.b32  	%r21, %r20, 31;
	mul.wide.u32 	%rd15, %r19, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f19, [%rd16];
	mul.wide.u32 	%rd17, %r21, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	mul.rn.f32 	%f21, %f20, 0f38272F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r22, %r5, 1;
	add.s32 	%r23, %r22, %r18;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	cvt.u64.u32 	%rd21, %r18;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f25, [%rd25+4];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f26, [%rd27];
	mul.rn.f32 	%f27, %f26, 0f38272F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r26, %r5, 1024;
	add.s32 	%r27, %r26, %r18;
	mul.wide.u32 	%rd28, %r27, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r28, %rd29;
	and.b32  	%r29, %r28, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd25+4096];
	mul.wide.u32 	%rd30, %r29, 4;
	add.s64 	%rd31, %rd2, %rd30;
	ld.global.nc.f32 	%f33, [%rd31];
	mul.rn.f32 	%f34, %f33, 0f38272F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r30, %r5, 1025;
	add.s32 	%r31, %r30, %r18;
	mul.wide.u32 	%rd32, %r31, 1402438301;
	shr.u64 	%rd33, %rd32, 45;
	cvt.u32.u64 	%r32, %rd33;
	and.b32  	%r33, %r32, 31;
	mul.wide.u32 	%rd34, %r33, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f38, [%rd35];
	mul.rn.f32 	%f39, %f38, 0f38272F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r34, %r5, 2048;
	add.s32 	%r35, %r34, %r18;
	mul.wide.u32 	%rd36, %r35, 1402438301;
	shr.u64 	%rd37, %rd36, 45;
	cvt.u32.u64 	%r36, %rd37;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd25+8192];
	mul.wide.u32 	%rd38, %r37, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f45, [%rd39];
	mul.rn.f32 	%f46, %f45, 0f38272F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r38, %r5, 2049;
	add.s32 	%r39, %r38, %r18;
	mul.wide.u32 	%rd40, %r39, 1402438301;
	shr.u64 	%rd41, %rd40, 45;
	cvt.u32.u64 	%r40, %rd41;
	and.b32  	%r41, %r40, 31;
	mul.wide.u32 	%rd42, %r41, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f50, [%rd43];
	mul.rn.f32 	%f51, %f50, 0f38272F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r42, %r5, 3072;
	add.s32 	%r43, %r42, %r18;
	mul.wide.u32 	%rd44, %r43, 1402438301;
	shr.u64 	%rd45, %rd44, 45;
	cvt.u32.u64 	%r44, %rd45;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd25+12288];
	mul.wide.u32 	%rd46, %r45, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.nc.f32 	%f57, [%rd47];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r46, %r5, 3073;
	add.s32 	%r47, %r46, %r18;
	mul.wide.u32 	%rd48, %r47, 1402438301;
	shr.u64 	%rd49, %rd48, 45;
	cvt.u32.u64 	%r48, %rd49;
	and.b32  	%r49, %r48, 31;
	mul.wide.u32 	%rd50, %r49, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.nc.f32 	%f62, [%rd51];
	mul.rn.f32 	%f63, %f62, 0f38272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB70_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd123, shared_cache_041;
	@%p10 bra 	LBB70_21;
	bra.uni 	LBB70_3;
LBB70_21:
	mul.wide.u32 	%rd122, %r7, 4;
	add.s64 	%rd6, %rd123, %rd122;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB70_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB70_22;
	bra.uni 	LBB70_4;
LBB70_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd124, %r6, 4;
	add.s64 	%rd7, %rd123, %rd124;
	cvta.shared.u64 	%rd126, %rd7;
	mov.u32 	%r95, 0;
	st.local.u32 	[%rd3], %r95;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd128, %rd126, %rd10, %p12;
	ld.f32 	%f116, [%rd128];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd128], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB70_4;
	mul.wide.u32 	%rd121, %r2, 4;
	add.s64 	%rd5, %rd1, %rd121;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB70_4:
	ret;

}
	// .globl	fusion_737
.visible .entry fusion_737(
	.param .u64 fusion_737_param_0,
	.param .u64 fusion_737_param_1,
	.param .u64 fusion_737_param_2,
	.param .u64 fusion_737_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_737_param_0];
	ld.param.u64 	%rd2, [fusion_737_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_737_param_1];
	ld.param.u64 	%rd5, [fusion_737_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+6520512];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3309248], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_732
.visible .entry fusion_732(
	.param .u64 fusion_732_param_0,
	.param .u64 fusion_732_param_1,
	.param .u64 fusion_732_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_732_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 512;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+16384];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+32768];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+49152];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+65536];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+81920];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+98304];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+114688];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_042;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB72_2;
	bra.uni 	LBB72_1;
LBB72_2:
	ld.param.u64 	%rd3, [fusion_732_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB72_1:
	ret;

}
	// .globl	fusion_832
.visible .entry fusion_832(
	.param .u64 fusion_832_param_0,
	.param .u64 fusion_832_param_1,
	.param .u64 fusion_832_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot73[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot73;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_832_param_0];
	ld.param.u64 	%rd7, [fusion_832_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 512;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+512];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+32768];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+33280];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+65536];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+66048];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+98304];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+98816];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB73_3;
	bra.uni 	LBB73_1;
LBB73_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_043], %f1;
LBB73_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_043;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	@%p1 bra 	LBB73_4;
	bra.uni 	LBB73_2;
LBB73_4:
	ld.param.u64 	%rd5, [fusion_832_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 1736704;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB73_2:
	ret;

}
	// .globl	fusion_729
.visible .entry fusion_729(
	.param .u64 fusion_729_param_0,
	.param .u64 fusion_729_param_1,
	.param .u64 fusion_729_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_729_param_0];
	ld.param.u64 	%rd2, [fusion_729_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_729_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+1736704];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 512;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 512;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 512;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 512;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+1605632], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_728
.visible .entry fusion_728(
	.param .u64 fusion_728_param_0,
	.param .u64 fusion_728_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot75[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<37>;

	mov.u64 	%SPL, __local_depot75;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_728_param_1];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB75_6;
	bra.uni 	LBB75_1;
LBB75_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB75_15;
	bra.uni 	LBB75_7;
LBB75_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd22, %r18, 4;
	add.s64 	%rd8, %rd1, %rd22;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB75_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd23, %r10;
	cvt.u64.u32 	%rd24, %r5;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd9, %rd1, %rd26;
	@%p3 bra 	LBB75_16;
	bra.uni 	LBB75_8;
LBB75_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB75_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB75_17;
	bra.uni 	LBB75_9;
LBB75_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB75_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB75_18;
	bra.uni 	LBB75_10;
LBB75_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB75_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB75_19;
	bra.uni 	LBB75_11;
LBB75_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB75_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB75_20;
	bra.uni 	LBB75_12;
LBB75_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB75_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB75_21;
	bra.uni 	LBB75_13;
LBB75_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB75_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB75_14;
	bra.uni 	LBB75_3;
LBB75_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB75_2;
LBB75_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd15, %r16, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd17, %r15;
	cvt.u64.u32 	%rd18, %r5;
	add.s64 	%rd19, %rd18, %rd17;
	shl.b64 	%rd20, %rd19, 2;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f22, [%rd21+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd21+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd21+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd21+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB75_2:
	mul.wide.u32 	%rd27, %r28, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f41, [%rd28];
	add.rn.f32 	%f66, %f66, %f41;
LBB75_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd31, shared_cache_044;
	@%p10 bra 	LBB75_22;
	bra.uni 	LBB75_4;
LBB75_22:
	mul.wide.u32 	%rd30, %r8, 4;
	add.s64 	%rd6, %rd31, %rd30;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB75_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB75_23;
	bra.uni 	LBB75_5;
LBB75_23:
	add.u64 	%rd14, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd32, %r7, 4;
	add.s64 	%rd11, %rd31, %rd32;
	cvta.shared.u64 	%rd34, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd3], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd36, %rd34, %rd14, %p12;
	ld.f32 	%f51, [%rd36];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd36], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB75_5;
	ld.param.u64 	%rd12, [fusion_728_param_0];
	cvta.to.global.u64 	%rd2, %rd12;
	mul.wide.u32 	%rd29, %r2, 4;
	add.s64 	%rd5, %rd2, %rd29;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB75_5:
	ret;

}
	// .globl	fusion_726
.visible .entry fusion_726(
	.param .u64 fusion_726_param_0,
	.param .u64 fusion_726_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot76[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<127>;

	mov.u64 	%SPL, __local_depot76;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_726_param_0];
	ld.param.u64 	%rd9, [fusion_726_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB76_5;
	bra.uni 	LBB76_1;
LBB76_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB76_14;
	bra.uni 	LBB76_6;
LBB76_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd50, %r43, 1402438301;
	shr.u64 	%rd51, %rd50, 44;
	cvt.u32.u64 	%r44, %rd51;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd52, %r43, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f67, [%rd53];
	mul.wide.u32 	%rd54, %r45, 4;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.nc.f32 	%f68, [%rd55];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB76_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB76_15;
	bra.uni 	LBB76_7;
LBB76_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd56, %r49, 1402438301;
	shr.u64 	%rd57, %rd56, 44;
	cvt.u32.u64 	%r50, %rd57;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd58, %r48;
	cvt.u64.u32 	%rd59, %r5;
	add.s64 	%rd60, %rd59, %rd58;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f72, [%rd62+4];
	mul.wide.u32 	%rd63, %r51, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.nc.f32 	%f73, [%rd64];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB76_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB76_16;
	bra.uni 	LBB76_8;
LBB76_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd65, %r55, 1402438301;
	shr.u64 	%rd66, %rd65, 44;
	cvt.u32.u64 	%r56, %rd66;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd67, %r54;
	cvt.u64.u32 	%rd68, %r5;
	add.s64 	%rd69, %rd68, %rd67;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f77, [%rd71+4096];
	mul.wide.u32 	%rd72, %r57, 4;
	add.s64 	%rd73, %rd2, %rd72;
	ld.global.nc.f32 	%f78, [%rd73];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB76_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB76_17;
	bra.uni 	LBB76_9;
LBB76_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd74, %r61, 1402438301;
	shr.u64 	%rd75, %rd74, 44;
	cvt.u32.u64 	%r62, %rd75;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd76, %r60;
	cvt.u64.u32 	%rd77, %r5;
	add.s64 	%rd78, %rd77, %rd76;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f82, [%rd80+4100];
	mul.wide.u32 	%rd81, %r63, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.nc.f32 	%f83, [%rd82];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB76_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB76_18;
	bra.uni 	LBB76_10;
LBB76_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd83, %r67, 1402438301;
	shr.u64 	%rd84, %rd83, 44;
	cvt.u32.u64 	%r68, %rd84;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd85, %r66;
	cvt.u64.u32 	%rd86, %r5;
	add.s64 	%rd87, %rd86, %rd85;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd89, %rd1, %rd88;
	ld.global.nc.f32 	%f87, [%rd89+8192];
	mul.wide.u32 	%rd90, %r69, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.nc.f32 	%f88, [%rd91];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB76_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB76_19;
	bra.uni 	LBB76_11;
LBB76_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd92, %r73, 1402438301;
	shr.u64 	%rd93, %rd92, 44;
	cvt.u32.u64 	%r74, %rd93;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd94, %r72;
	cvt.u64.u32 	%rd95, %r5;
	add.s64 	%rd96, %rd95, %rd94;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd98, %rd1, %rd97;
	ld.global.nc.f32 	%f92, [%rd98+8196];
	mul.wide.u32 	%rd99, %r75, 4;
	add.s64 	%rd100, %rd2, %rd99;
	ld.global.nc.f32 	%f93, [%rd100];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB76_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB76_20;
	bra.uni 	LBB76_12;
LBB76_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd101, %r79, 1402438301;
	shr.u64 	%rd102, %rd101, 44;
	cvt.u32.u64 	%r80, %rd102;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd103, %r78;
	cvt.u64.u32 	%rd104, %r5;
	add.s64 	%rd105, %rd104, %rd103;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd107, %rd1, %rd106;
	ld.global.nc.f32 	%f97, [%rd107+12288];
	mul.wide.u32 	%rd108, %r81, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f98, [%rd109];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB76_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB76_13;
	bra.uni 	LBB76_2;
LBB76_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd110, %r85, 1402438301;
	shr.u64 	%rd111, %rd110, 44;
	cvt.u32.u64 	%r86, %rd111;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd112, %r84;
	cvt.u64.u32 	%rd113, %r5;
	add.s64 	%rd114, %rd113, %rd112;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd116, %rd1, %rd115;
	ld.global.nc.f32 	%f102, [%rd116+12292];
	mul.wide.u32 	%rd117, %r87, 4;
	add.s64 	%rd118, %rd2, %rd117;
	ld.global.nc.f32 	%f103, [%rd118];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB76_2;
LBB76_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd11, %r12, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r13, %rd12;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r14, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r11;
	cvt.u64.u32 	%rd20, %r5;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.nc.f32 	%f25, [%rd23+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f26, [%rd25];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd23+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f33, [%rd29];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 44;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f38, [%rd33];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 44;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd23+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f45, [%rd37];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd38, %r32, 1402438301;
	shr.u64 	%rd39, %rd38, 44;
	cvt.u32.u64 	%r33, %rd39;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd40, %r34, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f50, [%rd41];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd42, %r36, 1402438301;
	shr.u64 	%rd43, %rd42, 44;
	cvt.u32.u64 	%r37, %rd43;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd23+12288];
	mul.wide.u32 	%rd44, %r38, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f57, [%rd45];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd46, %r40, 1402438301;
	shr.u64 	%rd47, %rd46, 44;
	cvt.u32.u64 	%r41, %rd47;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd48, %r42, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f62, [%rd49];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB76_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd121, shared_cache_045;
	@%p10 bra 	LBB76_21;
	bra.uni 	LBB76_3;
LBB76_21:
	mul.wide.u32 	%rd120, %r7, 4;
	add.s64 	%rd6, %rd121, %rd120;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB76_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB76_22;
	bra.uni 	LBB76_4;
LBB76_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd122, %r6, 4;
	add.s64 	%rd7, %rd121, %rd122;
	cvta.shared.u64 	%rd124, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd3], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd126, %rd124, %rd10, %p12;
	ld.f32 	%f116, [%rd126];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd126], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB76_4;
	add.s64 	%rd4, %rd1, 1605632;
	mul.wide.u32 	%rd119, %r2, 4;
	add.s64 	%rd5, %rd4, %rd119;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB76_4:
	ret;

}
	// .globl	fusion_725
.visible .entry fusion_725(
	.param .u64 fusion_725_param_0,
	.param .u64 fusion_725_param_1,
	.param .u64 fusion_725_param_2,
	.param .u64 fusion_725_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<76>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 430592;
	@%p1 bra 	LBB77_2;
	bra.uni 	LBB77_1;
LBB77_2:
	ld.param.u64 	%rd8, [fusion_725_param_0];
	ld.param.u64 	%rd9, [fusion_725_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_725_param_1];
	ld.param.u64 	%rd11, [fusion_725_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 6520512;
	add.s64 	%rd6, %rd1, 1605632;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd12, %r19, 1307386003;
	shr.u64 	%rd13, %rd12, 40;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd14, %r20, -1925330167;
	shr.u64 	%rd15, %rd14, 37;
	cvt.u32.u64 	%r21, %rd15;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	or.b32  	%r23, %r1, 2;
	mul.wide.u32 	%rd16, %r23, -1925330167;
	shr.u64 	%rd17, %rd16, 37;
	cvt.u32.u64 	%r25, %rd17;
	mul.lo.s32 	%r26, %r25, 58;
	mul.wide.u32 	%rd18, %r25, -1925330167;
	shr.u64 	%rd19, %rd18, 37;
	cvt.u32.u64 	%r27, %rd19;
	mul.lo.s32 	%r28, %r27, 58;
	or.b32  	%r29, %r1, 3;
	mul.wide.u32 	%rd20, %r29, -1925330167;
	shr.u64 	%rd21, %rd20, 37;
	cvt.u32.u64 	%r31, %rd21;
	mul.wide.u32 	%rd22, %r31, -1925330167;
	shr.u64 	%rd23, %rd22, 37;
	cvt.u32.u64 	%r33, %rd23;
	mul.wide.u32 	%rd24, %r1, -1925330167;
	shr.u64 	%rd25, %rd24, 37;
	cvt.u32.u64 	%r36, %rd25;
	cvt.u16.u64 	%rs1, %rd25;
	mul.wide.u16 	%r37, %rs1, 18079;
	shr.u32 	%r38, %r37, 20;
	cvt.u16.u32 	%rs2, %r38;
	mul.lo.s16 	%rs3, %rs2, 58;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r39, %rs4;
	mul.lo.s32 	%r40, %r36, 58;
	add.s32 	%r8, %r39, -1;
	setp.lt.u32 	%p2, %r8, 56;
	not.b32 	%r41, %r40;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p3, %r9, 56;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 2, 5;
	and.b32  	%r55, %r2, 127;
	mul.wide.u32 	%rd75, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB77_7;
	bra.uni 	LBB77_3;
LBB77_7:
	mul.wide.u32 	%rd26, %r55, 12544;
	add.s64 	%rd27, %rd1, %rd26;
	add.s64 	%rd29, %rd27, %rd75;
	mul.wide.u32 	%rd30, %r9, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f10, [%rd31];
	mul.wide.u32 	%rd32, %r55, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f11, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd6, %rd34;
	ld.global.nc.f32 	%f12, [%rd35];
	mul.rn.f32 	%f13, %f12, 0f38A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f18, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f19, [%rd37];
	mul.rn.f32 	%f20, %f19, 0f38A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB77_3:
	mul.lo.s32 	%r32, %r31, 58;
	mul.lo.s32 	%r34, %r33, 58;
	sub.s32 	%r4, %r23, %r26;
	sub.s32 	%r5, %r25, %r28;
	mul.wide.u32 	%rd38, %r1, 4;
	add.s64 	%rd7, %rd5, %rd38;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 56;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB77_8;
	bra.uni 	LBB77_4;
LBB77_8:
	mul.wide.u32 	%rd39, %r55, 12544;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd42, %rd40, %rd75;
	mul.wide.u32 	%rd43, %r10, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f25, [%rd44];
	mul.wide.u32 	%rd45, %r55, 4;
	add.s64 	%rd46, %rd2, %rd45;
	ld.global.nc.f32 	%f26, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd6, %rd47;
	ld.global.nc.f32 	%f27, [%rd48];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd49, %rd3, %rd45;
	ld.global.nc.f32 	%f33, [%rd49];
	add.s64 	%rd50, %rd4, %rd47;
	ld.global.nc.f32 	%f34, [%rd50];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB77_4:
	sub.s32 	%r6, %r29, %r32;
	sub.s32 	%r7, %r31, %r34;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 56;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB77_9;
	bra.uni 	LBB77_5;
LBB77_9:
	mul.wide.u32 	%rd51, %r55, 12544;
	add.s64 	%rd52, %rd1, %rd51;
	mul.wide.u32 	%rd53, %r11, 224;
	add.s64 	%rd54, %rd52, %rd53;
	mul.wide.u32 	%rd55, %r12, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f40, [%rd56];
	mul.wide.u32 	%rd57, %r55, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.nc.f32 	%f41, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd6, %rd59;
	ld.global.nc.f32 	%f42, [%rd60];
	mul.rn.f32 	%f43, %f42, 0f38A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd61, %rd3, %rd57;
	ld.global.nc.f32 	%f48, [%rd61];
	add.s64 	%rd62, %rd4, %rd59;
	ld.global.nc.f32 	%f49, [%rd62];
	mul.rn.f32 	%f50, %f49, 0f38A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB77_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 56;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB77_10;
	bra.uni 	LBB77_6;
LBB77_10:
	mul.wide.u32 	%rd63, %r55, 12544;
	add.s64 	%rd64, %rd1, %rd63;
	mul.wide.u32 	%rd65, %r13, 224;
	add.s64 	%rd66, %rd64, %rd65;
	mul.wide.u32 	%rd67, %r14, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f55, [%rd68];
	mul.wide.u32 	%rd69, %r55, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f56, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd6, %rd71;
	ld.global.nc.f32 	%f57, [%rd72];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd73, %rd3, %rd69;
	ld.global.nc.f32 	%f63, [%rd73];
	add.s64 	%rd74, %rd4, %rd71;
	ld.global.nc.f32 	%f64, [%rd74];
	mul.rn.f32 	%f65, %f64, 0f38A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB77_6:
	st.global.f32 	[%rd7+12], %f72;
LBB77_1:
	ret;

}
	// .globl	fusion_724
.visible .entry fusion_724(
	.param .u64 fusion_724_param_0,
	.param .u64 fusion_724_param_1,
	.param .u64 fusion_724_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_724_param_0];
	ld.param.u64 	%rd6, [fusion_724_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB78_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 96;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 2;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 196608;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 65536;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 512;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 96;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 2;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 196608;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 65536;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 512;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 96;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 2;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 196608;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 65536;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 512;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 38;
	@%p1 bra 	LBB78_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_046;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB78_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB78_4:
	ret;

}
	// .globl	fusion_723
.visible .entry fusion_723(
	.param .u64 fusion_723_param_0,
	.param .u64 fusion_723_param_1,
	.param .u64 fusion_723_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_723_param_0];
	ld.param.u64 	%rd2, [fusion_723_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_723_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 40;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 196608;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 65536;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 512;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3A638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 196608;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 65536;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 512;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 196608;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 65536;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 512;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 196608;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 65536;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 512;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+8242880], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_722
.visible .entry fusion_722(
	.param .u64 fusion_722_param_0,
	.param .u64 fusion_722_param_1
)
.reqntid 160, 1, 1
{
	.local .align 4 .b8 	__local_depot80[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot80;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_722_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8242880;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1152;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd17+4];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1280];
	mul.rn.f32 	%f13, %f11, %f11;
	add.rn.f32 	%f14, %f10, %f13;
	mul.rn.f32 	%f15, %f12, %f12;
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+2560];
	mul.rn.f32 	%f19, %f17, %f17;
	add.rn.f32 	%f20, %f16, %f19;
	mul.rn.f32 	%f21, %f18, %f18;
	add.rn.f32 	%f49, %f20, %f21;
	setp.lt.u32 	%p1, %r1, 96;
	@%p1 bra 	LBB80_4;
	bra.uni 	LBB80_1;
LBB80_4:
	ld.global.nc.v2.f32 	{%f22, %f23}, [%rd3+3840];
	mul.rn.f32 	%f24, %f22, %f22;
	add.rn.f32 	%f25, %f49, %f24;
	mul.rn.f32 	%f26, %f23, %f23;
	add.rn.f32 	%f49, %f25, %f26;
LBB80_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_047;
	@%p2 bra 	LBB80_5;
	bra.uni 	LBB80_2;
LBB80_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f34, %f35;
	st.shared.f32 	[%rd5], %f3;
LBB80_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB80_6;
	bra.uni 	LBB80_3;
LBB80_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 5;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB80_3;
	ld.param.u64 	%rd7, [fusion_722_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd6];
	atom.global.add.f32 	%f48, [%rd4], %f47;
LBB80_3:
	ret;

}
	// .globl	fusion_721
.visible .entry fusion_721(
	.param .u64 fusion_721_param_0,
	.param .u64 fusion_721_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_721_param_0];
	ld.param.u64 	%rd2, [fusion_721_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+8242880];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+8242880], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_720
.visible .entry fusion_720(
	.param .u64 fusion_720_param_0,
	.param .u64 fusion_720_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot82[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot82;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_720_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8832704;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB82_4;
	bra.uni 	LBB82_1;
LBB82_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB82_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_048;
	@%p2 bra 	LBB82_5;
	bra.uni 	LBB82_2;
LBB82_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB82_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB82_6;
	bra.uni 	LBB82_3;
LBB82_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB82_3;
	ld.param.u64 	%rd7, [fusion_720_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB82_3:
	ret;

}
	// .globl	fusion_718
.visible .entry fusion_718(
	.param .u64 fusion_718_param_0,
	.param .u64 fusion_718_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot83[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot83;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_718_param_0];
	ld.param.u64 	%rd9, [fusion_718_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 8832704;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB83_4;
	bra.uni 	LBB83_1;
LBB83_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB83_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_049;
	@%p2 bra 	LBB83_5;
	bra.uni 	LBB83_2;
LBB83_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB83_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB83_6;
	bra.uni 	LBB83_3;
LBB83_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB83_3;
	add.s64 	%rd3, %rd10, 2007040;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB83_3:
	ret;

}
	// .globl	fusion_717
.visible .entry fusion_717(
	.param .u64 fusion_717_param_0,
	.param .u64 fusion_717_param_1,
	.param .u64 fusion_717_param_2,
	.param .u64 fusion_717_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_717_param_0];
	ld.param.u64 	%rd2, [fusion_717_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_717_param_1];
	ld.param.u64 	%rd5, [fusion_717_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 127;
	shr.u64 	%rd11, %rd9, 42;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+8832704];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+2007040];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1605632], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_716
.visible .entry fusion_716(
	.param .u64 fusion_716_param_0,
	.param .u64 fusion_716_param_1,
	.param .u64 fusion_716_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_716_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_050;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f9;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f10, [%rd18];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f1, %f18, %f19;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB85_2;
	bra.uni 	LBB85_1;
LBB85_2:
	ld.param.u64 	%rd3, [fusion_716_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f20, [%rd1], %f1;
LBB85_1:
	ret;

}
	// .globl	fusion_833
.visible .entry fusion_833(
	.param .u64 fusion_833_param_0,
	.param .u64 fusion_833_param_1,
	.param .u64 fusion_833_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot86[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot86;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_833_param_0];
	ld.param.u64 	%rd7, [fusion_833_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 2048;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB86_3;
	bra.uni 	LBB86_1;
LBB86_3:
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[shared_cache_051], %f1;
LBB86_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_051;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f29, [%rd21];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd21], %f39;
	@%p1 bra 	LBB86_4;
	bra.uni 	LBB86_2;
LBB86_4:
	ld.param.u64 	%rd5, [fusion_833_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 2269184;
	ld.shared.f32 	%f40, [%rd3];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB86_2:
	ret;

}
	// .globl	fusion_713
.visible .entry fusion_713(
	.param .u64 fusion_713_param_0,
	.param .u64 fusion_713_param_1,
	.param .u64 fusion_713_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_713_param_0];
	ld.param.u64 	%rd2, [fusion_713_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_713_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 7;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 127;
	and.b32  	%r11, %r8, 126;
	and.b32  	%r12, %r7, 125;
	and.b32  	%r13, %r4, 124;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+2269184];
	mul.rn.f32 	%f2, %f1, 0f3C000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+2007040], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_736
.visible .entry fusion_736(
	.param .u64 fusion_736_param_0,
	.param .u64 fusion_736_param_1,
	.param .u64 fusion_736_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_736_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+262144];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+327680];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+393216];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+458752];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_052;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB88_2;
	bra.uni 	LBB88_1;
LBB88_2:
	ld.param.u64 	%rd3, [fusion_736_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB88_1:
	ret;

}
	// .globl	fusion_831
.visible .entry fusion_831(
	.param .u64 fusion_831_param_0,
	.param .u64 fusion_831_param_1,
	.param .u64 fusion_831_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot89[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot89;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_831_param_0];
	ld.param.u64 	%rd7, [fusion_831_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 2048;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+262144];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+264192];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+393216];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+395264];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB89_3;
	bra.uni 	LBB89_1;
LBB89_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_053], %f1;
LBB89_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_053;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	@%p1 bra 	LBB89_4;
	bra.uni 	LBB89_2;
LBB89_4:
	ld.param.u64 	%rd5, [fusion_831_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 2129920;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB89_2:
	ret;

}
	// .globl	fusion_733
.visible .entry fusion_733(
	.param .u64 fusion_733_param_0,
	.param .u64 fusion_733_param_1,
	.param .u64 fusion_733_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_733_param_0];
	ld.param.u64 	%rd2, [fusion_733_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_733_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+2129920];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+1605632], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_6544
.visible .entry add_6544(
	.param .u64 add_6544_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 401408;
	@%p1 bra 	LBB91_2;
	bra.uni 	LBB91_1;
LBB91_2:
	ld.param.u64 	%rd2, [add_6544_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+6520512];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+1639936], {%f9, %f10, %f11, %f12};
LBB91_1:
	ret;

}
	// .globl	fusion_712
.visible .entry fusion_712(
	.param .u64 fusion_712_param_0,
	.param .u64 fusion_712_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot92[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<38>;

	mov.u64 	%SPL, __local_depot92;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_712_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB92_6;
	bra.uni 	LBB92_1;
LBB92_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB92_15;
	bra.uni 	LBB92_7;
LBB92_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd8, %rd3, %rd23;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB92_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd24, %r10;
	cvt.u64.u32 	%rd25, %r5;
	add.s64 	%rd26, %rd25, %rd24;
	shl.b64 	%rd27, %rd26, 2;
	add.s64 	%rd9, %rd3, %rd27;
	@%p3 bra 	LBB92_16;
	bra.uni 	LBB92_8;
LBB92_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB92_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB92_17;
	bra.uni 	LBB92_9;
LBB92_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB92_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB92_18;
	bra.uni 	LBB92_10;
LBB92_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB92_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB92_19;
	bra.uni 	LBB92_11;
LBB92_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB92_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB92_20;
	bra.uni 	LBB92_12;
LBB92_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB92_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB92_21;
	bra.uni 	LBB92_13;
LBB92_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB92_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB92_14;
	bra.uni 	LBB92_3;
LBB92_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB92_2;
LBB92_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd18, %r15;
	cvt.u64.u32 	%rd19, %r5;
	add.s64 	%rd20, %rd19, %rd18;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f22, [%rd22+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd22+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd22+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd22+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB92_2:
	mul.wide.u32 	%rd28, %r28, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.f32 	%f41, [%rd29];
	add.rn.f32 	%f66, %f66, %f41;
LBB92_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd32, shared_cache_054;
	@%p10 bra 	LBB92_22;
	bra.uni 	LBB92_4;
LBB92_22:
	mul.wide.u32 	%rd31, %r8, 4;
	add.s64 	%rd6, %rd32, %rd31;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB92_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB92_23;
	bra.uni 	LBB92_5;
LBB92_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd33, %r7, 4;
	add.s64 	%rd11, %rd32, %rd33;
	cvta.shared.u64 	%rd35, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd2], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd37, %rd35, %rd15, %p12;
	ld.f32 	%f51, [%rd37];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd37], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB92_5;
	ld.param.u64 	%rd12, [fusion_712_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd30, %r2, 4;
	add.s64 	%rd5, %rd1, %rd30;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB92_5:
	ret;

}
	// .globl	fusion_710
.visible .entry fusion_710(
	.param .u64 fusion_710_param_0,
	.param .u64 fusion_710_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot93[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<128>;

	mov.u64 	%SPL, __local_depot93;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_710_param_0];
	ld.param.u64 	%rd9, [fusion_710_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB93_5;
	bra.uni 	LBB93_1;
LBB93_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB93_14;
	bra.uni 	LBB93_6;
LBB93_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd51, %r43, 1402438301;
	shr.u64 	%rd52, %rd51, 44;
	cvt.u32.u64 	%r44, %rd52;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd53, %r43, 4;
	add.s64 	%rd54, %rd4, %rd53;
	ld.global.nc.f32 	%f67, [%rd54];
	mul.wide.u32 	%rd55, %r45, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f68, [%rd56];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB93_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB93_15;
	bra.uni 	LBB93_7;
LBB93_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd57, %r49, 1402438301;
	shr.u64 	%rd58, %rd57, 44;
	cvt.u32.u64 	%r50, %rd58;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd59, %r48;
	cvt.u64.u32 	%rd60, %r5;
	add.s64 	%rd61, %rd60, %rd59;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd4, %rd62;
	ld.global.nc.f32 	%f72, [%rd63+4];
	mul.wide.u32 	%rd64, %r51, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f73, [%rd65];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB93_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB93_16;
	bra.uni 	LBB93_8;
LBB93_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd66, %r55, 1402438301;
	shr.u64 	%rd67, %rd66, 44;
	cvt.u32.u64 	%r56, %rd67;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd68, %r54;
	cvt.u64.u32 	%rd69, %r5;
	add.s64 	%rd70, %rd69, %rd68;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd4, %rd71;
	ld.global.nc.f32 	%f77, [%rd72+4096];
	mul.wide.u32 	%rd73, %r57, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f78, [%rd74];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB93_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB93_17;
	bra.uni 	LBB93_9;
LBB93_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd75, %r61, 1402438301;
	shr.u64 	%rd76, %rd75, 44;
	cvt.u32.u64 	%r62, %rd76;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd77, %r60;
	cvt.u64.u32 	%rd78, %r5;
	add.s64 	%rd79, %rd78, %rd77;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd81, %rd4, %rd80;
	ld.global.nc.f32 	%f82, [%rd81+4100];
	mul.wide.u32 	%rd82, %r63, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.nc.f32 	%f83, [%rd83];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB93_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB93_18;
	bra.uni 	LBB93_10;
LBB93_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd84, %r67, 1402438301;
	shr.u64 	%rd85, %rd84, 44;
	cvt.u32.u64 	%r68, %rd85;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd86, %r66;
	cvt.u64.u32 	%rd87, %r5;
	add.s64 	%rd88, %rd87, %rd86;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd4, %rd89;
	ld.global.nc.f32 	%f87, [%rd90+8192];
	mul.wide.u32 	%rd91, %r69, 4;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.nc.f32 	%f88, [%rd92];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB93_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB93_19;
	bra.uni 	LBB93_11;
LBB93_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd93, %r73, 1402438301;
	shr.u64 	%rd94, %rd93, 44;
	cvt.u32.u64 	%r74, %rd94;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd95, %r72;
	cvt.u64.u32 	%rd96, %r5;
	add.s64 	%rd97, %rd96, %rd95;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd99, %rd4, %rd98;
	ld.global.nc.f32 	%f92, [%rd99+8196];
	mul.wide.u32 	%rd100, %r75, 4;
	add.s64 	%rd101, %rd1, %rd100;
	ld.global.nc.f32 	%f93, [%rd101];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB93_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB93_20;
	bra.uni 	LBB93_12;
LBB93_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd102, %r79, 1402438301;
	shr.u64 	%rd103, %rd102, 44;
	cvt.u32.u64 	%r80, %rd103;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd104, %r78;
	cvt.u64.u32 	%rd105, %r5;
	add.s64 	%rd106, %rd105, %rd104;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd4, %rd107;
	ld.global.nc.f32 	%f97, [%rd108+12288];
	mul.wide.u32 	%rd109, %r81, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.global.nc.f32 	%f98, [%rd110];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB93_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB93_13;
	bra.uni 	LBB93_2;
LBB93_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd111, %r85, 1402438301;
	shr.u64 	%rd112, %rd111, 44;
	cvt.u32.u64 	%r86, %rd112;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd113, %r84;
	cvt.u64.u32 	%rd114, %r5;
	add.s64 	%rd115, %rd114, %rd113;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd4, %rd116;
	ld.global.nc.f32 	%f102, [%rd117+12292];
	mul.wide.u32 	%rd118, %r87, 4;
	add.s64 	%rd119, %rd1, %rd118;
	ld.global.nc.f32 	%f103, [%rd119];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB93_2;
LBB93_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r11;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f25, [%rd24+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f26, [%rd26];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd24+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f33, [%rd30];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 44;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f38, [%rd34];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd24+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f45, [%rd38];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd39, %r32, 1402438301;
	shr.u64 	%rd40, %rd39, 44;
	cvt.u32.u64 	%r33, %rd40;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd41, %r34, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f50, [%rd42];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd43, %r36, 1402438301;
	shr.u64 	%rd44, %rd43, 44;
	cvt.u32.u64 	%r37, %rd44;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd24+12288];
	mul.wide.u32 	%rd45, %r38, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f57, [%rd46];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd47, %r40, 1402438301;
	shr.u64 	%rd48, %rd47, 44;
	cvt.u32.u64 	%r41, %rd48;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd49, %r42, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f62, [%rd50];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB93_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd122, shared_cache_055;
	@%p10 bra 	LBB93_21;
	bra.uni 	LBB93_3;
LBB93_21:
	mul.wide.u32 	%rd121, %r7, 4;
	add.s64 	%rd6, %rd122, %rd121;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB93_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB93_22;
	bra.uni 	LBB93_4;
LBB93_22:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd123, %r6, 4;
	add.s64 	%rd7, %rd122, %rd123;
	cvta.shared.u64 	%rd125, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd2], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd127, %rd125, %rd11, %p12;
	ld.f32 	%f116, [%rd127];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd127], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB93_4;
	add.s64 	%rd3, %rd10, 1605632;
	mul.wide.u32 	%rd120, %r2, 4;
	add.s64 	%rd5, %rd3, %rd120;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB93_4:
	ret;

}
	// .globl	fusion_709
.visible .entry fusion_709(
	.param .u64 fusion_709_param_0,
	.param .u64 fusion_709_param_1,
	.param .u64 fusion_709_param_2,
	.param .u64 fusion_709_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_709_param_0];
	ld.param.u64 	%rd2, [fusion_709_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_709_param_1];
	ld.param.u64 	%rd5, [fusion_709_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+1639936];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+1605632];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_708
.visible .entry fusion_708(
	.param .u64 fusion_708_param_0,
	.param .u64 fusion_708_param_1,
	.param .u64 fusion_708_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_708_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 512;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+16384];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+32768];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+49152];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+65536];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+81920];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+98304];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+114688];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+131072];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+147456];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+163840];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+180224];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+196608];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+212992];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+229376];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+245760];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_056;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB95_2;
	bra.uni 	LBB95_1;
LBB95_2:
	ld.param.u64 	%rd3, [fusion_708_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB95_1:
	ret;

}
	// .globl	fusion_834
.visible .entry fusion_834(
	.param .u64 fusion_834_param_0,
	.param .u64 fusion_834_param_1,
	.param .u64 fusion_834_param_2
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot96[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot96;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_834_param_0];
	ld.param.u64 	%rd8, [fusion_834_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 512;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+512];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+65536];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+66048];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+131072];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+131584];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+196608];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+197120];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_057;
	@%p1 bra 	LBB96_3;
	bra.uni 	LBB96_1;
LBB96_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB96_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB96_4;
	bra.uni 	LBB96_2;
LBB96_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB96_2;
	ld.param.u64 	%rd6, [fusion_834_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 1605632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB96_2:
	ret;

}
	// .globl	fusion_705
.visible .entry fusion_705(
	.param .u64 fusion_705_param_0,
	.param .u64 fusion_705_param_1,
	.param .u64 fusion_705_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_705_param_0];
	ld.param.u64 	%rd2, [fusion_705_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_705_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+1605632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 512;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 512;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 512;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 512;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_704
.visible .entry fusion_704(
	.param .u64 fusion_704_param_0,
	.param .u64 fusion_704_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot98[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot98;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_704_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB98_4;
	bra.uni 	LBB98_1;
LBB98_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB98_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_058;
	@%p2 bra 	LBB98_5;
	bra.uni 	LBB98_2;
LBB98_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB98_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB98_6;
	bra.uni 	LBB98_3;
LBB98_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB98_3;
	ld.param.u64 	%rd7, [fusion_704_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB98_3:
	ret;

}
	// .globl	fusion_702
.visible .entry fusion_702(
	.param .u64 fusion_702_param_0,
	.param .u64 fusion_702_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot99[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot99;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_702_param_0];
	ld.param.u64 	%rd9, [fusion_702_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB99_4;
	bra.uni 	LBB99_1;
LBB99_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB99_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_059;
	@%p2 bra 	LBB99_5;
	bra.uni 	LBB99_2;
LBB99_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB99_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB99_6;
	bra.uni 	LBB99_3;
LBB99_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB99_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB99_3:
	ret;

}
	// .globl	fusion_701
.visible .entry fusion_701(
	.param .u64 fusion_701_param_0,
	.param .u64 fusion_701_param_1,
	.param .u64 fusion_701_param_2,
	.param .u64 fusion_701_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 115200;
	@%p1 bra 	LBB100_2;
	bra.uni 	LBB100_1;
LBB100_2:
	ld.param.u64 	%rd8, [fusion_701_param_0];
	ld.param.u64 	%rd9, [fusion_701_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_701_param_1];
	ld.param.u64 	%rd12, [fusion_701_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3835392;
	add.s64 	%rd5, %rd10, 3646976;
	add.s64 	%rd6, %rd10, 3245568;
	mul.wide.u32 	%rd13, %r1, -1851608123;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd15, %r19, -2004318071;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	or.b32  	%r22, %r1, 2;
	mul.wide.u32 	%rd17, %r22, -2004318071;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r24, %rd18;
	mul.lo.s32 	%r25, %r24, 30;
	mul.wide.u32 	%rd19, %r24, -2004318071;
	shr.u64 	%rd20, %rd19, 36;
	cvt.u32.u64 	%r26, %rd20;
	mul.lo.s32 	%r27, %r26, 30;
	or.b32  	%r28, %r1, 3;
	mul.wide.u32 	%rd21, %r28, -2004318071;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r30, %rd22;
	mul.wide.u32 	%rd23, %r30, -2004318071;
	shr.u64 	%rd24, %rd23, 36;
	cvt.u32.u64 	%r32, %rd24;
	mul.wide.u32 	%rd25, %r1, -2004318071;
	shr.u64 	%rd26, %rd25, 36;
	cvt.u32.u64 	%r35, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r36, %rs1, -30583;
	shr.u32 	%r37, %r36, 20;
	cvt.u16.u32 	%rs2, %r37;
	mul.lo.s16 	%rs3, %rs2, 30;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r38, %rs4;
	mul.lo.s32 	%r39, %r35, 30;
	add.s32 	%r8, %r38, -1;
	setp.lt.u32 	%p2, %r8, 28;
	not.b32 	%r40, %r39;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p3, %r9, 28;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 2, 5;
	and.b32  	%r54, %r2, 127;
	mul.wide.u32 	%rd76, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB100_7;
	bra.uni 	LBB100_3;
LBB100_7:
	mul.wide.u32 	%rd27, %r54, 3136;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r54, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r53, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB100_3:
	mul.lo.s32 	%r31, %r30, 30;
	mul.lo.s32 	%r33, %r32, 30;
	sub.s32 	%r4, %r22, %r25;
	sub.s32 	%r5, %r24, %r27;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 28;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB100_8;
	bra.uni 	LBB100_4;
LBB100_8:
	mul.wide.u32 	%rd40, %r54, 3136;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r54, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r53, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB100_4:
	sub.s32 	%r6, %r28, %r31;
	sub.s32 	%r7, %r30, %r33;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 28;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB100_9;
	bra.uni 	LBB100_5;
LBB100_9:
	mul.wide.u32 	%rd52, %r54, 3136;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 112;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r54, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r53, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB100_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 28;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB100_10;
	bra.uni 	LBB100_6;
LBB100_10:
	mul.wide.u32 	%rd64, %r54, 3136;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 112;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r54, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r53, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB100_6:
	st.global.f32 	[%rd7+12], %f72;
LBB100_1:
	ret;

}
	// .globl	fusion_700
.visible .entry fusion_700(
	.param .u64 fusion_700_param_0,
	.param .u64 fusion_700_param_1,
	.param .u64 fusion_700_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_700_param_0];
	ld.param.u64 	%rd6, [fusion_700_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB101_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 96;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 2;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 196608;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 65536;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 512;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 96;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 2;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 196608;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 65536;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 512;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 96;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 2;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 196608;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 65536;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 512;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 38;
	@%p1 bra 	LBB101_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_060;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB101_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB101_4:
	ret;

}
	// .globl	fusion_699
.visible .entry fusion_699(
	.param .u64 fusion_699_param_0,
	.param .u64 fusion_699_param_1,
	.param .u64 fusion_699_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_699_param_0];
	ld.param.u64 	%rd2, [fusion_699_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_699_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 40;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 196608;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 65536;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 512;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3A638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 196608;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 65536;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 512;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 196608;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 65536;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 512;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 196608;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 65536;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 512;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+3245568], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_698
.visible .entry fusion_698(
	.param .u64 fusion_698_param_0,
	.param .u64 fusion_698_param_1
)
.reqntid 160, 1, 1
{
	.local .align 4 .b8 	__local_depot103[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot103;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_698_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1152;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd17+4];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1280];
	mul.rn.f32 	%f13, %f11, %f11;
	add.rn.f32 	%f14, %f10, %f13;
	mul.rn.f32 	%f15, %f12, %f12;
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+2560];
	mul.rn.f32 	%f19, %f17, %f17;
	add.rn.f32 	%f20, %f16, %f19;
	mul.rn.f32 	%f21, %f18, %f18;
	add.rn.f32 	%f49, %f20, %f21;
	setp.lt.u32 	%p1, %r1, 96;
	@%p1 bra 	LBB103_4;
	bra.uni 	LBB103_1;
LBB103_4:
	ld.global.nc.v2.f32 	{%f22, %f23}, [%rd3+3840];
	mul.rn.f32 	%f24, %f22, %f22;
	add.rn.f32 	%f25, %f49, %f24;
	mul.rn.f32 	%f26, %f23, %f23;
	add.rn.f32 	%f49, %f25, %f26;
LBB103_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_061;
	@%p2 bra 	LBB103_5;
	bra.uni 	LBB103_2;
LBB103_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f34, %f35;
	st.shared.f32 	[%rd5], %f3;
LBB103_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB103_6;
	bra.uni 	LBB103_3;
LBB103_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 5;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB103_3;
	ld.param.u64 	%rd7, [fusion_698_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd6];
	atom.global.add.f32 	%f48, [%rd4], %f47;
LBB103_3:
	ret;

}
	// .globl	fusion_697
.visible .entry fusion_697(
	.param .u64 fusion_697_param_0,
	.param .u64 fusion_697_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_697_param_0];
	ld.param.u64 	%rd2, [fusion_697_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+3245568];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+3245568], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_696
.visible .entry fusion_696(
	.param .u64 fusion_696_param_0,
	.param .u64 fusion_696_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot105[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot105;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_696_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB105_4;
	bra.uni 	LBB105_1;
LBB105_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB105_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_062;
	@%p2 bra 	LBB105_5;
	bra.uni 	LBB105_2;
LBB105_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB105_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB105_6;
	bra.uni 	LBB105_3;
LBB105_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB105_3;
	ld.param.u64 	%rd7, [fusion_696_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB105_3:
	ret;

}
	// .globl	fusion_694
.visible .entry fusion_694(
	.param .u64 fusion_694_param_0,
	.param .u64 fusion_694_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot106[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot106;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_694_param_0];
	ld.param.u64 	%rd9, [fusion_694_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB106_4;
	bra.uni 	LBB106_1;
LBB106_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB106_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_063;
	@%p2 bra 	LBB106_5;
	bra.uni 	LBB106_2;
LBB106_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB106_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB106_6;
	bra.uni 	LBB106_3;
LBB106_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB106_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB106_3:
	ret;

}
	// .globl	fusion_693
.visible .entry fusion_693(
	.param .u64 fusion_693_param_0,
	.param .u64 fusion_693_param_1,
	.param .u64 fusion_693_param_2,
	.param .u64 fusion_693_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_693_param_0];
	ld.param.u64 	%rd2, [fusion_693_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_693_param_1];
	ld.param.u64 	%rd5, [fusion_693_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 127;
	shr.u64 	%rd11, %rd9, 42;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4296192];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3646976];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3245568], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_692
.visible .entry fusion_692(
	.param .u64 fusion_692_param_0,
	.param .u64 fusion_692_param_1,
	.param .u64 fusion_692_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_692_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_064;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f9;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f10, [%rd18];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f1, %f18, %f19;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB108_2;
	bra.uni 	LBB108_1;
LBB108_2:
	ld.param.u64 	%rd3, [fusion_692_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f20, [%rd1], %f1;
LBB108_1:
	ret;

}
	// .globl	fusion_835
.visible .entry fusion_835(
	.param .u64 fusion_835_param_0,
	.param .u64 fusion_835_param_1,
	.param .u64 fusion_835_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot109[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot109;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_835_param_0];
	ld.param.u64 	%rd7, [fusion_835_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 2048;
	add.s64 	%rd12, %rd9, %rd11;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f2, [%rd14];
	add.s64 	%rd15, %rd8, %rd13;
	ld.global.nc.f32 	%f3, [%rd15];
	mul.rn.f32 	%f4, %f3, 0f3C000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB109_3;
	bra.uni 	LBB109_1;
LBB109_3:
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[shared_cache_065], %f1;
LBB109_1:
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r1, 4;
	mov.u64 	%rd17, shared_cache_065;
	add.s64 	%rd3, %rd17, %rd16;
	cvta.shared.u64 	%rd18, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd20, %rd18, %rd10, %p1;
	ld.f32 	%f29, [%rd20];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd20], %f39;
	@%p1 bra 	LBB109_4;
	bra.uni 	LBB109_2;
LBB109_4:
	ld.param.u64 	%rd5, [fusion_835_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd2, %rd6, %rd13;
	ld.shared.f32 	%f40, [%rd3];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB109_2:
	ret;

}
	// .globl	fusion_689
.visible .entry fusion_689(
	.param .u64 fusion_689_param_0,
	.param .u64 fusion_689_param_1,
	.param .u64 fusion_689_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_689_param_0];
	ld.param.u64 	%rd2, [fusion_689_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_689_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 7;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 127;
	and.b32  	%r11, %r8, 126;
	and.b32  	%r12, %r7, 125;
	and.b32  	%r13, %r4, 124;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3C000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd9;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_6748
.visible .entry add_6748(
	.param .u64 add_6748_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 401408;
	@%p1 bra 	LBB111_2;
	bra.uni 	LBB111_1;
LBB111_2:
	ld.param.u64 	%rd2, [add_6748_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+1639936];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+1639936], {%f9, %f10, %f11, %f12};
LBB111_1:
	ret;

}
	// .globl	fusion_688
.visible .entry fusion_688(
	.param .u64 fusion_688_param_0,
	.param .u64 fusion_688_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot112[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<38>;

	mov.u64 	%SPL, __local_depot112;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_688_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB112_6;
	bra.uni 	LBB112_1;
LBB112_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB112_15;
	bra.uni 	LBB112_7;
LBB112_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd8, %rd3, %rd23;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB112_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd24, %r10;
	cvt.u64.u32 	%rd25, %r5;
	add.s64 	%rd26, %rd25, %rd24;
	shl.b64 	%rd27, %rd26, 2;
	add.s64 	%rd9, %rd3, %rd27;
	@%p3 bra 	LBB112_16;
	bra.uni 	LBB112_8;
LBB112_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB112_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB112_17;
	bra.uni 	LBB112_9;
LBB112_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB112_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB112_18;
	bra.uni 	LBB112_10;
LBB112_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB112_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB112_19;
	bra.uni 	LBB112_11;
LBB112_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB112_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB112_20;
	bra.uni 	LBB112_12;
LBB112_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB112_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB112_21;
	bra.uni 	LBB112_13;
LBB112_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB112_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB112_14;
	bra.uni 	LBB112_3;
LBB112_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB112_2;
LBB112_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd18, %r15;
	cvt.u64.u32 	%rd19, %r5;
	add.s64 	%rd20, %rd19, %rd18;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f22, [%rd22+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd22+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd22+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd22+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB112_2:
	mul.wide.u32 	%rd28, %r28, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.f32 	%f41, [%rd29];
	add.rn.f32 	%f66, %f66, %f41;
LBB112_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd32, shared_cache_066;
	@%p10 bra 	LBB112_22;
	bra.uni 	LBB112_4;
LBB112_22:
	mul.wide.u32 	%rd31, %r8, 4;
	add.s64 	%rd6, %rd32, %rd31;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB112_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB112_23;
	bra.uni 	LBB112_5;
LBB112_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd33, %r7, 4;
	add.s64 	%rd11, %rd32, %rd33;
	cvta.shared.u64 	%rd35, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd2], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd37, %rd35, %rd15, %p12;
	ld.f32 	%f51, [%rd37];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd37], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB112_5;
	ld.param.u64 	%rd12, [fusion_688_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd30, %r2, 4;
	add.s64 	%rd5, %rd1, %rd30;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB112_5:
	ret;

}
	// .globl	fusion_686
.visible .entry fusion_686(
	.param .u64 fusion_686_param_0,
	.param .u64 fusion_686_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot113[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<128>;

	mov.u64 	%SPL, __local_depot113;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_686_param_0];
	ld.param.u64 	%rd9, [fusion_686_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB113_5;
	bra.uni 	LBB113_1;
LBB113_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB113_14;
	bra.uni 	LBB113_6;
LBB113_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd51, %r43, 1402438301;
	shr.u64 	%rd52, %rd51, 44;
	cvt.u32.u64 	%r44, %rd52;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd53, %r43, 4;
	add.s64 	%rd54, %rd4, %rd53;
	ld.global.nc.f32 	%f67, [%rd54];
	mul.wide.u32 	%rd55, %r45, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f68, [%rd56];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB113_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB113_15;
	bra.uni 	LBB113_7;
LBB113_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd57, %r49, 1402438301;
	shr.u64 	%rd58, %rd57, 44;
	cvt.u32.u64 	%r50, %rd58;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd59, %r48;
	cvt.u64.u32 	%rd60, %r5;
	add.s64 	%rd61, %rd60, %rd59;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd4, %rd62;
	ld.global.nc.f32 	%f72, [%rd63+4];
	mul.wide.u32 	%rd64, %r51, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f73, [%rd65];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB113_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB113_16;
	bra.uni 	LBB113_8;
LBB113_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd66, %r55, 1402438301;
	shr.u64 	%rd67, %rd66, 44;
	cvt.u32.u64 	%r56, %rd67;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd68, %r54;
	cvt.u64.u32 	%rd69, %r5;
	add.s64 	%rd70, %rd69, %rd68;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd4, %rd71;
	ld.global.nc.f32 	%f77, [%rd72+4096];
	mul.wide.u32 	%rd73, %r57, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f78, [%rd74];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB113_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB113_17;
	bra.uni 	LBB113_9;
LBB113_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd75, %r61, 1402438301;
	shr.u64 	%rd76, %rd75, 44;
	cvt.u32.u64 	%r62, %rd76;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd77, %r60;
	cvt.u64.u32 	%rd78, %r5;
	add.s64 	%rd79, %rd78, %rd77;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd81, %rd4, %rd80;
	ld.global.nc.f32 	%f82, [%rd81+4100];
	mul.wide.u32 	%rd82, %r63, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.nc.f32 	%f83, [%rd83];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB113_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB113_18;
	bra.uni 	LBB113_10;
LBB113_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd84, %r67, 1402438301;
	shr.u64 	%rd85, %rd84, 44;
	cvt.u32.u64 	%r68, %rd85;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd86, %r66;
	cvt.u64.u32 	%rd87, %r5;
	add.s64 	%rd88, %rd87, %rd86;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd4, %rd89;
	ld.global.nc.f32 	%f87, [%rd90+8192];
	mul.wide.u32 	%rd91, %r69, 4;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.nc.f32 	%f88, [%rd92];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB113_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB113_19;
	bra.uni 	LBB113_11;
LBB113_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd93, %r73, 1402438301;
	shr.u64 	%rd94, %rd93, 44;
	cvt.u32.u64 	%r74, %rd94;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd95, %r72;
	cvt.u64.u32 	%rd96, %r5;
	add.s64 	%rd97, %rd96, %rd95;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd99, %rd4, %rd98;
	ld.global.nc.f32 	%f92, [%rd99+8196];
	mul.wide.u32 	%rd100, %r75, 4;
	add.s64 	%rd101, %rd1, %rd100;
	ld.global.nc.f32 	%f93, [%rd101];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB113_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB113_20;
	bra.uni 	LBB113_12;
LBB113_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd102, %r79, 1402438301;
	shr.u64 	%rd103, %rd102, 44;
	cvt.u32.u64 	%r80, %rd103;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd104, %r78;
	cvt.u64.u32 	%rd105, %r5;
	add.s64 	%rd106, %rd105, %rd104;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd4, %rd107;
	ld.global.nc.f32 	%f97, [%rd108+12288];
	mul.wide.u32 	%rd109, %r81, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.global.nc.f32 	%f98, [%rd110];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB113_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB113_13;
	bra.uni 	LBB113_2;
LBB113_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd111, %r85, 1402438301;
	shr.u64 	%rd112, %rd111, 44;
	cvt.u32.u64 	%r86, %rd112;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd113, %r84;
	cvt.u64.u32 	%rd114, %r5;
	add.s64 	%rd115, %rd114, %rd113;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd4, %rd116;
	ld.global.nc.f32 	%f102, [%rd117+12292];
	mul.wide.u32 	%rd118, %r87, 4;
	add.s64 	%rd119, %rd1, %rd118;
	ld.global.nc.f32 	%f103, [%rd119];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB113_2;
LBB113_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r11;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f25, [%rd24+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f26, [%rd26];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd24+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f33, [%rd30];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 44;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f38, [%rd34];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd24+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f45, [%rd38];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd39, %r32, 1402438301;
	shr.u64 	%rd40, %rd39, 44;
	cvt.u32.u64 	%r33, %rd40;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd41, %r34, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f50, [%rd42];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd43, %r36, 1402438301;
	shr.u64 	%rd44, %rd43, 44;
	cvt.u32.u64 	%r37, %rd44;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd24+12288];
	mul.wide.u32 	%rd45, %r38, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f57, [%rd46];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd47, %r40, 1402438301;
	shr.u64 	%rd48, %rd47, 44;
	cvt.u32.u64 	%r41, %rd48;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd49, %r42, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f62, [%rd50];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB113_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd122, shared_cache_067;
	@%p10 bra 	LBB113_21;
	bra.uni 	LBB113_3;
LBB113_21:
	mul.wide.u32 	%rd121, %r7, 4;
	add.s64 	%rd6, %rd122, %rd121;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB113_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB113_22;
	bra.uni 	LBB113_4;
LBB113_22:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd123, %r6, 4;
	add.s64 	%rd7, %rd122, %rd123;
	cvta.shared.u64 	%rd125, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd2], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd127, %rd125, %rd11, %p12;
	ld.f32 	%f116, [%rd127];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd127], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB113_4;
	add.s64 	%rd3, %rd10, 1605632;
	mul.wide.u32 	%rd120, %r2, 4;
	add.s64 	%rd5, %rd3, %rd120;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB113_4:
	ret;

}
	// .globl	fusion_685
.visible .entry fusion_685(
	.param .u64 fusion_685_param_0,
	.param .u64 fusion_685_param_1,
	.param .u64 fusion_685_param_2,
	.param .u64 fusion_685_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_685_param_0];
	ld.param.u64 	%rd2, [fusion_685_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_685_param_1];
	ld.param.u64 	%rd5, [fusion_685_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+1639936];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+1605632];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_684
.visible .entry fusion_684(
	.param .u64 fusion_684_param_0,
	.param .u64 fusion_684_param_1,
	.param .u64 fusion_684_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_684_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 512;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+16384];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+32768];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+49152];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+65536];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+81920];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+98304];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+114688];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+131072];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+147456];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+163840];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+180224];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+196608];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+212992];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+229376];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+245760];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_068;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB115_2;
	bra.uni 	LBB115_1;
LBB115_2:
	ld.param.u64 	%rd3, [fusion_684_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB115_1:
	ret;

}
	// .globl	fusion_836
.visible .entry fusion_836(
	.param .u64 fusion_836_param_0,
	.param .u64 fusion_836_param_1,
	.param .u64 fusion_836_param_2
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot116[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot116;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_836_param_0];
	ld.param.u64 	%rd8, [fusion_836_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 512;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+512];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+65536];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+66048];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+131072];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+131584];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+196608];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+197120];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_069;
	@%p1 bra 	LBB116_3;
	bra.uni 	LBB116_1;
LBB116_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB116_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB116_4;
	bra.uni 	LBB116_2;
LBB116_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB116_2;
	ld.param.u64 	%rd6, [fusion_836_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 1605632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB116_2:
	ret;

}
	// .globl	fusion_681
.visible .entry fusion_681(
	.param .u64 fusion_681_param_0,
	.param .u64 fusion_681_param_1,
	.param .u64 fusion_681_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_681_param_0];
	ld.param.u64 	%rd2, [fusion_681_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_681_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+1605632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 512;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 512;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 512;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 512;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_680
.visible .entry fusion_680(
	.param .u64 fusion_680_param_0,
	.param .u64 fusion_680_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot118[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot118;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_680_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB118_4;
	bra.uni 	LBB118_1;
LBB118_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB118_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_070;
	@%p2 bra 	LBB118_5;
	bra.uni 	LBB118_2;
LBB118_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB118_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB118_6;
	bra.uni 	LBB118_3;
LBB118_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB118_3;
	ld.param.u64 	%rd7, [fusion_680_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB118_3:
	ret;

}
	// .globl	fusion_678
.visible .entry fusion_678(
	.param .u64 fusion_678_param_0,
	.param .u64 fusion_678_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot119[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot119;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_678_param_0];
	ld.param.u64 	%rd9, [fusion_678_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB119_4;
	bra.uni 	LBB119_1;
LBB119_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB119_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_071;
	@%p2 bra 	LBB119_5;
	bra.uni 	LBB119_2;
LBB119_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB119_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB119_6;
	bra.uni 	LBB119_3;
LBB119_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB119_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB119_3:
	ret;

}
	// .globl	fusion_677
.visible .entry fusion_677(
	.param .u64 fusion_677_param_0,
	.param .u64 fusion_677_param_1,
	.param .u64 fusion_677_param_2,
	.param .u64 fusion_677_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 115200;
	@%p1 bra 	LBB120_2;
	bra.uni 	LBB120_1;
LBB120_2:
	ld.param.u64 	%rd8, [fusion_677_param_0];
	ld.param.u64 	%rd9, [fusion_677_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_677_param_1];
	ld.param.u64 	%rd12, [fusion_677_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3835392;
	add.s64 	%rd5, %rd10, 3646976;
	add.s64 	%rd6, %rd10, 3245568;
	mul.wide.u32 	%rd13, %r1, -1851608123;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd15, %r19, -2004318071;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	or.b32  	%r22, %r1, 2;
	mul.wide.u32 	%rd17, %r22, -2004318071;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r24, %rd18;
	mul.lo.s32 	%r25, %r24, 30;
	mul.wide.u32 	%rd19, %r24, -2004318071;
	shr.u64 	%rd20, %rd19, 36;
	cvt.u32.u64 	%r26, %rd20;
	mul.lo.s32 	%r27, %r26, 30;
	or.b32  	%r28, %r1, 3;
	mul.wide.u32 	%rd21, %r28, -2004318071;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r30, %rd22;
	mul.wide.u32 	%rd23, %r30, -2004318071;
	shr.u64 	%rd24, %rd23, 36;
	cvt.u32.u64 	%r32, %rd24;
	mul.wide.u32 	%rd25, %r1, -2004318071;
	shr.u64 	%rd26, %rd25, 36;
	cvt.u32.u64 	%r35, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r36, %rs1, -30583;
	shr.u32 	%r37, %r36, 20;
	cvt.u16.u32 	%rs2, %r37;
	mul.lo.s16 	%rs3, %rs2, 30;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r38, %rs4;
	mul.lo.s32 	%r39, %r35, 30;
	add.s32 	%r8, %r38, -1;
	setp.lt.u32 	%p2, %r8, 28;
	not.b32 	%r40, %r39;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p3, %r9, 28;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 2, 5;
	and.b32  	%r54, %r2, 127;
	mul.wide.u32 	%rd76, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB120_7;
	bra.uni 	LBB120_3;
LBB120_7:
	mul.wide.u32 	%rd27, %r54, 3136;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r54, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r53, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB120_3:
	mul.lo.s32 	%r31, %r30, 30;
	mul.lo.s32 	%r33, %r32, 30;
	sub.s32 	%r4, %r22, %r25;
	sub.s32 	%r5, %r24, %r27;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 28;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB120_8;
	bra.uni 	LBB120_4;
LBB120_8:
	mul.wide.u32 	%rd40, %r54, 3136;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r54, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r53, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB120_4:
	sub.s32 	%r6, %r28, %r31;
	sub.s32 	%r7, %r30, %r33;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 28;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB120_9;
	bra.uni 	LBB120_5;
LBB120_9:
	mul.wide.u32 	%rd52, %r54, 3136;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 112;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r54, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r53, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB120_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 28;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB120_10;
	bra.uni 	LBB120_6;
LBB120_10:
	mul.wide.u32 	%rd64, %r54, 3136;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 112;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r54, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r53, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB120_6:
	st.global.f32 	[%rd7+12], %f72;
LBB120_1:
	ret;

}
	// .globl	fusion_676
.visible .entry fusion_676(
	.param .u64 fusion_676_param_0,
	.param .u64 fusion_676_param_1,
	.param .u64 fusion_676_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_676_param_0];
	ld.param.u64 	%rd6, [fusion_676_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB121_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 96;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 2;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 196608;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 65536;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 512;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 96;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 2;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 196608;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 65536;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 512;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 96;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 2;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 196608;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 65536;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 512;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 38;
	@%p1 bra 	LBB121_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_072;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB121_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB121_4:
	ret;

}
	// .globl	fusion_675
.visible .entry fusion_675(
	.param .u64 fusion_675_param_0,
	.param .u64 fusion_675_param_1,
	.param .u64 fusion_675_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_675_param_0];
	ld.param.u64 	%rd2, [fusion_675_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_675_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 40;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 196608;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 65536;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 512;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3A638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 196608;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 65536;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 512;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 196608;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 65536;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 512;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 196608;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 65536;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 512;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+3245568], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_674
.visible .entry fusion_674(
	.param .u64 fusion_674_param_0,
	.param .u64 fusion_674_param_1
)
.reqntid 160, 1, 1
{
	.local .align 4 .b8 	__local_depot123[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot123;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_674_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1152;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd17+4];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1280];
	mul.rn.f32 	%f13, %f11, %f11;
	add.rn.f32 	%f14, %f10, %f13;
	mul.rn.f32 	%f15, %f12, %f12;
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+2560];
	mul.rn.f32 	%f19, %f17, %f17;
	add.rn.f32 	%f20, %f16, %f19;
	mul.rn.f32 	%f21, %f18, %f18;
	add.rn.f32 	%f49, %f20, %f21;
	setp.lt.u32 	%p1, %r1, 96;
	@%p1 bra 	LBB123_4;
	bra.uni 	LBB123_1;
LBB123_4:
	ld.global.nc.v2.f32 	{%f22, %f23}, [%rd3+3840];
	mul.rn.f32 	%f24, %f22, %f22;
	add.rn.f32 	%f25, %f49, %f24;
	mul.rn.f32 	%f26, %f23, %f23;
	add.rn.f32 	%f49, %f25, %f26;
LBB123_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_073;
	@%p2 bra 	LBB123_5;
	bra.uni 	LBB123_2;
LBB123_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f34, %f35;
	st.shared.f32 	[%rd5], %f3;
LBB123_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB123_6;
	bra.uni 	LBB123_3;
LBB123_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 5;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB123_3;
	ld.param.u64 	%rd7, [fusion_674_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd6];
	atom.global.add.f32 	%f48, [%rd4], %f47;
LBB123_3:
	ret;

}
	// .globl	fusion_673
.visible .entry fusion_673(
	.param .u64 fusion_673_param_0,
	.param .u64 fusion_673_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_673_param_0];
	ld.param.u64 	%rd2, [fusion_673_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+3245568];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+3245568], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_672
.visible .entry fusion_672(
	.param .u64 fusion_672_param_0,
	.param .u64 fusion_672_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot125[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot125;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_672_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB125_4;
	bra.uni 	LBB125_1;
LBB125_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB125_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_074;
	@%p2 bra 	LBB125_5;
	bra.uni 	LBB125_2;
LBB125_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB125_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB125_6;
	bra.uni 	LBB125_3;
LBB125_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB125_3;
	ld.param.u64 	%rd7, [fusion_672_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB125_3:
	ret;

}
	// .globl	fusion_670
.visible .entry fusion_670(
	.param .u64 fusion_670_param_0,
	.param .u64 fusion_670_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot126[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot126;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_670_param_0];
	ld.param.u64 	%rd9, [fusion_670_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB126_4;
	bra.uni 	LBB126_1;
LBB126_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB126_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_075;
	@%p2 bra 	LBB126_5;
	bra.uni 	LBB126_2;
LBB126_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB126_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB126_6;
	bra.uni 	LBB126_3;
LBB126_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB126_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB126_3:
	ret;

}
	// .globl	fusion_669
.visible .entry fusion_669(
	.param .u64 fusion_669_param_0,
	.param .u64 fusion_669_param_1,
	.param .u64 fusion_669_param_2,
	.param .u64 fusion_669_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_669_param_0];
	ld.param.u64 	%rd2, [fusion_669_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_669_param_1];
	ld.param.u64 	%rd5, [fusion_669_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 127;
	shr.u64 	%rd11, %rd9, 42;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4296192];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3646976];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3245568], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_668
.visible .entry fusion_668(
	.param .u64 fusion_668_param_0,
	.param .u64 fusion_668_param_1,
	.param .u64 fusion_668_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_668_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_076;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f9;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f10, [%rd18];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f1, %f18, %f19;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB128_2;
	bra.uni 	LBB128_1;
LBB128_2:
	ld.param.u64 	%rd3, [fusion_668_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f20, [%rd1], %f1;
LBB128_1:
	ret;

}
	// .globl	fusion_837
.visible .entry fusion_837(
	.param .u64 fusion_837_param_0,
	.param .u64 fusion_837_param_1,
	.param .u64 fusion_837_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot129[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot129;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_837_param_0];
	ld.param.u64 	%rd7, [fusion_837_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 2048;
	add.s64 	%rd12, %rd9, %rd11;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f2, [%rd14];
	add.s64 	%rd15, %rd8, %rd13;
	ld.global.nc.f32 	%f3, [%rd15];
	mul.rn.f32 	%f4, %f3, 0f3C000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB129_3;
	bra.uni 	LBB129_1;
LBB129_3:
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[shared_cache_077], %f1;
LBB129_1:
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r1, 4;
	mov.u64 	%rd17, shared_cache_077;
	add.s64 	%rd3, %rd17, %rd16;
	cvta.shared.u64 	%rd18, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd20, %rd18, %rd10, %p1;
	ld.f32 	%f29, [%rd20];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd20], %f39;
	@%p1 bra 	LBB129_4;
	bra.uni 	LBB129_2;
LBB129_4:
	ld.param.u64 	%rd5, [fusion_837_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd2, %rd6, %rd13;
	ld.shared.f32 	%f40, [%rd3];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB129_2:
	ret;

}
	// .globl	fusion_665
.visible .entry fusion_665(
	.param .u64 fusion_665_param_0,
	.param .u64 fusion_665_param_1,
	.param .u64 fusion_665_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_665_param_0];
	ld.param.u64 	%rd2, [fusion_665_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_665_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 7;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 127;
	and.b32  	%r11, %r8, 126;
	and.b32  	%r12, %r7, 125;
	and.b32  	%r13, %r4, 124;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3C000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd9;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_6952
.visible .entry add_6952(
	.param .u64 add_6952_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 401408;
	@%p1 bra 	LBB131_2;
	bra.uni 	LBB131_1;
LBB131_2:
	ld.param.u64 	%rd2, [add_6952_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+1639936];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+1639936], {%f9, %f10, %f11, %f12};
LBB131_1:
	ret;

}
	// .globl	fusion_664
.visible .entry fusion_664(
	.param .u64 fusion_664_param_0,
	.param .u64 fusion_664_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot132[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<38>;

	mov.u64 	%SPL, __local_depot132;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_664_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB132_6;
	bra.uni 	LBB132_1;
LBB132_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB132_15;
	bra.uni 	LBB132_7;
LBB132_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd8, %rd3, %rd23;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB132_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd24, %r10;
	cvt.u64.u32 	%rd25, %r5;
	add.s64 	%rd26, %rd25, %rd24;
	shl.b64 	%rd27, %rd26, 2;
	add.s64 	%rd9, %rd3, %rd27;
	@%p3 bra 	LBB132_16;
	bra.uni 	LBB132_8;
LBB132_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB132_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB132_17;
	bra.uni 	LBB132_9;
LBB132_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB132_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB132_18;
	bra.uni 	LBB132_10;
LBB132_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB132_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB132_19;
	bra.uni 	LBB132_11;
LBB132_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB132_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB132_20;
	bra.uni 	LBB132_12;
LBB132_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB132_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB132_21;
	bra.uni 	LBB132_13;
LBB132_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB132_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB132_14;
	bra.uni 	LBB132_3;
LBB132_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB132_2;
LBB132_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd18, %r15;
	cvt.u64.u32 	%rd19, %r5;
	add.s64 	%rd20, %rd19, %rd18;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f22, [%rd22+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd22+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd22+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd22+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB132_2:
	mul.wide.u32 	%rd28, %r28, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.f32 	%f41, [%rd29];
	add.rn.f32 	%f66, %f66, %f41;
LBB132_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd32, shared_cache_078;
	@%p10 bra 	LBB132_22;
	bra.uni 	LBB132_4;
LBB132_22:
	mul.wide.u32 	%rd31, %r8, 4;
	add.s64 	%rd6, %rd32, %rd31;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB132_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB132_23;
	bra.uni 	LBB132_5;
LBB132_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd33, %r7, 4;
	add.s64 	%rd11, %rd32, %rd33;
	cvta.shared.u64 	%rd35, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd2], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd37, %rd35, %rd15, %p12;
	ld.f32 	%f51, [%rd37];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd37], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB132_5;
	ld.param.u64 	%rd12, [fusion_664_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd30, %r2, 4;
	add.s64 	%rd5, %rd1, %rd30;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB132_5:
	ret;

}
	// .globl	fusion_662
.visible .entry fusion_662(
	.param .u64 fusion_662_param_0,
	.param .u64 fusion_662_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot133[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<128>;

	mov.u64 	%SPL, __local_depot133;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_662_param_0];
	ld.param.u64 	%rd9, [fusion_662_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB133_5;
	bra.uni 	LBB133_1;
LBB133_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB133_14;
	bra.uni 	LBB133_6;
LBB133_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd51, %r43, 1402438301;
	shr.u64 	%rd52, %rd51, 44;
	cvt.u32.u64 	%r44, %rd52;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd53, %r43, 4;
	add.s64 	%rd54, %rd4, %rd53;
	ld.global.nc.f32 	%f67, [%rd54];
	mul.wide.u32 	%rd55, %r45, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f68, [%rd56];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB133_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB133_15;
	bra.uni 	LBB133_7;
LBB133_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd57, %r49, 1402438301;
	shr.u64 	%rd58, %rd57, 44;
	cvt.u32.u64 	%r50, %rd58;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd59, %r48;
	cvt.u64.u32 	%rd60, %r5;
	add.s64 	%rd61, %rd60, %rd59;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd4, %rd62;
	ld.global.nc.f32 	%f72, [%rd63+4];
	mul.wide.u32 	%rd64, %r51, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f73, [%rd65];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB133_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB133_16;
	bra.uni 	LBB133_8;
LBB133_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd66, %r55, 1402438301;
	shr.u64 	%rd67, %rd66, 44;
	cvt.u32.u64 	%r56, %rd67;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd68, %r54;
	cvt.u64.u32 	%rd69, %r5;
	add.s64 	%rd70, %rd69, %rd68;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd4, %rd71;
	ld.global.nc.f32 	%f77, [%rd72+4096];
	mul.wide.u32 	%rd73, %r57, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f78, [%rd74];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB133_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB133_17;
	bra.uni 	LBB133_9;
LBB133_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd75, %r61, 1402438301;
	shr.u64 	%rd76, %rd75, 44;
	cvt.u32.u64 	%r62, %rd76;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd77, %r60;
	cvt.u64.u32 	%rd78, %r5;
	add.s64 	%rd79, %rd78, %rd77;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd81, %rd4, %rd80;
	ld.global.nc.f32 	%f82, [%rd81+4100];
	mul.wide.u32 	%rd82, %r63, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.nc.f32 	%f83, [%rd83];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB133_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB133_18;
	bra.uni 	LBB133_10;
LBB133_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd84, %r67, 1402438301;
	shr.u64 	%rd85, %rd84, 44;
	cvt.u32.u64 	%r68, %rd85;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd86, %r66;
	cvt.u64.u32 	%rd87, %r5;
	add.s64 	%rd88, %rd87, %rd86;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd4, %rd89;
	ld.global.nc.f32 	%f87, [%rd90+8192];
	mul.wide.u32 	%rd91, %r69, 4;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.nc.f32 	%f88, [%rd92];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB133_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB133_19;
	bra.uni 	LBB133_11;
LBB133_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd93, %r73, 1402438301;
	shr.u64 	%rd94, %rd93, 44;
	cvt.u32.u64 	%r74, %rd94;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd95, %r72;
	cvt.u64.u32 	%rd96, %r5;
	add.s64 	%rd97, %rd96, %rd95;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd99, %rd4, %rd98;
	ld.global.nc.f32 	%f92, [%rd99+8196];
	mul.wide.u32 	%rd100, %r75, 4;
	add.s64 	%rd101, %rd1, %rd100;
	ld.global.nc.f32 	%f93, [%rd101];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB133_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB133_20;
	bra.uni 	LBB133_12;
LBB133_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd102, %r79, 1402438301;
	shr.u64 	%rd103, %rd102, 44;
	cvt.u32.u64 	%r80, %rd103;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd104, %r78;
	cvt.u64.u32 	%rd105, %r5;
	add.s64 	%rd106, %rd105, %rd104;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd4, %rd107;
	ld.global.nc.f32 	%f97, [%rd108+12288];
	mul.wide.u32 	%rd109, %r81, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.global.nc.f32 	%f98, [%rd110];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB133_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB133_13;
	bra.uni 	LBB133_2;
LBB133_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd111, %r85, 1402438301;
	shr.u64 	%rd112, %rd111, 44;
	cvt.u32.u64 	%r86, %rd112;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd113, %r84;
	cvt.u64.u32 	%rd114, %r5;
	add.s64 	%rd115, %rd114, %rd113;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd4, %rd116;
	ld.global.nc.f32 	%f102, [%rd117+12292];
	mul.wide.u32 	%rd118, %r87, 4;
	add.s64 	%rd119, %rd1, %rd118;
	ld.global.nc.f32 	%f103, [%rd119];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB133_2;
LBB133_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r11;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f25, [%rd24+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f26, [%rd26];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd24+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f33, [%rd30];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 44;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f38, [%rd34];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd24+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f45, [%rd38];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd39, %r32, 1402438301;
	shr.u64 	%rd40, %rd39, 44;
	cvt.u32.u64 	%r33, %rd40;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd41, %r34, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f50, [%rd42];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd43, %r36, 1402438301;
	shr.u64 	%rd44, %rd43, 44;
	cvt.u32.u64 	%r37, %rd44;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd24+12288];
	mul.wide.u32 	%rd45, %r38, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f57, [%rd46];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd47, %r40, 1402438301;
	shr.u64 	%rd48, %rd47, 44;
	cvt.u32.u64 	%r41, %rd48;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd49, %r42, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f62, [%rd50];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB133_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd122, shared_cache_079;
	@%p10 bra 	LBB133_21;
	bra.uni 	LBB133_3;
LBB133_21:
	mul.wide.u32 	%rd121, %r7, 4;
	add.s64 	%rd6, %rd122, %rd121;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB133_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB133_22;
	bra.uni 	LBB133_4;
LBB133_22:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd123, %r6, 4;
	add.s64 	%rd7, %rd122, %rd123;
	cvta.shared.u64 	%rd125, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd2], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd127, %rd125, %rd11, %p12;
	ld.f32 	%f116, [%rd127];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd127], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB133_4;
	add.s64 	%rd3, %rd10, 1605632;
	mul.wide.u32 	%rd120, %r2, 4;
	add.s64 	%rd5, %rd3, %rd120;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB133_4:
	ret;

}
	// .globl	fusion_661
.visible .entry fusion_661(
	.param .u64 fusion_661_param_0,
	.param .u64 fusion_661_param_1,
	.param .u64 fusion_661_param_2,
	.param .u64 fusion_661_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_661_param_0];
	ld.param.u64 	%rd2, [fusion_661_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_661_param_1];
	ld.param.u64 	%rd5, [fusion_661_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+1639936];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+1605632];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_660
.visible .entry fusion_660(
	.param .u64 fusion_660_param_0,
	.param .u64 fusion_660_param_1,
	.param .u64 fusion_660_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_660_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 512;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+16384];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+32768];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+49152];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+65536];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+81920];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+98304];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+114688];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+131072];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+147456];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+163840];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+180224];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+196608];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+212992];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+229376];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+245760];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_080;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB135_2;
	bra.uni 	LBB135_1;
LBB135_2:
	ld.param.u64 	%rd3, [fusion_660_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB135_1:
	ret;

}
	// .globl	fusion_838
.visible .entry fusion_838(
	.param .u64 fusion_838_param_0,
	.param .u64 fusion_838_param_1,
	.param .u64 fusion_838_param_2
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot136[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot136;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_838_param_0];
	ld.param.u64 	%rd8, [fusion_838_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 512;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+512];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+65536];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+66048];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+131072];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+131584];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+196608];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+197120];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_081;
	@%p1 bra 	LBB136_3;
	bra.uni 	LBB136_1;
LBB136_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB136_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB136_4;
	bra.uni 	LBB136_2;
LBB136_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB136_2;
	ld.param.u64 	%rd6, [fusion_838_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 1605632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB136_2:
	ret;

}
	// .globl	fusion_657
.visible .entry fusion_657(
	.param .u64 fusion_657_param_0,
	.param .u64 fusion_657_param_1,
	.param .u64 fusion_657_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_657_param_0];
	ld.param.u64 	%rd2, [fusion_657_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_657_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+1605632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 512;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 512;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 512;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 512;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_656
.visible .entry fusion_656(
	.param .u64 fusion_656_param_0,
	.param .u64 fusion_656_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot138[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot138;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_656_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB138_4;
	bra.uni 	LBB138_1;
LBB138_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB138_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_082;
	@%p2 bra 	LBB138_5;
	bra.uni 	LBB138_2;
LBB138_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB138_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB138_6;
	bra.uni 	LBB138_3;
LBB138_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB138_3;
	ld.param.u64 	%rd7, [fusion_656_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB138_3:
	ret;

}
	// .globl	fusion_654
.visible .entry fusion_654(
	.param .u64 fusion_654_param_0,
	.param .u64 fusion_654_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot139[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot139;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_654_param_0];
	ld.param.u64 	%rd9, [fusion_654_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB139_4;
	bra.uni 	LBB139_1;
LBB139_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB139_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_083;
	@%p2 bra 	LBB139_5;
	bra.uni 	LBB139_2;
LBB139_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB139_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB139_6;
	bra.uni 	LBB139_3;
LBB139_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB139_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB139_3:
	ret;

}
	// .globl	fusion_653
.visible .entry fusion_653(
	.param .u64 fusion_653_param_0,
	.param .u64 fusion_653_param_1,
	.param .u64 fusion_653_param_2,
	.param .u64 fusion_653_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 115200;
	@%p1 bra 	LBB140_2;
	bra.uni 	LBB140_1;
LBB140_2:
	ld.param.u64 	%rd8, [fusion_653_param_0];
	ld.param.u64 	%rd9, [fusion_653_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_653_param_1];
	ld.param.u64 	%rd12, [fusion_653_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3835392;
	add.s64 	%rd5, %rd10, 3646976;
	add.s64 	%rd6, %rd10, 3245568;
	mul.wide.u32 	%rd13, %r1, -1851608123;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd15, %r19, -2004318071;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	or.b32  	%r22, %r1, 2;
	mul.wide.u32 	%rd17, %r22, -2004318071;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r24, %rd18;
	mul.lo.s32 	%r25, %r24, 30;
	mul.wide.u32 	%rd19, %r24, -2004318071;
	shr.u64 	%rd20, %rd19, 36;
	cvt.u32.u64 	%r26, %rd20;
	mul.lo.s32 	%r27, %r26, 30;
	or.b32  	%r28, %r1, 3;
	mul.wide.u32 	%rd21, %r28, -2004318071;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r30, %rd22;
	mul.wide.u32 	%rd23, %r30, -2004318071;
	shr.u64 	%rd24, %rd23, 36;
	cvt.u32.u64 	%r32, %rd24;
	mul.wide.u32 	%rd25, %r1, -2004318071;
	shr.u64 	%rd26, %rd25, 36;
	cvt.u32.u64 	%r35, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r36, %rs1, -30583;
	shr.u32 	%r37, %r36, 20;
	cvt.u16.u32 	%rs2, %r37;
	mul.lo.s16 	%rs3, %rs2, 30;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r38, %rs4;
	mul.lo.s32 	%r39, %r35, 30;
	add.s32 	%r8, %r38, -1;
	setp.lt.u32 	%p2, %r8, 28;
	not.b32 	%r40, %r39;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p3, %r9, 28;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 2, 5;
	and.b32  	%r54, %r2, 127;
	mul.wide.u32 	%rd76, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB140_7;
	bra.uni 	LBB140_3;
LBB140_7:
	mul.wide.u32 	%rd27, %r54, 3136;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r54, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r53, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB140_3:
	mul.lo.s32 	%r31, %r30, 30;
	mul.lo.s32 	%r33, %r32, 30;
	sub.s32 	%r4, %r22, %r25;
	sub.s32 	%r5, %r24, %r27;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 28;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB140_8;
	bra.uni 	LBB140_4;
LBB140_8:
	mul.wide.u32 	%rd40, %r54, 3136;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r54, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r53, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB140_4:
	sub.s32 	%r6, %r28, %r31;
	sub.s32 	%r7, %r30, %r33;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 28;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB140_9;
	bra.uni 	LBB140_5;
LBB140_9:
	mul.wide.u32 	%rd52, %r54, 3136;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 112;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r54, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r53, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB140_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 28;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB140_10;
	bra.uni 	LBB140_6;
LBB140_10:
	mul.wide.u32 	%rd64, %r54, 3136;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 112;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r54, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r53, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB140_6:
	st.global.f32 	[%rd7+12], %f72;
LBB140_1:
	ret;

}
	// .globl	fusion_652
.visible .entry fusion_652(
	.param .u64 fusion_652_param_0,
	.param .u64 fusion_652_param_1,
	.param .u64 fusion_652_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_652_param_0];
	ld.param.u64 	%rd6, [fusion_652_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB141_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 96;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 2;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 196608;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 65536;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 512;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 96;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 2;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 196608;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 65536;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 512;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 96;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 2;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 196608;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 65536;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 512;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 38;
	@%p1 bra 	LBB141_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_084;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB141_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB141_4:
	ret;

}
	// .globl	fusion_651
.visible .entry fusion_651(
	.param .u64 fusion_651_param_0,
	.param .u64 fusion_651_param_1,
	.param .u64 fusion_651_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_651_param_0];
	ld.param.u64 	%rd2, [fusion_651_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_651_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 40;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 196608;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 65536;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 512;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3A638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 196608;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 65536;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 512;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 196608;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 65536;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 512;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 196608;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 65536;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 512;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+3245568], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_650
.visible .entry fusion_650(
	.param .u64 fusion_650_param_0,
	.param .u64 fusion_650_param_1
)
.reqntid 160, 1, 1
{
	.local .align 4 .b8 	__local_depot143[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot143;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_650_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1152;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd17+4];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1280];
	mul.rn.f32 	%f13, %f11, %f11;
	add.rn.f32 	%f14, %f10, %f13;
	mul.rn.f32 	%f15, %f12, %f12;
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+2560];
	mul.rn.f32 	%f19, %f17, %f17;
	add.rn.f32 	%f20, %f16, %f19;
	mul.rn.f32 	%f21, %f18, %f18;
	add.rn.f32 	%f49, %f20, %f21;
	setp.lt.u32 	%p1, %r1, 96;
	@%p1 bra 	LBB143_4;
	bra.uni 	LBB143_1;
LBB143_4:
	ld.global.nc.v2.f32 	{%f22, %f23}, [%rd3+3840];
	mul.rn.f32 	%f24, %f22, %f22;
	add.rn.f32 	%f25, %f49, %f24;
	mul.rn.f32 	%f26, %f23, %f23;
	add.rn.f32 	%f49, %f25, %f26;
LBB143_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_085;
	@%p2 bra 	LBB143_5;
	bra.uni 	LBB143_2;
LBB143_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f34, %f35;
	st.shared.f32 	[%rd5], %f3;
LBB143_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB143_6;
	bra.uni 	LBB143_3;
LBB143_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 5;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB143_3;
	ld.param.u64 	%rd7, [fusion_650_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd6];
	atom.global.add.f32 	%f48, [%rd4], %f47;
LBB143_3:
	ret;

}
	// .globl	fusion_649
.visible .entry fusion_649(
	.param .u64 fusion_649_param_0,
	.param .u64 fusion_649_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_649_param_0];
	ld.param.u64 	%rd2, [fusion_649_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+3245568];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+3245568], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_648
.visible .entry fusion_648(
	.param .u64 fusion_648_param_0,
	.param .u64 fusion_648_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot145[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot145;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_648_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB145_4;
	bra.uni 	LBB145_1;
LBB145_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB145_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_086;
	@%p2 bra 	LBB145_5;
	bra.uni 	LBB145_2;
LBB145_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB145_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB145_6;
	bra.uni 	LBB145_3;
LBB145_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB145_3;
	ld.param.u64 	%rd7, [fusion_648_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB145_3:
	ret;

}
	// .globl	fusion_646
.visible .entry fusion_646(
	.param .u64 fusion_646_param_0,
	.param .u64 fusion_646_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot146[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot146;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_646_param_0];
	ld.param.u64 	%rd9, [fusion_646_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB146_4;
	bra.uni 	LBB146_1;
LBB146_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB146_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_087;
	@%p2 bra 	LBB146_5;
	bra.uni 	LBB146_2;
LBB146_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB146_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB146_6;
	bra.uni 	LBB146_3;
LBB146_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB146_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB146_3:
	ret;

}
	// .globl	fusion_645
.visible .entry fusion_645(
	.param .u64 fusion_645_param_0,
	.param .u64 fusion_645_param_1,
	.param .u64 fusion_645_param_2,
	.param .u64 fusion_645_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_645_param_0];
	ld.param.u64 	%rd2, [fusion_645_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_645_param_1];
	ld.param.u64 	%rd5, [fusion_645_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 127;
	shr.u64 	%rd11, %rd9, 42;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4296192];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3646976];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3245568], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_644
.visible .entry fusion_644(
	.param .u64 fusion_644_param_0,
	.param .u64 fusion_644_param_1,
	.param .u64 fusion_644_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_644_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_088;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f9;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f10, [%rd18];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f1, %f18, %f19;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB148_2;
	bra.uni 	LBB148_1;
LBB148_2:
	ld.param.u64 	%rd3, [fusion_644_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f20, [%rd1], %f1;
LBB148_1:
	ret;

}
	// .globl	fusion_839
.visible .entry fusion_839(
	.param .u64 fusion_839_param_0,
	.param .u64 fusion_839_param_1,
	.param .u64 fusion_839_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot149[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot149;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_839_param_0];
	ld.param.u64 	%rd7, [fusion_839_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 2048;
	add.s64 	%rd12, %rd9, %rd11;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f2, [%rd14];
	add.s64 	%rd15, %rd8, %rd13;
	ld.global.nc.f32 	%f3, [%rd15];
	mul.rn.f32 	%f4, %f3, 0f3C000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB149_3;
	bra.uni 	LBB149_1;
LBB149_3:
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[shared_cache_089], %f1;
LBB149_1:
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r1, 4;
	mov.u64 	%rd17, shared_cache_089;
	add.s64 	%rd3, %rd17, %rd16;
	cvta.shared.u64 	%rd18, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd20, %rd18, %rd10, %p1;
	ld.f32 	%f29, [%rd20];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd20], %f39;
	@%p1 bra 	LBB149_4;
	bra.uni 	LBB149_2;
LBB149_4:
	ld.param.u64 	%rd5, [fusion_839_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd2, %rd6, %rd13;
	ld.shared.f32 	%f40, [%rd3];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB149_2:
	ret;

}
	// .globl	fusion_641
.visible .entry fusion_641(
	.param .u64 fusion_641_param_0,
	.param .u64 fusion_641_param_1,
	.param .u64 fusion_641_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_641_param_0];
	ld.param.u64 	%rd2, [fusion_641_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_641_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 7;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 127;
	and.b32  	%r11, %r8, 126;
	and.b32  	%r12, %r7, 125;
	and.b32  	%r13, %r4, 124;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3C000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd9;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_640
.visible .entry fusion_640(
	.param .u64 fusion_640_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_640_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+1639936];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+3245568], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_639
.visible .entry fusion_639(
	.param .u64 fusion_639_param_0,
	.param .u64 fusion_639_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot152[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<38>;

	mov.u64 	%SPL, __local_depot152;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_639_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB152_6;
	bra.uni 	LBB152_1;
LBB152_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB152_15;
	bra.uni 	LBB152_7;
LBB152_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd8, %rd3, %rd23;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB152_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd24, %r10;
	cvt.u64.u32 	%rd25, %r5;
	add.s64 	%rd26, %rd25, %rd24;
	shl.b64 	%rd27, %rd26, 2;
	add.s64 	%rd9, %rd3, %rd27;
	@%p3 bra 	LBB152_16;
	bra.uni 	LBB152_8;
LBB152_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB152_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB152_17;
	bra.uni 	LBB152_9;
LBB152_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB152_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB152_18;
	bra.uni 	LBB152_10;
LBB152_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB152_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB152_19;
	bra.uni 	LBB152_11;
LBB152_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB152_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB152_20;
	bra.uni 	LBB152_12;
LBB152_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB152_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB152_21;
	bra.uni 	LBB152_13;
LBB152_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB152_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB152_14;
	bra.uni 	LBB152_3;
LBB152_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB152_2;
LBB152_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd18, %r15;
	cvt.u64.u32 	%rd19, %r5;
	add.s64 	%rd20, %rd19, %rd18;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f22, [%rd22+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd22+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd22+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd22+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB152_2:
	mul.wide.u32 	%rd28, %r28, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.f32 	%f41, [%rd29];
	add.rn.f32 	%f66, %f66, %f41;
LBB152_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd32, shared_cache_090;
	@%p10 bra 	LBB152_22;
	bra.uni 	LBB152_4;
LBB152_22:
	mul.wide.u32 	%rd31, %r8, 4;
	add.s64 	%rd6, %rd32, %rd31;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB152_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB152_23;
	bra.uni 	LBB152_5;
LBB152_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd33, %r7, 4;
	add.s64 	%rd11, %rd32, %rd33;
	cvta.shared.u64 	%rd35, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd2], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd37, %rd35, %rd15, %p12;
	ld.f32 	%f51, [%rd37];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd37], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB152_5;
	ld.param.u64 	%rd12, [fusion_639_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd30, %r2, 4;
	add.s64 	%rd5, %rd1, %rd30;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB152_5:
	ret;

}
	// .globl	fusion_637
.visible .entry fusion_637(
	.param .u64 fusion_637_param_0,
	.param .u64 fusion_637_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot153[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<127>;

	mov.u64 	%SPL, __local_depot153;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_637_param_0];
	ld.param.u64 	%rd9, [fusion_637_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB153_5;
	bra.uni 	LBB153_1;
LBB153_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB153_14;
	bra.uni 	LBB153_6;
LBB153_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd50, %r43, 1402438301;
	shr.u64 	%rd51, %rd50, 44;
	cvt.u32.u64 	%r44, %rd51;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd52, %r43, 4;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f67, [%rd53];
	mul.wide.u32 	%rd54, %r45, 4;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.nc.f32 	%f68, [%rd55];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB153_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB153_15;
	bra.uni 	LBB153_7;
LBB153_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd56, %r49, 1402438301;
	shr.u64 	%rd57, %rd56, 44;
	cvt.u32.u64 	%r50, %rd57;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd58, %r48;
	cvt.u64.u32 	%rd59, %r5;
	add.s64 	%rd60, %rd59, %rd58;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f72, [%rd62+4];
	mul.wide.u32 	%rd63, %r51, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.nc.f32 	%f73, [%rd64];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB153_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB153_16;
	bra.uni 	LBB153_8;
LBB153_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd65, %r55, 1402438301;
	shr.u64 	%rd66, %rd65, 44;
	cvt.u32.u64 	%r56, %rd66;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd67, %r54;
	cvt.u64.u32 	%rd68, %r5;
	add.s64 	%rd69, %rd68, %rd67;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f77, [%rd71+4096];
	mul.wide.u32 	%rd72, %r57, 4;
	add.s64 	%rd73, %rd2, %rd72;
	ld.global.nc.f32 	%f78, [%rd73];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB153_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB153_17;
	bra.uni 	LBB153_9;
LBB153_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd74, %r61, 1402438301;
	shr.u64 	%rd75, %rd74, 44;
	cvt.u32.u64 	%r62, %rd75;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd76, %r60;
	cvt.u64.u32 	%rd77, %r5;
	add.s64 	%rd78, %rd77, %rd76;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f82, [%rd80+4100];
	mul.wide.u32 	%rd81, %r63, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.nc.f32 	%f83, [%rd82];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB153_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB153_18;
	bra.uni 	LBB153_10;
LBB153_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd83, %r67, 1402438301;
	shr.u64 	%rd84, %rd83, 44;
	cvt.u32.u64 	%r68, %rd84;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd85, %r66;
	cvt.u64.u32 	%rd86, %r5;
	add.s64 	%rd87, %rd86, %rd85;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd89, %rd4, %rd88;
	ld.global.nc.f32 	%f87, [%rd89+8192];
	mul.wide.u32 	%rd90, %r69, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.nc.f32 	%f88, [%rd91];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB153_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB153_19;
	bra.uni 	LBB153_11;
LBB153_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd92, %r73, 1402438301;
	shr.u64 	%rd93, %rd92, 44;
	cvt.u32.u64 	%r74, %rd93;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd94, %r72;
	cvt.u64.u32 	%rd95, %r5;
	add.s64 	%rd96, %rd95, %rd94;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd98, %rd4, %rd97;
	ld.global.nc.f32 	%f92, [%rd98+8196];
	mul.wide.u32 	%rd99, %r75, 4;
	add.s64 	%rd100, %rd2, %rd99;
	ld.global.nc.f32 	%f93, [%rd100];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB153_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB153_20;
	bra.uni 	LBB153_12;
LBB153_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd101, %r79, 1402438301;
	shr.u64 	%rd102, %rd101, 44;
	cvt.u32.u64 	%r80, %rd102;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd103, %r78;
	cvt.u64.u32 	%rd104, %r5;
	add.s64 	%rd105, %rd104, %rd103;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd107, %rd4, %rd106;
	ld.global.nc.f32 	%f97, [%rd107+12288];
	mul.wide.u32 	%rd108, %r81, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f98, [%rd109];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB153_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB153_13;
	bra.uni 	LBB153_2;
LBB153_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd110, %r85, 1402438301;
	shr.u64 	%rd111, %rd110, 44;
	cvt.u32.u64 	%r86, %rd111;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd112, %r84;
	cvt.u64.u32 	%rd113, %r5;
	add.s64 	%rd114, %rd113, %rd112;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd116, %rd4, %rd115;
	ld.global.nc.f32 	%f102, [%rd116+12292];
	mul.wide.u32 	%rd117, %r87, 4;
	add.s64 	%rd118, %rd2, %rd117;
	ld.global.nc.f32 	%f103, [%rd118];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB153_2;
LBB153_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd11, %r12, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r13, %rd12;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r14, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r11;
	cvt.u64.u32 	%rd20, %r5;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f25, [%rd23+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f26, [%rd25];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd23+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f33, [%rd29];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 44;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f38, [%rd33];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 44;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd23+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f45, [%rd37];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd38, %r32, 1402438301;
	shr.u64 	%rd39, %rd38, 44;
	cvt.u32.u64 	%r33, %rd39;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd40, %r34, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f50, [%rd41];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd42, %r36, 1402438301;
	shr.u64 	%rd43, %rd42, 44;
	cvt.u32.u64 	%r37, %rd43;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd23+12288];
	mul.wide.u32 	%rd44, %r38, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f57, [%rd45];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd46, %r40, 1402438301;
	shr.u64 	%rd47, %rd46, 44;
	cvt.u32.u64 	%r41, %rd47;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd48, %r42, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f62, [%rd49];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB153_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd121, shared_cache_091;
	@%p10 bra 	LBB153_21;
	bra.uni 	LBB153_3;
LBB153_21:
	mul.wide.u32 	%rd120, %r7, 4;
	add.s64 	%rd6, %rd121, %rd120;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB153_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB153_22;
	bra.uni 	LBB153_4;
LBB153_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd122, %r6, 4;
	add.s64 	%rd7, %rd121, %rd122;
	cvta.shared.u64 	%rd124, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd3], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd126, %rd124, %rd10, %p12;
	ld.f32 	%f116, [%rd126];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd126], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB153_4;
	mul.wide.u32 	%rd119, %r2, 4;
	add.s64 	%rd5, %rd1, %rd119;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB153_4:
	ret;

}
	// .globl	fusion_636
.visible .entry fusion_636(
	.param .u64 fusion_636_param_0,
	.param .u64 fusion_636_param_1,
	.param .u64 fusion_636_param_2,
	.param .u64 fusion_636_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_636_param_0];
	ld.param.u64 	%rd2, [fusion_636_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_636_param_1];
	ld.param.u64 	%rd5, [fusion_636_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 44;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+3245568];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+8202560], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_631
.visible .entry fusion_631(
	.param .u64 fusion_631_param_0,
	.param .u64 fusion_631_param_1,
	.param .u64 fusion_631_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_631_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_092;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB155_2;
	bra.uni 	LBB155_1;
LBB155_2:
	ld.param.u64 	%rd3, [fusion_631_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB155_1:
	ret;

}
	// .globl	fusion_841
.visible .entry fusion_841(
	.param .u64 fusion_841_param_0,
	.param .u64 fusion_841_param_1,
	.param .u64 fusion_841_param_2
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot156[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot156;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_841_param_0];
	ld.param.u64 	%rd8, [fusion_841_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+132096];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+262144];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+263168];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+393216];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+394240];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_093;
	@%p1 bra 	LBB156_3;
	bra.uni 	LBB156_1;
LBB156_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB156_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB156_4;
	bra.uni 	LBB156_2;
LBB156_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB156_2;
	ld.param.u64 	%rd6, [fusion_841_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB156_2:
	ret;

}
	// .globl	fusion_628
.visible .entry fusion_628(
	.param .u64 fusion_628_param_0,
	.param .u64 fusion_628_param_1,
	.param .u64 fusion_628_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_628_param_0];
	ld.param.u64 	%rd2, [fusion_628_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_628_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd9;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+3741376], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_627
.visible .entry fusion_627(
	.param .u64 fusion_627_param_0,
	.param .u64 fusion_627_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot158[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot158;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_627_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 2938560;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB158_1;
	bra.uni 	LBB158_9;
LBB158_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB158_2;
LBB158_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB158_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB158_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB158_11;
	bra.uni 	LBB158_7;
LBB158_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB158_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB158_12;
	bra.uni 	LBB158_8;
LBB158_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB158_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB158_2;
	bra.uni 	LBB158_3;
LBB158_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB158_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_094;
	@%p6 bra 	LBB158_13;
	bra.uni 	LBB158_4;
LBB158_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB158_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB158_14;
	bra.uni 	LBB158_5;
LBB158_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB158_5;
	ld.param.u64 	%rd7, [fusion_627_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB158_5:
	ret;

}
	// .globl	fusion_625
.visible .entry fusion_625(
	.param .u64 fusion_625_param_0,
	.param .u64 fusion_625_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot159[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot159;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_625_param_0];
	ld.param.u64 	%rd9, [fusion_625_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 2938560;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB159_1;
	bra.uni 	LBB159_9;
LBB159_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB159_2;
LBB159_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB159_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB159_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB159_11;
	bra.uni 	LBB159_6;
LBB159_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB159_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB159_12;
	bra.uni 	LBB159_7;
LBB159_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB159_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB159_8;
	bra.uni 	LBB159_2;
LBB159_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB159_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_095;
	@%p6 bra 	LBB159_13;
	bra.uni 	LBB159_3;
LBB159_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB159_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB159_14;
	bra.uni 	LBB159_4;
LBB159_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB159_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB159_4:
	ret;

}
	// .globl	fusion_624
.visible .entry fusion_624(
	.param .u64 fusion_624_param_0,
	.param .u64 fusion_624_param_1,
	.param .u64 fusion_624_param_2,
	.param .u64 fusion_624_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_624_param_0];
	ld.param.u64 	%rd9, [fusion_624_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_624_param_1];
	ld.param.u64 	%rd11, [fusion_624_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9808192;
	add.s64 	%rd6, %rd1, 2938560;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 3, 5;
	and.b32  	%r54, %r2, 255;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB160_5;
	bra.uni 	LBB160_1;
LBB160_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB160_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB160_6;
	bra.uni 	LBB160_2;
LBB160_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f39272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f39272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB160_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB160_7;
	bra.uni 	LBB160_3;
LBB160_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f39272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f39272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB160_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB160_8;
	bra.uni 	LBB160_4;
LBB160_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f39272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB160_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_623
.visible .entry fusion_623(
	.param .u64 fusion_623_param_0,
	.param .u64 fusion_623_param_1,
	.param .u64 fusion_623_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_623_param_0];
	ld.param.u64 	%rd6, [fusion_623_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB161_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB161_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_096;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB161_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB161_4:
	ret;

}
	// .globl	fusion_622
.visible .entry fusion_622(
	.param .u64 fusion_622_param_0,
	.param .u64 fusion_622_param_1,
	.param .u64 fusion_622_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_622_param_0];
	ld.param.u64 	%rd2, [fusion_622_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_622_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+5843264], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_621
.visible .entry fusion_621(
	.param .u64 fusion_621_param_0,
	.param .u64 fusion_621_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot163[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot163;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_621_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 5843264;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_097;
	@%p1 bra 	LBB163_3;
	bra.uni 	LBB163_1;
LBB163_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB163_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB163_4;
	bra.uni 	LBB163_2;
LBB163_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB163_2;
	ld.param.u64 	%rd5, [fusion_621_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB163_2:
	ret;

}
	// .globl	fusion_620
.visible .entry fusion_620(
	.param .u64 fusion_620_param_0,
	.param .u64 fusion_620_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_620_param_0];
	ld.param.u64 	%rd2, [fusion_620_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+5843264];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+5843264], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_619
.visible .entry fusion_619(
	.param .u64 fusion_619_param_0,
	.param .u64 fusion_619_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot165[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot165;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_619_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 10729792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB165_4;
	bra.uni 	LBB165_1;
LBB165_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB165_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_098;
	@%p2 bra 	LBB165_5;
	bra.uni 	LBB165_2;
LBB165_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB165_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB165_6;
	bra.uni 	LBB165_3;
LBB165_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB165_3;
	ld.param.u64 	%rd7, [fusion_619_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB165_3:
	ret;

}
	// .globl	fusion_617
.visible .entry fusion_617(
	.param .u64 fusion_617_param_0,
	.param .u64 fusion_617_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot166[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot166;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_617_param_0];
	ld.param.u64 	%rd9, [fusion_617_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 10729792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB166_4;
	bra.uni 	LBB166_1;
LBB166_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB166_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_099;
	@%p2 bra 	LBB166_5;
	bra.uni 	LBB166_2;
LBB166_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB166_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB166_6;
	bra.uni 	LBB166_3;
LBB166_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB166_3;
	add.s64 	%rd3, %rd10, 7611712;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB166_3:
	ret;

}
	// .globl	fusion_616
.visible .entry fusion_616(
	.param .u64 fusion_616_param_0,
	.param .u64 fusion_616_param_1,
	.param .u64 fusion_616_param_2,
	.param .u64 fusion_616_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_616_param_0];
	ld.param.u64 	%rd2, [fusion_616_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_616_param_1];
	ld.param.u64 	%rd5, [fusion_616_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+10729792];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+7611712];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+7411008], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_615
.visible .entry fusion_615(
	.param .u64 fusion_615_param_0,
	.param .u64 fusion_615_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_615_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0100;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB168_2;
	bra.uni 	LBB168_1;
LBB168_2:
	ld.param.u64 	%rd3, [fusion_615_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 7611712;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB168_1:
	ret;

}
	// .globl	fusion_842
.visible .entry fusion_842(
	.param .u64 fusion_842_param_0,
	.param .u64 fusion_842_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot169[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot169;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_842_param_0];
	ld.param.u64 	%rd5, [fusion_842_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+7611712];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB169_3;
	bra.uni 	LBB169_1;
LBB169_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0101], %f1;
LBB169_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0101;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB169_4;
	bra.uni 	LBB169_2;
LBB169_4:
	add.s64 	%rd2, %rd10, 7615808;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB169_2:
	ret;

}
	// .globl	fusion_612
.visible .entry fusion_612(
	.param .u64 fusion_612_param_0,
	.param .u64 fusion_612_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_612_param_0];
	ld.param.u64 	%rd2, [fusion_612_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+7615808];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+7611712];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_635
.visible .entry fusion_635(
	.param .u64 fusion_635_param_0,
	.param .u64 fusion_635_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_635_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+1048576];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+1179648];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+1310720];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+1441792];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+1572864];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+1703936];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+1835008];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+1966080];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0102;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB171_2;
	bra.uni 	LBB171_1;
LBB171_2:
	ld.param.u64 	%rd3, [fusion_635_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 7411008;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB171_1:
	ret;

}
	// .globl	fusion_840
.visible .entry fusion_840(
	.param .u64 fusion_840_param_0,
	.param .u64 fusion_840_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot172[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot172;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_840_param_0];
	ld.param.u64 	%rd6, [fusion_840_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 4096;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+7411008];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+524288];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+528384];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+1048576];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+1052672];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+1572864];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+1576960];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0103;
	@%p1 bra 	LBB172_3;
	bra.uni 	LBB172_1;
LBB172_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB172_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB172_4;
	bra.uni 	LBB172_2;
LBB172_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB172_2;
	add.s64 	%rd2, %rd11, 7415104;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB172_2:
	ret;

}
	// .globl	fusion_632
.visible .entry fusion_632(
	.param .u64 fusion_632_param_0,
	.param .u64 fusion_632_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_632_param_0];
	ld.param.u64 	%rd2, [fusion_632_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+7415104];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+7411008];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+4511040], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_7361
.visible .entry add_7361(
	.param .u64 add_7361_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB174_2;
	bra.uni 	LBB174_1;
LBB174_2:
	ld.param.u64 	%rd2, [add_7361_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+9808192];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+6608192];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB174_1:
	ret;

}
	// .globl	fusion_611
.visible .entry fusion_611(
	.param .u64 fusion_611_param_0,
	.param .u64 fusion_611_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot175[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot175;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_611_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB175_1;
	bra.uni 	LBB175_9;
LBB175_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB175_2;
LBB175_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB175_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB175_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB175_11;
	bra.uni 	LBB175_7;
LBB175_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB175_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB175_12;
	bra.uni 	LBB175_8;
LBB175_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB175_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB175_2;
	bra.uni 	LBB175_3;
LBB175_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB175_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0104;
	@%p6 bra 	LBB175_13;
	bra.uni 	LBB175_4;
LBB175_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB175_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB175_14;
	bra.uni 	LBB175_5;
LBB175_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB175_5;
	ld.param.u64 	%rd7, [fusion_611_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB175_5:
	ret;

}
	// .globl	fusion_609
.visible .entry fusion_609(
	.param .u64 fusion_609_param_0,
	.param .u64 fusion_609_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot176[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot176;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_609_param_0];
	ld.param.u64 	%rd9, [fusion_609_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB176_1;
	bra.uni 	LBB176_9;
LBB176_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB176_2;
LBB176_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB176_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB176_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB176_11;
	bra.uni 	LBB176_6;
LBB176_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB176_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB176_12;
	bra.uni 	LBB176_7;
LBB176_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB176_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB176_8;
	bra.uni 	LBB176_2;
LBB176_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB176_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0105;
	@%p6 bra 	LBB176_13;
	bra.uni 	LBB176_3;
LBB176_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB176_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB176_14;
	bra.uni 	LBB176_4;
LBB176_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB176_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB176_4:
	ret;

}
	// .globl	fusion_608
.visible .entry fusion_608(
	.param .u64 fusion_608_param_0,
	.param .u64 fusion_608_param_1,
	.param .u64 fusion_608_param_2,
	.param .u64 fusion_608_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_608_param_0];
	ld.param.u64 	%rd2, [fusion_608_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_608_param_1];
	ld.param.u64 	%rd5, [fusion_608_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_607
.visible .entry fusion_607(
	.param .u64 fusion_607_param_0,
	.param .u64 fusion_607_param_1,
	.param .u64 fusion_607_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_607_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0106;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB178_2;
	bra.uni 	LBB178_1;
LBB178_2:
	ld.param.u64 	%rd3, [fusion_607_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB178_1:
	ret;

}
	// .globl	fusion_843
.visible .entry fusion_843(
	.param .u64 fusion_843_param_0,
	.param .u64 fusion_843_param_1,
	.param .u64 fusion_843_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot179[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot179;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_843_param_0];
	ld.param.u64 	%rd8, [fusion_843_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0107;
	@%p1 bra 	LBB179_3;
	bra.uni 	LBB179_1;
LBB179_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB179_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB179_4;
	bra.uni 	LBB179_2;
LBB179_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB179_2;
	ld.param.u64 	%rd6, [fusion_843_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB179_2:
	ret;

}
	// .globl	fusion_604
.visible .entry fusion_604(
	.param .u64 fusion_604_param_0,
	.param .u64 fusion_604_param_1,
	.param .u64 fusion_604_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_604_param_0];
	ld.param.u64 	%rd2, [fusion_604_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_604_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_603
.visible .entry fusion_603(
	.param .u64 fusion_603_param_0,
	.param .u64 fusion_603_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot181[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot181;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_603_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB181_4;
	bra.uni 	LBB181_1;
LBB181_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB181_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0108;
	@%p2 bra 	LBB181_5;
	bra.uni 	LBB181_2;
LBB181_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB181_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB181_6;
	bra.uni 	LBB181_3;
LBB181_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB181_3;
	ld.param.u64 	%rd7, [fusion_603_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB181_3:
	ret;

}
	// .globl	fusion_601
.visible .entry fusion_601(
	.param .u64 fusion_601_param_0,
	.param .u64 fusion_601_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot182[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot182;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_601_param_0];
	ld.param.u64 	%rd9, [fusion_601_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB182_4;
	bra.uni 	LBB182_1;
LBB182_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB182_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0109;
	@%p2 bra 	LBB182_5;
	bra.uni 	LBB182_2;
LBB182_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB182_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB182_6;
	bra.uni 	LBB182_3;
LBB182_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB182_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB182_3:
	ret;

}
	// .globl	fusion_600
.visible .entry fusion_600(
	.param .u64 fusion_600_param_0,
	.param .u64 fusion_600_param_1,
	.param .u64 fusion_600_param_2,
	.param .u64 fusion_600_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_600_param_0];
	ld.param.u64 	%rd9, [fusion_600_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_600_param_1];
	ld.param.u64 	%rd11, [fusion_600_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB183_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB183_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB183_11;
	bra.uni 	LBB183_3;
LBB183_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB183_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB183_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB183_12;
	bra.uni 	LBB183_5;
LBB183_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB183_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB183_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB183_13;
	bra.uni 	LBB183_7;
LBB183_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB183_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB183_10;
	@%p11 bra 	LBB183_10;
	@%p12 bra 	LBB183_14;
	bra.uni 	LBB183_10;
LBB183_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB183_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_599
.visible .entry fusion_599(
	.param .u64 fusion_599_param_0,
	.param .u64 fusion_599_param_1,
	.param .u64 fusion_599_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_599_param_0];
	ld.param.u64 	%rd6, [fusion_599_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB184_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB184_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0110;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB184_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB184_4:
	ret;

}
	// .globl	fusion_598
.visible .entry fusion_598(
	.param .u64 fusion_598_param_0,
	.param .u64 fusion_598_param_1,
	.param .u64 fusion_598_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_598_param_0];
	ld.param.u64 	%rd2, [fusion_598_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_598_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_597
.visible .entry fusion_597(
	.param .u64 fusion_597_param_0,
	.param .u64 fusion_597_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot186[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot186;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_597_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0111;
	@%p1 bra 	LBB186_3;
	bra.uni 	LBB186_1;
LBB186_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB186_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB186_4;
	bra.uni 	LBB186_2;
LBB186_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB186_2;
	ld.param.u64 	%rd5, [fusion_597_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB186_2:
	ret;

}
	// .globl	fusion_596
.visible .entry fusion_596(
	.param .u64 fusion_596_param_0,
	.param .u64 fusion_596_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_596_param_0];
	ld.param.u64 	%rd2, [fusion_596_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_595
.visible .entry fusion_595(
	.param .u64 fusion_595_param_0,
	.param .u64 fusion_595_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot188[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot188;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_595_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB188_4;
	bra.uni 	LBB188_1;
LBB188_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB188_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0112;
	@%p2 bra 	LBB188_5;
	bra.uni 	LBB188_2;
LBB188_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB188_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB188_6;
	bra.uni 	LBB188_3;
LBB188_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB188_3;
	ld.param.u64 	%rd7, [fusion_595_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB188_3:
	ret;

}
	// .globl	fusion_593
.visible .entry fusion_593(
	.param .u64 fusion_593_param_0,
	.param .u64 fusion_593_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot189[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot189;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_593_param_0];
	ld.param.u64 	%rd9, [fusion_593_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB189_4;
	bra.uni 	LBB189_1;
LBB189_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB189_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0113;
	@%p2 bra 	LBB189_5;
	bra.uni 	LBB189_2;
LBB189_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB189_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB189_6;
	bra.uni 	LBB189_3;
LBB189_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB189_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB189_3:
	ret;

}
	// .globl	fusion_592
.visible .entry fusion_592(
	.param .u64 fusion_592_param_0,
	.param .u64 fusion_592_param_1,
	.param .u64 fusion_592_param_2,
	.param .u64 fusion_592_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_592_param_0];
	ld.param.u64 	%rd2, [fusion_592_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_592_param_1];
	ld.param.u64 	%rd5, [fusion_592_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_591
.visible .entry fusion_591(
	.param .u64 fusion_591_param_0,
	.param .u64 fusion_591_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_591_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0114;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB191_2;
	bra.uni 	LBB191_1;
LBB191_2:
	ld.param.u64 	%rd3, [fusion_591_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB191_1:
	ret;

}
	// .globl	fusion_844
.visible .entry fusion_844(
	.param .u64 fusion_844_param_0,
	.param .u64 fusion_844_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot192[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot192;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_844_param_0];
	ld.param.u64 	%rd5, [fusion_844_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB192_3;
	bra.uni 	LBB192_1;
LBB192_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0115], %f1;
LBB192_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0115;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB192_4;
	bra.uni 	LBB192_2;
LBB192_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB192_2:
	ret;

}
	// .globl	fusion_588
.visible .entry fusion_588(
	.param .u64 fusion_588_param_0,
	.param .u64 fusion_588_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_588_param_0];
	ld.param.u64 	%rd2, [fusion_588_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_7565
.visible .entry add_7565(
	.param .u64 add_7565_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB194_2;
	bra.uni 	LBB194_1;
LBB194_2:
	ld.param.u64 	%rd2, [add_7565_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB194_1:
	ret;

}
	// .globl	fusion_587
.visible .entry fusion_587(
	.param .u64 fusion_587_param_0,
	.param .u64 fusion_587_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot195[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot195;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_587_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB195_1;
	bra.uni 	LBB195_9;
LBB195_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB195_2;
LBB195_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB195_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB195_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB195_11;
	bra.uni 	LBB195_7;
LBB195_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB195_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB195_12;
	bra.uni 	LBB195_8;
LBB195_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB195_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB195_2;
	bra.uni 	LBB195_3;
LBB195_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB195_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0116;
	@%p6 bra 	LBB195_13;
	bra.uni 	LBB195_4;
LBB195_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB195_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB195_14;
	bra.uni 	LBB195_5;
LBB195_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB195_5;
	ld.param.u64 	%rd7, [fusion_587_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB195_5:
	ret;

}
	// .globl	fusion_585
.visible .entry fusion_585(
	.param .u64 fusion_585_param_0,
	.param .u64 fusion_585_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot196[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot196;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_585_param_0];
	ld.param.u64 	%rd9, [fusion_585_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB196_1;
	bra.uni 	LBB196_9;
LBB196_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB196_2;
LBB196_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB196_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB196_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB196_11;
	bra.uni 	LBB196_6;
LBB196_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB196_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB196_12;
	bra.uni 	LBB196_7;
LBB196_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB196_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB196_8;
	bra.uni 	LBB196_2;
LBB196_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB196_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0117;
	@%p6 bra 	LBB196_13;
	bra.uni 	LBB196_3;
LBB196_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB196_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB196_14;
	bra.uni 	LBB196_4;
LBB196_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB196_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB196_4:
	ret;

}
	// .globl	fusion_584
.visible .entry fusion_584(
	.param .u64 fusion_584_param_0,
	.param .u64 fusion_584_param_1,
	.param .u64 fusion_584_param_2,
	.param .u64 fusion_584_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_584_param_0];
	ld.param.u64 	%rd2, [fusion_584_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_584_param_1];
	ld.param.u64 	%rd5, [fusion_584_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_583
.visible .entry fusion_583(
	.param .u64 fusion_583_param_0,
	.param .u64 fusion_583_param_1,
	.param .u64 fusion_583_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_583_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0118;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB198_2;
	bra.uni 	LBB198_1;
LBB198_2:
	ld.param.u64 	%rd3, [fusion_583_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB198_1:
	ret;

}
	// .globl	fusion_845
.visible .entry fusion_845(
	.param .u64 fusion_845_param_0,
	.param .u64 fusion_845_param_1,
	.param .u64 fusion_845_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot199[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot199;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_845_param_0];
	ld.param.u64 	%rd8, [fusion_845_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0119;
	@%p1 bra 	LBB199_3;
	bra.uni 	LBB199_1;
LBB199_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB199_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB199_4;
	bra.uni 	LBB199_2;
LBB199_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB199_2;
	ld.param.u64 	%rd6, [fusion_845_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB199_2:
	ret;

}
	// .globl	fusion_580
.visible .entry fusion_580(
	.param .u64 fusion_580_param_0,
	.param .u64 fusion_580_param_1,
	.param .u64 fusion_580_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_580_param_0];
	ld.param.u64 	%rd2, [fusion_580_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_580_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_579
.visible .entry fusion_579(
	.param .u64 fusion_579_param_0,
	.param .u64 fusion_579_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot201[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot201;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_579_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB201_4;
	bra.uni 	LBB201_1;
LBB201_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB201_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0120;
	@%p2 bra 	LBB201_5;
	bra.uni 	LBB201_2;
LBB201_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB201_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB201_6;
	bra.uni 	LBB201_3;
LBB201_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB201_3;
	ld.param.u64 	%rd7, [fusion_579_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB201_3:
	ret;

}
	// .globl	fusion_577
.visible .entry fusion_577(
	.param .u64 fusion_577_param_0,
	.param .u64 fusion_577_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot202[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot202;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_577_param_0];
	ld.param.u64 	%rd9, [fusion_577_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB202_4;
	bra.uni 	LBB202_1;
LBB202_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB202_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0121;
	@%p2 bra 	LBB202_5;
	bra.uni 	LBB202_2;
LBB202_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB202_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB202_6;
	bra.uni 	LBB202_3;
LBB202_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB202_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB202_3:
	ret;

}
	// .globl	fusion_576
.visible .entry fusion_576(
	.param .u64 fusion_576_param_0,
	.param .u64 fusion_576_param_1,
	.param .u64 fusion_576_param_2,
	.param .u64 fusion_576_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_576_param_0];
	ld.param.u64 	%rd9, [fusion_576_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_576_param_1];
	ld.param.u64 	%rd11, [fusion_576_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB203_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB203_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB203_11;
	bra.uni 	LBB203_3;
LBB203_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB203_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB203_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB203_12;
	bra.uni 	LBB203_5;
LBB203_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB203_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB203_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB203_13;
	bra.uni 	LBB203_7;
LBB203_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB203_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB203_10;
	@%p11 bra 	LBB203_10;
	@%p12 bra 	LBB203_14;
	bra.uni 	LBB203_10;
LBB203_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB203_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_575
.visible .entry fusion_575(
	.param .u64 fusion_575_param_0,
	.param .u64 fusion_575_param_1,
	.param .u64 fusion_575_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_575_param_0];
	ld.param.u64 	%rd6, [fusion_575_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB204_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB204_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0122;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB204_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB204_4:
	ret;

}
	// .globl	fusion_574
.visible .entry fusion_574(
	.param .u64 fusion_574_param_0,
	.param .u64 fusion_574_param_1,
	.param .u64 fusion_574_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_574_param_0];
	ld.param.u64 	%rd2, [fusion_574_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_574_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_573
.visible .entry fusion_573(
	.param .u64 fusion_573_param_0,
	.param .u64 fusion_573_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot206[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot206;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_573_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0123;
	@%p1 bra 	LBB206_3;
	bra.uni 	LBB206_1;
LBB206_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB206_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB206_4;
	bra.uni 	LBB206_2;
LBB206_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB206_2;
	ld.param.u64 	%rd5, [fusion_573_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB206_2:
	ret;

}
	// .globl	fusion_572
.visible .entry fusion_572(
	.param .u64 fusion_572_param_0,
	.param .u64 fusion_572_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_572_param_0];
	ld.param.u64 	%rd2, [fusion_572_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_571
.visible .entry fusion_571(
	.param .u64 fusion_571_param_0,
	.param .u64 fusion_571_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot208[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot208;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_571_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB208_4;
	bra.uni 	LBB208_1;
LBB208_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB208_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0124;
	@%p2 bra 	LBB208_5;
	bra.uni 	LBB208_2;
LBB208_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB208_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB208_6;
	bra.uni 	LBB208_3;
LBB208_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB208_3;
	ld.param.u64 	%rd7, [fusion_571_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB208_3:
	ret;

}
	// .globl	fusion_569
.visible .entry fusion_569(
	.param .u64 fusion_569_param_0,
	.param .u64 fusion_569_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot209[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot209;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_569_param_0];
	ld.param.u64 	%rd9, [fusion_569_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB209_4;
	bra.uni 	LBB209_1;
LBB209_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB209_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0125;
	@%p2 bra 	LBB209_5;
	bra.uni 	LBB209_2;
LBB209_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB209_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB209_6;
	bra.uni 	LBB209_3;
LBB209_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB209_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB209_3:
	ret;

}
	// .globl	fusion_568
.visible .entry fusion_568(
	.param .u64 fusion_568_param_0,
	.param .u64 fusion_568_param_1,
	.param .u64 fusion_568_param_2,
	.param .u64 fusion_568_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_568_param_0];
	ld.param.u64 	%rd2, [fusion_568_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_568_param_1];
	ld.param.u64 	%rd5, [fusion_568_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_567
.visible .entry fusion_567(
	.param .u64 fusion_567_param_0,
	.param .u64 fusion_567_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_567_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0126;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB211_2;
	bra.uni 	LBB211_1;
LBB211_2:
	ld.param.u64 	%rd3, [fusion_567_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB211_1:
	ret;

}
	// .globl	fusion_846
.visible .entry fusion_846(
	.param .u64 fusion_846_param_0,
	.param .u64 fusion_846_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot212[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot212;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_846_param_0];
	ld.param.u64 	%rd5, [fusion_846_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB212_3;
	bra.uni 	LBB212_1;
LBB212_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0127], %f1;
LBB212_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0127;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB212_4;
	bra.uni 	LBB212_2;
LBB212_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB212_2:
	ret;

}
	// .globl	fusion_564
.visible .entry fusion_564(
	.param .u64 fusion_564_param_0,
	.param .u64 fusion_564_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_564_param_0];
	ld.param.u64 	%rd2, [fusion_564_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_7769
.visible .entry add_7769(
	.param .u64 add_7769_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB214_2;
	bra.uni 	LBB214_1;
LBB214_2:
	ld.param.u64 	%rd2, [add_7769_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB214_1:
	ret;

}
	// .globl	fusion_563
.visible .entry fusion_563(
	.param .u64 fusion_563_param_0,
	.param .u64 fusion_563_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot215[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot215;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_563_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB215_1;
	bra.uni 	LBB215_9;
LBB215_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB215_2;
LBB215_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB215_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB215_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB215_11;
	bra.uni 	LBB215_7;
LBB215_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB215_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB215_12;
	bra.uni 	LBB215_8;
LBB215_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB215_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB215_2;
	bra.uni 	LBB215_3;
LBB215_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB215_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0128;
	@%p6 bra 	LBB215_13;
	bra.uni 	LBB215_4;
LBB215_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB215_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB215_14;
	bra.uni 	LBB215_5;
LBB215_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB215_5;
	ld.param.u64 	%rd7, [fusion_563_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB215_5:
	ret;

}
	// .globl	fusion_561
.visible .entry fusion_561(
	.param .u64 fusion_561_param_0,
	.param .u64 fusion_561_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot216[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot216;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_561_param_0];
	ld.param.u64 	%rd9, [fusion_561_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB216_1;
	bra.uni 	LBB216_9;
LBB216_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB216_2;
LBB216_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB216_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB216_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB216_11;
	bra.uni 	LBB216_6;
LBB216_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB216_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB216_12;
	bra.uni 	LBB216_7;
LBB216_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB216_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB216_8;
	bra.uni 	LBB216_2;
LBB216_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB216_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0129;
	@%p6 bra 	LBB216_13;
	bra.uni 	LBB216_3;
LBB216_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB216_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB216_14;
	bra.uni 	LBB216_4;
LBB216_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB216_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB216_4:
	ret;

}
	// .globl	fusion_560
.visible .entry fusion_560(
	.param .u64 fusion_560_param_0,
	.param .u64 fusion_560_param_1,
	.param .u64 fusion_560_param_2,
	.param .u64 fusion_560_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_560_param_0];
	ld.param.u64 	%rd2, [fusion_560_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_560_param_1];
	ld.param.u64 	%rd5, [fusion_560_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_559
.visible .entry fusion_559(
	.param .u64 fusion_559_param_0,
	.param .u64 fusion_559_param_1,
	.param .u64 fusion_559_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_559_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0130;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB218_2;
	bra.uni 	LBB218_1;
LBB218_2:
	ld.param.u64 	%rd3, [fusion_559_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB218_1:
	ret;

}
	// .globl	fusion_847
.visible .entry fusion_847(
	.param .u64 fusion_847_param_0,
	.param .u64 fusion_847_param_1,
	.param .u64 fusion_847_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot219[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot219;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_847_param_0];
	ld.param.u64 	%rd8, [fusion_847_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0131;
	@%p1 bra 	LBB219_3;
	bra.uni 	LBB219_1;
LBB219_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB219_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB219_4;
	bra.uni 	LBB219_2;
LBB219_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB219_2;
	ld.param.u64 	%rd6, [fusion_847_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB219_2:
	ret;

}
	// .globl	fusion_556
.visible .entry fusion_556(
	.param .u64 fusion_556_param_0,
	.param .u64 fusion_556_param_1,
	.param .u64 fusion_556_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_556_param_0];
	ld.param.u64 	%rd2, [fusion_556_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_556_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_555
.visible .entry fusion_555(
	.param .u64 fusion_555_param_0,
	.param .u64 fusion_555_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot221[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot221;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_555_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB221_4;
	bra.uni 	LBB221_1;
LBB221_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB221_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0132;
	@%p2 bra 	LBB221_5;
	bra.uni 	LBB221_2;
LBB221_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB221_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB221_6;
	bra.uni 	LBB221_3;
LBB221_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB221_3;
	ld.param.u64 	%rd7, [fusion_555_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB221_3:
	ret;

}
	// .globl	fusion_553
.visible .entry fusion_553(
	.param .u64 fusion_553_param_0,
	.param .u64 fusion_553_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot222[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot222;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_553_param_0];
	ld.param.u64 	%rd9, [fusion_553_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB222_4;
	bra.uni 	LBB222_1;
LBB222_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB222_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0133;
	@%p2 bra 	LBB222_5;
	bra.uni 	LBB222_2;
LBB222_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB222_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB222_6;
	bra.uni 	LBB222_3;
LBB222_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB222_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB222_3:
	ret;

}
	// .globl	fusion_552
.visible .entry fusion_552(
	.param .u64 fusion_552_param_0,
	.param .u64 fusion_552_param_1,
	.param .u64 fusion_552_param_2,
	.param .u64 fusion_552_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_552_param_0];
	ld.param.u64 	%rd9, [fusion_552_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_552_param_1];
	ld.param.u64 	%rd11, [fusion_552_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB223_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB223_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB223_11;
	bra.uni 	LBB223_3;
LBB223_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB223_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB223_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB223_12;
	bra.uni 	LBB223_5;
LBB223_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB223_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB223_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB223_13;
	bra.uni 	LBB223_7;
LBB223_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB223_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB223_10;
	@%p11 bra 	LBB223_10;
	@%p12 bra 	LBB223_14;
	bra.uni 	LBB223_10;
LBB223_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB223_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_551
.visible .entry fusion_551(
	.param .u64 fusion_551_param_0,
	.param .u64 fusion_551_param_1,
	.param .u64 fusion_551_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_551_param_0];
	ld.param.u64 	%rd6, [fusion_551_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB224_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB224_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0134;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB224_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB224_4:
	ret;

}
	// .globl	fusion_550
.visible .entry fusion_550(
	.param .u64 fusion_550_param_0,
	.param .u64 fusion_550_param_1,
	.param .u64 fusion_550_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_550_param_0];
	ld.param.u64 	%rd2, [fusion_550_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_550_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_549
.visible .entry fusion_549(
	.param .u64 fusion_549_param_0,
	.param .u64 fusion_549_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot226[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot226;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_549_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0135;
	@%p1 bra 	LBB226_3;
	bra.uni 	LBB226_1;
LBB226_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB226_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB226_4;
	bra.uni 	LBB226_2;
LBB226_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB226_2;
	ld.param.u64 	%rd5, [fusion_549_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB226_2:
	ret;

}
	// .globl	fusion_548
.visible .entry fusion_548(
	.param .u64 fusion_548_param_0,
	.param .u64 fusion_548_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_548_param_0];
	ld.param.u64 	%rd2, [fusion_548_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_547
.visible .entry fusion_547(
	.param .u64 fusion_547_param_0,
	.param .u64 fusion_547_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot228[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot228;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_547_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB228_4;
	bra.uni 	LBB228_1;
LBB228_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB228_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0136;
	@%p2 bra 	LBB228_5;
	bra.uni 	LBB228_2;
LBB228_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB228_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB228_6;
	bra.uni 	LBB228_3;
LBB228_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB228_3;
	ld.param.u64 	%rd7, [fusion_547_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB228_3:
	ret;

}
	// .globl	fusion_545
.visible .entry fusion_545(
	.param .u64 fusion_545_param_0,
	.param .u64 fusion_545_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot229[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot229;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_545_param_0];
	ld.param.u64 	%rd9, [fusion_545_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB229_4;
	bra.uni 	LBB229_1;
LBB229_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB229_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0137;
	@%p2 bra 	LBB229_5;
	bra.uni 	LBB229_2;
LBB229_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB229_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB229_6;
	bra.uni 	LBB229_3;
LBB229_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB229_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB229_3:
	ret;

}
	// .globl	fusion_544
.visible .entry fusion_544(
	.param .u64 fusion_544_param_0,
	.param .u64 fusion_544_param_1,
	.param .u64 fusion_544_param_2,
	.param .u64 fusion_544_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_544_param_0];
	ld.param.u64 	%rd2, [fusion_544_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_544_param_1];
	ld.param.u64 	%rd5, [fusion_544_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_543
.visible .entry fusion_543(
	.param .u64 fusion_543_param_0,
	.param .u64 fusion_543_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_543_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0138;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB231_2;
	bra.uni 	LBB231_1;
LBB231_2:
	ld.param.u64 	%rd3, [fusion_543_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB231_1:
	ret;

}
	// .globl	fusion_848
.visible .entry fusion_848(
	.param .u64 fusion_848_param_0,
	.param .u64 fusion_848_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot232[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot232;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_848_param_0];
	ld.param.u64 	%rd5, [fusion_848_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB232_3;
	bra.uni 	LBB232_1;
LBB232_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0139], %f1;
LBB232_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0139;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB232_4;
	bra.uni 	LBB232_2;
LBB232_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB232_2:
	ret;

}
	// .globl	fusion_540
.visible .entry fusion_540(
	.param .u64 fusion_540_param_0,
	.param .u64 fusion_540_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_540_param_0];
	ld.param.u64 	%rd2, [fusion_540_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_7973
.visible .entry add_7973(
	.param .u64 add_7973_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB234_2;
	bra.uni 	LBB234_1;
LBB234_2:
	ld.param.u64 	%rd2, [add_7973_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB234_1:
	ret;

}
	// .globl	fusion_539
.visible .entry fusion_539(
	.param .u64 fusion_539_param_0,
	.param .u64 fusion_539_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot235[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot235;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_539_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB235_1;
	bra.uni 	LBB235_9;
LBB235_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB235_2;
LBB235_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB235_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB235_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB235_11;
	bra.uni 	LBB235_7;
LBB235_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB235_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB235_12;
	bra.uni 	LBB235_8;
LBB235_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB235_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB235_2;
	bra.uni 	LBB235_3;
LBB235_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB235_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0140;
	@%p6 bra 	LBB235_13;
	bra.uni 	LBB235_4;
LBB235_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB235_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB235_14;
	bra.uni 	LBB235_5;
LBB235_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB235_5;
	ld.param.u64 	%rd7, [fusion_539_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB235_5:
	ret;

}
	// .globl	fusion_537
.visible .entry fusion_537(
	.param .u64 fusion_537_param_0,
	.param .u64 fusion_537_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot236[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot236;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_537_param_0];
	ld.param.u64 	%rd9, [fusion_537_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB236_1;
	bra.uni 	LBB236_9;
LBB236_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB236_2;
LBB236_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB236_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB236_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB236_11;
	bra.uni 	LBB236_6;
LBB236_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB236_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB236_12;
	bra.uni 	LBB236_7;
LBB236_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB236_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB236_8;
	bra.uni 	LBB236_2;
LBB236_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB236_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0141;
	@%p6 bra 	LBB236_13;
	bra.uni 	LBB236_3;
LBB236_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB236_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB236_14;
	bra.uni 	LBB236_4;
LBB236_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB236_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB236_4:
	ret;

}
	// .globl	fusion_536
.visible .entry fusion_536(
	.param .u64 fusion_536_param_0,
	.param .u64 fusion_536_param_1,
	.param .u64 fusion_536_param_2,
	.param .u64 fusion_536_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_536_param_0];
	ld.param.u64 	%rd2, [fusion_536_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_536_param_1];
	ld.param.u64 	%rd5, [fusion_536_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_535
.visible .entry fusion_535(
	.param .u64 fusion_535_param_0,
	.param .u64 fusion_535_param_1,
	.param .u64 fusion_535_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_535_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0142;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB238_2;
	bra.uni 	LBB238_1;
LBB238_2:
	ld.param.u64 	%rd3, [fusion_535_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB238_1:
	ret;

}
	// .globl	fusion_849
.visible .entry fusion_849(
	.param .u64 fusion_849_param_0,
	.param .u64 fusion_849_param_1,
	.param .u64 fusion_849_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot239[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot239;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_849_param_0];
	ld.param.u64 	%rd8, [fusion_849_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0143;
	@%p1 bra 	LBB239_3;
	bra.uni 	LBB239_1;
LBB239_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB239_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB239_4;
	bra.uni 	LBB239_2;
LBB239_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB239_2;
	ld.param.u64 	%rd6, [fusion_849_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB239_2:
	ret;

}
	// .globl	fusion_532
.visible .entry fusion_532(
	.param .u64 fusion_532_param_0,
	.param .u64 fusion_532_param_1,
	.param .u64 fusion_532_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_532_param_0];
	ld.param.u64 	%rd2, [fusion_532_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_532_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_531
.visible .entry fusion_531(
	.param .u64 fusion_531_param_0,
	.param .u64 fusion_531_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot241[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot241;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_531_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB241_4;
	bra.uni 	LBB241_1;
LBB241_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB241_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0144;
	@%p2 bra 	LBB241_5;
	bra.uni 	LBB241_2;
LBB241_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB241_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB241_6;
	bra.uni 	LBB241_3;
LBB241_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB241_3;
	ld.param.u64 	%rd7, [fusion_531_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB241_3:
	ret;

}
	// .globl	fusion_529
.visible .entry fusion_529(
	.param .u64 fusion_529_param_0,
	.param .u64 fusion_529_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot242[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot242;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_529_param_0];
	ld.param.u64 	%rd9, [fusion_529_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB242_4;
	bra.uni 	LBB242_1;
LBB242_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB242_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0145;
	@%p2 bra 	LBB242_5;
	bra.uni 	LBB242_2;
LBB242_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB242_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB242_6;
	bra.uni 	LBB242_3;
LBB242_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB242_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB242_3:
	ret;

}
	// .globl	fusion_528
.visible .entry fusion_528(
	.param .u64 fusion_528_param_0,
	.param .u64 fusion_528_param_1,
	.param .u64 fusion_528_param_2,
	.param .u64 fusion_528_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_528_param_0];
	ld.param.u64 	%rd9, [fusion_528_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_528_param_1];
	ld.param.u64 	%rd11, [fusion_528_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB243_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB243_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB243_11;
	bra.uni 	LBB243_3;
LBB243_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB243_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB243_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB243_12;
	bra.uni 	LBB243_5;
LBB243_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB243_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB243_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB243_13;
	bra.uni 	LBB243_7;
LBB243_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB243_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB243_10;
	@%p11 bra 	LBB243_10;
	@%p12 bra 	LBB243_14;
	bra.uni 	LBB243_10;
LBB243_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB243_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_527
.visible .entry fusion_527(
	.param .u64 fusion_527_param_0,
	.param .u64 fusion_527_param_1,
	.param .u64 fusion_527_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_527_param_0];
	ld.param.u64 	%rd6, [fusion_527_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB244_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB244_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0146;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB244_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB244_4:
	ret;

}
	// .globl	fusion_526
.visible .entry fusion_526(
	.param .u64 fusion_526_param_0,
	.param .u64 fusion_526_param_1,
	.param .u64 fusion_526_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_526_param_0];
	ld.param.u64 	%rd2, [fusion_526_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_526_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_525
.visible .entry fusion_525(
	.param .u64 fusion_525_param_0,
	.param .u64 fusion_525_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot246[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot246;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_525_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0147;
	@%p1 bra 	LBB246_3;
	bra.uni 	LBB246_1;
LBB246_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB246_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB246_4;
	bra.uni 	LBB246_2;
LBB246_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB246_2;
	ld.param.u64 	%rd5, [fusion_525_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB246_2:
	ret;

}
	// .globl	fusion_524
.visible .entry fusion_524(
	.param .u64 fusion_524_param_0,
	.param .u64 fusion_524_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_524_param_0];
	ld.param.u64 	%rd2, [fusion_524_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_523
.visible .entry fusion_523(
	.param .u64 fusion_523_param_0,
	.param .u64 fusion_523_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot248[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot248;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_523_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB248_4;
	bra.uni 	LBB248_1;
LBB248_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB248_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0148;
	@%p2 bra 	LBB248_5;
	bra.uni 	LBB248_2;
LBB248_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB248_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB248_6;
	bra.uni 	LBB248_3;
LBB248_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB248_3;
	ld.param.u64 	%rd7, [fusion_523_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB248_3:
	ret;

}
	// .globl	fusion_521
.visible .entry fusion_521(
	.param .u64 fusion_521_param_0,
	.param .u64 fusion_521_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot249[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot249;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_521_param_0];
	ld.param.u64 	%rd9, [fusion_521_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB249_4;
	bra.uni 	LBB249_1;
LBB249_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB249_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0149;
	@%p2 bra 	LBB249_5;
	bra.uni 	LBB249_2;
LBB249_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB249_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB249_6;
	bra.uni 	LBB249_3;
LBB249_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB249_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB249_3:
	ret;

}
	// .globl	fusion_520
.visible .entry fusion_520(
	.param .u64 fusion_520_param_0,
	.param .u64 fusion_520_param_1,
	.param .u64 fusion_520_param_2,
	.param .u64 fusion_520_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_520_param_0];
	ld.param.u64 	%rd2, [fusion_520_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_520_param_1];
	ld.param.u64 	%rd5, [fusion_520_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_519
.visible .entry fusion_519(
	.param .u64 fusion_519_param_0,
	.param .u64 fusion_519_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_519_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0150;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB251_2;
	bra.uni 	LBB251_1;
LBB251_2:
	ld.param.u64 	%rd3, [fusion_519_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB251_1:
	ret;

}
	// .globl	fusion_850
.visible .entry fusion_850(
	.param .u64 fusion_850_param_0,
	.param .u64 fusion_850_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot252[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot252;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_850_param_0];
	ld.param.u64 	%rd5, [fusion_850_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB252_3;
	bra.uni 	LBB252_1;
LBB252_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0151], %f1;
LBB252_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0151;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB252_4;
	bra.uni 	LBB252_2;
LBB252_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB252_2:
	ret;

}
	// .globl	fusion_516
.visible .entry fusion_516(
	.param .u64 fusion_516_param_0,
	.param .u64 fusion_516_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_516_param_0];
	ld.param.u64 	%rd2, [fusion_516_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_8177
.visible .entry add_8177(
	.param .u64 add_8177_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB254_2;
	bra.uni 	LBB254_1;
LBB254_2:
	ld.param.u64 	%rd2, [add_8177_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB254_1:
	ret;

}
	// .globl	fusion_515
.visible .entry fusion_515(
	.param .u64 fusion_515_param_0,
	.param .u64 fusion_515_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot255[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot255;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_515_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB255_1;
	bra.uni 	LBB255_9;
LBB255_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB255_2;
LBB255_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB255_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB255_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB255_11;
	bra.uni 	LBB255_7;
LBB255_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB255_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB255_12;
	bra.uni 	LBB255_8;
LBB255_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB255_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB255_2;
	bra.uni 	LBB255_3;
LBB255_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB255_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0152;
	@%p6 bra 	LBB255_13;
	bra.uni 	LBB255_4;
LBB255_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB255_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB255_14;
	bra.uni 	LBB255_5;
LBB255_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB255_5;
	ld.param.u64 	%rd7, [fusion_515_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB255_5:
	ret;

}
	// .globl	fusion_513
.visible .entry fusion_513(
	.param .u64 fusion_513_param_0,
	.param .u64 fusion_513_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot256[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot256;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_513_param_0];
	ld.param.u64 	%rd9, [fusion_513_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB256_1;
	bra.uni 	LBB256_9;
LBB256_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB256_2;
LBB256_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB256_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB256_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB256_11;
	bra.uni 	LBB256_6;
LBB256_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB256_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB256_12;
	bra.uni 	LBB256_7;
LBB256_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB256_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB256_8;
	bra.uni 	LBB256_2;
LBB256_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB256_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0153;
	@%p6 bra 	LBB256_13;
	bra.uni 	LBB256_3;
LBB256_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB256_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB256_14;
	bra.uni 	LBB256_4;
LBB256_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB256_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB256_4:
	ret;

}
	// .globl	fusion_512
.visible .entry fusion_512(
	.param .u64 fusion_512_param_0,
	.param .u64 fusion_512_param_1,
	.param .u64 fusion_512_param_2,
	.param .u64 fusion_512_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_512_param_0];
	ld.param.u64 	%rd2, [fusion_512_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_512_param_1];
	ld.param.u64 	%rd5, [fusion_512_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_511
.visible .entry fusion_511(
	.param .u64 fusion_511_param_0,
	.param .u64 fusion_511_param_1,
	.param .u64 fusion_511_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_511_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0154;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB258_2;
	bra.uni 	LBB258_1;
LBB258_2:
	ld.param.u64 	%rd3, [fusion_511_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB258_1:
	ret;

}
	// .globl	fusion_851
.visible .entry fusion_851(
	.param .u64 fusion_851_param_0,
	.param .u64 fusion_851_param_1,
	.param .u64 fusion_851_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot259[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot259;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_851_param_0];
	ld.param.u64 	%rd8, [fusion_851_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0155;
	@%p1 bra 	LBB259_3;
	bra.uni 	LBB259_1;
LBB259_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB259_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB259_4;
	bra.uni 	LBB259_2;
LBB259_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB259_2;
	ld.param.u64 	%rd6, [fusion_851_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB259_2:
	ret;

}
	// .globl	fusion_508
.visible .entry fusion_508(
	.param .u64 fusion_508_param_0,
	.param .u64 fusion_508_param_1,
	.param .u64 fusion_508_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_508_param_0];
	ld.param.u64 	%rd2, [fusion_508_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_508_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_507
.visible .entry fusion_507(
	.param .u64 fusion_507_param_0,
	.param .u64 fusion_507_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot261[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot261;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_507_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB261_4;
	bra.uni 	LBB261_1;
LBB261_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB261_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0156;
	@%p2 bra 	LBB261_5;
	bra.uni 	LBB261_2;
LBB261_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB261_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB261_6;
	bra.uni 	LBB261_3;
LBB261_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB261_3;
	ld.param.u64 	%rd7, [fusion_507_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB261_3:
	ret;

}
	// .globl	fusion_505
.visible .entry fusion_505(
	.param .u64 fusion_505_param_0,
	.param .u64 fusion_505_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot262[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot262;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_505_param_0];
	ld.param.u64 	%rd9, [fusion_505_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB262_4;
	bra.uni 	LBB262_1;
LBB262_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB262_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0157;
	@%p2 bra 	LBB262_5;
	bra.uni 	LBB262_2;
LBB262_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB262_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB262_6;
	bra.uni 	LBB262_3;
LBB262_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB262_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB262_3:
	ret;

}
	// .globl	fusion_504
.visible .entry fusion_504(
	.param .u64 fusion_504_param_0,
	.param .u64 fusion_504_param_1,
	.param .u64 fusion_504_param_2,
	.param .u64 fusion_504_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_504_param_0];
	ld.param.u64 	%rd9, [fusion_504_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_504_param_1];
	ld.param.u64 	%rd11, [fusion_504_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB263_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB263_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB263_11;
	bra.uni 	LBB263_3;
LBB263_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB263_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB263_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB263_12;
	bra.uni 	LBB263_5;
LBB263_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB263_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB263_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB263_13;
	bra.uni 	LBB263_7;
LBB263_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB263_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB263_10;
	@%p11 bra 	LBB263_10;
	@%p12 bra 	LBB263_14;
	bra.uni 	LBB263_10;
LBB263_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB263_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_503
.visible .entry fusion_503(
	.param .u64 fusion_503_param_0,
	.param .u64 fusion_503_param_1,
	.param .u64 fusion_503_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_503_param_0];
	ld.param.u64 	%rd6, [fusion_503_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB264_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB264_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0158;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB264_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB264_4:
	ret;

}
	// .globl	fusion_502
.visible .entry fusion_502(
	.param .u64 fusion_502_param_0,
	.param .u64 fusion_502_param_1,
	.param .u64 fusion_502_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_502_param_0];
	ld.param.u64 	%rd2, [fusion_502_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_502_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_501
.visible .entry fusion_501(
	.param .u64 fusion_501_param_0,
	.param .u64 fusion_501_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot266[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot266;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_501_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0159;
	@%p1 bra 	LBB266_3;
	bra.uni 	LBB266_1;
LBB266_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB266_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB266_4;
	bra.uni 	LBB266_2;
LBB266_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB266_2;
	ld.param.u64 	%rd5, [fusion_501_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB266_2:
	ret;

}
	// .globl	fusion_500
.visible .entry fusion_500(
	.param .u64 fusion_500_param_0,
	.param .u64 fusion_500_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_500_param_0];
	ld.param.u64 	%rd2, [fusion_500_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_499
.visible .entry fusion_499(
	.param .u64 fusion_499_param_0,
	.param .u64 fusion_499_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot268[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot268;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_499_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB268_4;
	bra.uni 	LBB268_1;
LBB268_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB268_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0160;
	@%p2 bra 	LBB268_5;
	bra.uni 	LBB268_2;
LBB268_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB268_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB268_6;
	bra.uni 	LBB268_3;
LBB268_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB268_3;
	ld.param.u64 	%rd7, [fusion_499_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB268_3:
	ret;

}
	// .globl	fusion_497
.visible .entry fusion_497(
	.param .u64 fusion_497_param_0,
	.param .u64 fusion_497_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot269[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot269;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_497_param_0];
	ld.param.u64 	%rd9, [fusion_497_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB269_4;
	bra.uni 	LBB269_1;
LBB269_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB269_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0161;
	@%p2 bra 	LBB269_5;
	bra.uni 	LBB269_2;
LBB269_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB269_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB269_6;
	bra.uni 	LBB269_3;
LBB269_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB269_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB269_3:
	ret;

}
	// .globl	fusion_496
.visible .entry fusion_496(
	.param .u64 fusion_496_param_0,
	.param .u64 fusion_496_param_1,
	.param .u64 fusion_496_param_2,
	.param .u64 fusion_496_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_496_param_0];
	ld.param.u64 	%rd2, [fusion_496_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_496_param_1];
	ld.param.u64 	%rd5, [fusion_496_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_495
.visible .entry fusion_495(
	.param .u64 fusion_495_param_0,
	.param .u64 fusion_495_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_495_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0162;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB271_2;
	bra.uni 	LBB271_1;
LBB271_2:
	ld.param.u64 	%rd3, [fusion_495_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB271_1:
	ret;

}
	// .globl	fusion_852
.visible .entry fusion_852(
	.param .u64 fusion_852_param_0,
	.param .u64 fusion_852_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot272[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot272;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_852_param_0];
	ld.param.u64 	%rd5, [fusion_852_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB272_3;
	bra.uni 	LBB272_1;
LBB272_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0163], %f1;
LBB272_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0163;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB272_4;
	bra.uni 	LBB272_2;
LBB272_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB272_2:
	ret;

}
	// .globl	fusion_492
.visible .entry fusion_492(
	.param .u64 fusion_492_param_0,
	.param .u64 fusion_492_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_492_param_0];
	ld.param.u64 	%rd2, [fusion_492_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_8381
.visible .entry add_8381(
	.param .u64 add_8381_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB274_2;
	bra.uni 	LBB274_1;
LBB274_2:
	ld.param.u64 	%rd2, [add_8381_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB274_1:
	ret;

}
	// .globl	fusion_491
.visible .entry fusion_491(
	.param .u64 fusion_491_param_0,
	.param .u64 fusion_491_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot275[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot275;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_491_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB275_1;
	bra.uni 	LBB275_9;
LBB275_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB275_2;
LBB275_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB275_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB275_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB275_11;
	bra.uni 	LBB275_7;
LBB275_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB275_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB275_12;
	bra.uni 	LBB275_8;
LBB275_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB275_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB275_2;
	bra.uni 	LBB275_3;
LBB275_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB275_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0164;
	@%p6 bra 	LBB275_13;
	bra.uni 	LBB275_4;
LBB275_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB275_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB275_14;
	bra.uni 	LBB275_5;
LBB275_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB275_5;
	ld.param.u64 	%rd7, [fusion_491_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB275_5:
	ret;

}
	// .globl	fusion_489
.visible .entry fusion_489(
	.param .u64 fusion_489_param_0,
	.param .u64 fusion_489_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot276[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot276;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_489_param_0];
	ld.param.u64 	%rd9, [fusion_489_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB276_1;
	bra.uni 	LBB276_9;
LBB276_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB276_2;
LBB276_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB276_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB276_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB276_11;
	bra.uni 	LBB276_6;
LBB276_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB276_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB276_12;
	bra.uni 	LBB276_7;
LBB276_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB276_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB276_8;
	bra.uni 	LBB276_2;
LBB276_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB276_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0165;
	@%p6 bra 	LBB276_13;
	bra.uni 	LBB276_3;
LBB276_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB276_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB276_14;
	bra.uni 	LBB276_4;
LBB276_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB276_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB276_4:
	ret;

}
	// .globl	fusion_488
.visible .entry fusion_488(
	.param .u64 fusion_488_param_0,
	.param .u64 fusion_488_param_1,
	.param .u64 fusion_488_param_2,
	.param .u64 fusion_488_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_488_param_0];
	ld.param.u64 	%rd2, [fusion_488_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_488_param_1];
	ld.param.u64 	%rd5, [fusion_488_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_487
.visible .entry fusion_487(
	.param .u64 fusion_487_param_0,
	.param .u64 fusion_487_param_1,
	.param .u64 fusion_487_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_487_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0166;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB278_2;
	bra.uni 	LBB278_1;
LBB278_2:
	ld.param.u64 	%rd3, [fusion_487_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB278_1:
	ret;

}
	// .globl	fusion_853
.visible .entry fusion_853(
	.param .u64 fusion_853_param_0,
	.param .u64 fusion_853_param_1,
	.param .u64 fusion_853_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot279[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot279;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_853_param_0];
	ld.param.u64 	%rd8, [fusion_853_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0167;
	@%p1 bra 	LBB279_3;
	bra.uni 	LBB279_1;
LBB279_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB279_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB279_4;
	bra.uni 	LBB279_2;
LBB279_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB279_2;
	ld.param.u64 	%rd6, [fusion_853_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB279_2:
	ret;

}
	// .globl	fusion_484
.visible .entry fusion_484(
	.param .u64 fusion_484_param_0,
	.param .u64 fusion_484_param_1,
	.param .u64 fusion_484_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_484_param_0];
	ld.param.u64 	%rd2, [fusion_484_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_484_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_483
.visible .entry fusion_483(
	.param .u64 fusion_483_param_0,
	.param .u64 fusion_483_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot281[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot281;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_483_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB281_4;
	bra.uni 	LBB281_1;
LBB281_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB281_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0168;
	@%p2 bra 	LBB281_5;
	bra.uni 	LBB281_2;
LBB281_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB281_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB281_6;
	bra.uni 	LBB281_3;
LBB281_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB281_3;
	ld.param.u64 	%rd7, [fusion_483_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB281_3:
	ret;

}
	// .globl	fusion_481
.visible .entry fusion_481(
	.param .u64 fusion_481_param_0,
	.param .u64 fusion_481_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot282[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot282;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_481_param_0];
	ld.param.u64 	%rd9, [fusion_481_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB282_4;
	bra.uni 	LBB282_1;
LBB282_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB282_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0169;
	@%p2 bra 	LBB282_5;
	bra.uni 	LBB282_2;
LBB282_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB282_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB282_6;
	bra.uni 	LBB282_3;
LBB282_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB282_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB282_3:
	ret;

}
	// .globl	fusion_480
.visible .entry fusion_480(
	.param .u64 fusion_480_param_0,
	.param .u64 fusion_480_param_1,
	.param .u64 fusion_480_param_2,
	.param .u64 fusion_480_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_480_param_0];
	ld.param.u64 	%rd9, [fusion_480_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_480_param_1];
	ld.param.u64 	%rd11, [fusion_480_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB283_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB283_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB283_11;
	bra.uni 	LBB283_3;
LBB283_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB283_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB283_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB283_12;
	bra.uni 	LBB283_5;
LBB283_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB283_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB283_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB283_13;
	bra.uni 	LBB283_7;
LBB283_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB283_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB283_10;
	@%p11 bra 	LBB283_10;
	@%p12 bra 	LBB283_14;
	bra.uni 	LBB283_10;
LBB283_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB283_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_479
.visible .entry fusion_479(
	.param .u64 fusion_479_param_0,
	.param .u64 fusion_479_param_1,
	.param .u64 fusion_479_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_479_param_0];
	ld.param.u64 	%rd6, [fusion_479_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB284_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB284_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0170;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB284_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB284_4:
	ret;

}
	// .globl	fusion_478
.visible .entry fusion_478(
	.param .u64 fusion_478_param_0,
	.param .u64 fusion_478_param_1,
	.param .u64 fusion_478_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_478_param_0];
	ld.param.u64 	%rd2, [fusion_478_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_478_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_477
.visible .entry fusion_477(
	.param .u64 fusion_477_param_0,
	.param .u64 fusion_477_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot286[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot286;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_477_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0171;
	@%p1 bra 	LBB286_3;
	bra.uni 	LBB286_1;
LBB286_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB286_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB286_4;
	bra.uni 	LBB286_2;
LBB286_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB286_2;
	ld.param.u64 	%rd5, [fusion_477_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB286_2:
	ret;

}
	// .globl	fusion_476
.visible .entry fusion_476(
	.param .u64 fusion_476_param_0,
	.param .u64 fusion_476_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_476_param_0];
	ld.param.u64 	%rd2, [fusion_476_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_475
.visible .entry fusion_475(
	.param .u64 fusion_475_param_0,
	.param .u64 fusion_475_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot288[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot288;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_475_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB288_4;
	bra.uni 	LBB288_1;
LBB288_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB288_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0172;
	@%p2 bra 	LBB288_5;
	bra.uni 	LBB288_2;
LBB288_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB288_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB288_6;
	bra.uni 	LBB288_3;
LBB288_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB288_3;
	ld.param.u64 	%rd7, [fusion_475_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB288_3:
	ret;

}
	// .globl	fusion_473
.visible .entry fusion_473(
	.param .u64 fusion_473_param_0,
	.param .u64 fusion_473_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot289[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot289;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_473_param_0];
	ld.param.u64 	%rd9, [fusion_473_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB289_4;
	bra.uni 	LBB289_1;
LBB289_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB289_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0173;
	@%p2 bra 	LBB289_5;
	bra.uni 	LBB289_2;
LBB289_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB289_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB289_6;
	bra.uni 	LBB289_3;
LBB289_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB289_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB289_3:
	ret;

}
	// .globl	fusion_472
.visible .entry fusion_472(
	.param .u64 fusion_472_param_0,
	.param .u64 fusion_472_param_1,
	.param .u64 fusion_472_param_2,
	.param .u64 fusion_472_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_472_param_0];
	ld.param.u64 	%rd2, [fusion_472_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_472_param_1];
	ld.param.u64 	%rd5, [fusion_472_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_471
.visible .entry fusion_471(
	.param .u64 fusion_471_param_0,
	.param .u64 fusion_471_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_471_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0174;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB291_2;
	bra.uni 	LBB291_1;
LBB291_2:
	ld.param.u64 	%rd3, [fusion_471_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB291_1:
	ret;

}
	// .globl	fusion_854
.visible .entry fusion_854(
	.param .u64 fusion_854_param_0,
	.param .u64 fusion_854_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot292[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot292;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_854_param_0];
	ld.param.u64 	%rd5, [fusion_854_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB292_3;
	bra.uni 	LBB292_1;
LBB292_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0175], %f1;
LBB292_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0175;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB292_4;
	bra.uni 	LBB292_2;
LBB292_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB292_2:
	ret;

}
	// .globl	fusion_468
.visible .entry fusion_468(
	.param .u64 fusion_468_param_0,
	.param .u64 fusion_468_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_468_param_0];
	ld.param.u64 	%rd2, [fusion_468_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_8585
.visible .entry add_8585(
	.param .u64 add_8585_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB294_2;
	bra.uni 	LBB294_1;
LBB294_2:
	ld.param.u64 	%rd2, [add_8585_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB294_1:
	ret;

}
	// .globl	fusion_467
.visible .entry fusion_467(
	.param .u64 fusion_467_param_0,
	.param .u64 fusion_467_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot295[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot295;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_467_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB295_1;
	bra.uni 	LBB295_9;
LBB295_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB295_2;
LBB295_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB295_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB295_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB295_11;
	bra.uni 	LBB295_7;
LBB295_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB295_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB295_12;
	bra.uni 	LBB295_8;
LBB295_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB295_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB295_2;
	bra.uni 	LBB295_3;
LBB295_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB295_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0176;
	@%p6 bra 	LBB295_13;
	bra.uni 	LBB295_4;
LBB295_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB295_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB295_14;
	bra.uni 	LBB295_5;
LBB295_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB295_5;
	ld.param.u64 	%rd7, [fusion_467_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB295_5:
	ret;

}
	// .globl	fusion_465
.visible .entry fusion_465(
	.param .u64 fusion_465_param_0,
	.param .u64 fusion_465_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot296[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot296;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_465_param_0];
	ld.param.u64 	%rd9, [fusion_465_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB296_1;
	bra.uni 	LBB296_9;
LBB296_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB296_2;
LBB296_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB296_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB296_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB296_11;
	bra.uni 	LBB296_6;
LBB296_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB296_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB296_12;
	bra.uni 	LBB296_7;
LBB296_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB296_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB296_8;
	bra.uni 	LBB296_2;
LBB296_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB296_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0177;
	@%p6 bra 	LBB296_13;
	bra.uni 	LBB296_3;
LBB296_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB296_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB296_14;
	bra.uni 	LBB296_4;
LBB296_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB296_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB296_4:
	ret;

}
	// .globl	fusion_464
.visible .entry fusion_464(
	.param .u64 fusion_464_param_0,
	.param .u64 fusion_464_param_1,
	.param .u64 fusion_464_param_2,
	.param .u64 fusion_464_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_464_param_0];
	ld.param.u64 	%rd2, [fusion_464_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_464_param_1];
	ld.param.u64 	%rd5, [fusion_464_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_463
.visible .entry fusion_463(
	.param .u64 fusion_463_param_0,
	.param .u64 fusion_463_param_1,
	.param .u64 fusion_463_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_463_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0178;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB298_2;
	bra.uni 	LBB298_1;
LBB298_2:
	ld.param.u64 	%rd3, [fusion_463_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB298_1:
	ret;

}
	// .globl	fusion_855
.visible .entry fusion_855(
	.param .u64 fusion_855_param_0,
	.param .u64 fusion_855_param_1,
	.param .u64 fusion_855_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot299[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot299;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_855_param_0];
	ld.param.u64 	%rd8, [fusion_855_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0179;
	@%p1 bra 	LBB299_3;
	bra.uni 	LBB299_1;
LBB299_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB299_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB299_4;
	bra.uni 	LBB299_2;
LBB299_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB299_2;
	ld.param.u64 	%rd6, [fusion_855_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB299_2:
	ret;

}
	// .globl	fusion_460
.visible .entry fusion_460(
	.param .u64 fusion_460_param_0,
	.param .u64 fusion_460_param_1,
	.param .u64 fusion_460_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_460_param_0];
	ld.param.u64 	%rd2, [fusion_460_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_460_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_459
.visible .entry fusion_459(
	.param .u64 fusion_459_param_0,
	.param .u64 fusion_459_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot301[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot301;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_459_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB301_4;
	bra.uni 	LBB301_1;
LBB301_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB301_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0180;
	@%p2 bra 	LBB301_5;
	bra.uni 	LBB301_2;
LBB301_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB301_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB301_6;
	bra.uni 	LBB301_3;
LBB301_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB301_3;
	ld.param.u64 	%rd7, [fusion_459_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB301_3:
	ret;

}
	// .globl	fusion_457
.visible .entry fusion_457(
	.param .u64 fusion_457_param_0,
	.param .u64 fusion_457_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot302[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot302;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_457_param_0];
	ld.param.u64 	%rd9, [fusion_457_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB302_4;
	bra.uni 	LBB302_1;
LBB302_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB302_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0181;
	@%p2 bra 	LBB302_5;
	bra.uni 	LBB302_2;
LBB302_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB302_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB302_6;
	bra.uni 	LBB302_3;
LBB302_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB302_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB302_3:
	ret;

}
	// .globl	fusion_456
.visible .entry fusion_456(
	.param .u64 fusion_456_param_0,
	.param .u64 fusion_456_param_1,
	.param .u64 fusion_456_param_2,
	.param .u64 fusion_456_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_456_param_0];
	ld.param.u64 	%rd9, [fusion_456_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_456_param_1];
	ld.param.u64 	%rd11, [fusion_456_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB303_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB303_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB303_11;
	bra.uni 	LBB303_3;
LBB303_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB303_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB303_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB303_12;
	bra.uni 	LBB303_5;
LBB303_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB303_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB303_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB303_13;
	bra.uni 	LBB303_7;
LBB303_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB303_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB303_10;
	@%p11 bra 	LBB303_10;
	@%p12 bra 	LBB303_14;
	bra.uni 	LBB303_10;
LBB303_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB303_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_455
.visible .entry fusion_455(
	.param .u64 fusion_455_param_0,
	.param .u64 fusion_455_param_1,
	.param .u64 fusion_455_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_455_param_0];
	ld.param.u64 	%rd6, [fusion_455_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB304_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB304_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0182;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB304_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB304_4:
	ret;

}
	// .globl	fusion_454
.visible .entry fusion_454(
	.param .u64 fusion_454_param_0,
	.param .u64 fusion_454_param_1,
	.param .u64 fusion_454_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_454_param_0];
	ld.param.u64 	%rd2, [fusion_454_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_454_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_453
.visible .entry fusion_453(
	.param .u64 fusion_453_param_0,
	.param .u64 fusion_453_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot306[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot306;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_453_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0183;
	@%p1 bra 	LBB306_3;
	bra.uni 	LBB306_1;
LBB306_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB306_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB306_4;
	bra.uni 	LBB306_2;
LBB306_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB306_2;
	ld.param.u64 	%rd5, [fusion_453_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB306_2:
	ret;

}
	// .globl	fusion_452
.visible .entry fusion_452(
	.param .u64 fusion_452_param_0,
	.param .u64 fusion_452_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_452_param_0];
	ld.param.u64 	%rd2, [fusion_452_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_451
.visible .entry fusion_451(
	.param .u64 fusion_451_param_0,
	.param .u64 fusion_451_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot308[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot308;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_451_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB308_4;
	bra.uni 	LBB308_1;
LBB308_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB308_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0184;
	@%p2 bra 	LBB308_5;
	bra.uni 	LBB308_2;
LBB308_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB308_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB308_6;
	bra.uni 	LBB308_3;
LBB308_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB308_3;
	ld.param.u64 	%rd7, [fusion_451_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB308_3:
	ret;

}
	// .globl	fusion_449
.visible .entry fusion_449(
	.param .u64 fusion_449_param_0,
	.param .u64 fusion_449_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot309[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot309;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_449_param_0];
	ld.param.u64 	%rd9, [fusion_449_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB309_4;
	bra.uni 	LBB309_1;
LBB309_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB309_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0185;
	@%p2 bra 	LBB309_5;
	bra.uni 	LBB309_2;
LBB309_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB309_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB309_6;
	bra.uni 	LBB309_3;
LBB309_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB309_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB309_3:
	ret;

}
	// .globl	fusion_448
.visible .entry fusion_448(
	.param .u64 fusion_448_param_0,
	.param .u64 fusion_448_param_1,
	.param .u64 fusion_448_param_2,
	.param .u64 fusion_448_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_448_param_0];
	ld.param.u64 	%rd2, [fusion_448_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_448_param_1];
	ld.param.u64 	%rd5, [fusion_448_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_447
.visible .entry fusion_447(
	.param .u64 fusion_447_param_0,
	.param .u64 fusion_447_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_447_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0186;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB311_2;
	bra.uni 	LBB311_1;
LBB311_2:
	ld.param.u64 	%rd3, [fusion_447_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB311_1:
	ret;

}
	// .globl	fusion_856
.visible .entry fusion_856(
	.param .u64 fusion_856_param_0,
	.param .u64 fusion_856_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot312[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot312;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_856_param_0];
	ld.param.u64 	%rd5, [fusion_856_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB312_3;
	bra.uni 	LBB312_1;
LBB312_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0187], %f1;
LBB312_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0187;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB312_4;
	bra.uni 	LBB312_2;
LBB312_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB312_2:
	ret;

}
	// .globl	fusion_444
.visible .entry fusion_444(
	.param .u64 fusion_444_param_0,
	.param .u64 fusion_444_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_444_param_0];
	ld.param.u64 	%rd2, [fusion_444_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_8789
.visible .entry add_8789(
	.param .u64 add_8789_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB314_2;
	bra.uni 	LBB314_1;
LBB314_2:
	ld.param.u64 	%rd2, [add_8789_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB314_1:
	ret;

}
	// .globl	fusion_443
.visible .entry fusion_443(
	.param .u64 fusion_443_param_0,
	.param .u64 fusion_443_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot315[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot315;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_443_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB315_1;
	bra.uni 	LBB315_9;
LBB315_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB315_2;
LBB315_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB315_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB315_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB315_11;
	bra.uni 	LBB315_7;
LBB315_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB315_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB315_12;
	bra.uni 	LBB315_8;
LBB315_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB315_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB315_2;
	bra.uni 	LBB315_3;
LBB315_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB315_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0188;
	@%p6 bra 	LBB315_13;
	bra.uni 	LBB315_4;
LBB315_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB315_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB315_14;
	bra.uni 	LBB315_5;
LBB315_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB315_5;
	ld.param.u64 	%rd7, [fusion_443_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB315_5:
	ret;

}
	// .globl	fusion_441
.visible .entry fusion_441(
	.param .u64 fusion_441_param_0,
	.param .u64 fusion_441_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot316[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot316;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_441_param_0];
	ld.param.u64 	%rd9, [fusion_441_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB316_1;
	bra.uni 	LBB316_9;
LBB316_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB316_2;
LBB316_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB316_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB316_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB316_11;
	bra.uni 	LBB316_6;
LBB316_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB316_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB316_12;
	bra.uni 	LBB316_7;
LBB316_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB316_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB316_8;
	bra.uni 	LBB316_2;
LBB316_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB316_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0189;
	@%p6 bra 	LBB316_13;
	bra.uni 	LBB316_3;
LBB316_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB316_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB316_14;
	bra.uni 	LBB316_4;
LBB316_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB316_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB316_4:
	ret;

}
	// .globl	fusion_440
.visible .entry fusion_440(
	.param .u64 fusion_440_param_0,
	.param .u64 fusion_440_param_1,
	.param .u64 fusion_440_param_2,
	.param .u64 fusion_440_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_440_param_0];
	ld.param.u64 	%rd2, [fusion_440_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_440_param_1];
	ld.param.u64 	%rd5, [fusion_440_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_439
.visible .entry fusion_439(
	.param .u64 fusion_439_param_0,
	.param .u64 fusion_439_param_1,
	.param .u64 fusion_439_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_439_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0190;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB318_2;
	bra.uni 	LBB318_1;
LBB318_2:
	ld.param.u64 	%rd3, [fusion_439_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB318_1:
	ret;

}
	// .globl	fusion_857
.visible .entry fusion_857(
	.param .u64 fusion_857_param_0,
	.param .u64 fusion_857_param_1,
	.param .u64 fusion_857_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot319[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot319;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_857_param_0];
	ld.param.u64 	%rd8, [fusion_857_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0191;
	@%p1 bra 	LBB319_3;
	bra.uni 	LBB319_1;
LBB319_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB319_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB319_4;
	bra.uni 	LBB319_2;
LBB319_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB319_2;
	ld.param.u64 	%rd6, [fusion_857_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB319_2:
	ret;

}
	// .globl	fusion_436
.visible .entry fusion_436(
	.param .u64 fusion_436_param_0,
	.param .u64 fusion_436_param_1,
	.param .u64 fusion_436_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_436_param_0];
	ld.param.u64 	%rd2, [fusion_436_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_436_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_435
.visible .entry fusion_435(
	.param .u64 fusion_435_param_0,
	.param .u64 fusion_435_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot321[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot321;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_435_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB321_4;
	bra.uni 	LBB321_1;
LBB321_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB321_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0192;
	@%p2 bra 	LBB321_5;
	bra.uni 	LBB321_2;
LBB321_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB321_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB321_6;
	bra.uni 	LBB321_3;
LBB321_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB321_3;
	ld.param.u64 	%rd7, [fusion_435_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB321_3:
	ret;

}
	// .globl	fusion_433
.visible .entry fusion_433(
	.param .u64 fusion_433_param_0,
	.param .u64 fusion_433_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot322[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot322;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_433_param_0];
	ld.param.u64 	%rd9, [fusion_433_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB322_4;
	bra.uni 	LBB322_1;
LBB322_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB322_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0193;
	@%p2 bra 	LBB322_5;
	bra.uni 	LBB322_2;
LBB322_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB322_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB322_6;
	bra.uni 	LBB322_3;
LBB322_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB322_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB322_3:
	ret;

}
	// .globl	fusion_432
.visible .entry fusion_432(
	.param .u64 fusion_432_param_0,
	.param .u64 fusion_432_param_1,
	.param .u64 fusion_432_param_2,
	.param .u64 fusion_432_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_432_param_0];
	ld.param.u64 	%rd9, [fusion_432_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_432_param_1];
	ld.param.u64 	%rd11, [fusion_432_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB323_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB323_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB323_11;
	bra.uni 	LBB323_3;
LBB323_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB323_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB323_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB323_12;
	bra.uni 	LBB323_5;
LBB323_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB323_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB323_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB323_13;
	bra.uni 	LBB323_7;
LBB323_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB323_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB323_10;
	@%p11 bra 	LBB323_10;
	@%p12 bra 	LBB323_14;
	bra.uni 	LBB323_10;
LBB323_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB323_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_431
.visible .entry fusion_431(
	.param .u64 fusion_431_param_0,
	.param .u64 fusion_431_param_1,
	.param .u64 fusion_431_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_431_param_0];
	ld.param.u64 	%rd6, [fusion_431_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB324_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB324_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0194;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB324_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB324_4:
	ret;

}
	// .globl	fusion_430
.visible .entry fusion_430(
	.param .u64 fusion_430_param_0,
	.param .u64 fusion_430_param_1,
	.param .u64 fusion_430_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_430_param_0];
	ld.param.u64 	%rd2, [fusion_430_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_430_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_429
.visible .entry fusion_429(
	.param .u64 fusion_429_param_0,
	.param .u64 fusion_429_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot326[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot326;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_429_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0195;
	@%p1 bra 	LBB326_3;
	bra.uni 	LBB326_1;
LBB326_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB326_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB326_4;
	bra.uni 	LBB326_2;
LBB326_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB326_2;
	ld.param.u64 	%rd5, [fusion_429_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB326_2:
	ret;

}
	// .globl	fusion_428
.visible .entry fusion_428(
	.param .u64 fusion_428_param_0,
	.param .u64 fusion_428_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_428_param_0];
	ld.param.u64 	%rd2, [fusion_428_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_427
.visible .entry fusion_427(
	.param .u64 fusion_427_param_0,
	.param .u64 fusion_427_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot328[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot328;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_427_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB328_4;
	bra.uni 	LBB328_1;
LBB328_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB328_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0196;
	@%p2 bra 	LBB328_5;
	bra.uni 	LBB328_2;
LBB328_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB328_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB328_6;
	bra.uni 	LBB328_3;
LBB328_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB328_3;
	ld.param.u64 	%rd7, [fusion_427_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB328_3:
	ret;

}
	// .globl	fusion_425
.visible .entry fusion_425(
	.param .u64 fusion_425_param_0,
	.param .u64 fusion_425_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot329[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot329;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_425_param_0];
	ld.param.u64 	%rd9, [fusion_425_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB329_4;
	bra.uni 	LBB329_1;
LBB329_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB329_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0197;
	@%p2 bra 	LBB329_5;
	bra.uni 	LBB329_2;
LBB329_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB329_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB329_6;
	bra.uni 	LBB329_3;
LBB329_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB329_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB329_3:
	ret;

}
	// .globl	fusion_424
.visible .entry fusion_424(
	.param .u64 fusion_424_param_0,
	.param .u64 fusion_424_param_1,
	.param .u64 fusion_424_param_2,
	.param .u64 fusion_424_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_424_param_0];
	ld.param.u64 	%rd2, [fusion_424_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_424_param_1];
	ld.param.u64 	%rd5, [fusion_424_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_423
.visible .entry fusion_423(
	.param .u64 fusion_423_param_0,
	.param .u64 fusion_423_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_423_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0198;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB331_2;
	bra.uni 	LBB331_1;
LBB331_2:
	ld.param.u64 	%rd3, [fusion_423_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB331_1:
	ret;

}
	// .globl	fusion_858
.visible .entry fusion_858(
	.param .u64 fusion_858_param_0,
	.param .u64 fusion_858_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot332[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot332;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_858_param_0];
	ld.param.u64 	%rd5, [fusion_858_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB332_3;
	bra.uni 	LBB332_1;
LBB332_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0199], %f1;
LBB332_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0199;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB332_4;
	bra.uni 	LBB332_2;
LBB332_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB332_2:
	ret;

}
	// .globl	fusion_420
.visible .entry fusion_420(
	.param .u64 fusion_420_param_0,
	.param .u64 fusion_420_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_420_param_0];
	ld.param.u64 	%rd2, [fusion_420_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_8993
.visible .entry add_8993(
	.param .u64 add_8993_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB334_2;
	bra.uni 	LBB334_1;
LBB334_2:
	ld.param.u64 	%rd2, [add_8993_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB334_1:
	ret;

}
	// .globl	fusion_419
.visible .entry fusion_419(
	.param .u64 fusion_419_param_0,
	.param .u64 fusion_419_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot335[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot335;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_419_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB335_1;
	bra.uni 	LBB335_9;
LBB335_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB335_2;
LBB335_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB335_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB335_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB335_11;
	bra.uni 	LBB335_7;
LBB335_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB335_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB335_12;
	bra.uni 	LBB335_8;
LBB335_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB335_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB335_2;
	bra.uni 	LBB335_3;
LBB335_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB335_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0200;
	@%p6 bra 	LBB335_13;
	bra.uni 	LBB335_4;
LBB335_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB335_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB335_14;
	bra.uni 	LBB335_5;
LBB335_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB335_5;
	ld.param.u64 	%rd7, [fusion_419_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB335_5:
	ret;

}
	// .globl	fusion_417
.visible .entry fusion_417(
	.param .u64 fusion_417_param_0,
	.param .u64 fusion_417_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot336[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot336;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_417_param_0];
	ld.param.u64 	%rd9, [fusion_417_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB336_1;
	bra.uni 	LBB336_9;
LBB336_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB336_2;
LBB336_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB336_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB336_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB336_11;
	bra.uni 	LBB336_6;
LBB336_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB336_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB336_12;
	bra.uni 	LBB336_7;
LBB336_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB336_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB336_8;
	bra.uni 	LBB336_2;
LBB336_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB336_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0201;
	@%p6 bra 	LBB336_13;
	bra.uni 	LBB336_3;
LBB336_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB336_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB336_14;
	bra.uni 	LBB336_4;
LBB336_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB336_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB336_4:
	ret;

}
	// .globl	fusion_416
.visible .entry fusion_416(
	.param .u64 fusion_416_param_0,
	.param .u64 fusion_416_param_1,
	.param .u64 fusion_416_param_2,
	.param .u64 fusion_416_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_416_param_0];
	ld.param.u64 	%rd2, [fusion_416_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_416_param_1];
	ld.param.u64 	%rd5, [fusion_416_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_415
.visible .entry fusion_415(
	.param .u64 fusion_415_param_0,
	.param .u64 fusion_415_param_1,
	.param .u64 fusion_415_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_415_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0202;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB338_2;
	bra.uni 	LBB338_1;
LBB338_2:
	ld.param.u64 	%rd3, [fusion_415_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB338_1:
	ret;

}
	// .globl	fusion_859
.visible .entry fusion_859(
	.param .u64 fusion_859_param_0,
	.param .u64 fusion_859_param_1,
	.param .u64 fusion_859_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot339[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot339;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_859_param_0];
	ld.param.u64 	%rd8, [fusion_859_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0203;
	@%p1 bra 	LBB339_3;
	bra.uni 	LBB339_1;
LBB339_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB339_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB339_4;
	bra.uni 	LBB339_2;
LBB339_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB339_2;
	ld.param.u64 	%rd6, [fusion_859_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB339_2:
	ret;

}
	// .globl	fusion_412
.visible .entry fusion_412(
	.param .u64 fusion_412_param_0,
	.param .u64 fusion_412_param_1,
	.param .u64 fusion_412_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_412_param_0];
	ld.param.u64 	%rd2, [fusion_412_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_412_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_411
.visible .entry fusion_411(
	.param .u64 fusion_411_param_0,
	.param .u64 fusion_411_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot341[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot341;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_411_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB341_4;
	bra.uni 	LBB341_1;
LBB341_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB341_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0204;
	@%p2 bra 	LBB341_5;
	bra.uni 	LBB341_2;
LBB341_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB341_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB341_6;
	bra.uni 	LBB341_3;
LBB341_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB341_3;
	ld.param.u64 	%rd7, [fusion_411_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB341_3:
	ret;

}
	// .globl	fusion_409
.visible .entry fusion_409(
	.param .u64 fusion_409_param_0,
	.param .u64 fusion_409_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot342[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot342;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_409_param_0];
	ld.param.u64 	%rd9, [fusion_409_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB342_4;
	bra.uni 	LBB342_1;
LBB342_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB342_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0205;
	@%p2 bra 	LBB342_5;
	bra.uni 	LBB342_2;
LBB342_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB342_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB342_6;
	bra.uni 	LBB342_3;
LBB342_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB342_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB342_3:
	ret;

}
	// .globl	fusion_408
.visible .entry fusion_408(
	.param .u64 fusion_408_param_0,
	.param .u64 fusion_408_param_1,
	.param .u64 fusion_408_param_2,
	.param .u64 fusion_408_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_408_param_0];
	ld.param.u64 	%rd9, [fusion_408_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_408_param_1];
	ld.param.u64 	%rd11, [fusion_408_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB343_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB343_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB343_11;
	bra.uni 	LBB343_3;
LBB343_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB343_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB343_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB343_12;
	bra.uni 	LBB343_5;
LBB343_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB343_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB343_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB343_13;
	bra.uni 	LBB343_7;
LBB343_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB343_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB343_10;
	@%p11 bra 	LBB343_10;
	@%p12 bra 	LBB343_14;
	bra.uni 	LBB343_10;
LBB343_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB343_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_407
.visible .entry fusion_407(
	.param .u64 fusion_407_param_0,
	.param .u64 fusion_407_param_1,
	.param .u64 fusion_407_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_407_param_0];
	ld.param.u64 	%rd6, [fusion_407_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB344_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB344_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0206;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB344_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB344_4:
	ret;

}
	// .globl	fusion_406
.visible .entry fusion_406(
	.param .u64 fusion_406_param_0,
	.param .u64 fusion_406_param_1,
	.param .u64 fusion_406_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_406_param_0];
	ld.param.u64 	%rd2, [fusion_406_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_406_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_405
.visible .entry fusion_405(
	.param .u64 fusion_405_param_0,
	.param .u64 fusion_405_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot346[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot346;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_405_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0207;
	@%p1 bra 	LBB346_3;
	bra.uni 	LBB346_1;
LBB346_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB346_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB346_4;
	bra.uni 	LBB346_2;
LBB346_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB346_2;
	ld.param.u64 	%rd5, [fusion_405_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB346_2:
	ret;

}
	// .globl	fusion_404
.visible .entry fusion_404(
	.param .u64 fusion_404_param_0,
	.param .u64 fusion_404_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_404_param_0];
	ld.param.u64 	%rd2, [fusion_404_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_403
.visible .entry fusion_403(
	.param .u64 fusion_403_param_0,
	.param .u64 fusion_403_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot348[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot348;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_403_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB348_4;
	bra.uni 	LBB348_1;
LBB348_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB348_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0208;
	@%p2 bra 	LBB348_5;
	bra.uni 	LBB348_2;
LBB348_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB348_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB348_6;
	bra.uni 	LBB348_3;
LBB348_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB348_3;
	ld.param.u64 	%rd7, [fusion_403_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB348_3:
	ret;

}
	// .globl	fusion_401
.visible .entry fusion_401(
	.param .u64 fusion_401_param_0,
	.param .u64 fusion_401_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot349[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot349;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_401_param_0];
	ld.param.u64 	%rd9, [fusion_401_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB349_4;
	bra.uni 	LBB349_1;
LBB349_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB349_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0209;
	@%p2 bra 	LBB349_5;
	bra.uni 	LBB349_2;
LBB349_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB349_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB349_6;
	bra.uni 	LBB349_3;
LBB349_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB349_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB349_3:
	ret;

}
	// .globl	fusion_400
.visible .entry fusion_400(
	.param .u64 fusion_400_param_0,
	.param .u64 fusion_400_param_1,
	.param .u64 fusion_400_param_2,
	.param .u64 fusion_400_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_400_param_0];
	ld.param.u64 	%rd2, [fusion_400_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_400_param_1];
	ld.param.u64 	%rd5, [fusion_400_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_399
.visible .entry fusion_399(
	.param .u64 fusion_399_param_0,
	.param .u64 fusion_399_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_399_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0210;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB351_2;
	bra.uni 	LBB351_1;
LBB351_2:
	ld.param.u64 	%rd3, [fusion_399_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB351_1:
	ret;

}
	// .globl	fusion_860
.visible .entry fusion_860(
	.param .u64 fusion_860_param_0,
	.param .u64 fusion_860_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot352[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot352;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_860_param_0];
	ld.param.u64 	%rd5, [fusion_860_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB352_3;
	bra.uni 	LBB352_1;
LBB352_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0211], %f1;
LBB352_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0211;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB352_4;
	bra.uni 	LBB352_2;
LBB352_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB352_2:
	ret;

}
	// .globl	fusion_396
.visible .entry fusion_396(
	.param .u64 fusion_396_param_0,
	.param .u64 fusion_396_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_396_param_0];
	ld.param.u64 	%rd2, [fusion_396_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_9197
.visible .entry add_9197(
	.param .u64 add_9197_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB354_2;
	bra.uni 	LBB354_1;
LBB354_2:
	ld.param.u64 	%rd2, [add_9197_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB354_1:
	ret;

}
	// .globl	fusion_395
.visible .entry fusion_395(
	.param .u64 fusion_395_param_0,
	.param .u64 fusion_395_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot355[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot355;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_395_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB355_1;
	bra.uni 	LBB355_9;
LBB355_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB355_2;
LBB355_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB355_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB355_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB355_11;
	bra.uni 	LBB355_7;
LBB355_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB355_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB355_12;
	bra.uni 	LBB355_8;
LBB355_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB355_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB355_2;
	bra.uni 	LBB355_3;
LBB355_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB355_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0212;
	@%p6 bra 	LBB355_13;
	bra.uni 	LBB355_4;
LBB355_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB355_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB355_14;
	bra.uni 	LBB355_5;
LBB355_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB355_5;
	ld.param.u64 	%rd7, [fusion_395_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB355_5:
	ret;

}
	// .globl	fusion_393
.visible .entry fusion_393(
	.param .u64 fusion_393_param_0,
	.param .u64 fusion_393_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot356[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot356;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_393_param_0];
	ld.param.u64 	%rd9, [fusion_393_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB356_1;
	bra.uni 	LBB356_9;
LBB356_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB356_2;
LBB356_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB356_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB356_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB356_11;
	bra.uni 	LBB356_6;
LBB356_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB356_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB356_12;
	bra.uni 	LBB356_7;
LBB356_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB356_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB356_8;
	bra.uni 	LBB356_2;
LBB356_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB356_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0213;
	@%p6 bra 	LBB356_13;
	bra.uni 	LBB356_3;
LBB356_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB356_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB356_14;
	bra.uni 	LBB356_4;
LBB356_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB356_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB356_4:
	ret;

}
	// .globl	fusion_392
.visible .entry fusion_392(
	.param .u64 fusion_392_param_0,
	.param .u64 fusion_392_param_1,
	.param .u64 fusion_392_param_2,
	.param .u64 fusion_392_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_392_param_0];
	ld.param.u64 	%rd2, [fusion_392_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_392_param_1];
	ld.param.u64 	%rd5, [fusion_392_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_391
.visible .entry fusion_391(
	.param .u64 fusion_391_param_0,
	.param .u64 fusion_391_param_1,
	.param .u64 fusion_391_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_391_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0214;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB358_2;
	bra.uni 	LBB358_1;
LBB358_2:
	ld.param.u64 	%rd3, [fusion_391_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB358_1:
	ret;

}
	// .globl	fusion_861
.visible .entry fusion_861(
	.param .u64 fusion_861_param_0,
	.param .u64 fusion_861_param_1,
	.param .u64 fusion_861_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot359[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot359;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_861_param_0];
	ld.param.u64 	%rd8, [fusion_861_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0215;
	@%p1 bra 	LBB359_3;
	bra.uni 	LBB359_1;
LBB359_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB359_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB359_4;
	bra.uni 	LBB359_2;
LBB359_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB359_2;
	ld.param.u64 	%rd6, [fusion_861_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB359_2:
	ret;

}
	// .globl	fusion_388
.visible .entry fusion_388(
	.param .u64 fusion_388_param_0,
	.param .u64 fusion_388_param_1,
	.param .u64 fusion_388_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_388_param_0];
	ld.param.u64 	%rd2, [fusion_388_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_388_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_387
.visible .entry fusion_387(
	.param .u64 fusion_387_param_0,
	.param .u64 fusion_387_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot361[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot361;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_387_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB361_4;
	bra.uni 	LBB361_1;
LBB361_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB361_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0216;
	@%p2 bra 	LBB361_5;
	bra.uni 	LBB361_2;
LBB361_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB361_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB361_6;
	bra.uni 	LBB361_3;
LBB361_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB361_3;
	ld.param.u64 	%rd7, [fusion_387_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB361_3:
	ret;

}
	// .globl	fusion_385
.visible .entry fusion_385(
	.param .u64 fusion_385_param_0,
	.param .u64 fusion_385_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot362[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot362;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_385_param_0];
	ld.param.u64 	%rd9, [fusion_385_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB362_4;
	bra.uni 	LBB362_1;
LBB362_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB362_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0217;
	@%p2 bra 	LBB362_5;
	bra.uni 	LBB362_2;
LBB362_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB362_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB362_6;
	bra.uni 	LBB362_3;
LBB362_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB362_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB362_3:
	ret;

}
	// .globl	fusion_384
.visible .entry fusion_384(
	.param .u64 fusion_384_param_0,
	.param .u64 fusion_384_param_1,
	.param .u64 fusion_384_param_2,
	.param .u64 fusion_384_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_384_param_0];
	ld.param.u64 	%rd9, [fusion_384_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_384_param_1];
	ld.param.u64 	%rd11, [fusion_384_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB363_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB363_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB363_11;
	bra.uni 	LBB363_3;
LBB363_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB363_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB363_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB363_12;
	bra.uni 	LBB363_5;
LBB363_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB363_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB363_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB363_13;
	bra.uni 	LBB363_7;
LBB363_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB363_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB363_10;
	@%p11 bra 	LBB363_10;
	@%p12 bra 	LBB363_14;
	bra.uni 	LBB363_10;
LBB363_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB363_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_383
.visible .entry fusion_383(
	.param .u64 fusion_383_param_0,
	.param .u64 fusion_383_param_1,
	.param .u64 fusion_383_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_383_param_0];
	ld.param.u64 	%rd6, [fusion_383_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB364_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB364_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0218;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB364_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB364_4:
	ret;

}
	// .globl	fusion_382
.visible .entry fusion_382(
	.param .u64 fusion_382_param_0,
	.param .u64 fusion_382_param_1,
	.param .u64 fusion_382_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_382_param_0];
	ld.param.u64 	%rd2, [fusion_382_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_382_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_381
.visible .entry fusion_381(
	.param .u64 fusion_381_param_0,
	.param .u64 fusion_381_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot366[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot366;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_381_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0219;
	@%p1 bra 	LBB366_3;
	bra.uni 	LBB366_1;
LBB366_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB366_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB366_4;
	bra.uni 	LBB366_2;
LBB366_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB366_2;
	ld.param.u64 	%rd5, [fusion_381_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB366_2:
	ret;

}
	// .globl	fusion_380
.visible .entry fusion_380(
	.param .u64 fusion_380_param_0,
	.param .u64 fusion_380_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_380_param_0];
	ld.param.u64 	%rd2, [fusion_380_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_379
.visible .entry fusion_379(
	.param .u64 fusion_379_param_0,
	.param .u64 fusion_379_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot368[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot368;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_379_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB368_4;
	bra.uni 	LBB368_1;
LBB368_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB368_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0220;
	@%p2 bra 	LBB368_5;
	bra.uni 	LBB368_2;
LBB368_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB368_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB368_6;
	bra.uni 	LBB368_3;
LBB368_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB368_3;
	ld.param.u64 	%rd7, [fusion_379_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB368_3:
	ret;

}
	// .globl	fusion_377
.visible .entry fusion_377(
	.param .u64 fusion_377_param_0,
	.param .u64 fusion_377_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot369[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot369;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_377_param_0];
	ld.param.u64 	%rd9, [fusion_377_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB369_4;
	bra.uni 	LBB369_1;
LBB369_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB369_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0221;
	@%p2 bra 	LBB369_5;
	bra.uni 	LBB369_2;
LBB369_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB369_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB369_6;
	bra.uni 	LBB369_3;
LBB369_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB369_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB369_3:
	ret;

}
	// .globl	fusion_376
.visible .entry fusion_376(
	.param .u64 fusion_376_param_0,
	.param .u64 fusion_376_param_1,
	.param .u64 fusion_376_param_2,
	.param .u64 fusion_376_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_376_param_0];
	ld.param.u64 	%rd2, [fusion_376_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_376_param_1];
	ld.param.u64 	%rd5, [fusion_376_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_375
.visible .entry fusion_375(
	.param .u64 fusion_375_param_0,
	.param .u64 fusion_375_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_375_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0222;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB371_2;
	bra.uni 	LBB371_1;
LBB371_2:
	ld.param.u64 	%rd3, [fusion_375_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB371_1:
	ret;

}
	// .globl	fusion_862
.visible .entry fusion_862(
	.param .u64 fusion_862_param_0,
	.param .u64 fusion_862_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot372[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot372;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_862_param_0];
	ld.param.u64 	%rd5, [fusion_862_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB372_3;
	bra.uni 	LBB372_1;
LBB372_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0223], %f1;
LBB372_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0223;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB372_4;
	bra.uni 	LBB372_2;
LBB372_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB372_2:
	ret;

}
	// .globl	fusion_372
.visible .entry fusion_372(
	.param .u64 fusion_372_param_0,
	.param .u64 fusion_372_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_372_param_0];
	ld.param.u64 	%rd2, [fusion_372_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_9401
.visible .entry add_9401(
	.param .u64 add_9401_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB374_2;
	bra.uni 	LBB374_1;
LBB374_2:
	ld.param.u64 	%rd2, [add_9401_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB374_1:
	ret;

}
	// .globl	fusion_371
.visible .entry fusion_371(
	.param .u64 fusion_371_param_0,
	.param .u64 fusion_371_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot375[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot375;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_371_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB375_1;
	bra.uni 	LBB375_9;
LBB375_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB375_2;
LBB375_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB375_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB375_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB375_11;
	bra.uni 	LBB375_7;
LBB375_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB375_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB375_12;
	bra.uni 	LBB375_8;
LBB375_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB375_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB375_2;
	bra.uni 	LBB375_3;
LBB375_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB375_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0224;
	@%p6 bra 	LBB375_13;
	bra.uni 	LBB375_4;
LBB375_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB375_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB375_14;
	bra.uni 	LBB375_5;
LBB375_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB375_5;
	ld.param.u64 	%rd7, [fusion_371_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB375_5:
	ret;

}
	// .globl	fusion_369
.visible .entry fusion_369(
	.param .u64 fusion_369_param_0,
	.param .u64 fusion_369_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot376[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot376;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_369_param_0];
	ld.param.u64 	%rd9, [fusion_369_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB376_1;
	bra.uni 	LBB376_9;
LBB376_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB376_2;
LBB376_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB376_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB376_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB376_11;
	bra.uni 	LBB376_6;
LBB376_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB376_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB376_12;
	bra.uni 	LBB376_7;
LBB376_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB376_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB376_8;
	bra.uni 	LBB376_2;
LBB376_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB376_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0225;
	@%p6 bra 	LBB376_13;
	bra.uni 	LBB376_3;
LBB376_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB376_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB376_14;
	bra.uni 	LBB376_4;
LBB376_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB376_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB376_4:
	ret;

}
	// .globl	fusion_368
.visible .entry fusion_368(
	.param .u64 fusion_368_param_0,
	.param .u64 fusion_368_param_1,
	.param .u64 fusion_368_param_2,
	.param .u64 fusion_368_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_368_param_0];
	ld.param.u64 	%rd2, [fusion_368_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_368_param_1];
	ld.param.u64 	%rd5, [fusion_368_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_367
.visible .entry fusion_367(
	.param .u64 fusion_367_param_0,
	.param .u64 fusion_367_param_1,
	.param .u64 fusion_367_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_367_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0226;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB378_2;
	bra.uni 	LBB378_1;
LBB378_2:
	ld.param.u64 	%rd3, [fusion_367_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB378_1:
	ret;

}
	// .globl	fusion_863
.visible .entry fusion_863(
	.param .u64 fusion_863_param_0,
	.param .u64 fusion_863_param_1,
	.param .u64 fusion_863_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot379[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot379;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_863_param_0];
	ld.param.u64 	%rd8, [fusion_863_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0227;
	@%p1 bra 	LBB379_3;
	bra.uni 	LBB379_1;
LBB379_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB379_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB379_4;
	bra.uni 	LBB379_2;
LBB379_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB379_2;
	ld.param.u64 	%rd6, [fusion_863_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB379_2:
	ret;

}
	// .globl	fusion_364
.visible .entry fusion_364(
	.param .u64 fusion_364_param_0,
	.param .u64 fusion_364_param_1,
	.param .u64 fusion_364_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_364_param_0];
	ld.param.u64 	%rd2, [fusion_364_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_364_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_363
.visible .entry fusion_363(
	.param .u64 fusion_363_param_0,
	.param .u64 fusion_363_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot381[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot381;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_363_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB381_4;
	bra.uni 	LBB381_1;
LBB381_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB381_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0228;
	@%p2 bra 	LBB381_5;
	bra.uni 	LBB381_2;
LBB381_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB381_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB381_6;
	bra.uni 	LBB381_3;
LBB381_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB381_3;
	ld.param.u64 	%rd7, [fusion_363_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB381_3:
	ret;

}
	// .globl	fusion_361
.visible .entry fusion_361(
	.param .u64 fusion_361_param_0,
	.param .u64 fusion_361_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot382[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot382;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_361_param_0];
	ld.param.u64 	%rd9, [fusion_361_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB382_4;
	bra.uni 	LBB382_1;
LBB382_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB382_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0229;
	@%p2 bra 	LBB382_5;
	bra.uni 	LBB382_2;
LBB382_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB382_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB382_6;
	bra.uni 	LBB382_3;
LBB382_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB382_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB382_3:
	ret;

}
	// .globl	fusion_360
.visible .entry fusion_360(
	.param .u64 fusion_360_param_0,
	.param .u64 fusion_360_param_1,
	.param .u64 fusion_360_param_2,
	.param .u64 fusion_360_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_360_param_0];
	ld.param.u64 	%rd9, [fusion_360_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_360_param_1];
	ld.param.u64 	%rd11, [fusion_360_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB383_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB383_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB383_11;
	bra.uni 	LBB383_3;
LBB383_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB383_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB383_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB383_12;
	bra.uni 	LBB383_5;
LBB383_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB383_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB383_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB383_13;
	bra.uni 	LBB383_7;
LBB383_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB383_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB383_10;
	@%p11 bra 	LBB383_10;
	@%p12 bra 	LBB383_14;
	bra.uni 	LBB383_10;
LBB383_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB383_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_359
.visible .entry fusion_359(
	.param .u64 fusion_359_param_0,
	.param .u64 fusion_359_param_1,
	.param .u64 fusion_359_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_359_param_0];
	ld.param.u64 	%rd6, [fusion_359_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB384_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB384_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0230;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB384_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB384_4:
	ret;

}
	// .globl	fusion_358
.visible .entry fusion_358(
	.param .u64 fusion_358_param_0,
	.param .u64 fusion_358_param_1,
	.param .u64 fusion_358_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_358_param_0];
	ld.param.u64 	%rd2, [fusion_358_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_358_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_357
.visible .entry fusion_357(
	.param .u64 fusion_357_param_0,
	.param .u64 fusion_357_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot386[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot386;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_357_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0231;
	@%p1 bra 	LBB386_3;
	bra.uni 	LBB386_1;
LBB386_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB386_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB386_4;
	bra.uni 	LBB386_2;
LBB386_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB386_2;
	ld.param.u64 	%rd5, [fusion_357_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB386_2:
	ret;

}
	// .globl	fusion_356
.visible .entry fusion_356(
	.param .u64 fusion_356_param_0,
	.param .u64 fusion_356_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_356_param_0];
	ld.param.u64 	%rd2, [fusion_356_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_355
.visible .entry fusion_355(
	.param .u64 fusion_355_param_0,
	.param .u64 fusion_355_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot388[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot388;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_355_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB388_4;
	bra.uni 	LBB388_1;
LBB388_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB388_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0232;
	@%p2 bra 	LBB388_5;
	bra.uni 	LBB388_2;
LBB388_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB388_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB388_6;
	bra.uni 	LBB388_3;
LBB388_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB388_3;
	ld.param.u64 	%rd7, [fusion_355_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB388_3:
	ret;

}
	// .globl	fusion_353
.visible .entry fusion_353(
	.param .u64 fusion_353_param_0,
	.param .u64 fusion_353_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot389[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot389;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_353_param_0];
	ld.param.u64 	%rd9, [fusion_353_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB389_4;
	bra.uni 	LBB389_1;
LBB389_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB389_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0233;
	@%p2 bra 	LBB389_5;
	bra.uni 	LBB389_2;
LBB389_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB389_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB389_6;
	bra.uni 	LBB389_3;
LBB389_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB389_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB389_3:
	ret;

}
	// .globl	fusion_352
.visible .entry fusion_352(
	.param .u64 fusion_352_param_0,
	.param .u64 fusion_352_param_1,
	.param .u64 fusion_352_param_2,
	.param .u64 fusion_352_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_352_param_0];
	ld.param.u64 	%rd2, [fusion_352_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_352_param_1];
	ld.param.u64 	%rd5, [fusion_352_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_351
.visible .entry fusion_351(
	.param .u64 fusion_351_param_0,
	.param .u64 fusion_351_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_351_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0234;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB391_2;
	bra.uni 	LBB391_1;
LBB391_2:
	ld.param.u64 	%rd3, [fusion_351_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB391_1:
	ret;

}
	// .globl	fusion_864
.visible .entry fusion_864(
	.param .u64 fusion_864_param_0,
	.param .u64 fusion_864_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot392[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot392;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_864_param_0];
	ld.param.u64 	%rd5, [fusion_864_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB392_3;
	bra.uni 	LBB392_1;
LBB392_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0235], %f1;
LBB392_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0235;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB392_4;
	bra.uni 	LBB392_2;
LBB392_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB392_2:
	ret;

}
	// .globl	fusion_348
.visible .entry fusion_348(
	.param .u64 fusion_348_param_0,
	.param .u64 fusion_348_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_348_param_0];
	ld.param.u64 	%rd2, [fusion_348_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_9605
.visible .entry add_9605(
	.param .u64 add_9605_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB394_2;
	bra.uni 	LBB394_1;
LBB394_2:
	ld.param.u64 	%rd2, [add_9605_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB394_1:
	ret;

}
	// .globl	fusion_347
.visible .entry fusion_347(
	.param .u64 fusion_347_param_0,
	.param .u64 fusion_347_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot395[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot395;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_347_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB395_1;
	bra.uni 	LBB395_9;
LBB395_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB395_2;
LBB395_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB395_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB395_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB395_11;
	bra.uni 	LBB395_7;
LBB395_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB395_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB395_12;
	bra.uni 	LBB395_8;
LBB395_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB395_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB395_2;
	bra.uni 	LBB395_3;
LBB395_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB395_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0236;
	@%p6 bra 	LBB395_13;
	bra.uni 	LBB395_4;
LBB395_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB395_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB395_14;
	bra.uni 	LBB395_5;
LBB395_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB395_5;
	ld.param.u64 	%rd7, [fusion_347_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB395_5:
	ret;

}
	// .globl	fusion_345
.visible .entry fusion_345(
	.param .u64 fusion_345_param_0,
	.param .u64 fusion_345_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot396[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot396;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_345_param_0];
	ld.param.u64 	%rd9, [fusion_345_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB396_1;
	bra.uni 	LBB396_9;
LBB396_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB396_2;
LBB396_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB396_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB396_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB396_11;
	bra.uni 	LBB396_6;
LBB396_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB396_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB396_12;
	bra.uni 	LBB396_7;
LBB396_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB396_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB396_8;
	bra.uni 	LBB396_2;
LBB396_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB396_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0237;
	@%p6 bra 	LBB396_13;
	bra.uni 	LBB396_3;
LBB396_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB396_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB396_14;
	bra.uni 	LBB396_4;
LBB396_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB396_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB396_4:
	ret;

}
	// .globl	fusion_344
.visible .entry fusion_344(
	.param .u64 fusion_344_param_0,
	.param .u64 fusion_344_param_1,
	.param .u64 fusion_344_param_2,
	.param .u64 fusion_344_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_344_param_0];
	ld.param.u64 	%rd2, [fusion_344_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_344_param_1];
	ld.param.u64 	%rd5, [fusion_344_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_343
.visible .entry fusion_343(
	.param .u64 fusion_343_param_0,
	.param .u64 fusion_343_param_1,
	.param .u64 fusion_343_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_343_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0238;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB398_2;
	bra.uni 	LBB398_1;
LBB398_2:
	ld.param.u64 	%rd3, [fusion_343_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB398_1:
	ret;

}
	// .globl	fusion_865
.visible .entry fusion_865(
	.param .u64 fusion_865_param_0,
	.param .u64 fusion_865_param_1,
	.param .u64 fusion_865_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot399[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot399;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_865_param_0];
	ld.param.u64 	%rd8, [fusion_865_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0239;
	@%p1 bra 	LBB399_3;
	bra.uni 	LBB399_1;
LBB399_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB399_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB399_4;
	bra.uni 	LBB399_2;
LBB399_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB399_2;
	ld.param.u64 	%rd6, [fusion_865_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB399_2:
	ret;

}
	// .globl	fusion_340
.visible .entry fusion_340(
	.param .u64 fusion_340_param_0,
	.param .u64 fusion_340_param_1,
	.param .u64 fusion_340_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_340_param_0];
	ld.param.u64 	%rd2, [fusion_340_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_340_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_339
.visible .entry fusion_339(
	.param .u64 fusion_339_param_0,
	.param .u64 fusion_339_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot401[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot401;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_339_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB401_4;
	bra.uni 	LBB401_1;
LBB401_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB401_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0240;
	@%p2 bra 	LBB401_5;
	bra.uni 	LBB401_2;
LBB401_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB401_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB401_6;
	bra.uni 	LBB401_3;
LBB401_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB401_3;
	ld.param.u64 	%rd7, [fusion_339_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB401_3:
	ret;

}
	// .globl	fusion_337
.visible .entry fusion_337(
	.param .u64 fusion_337_param_0,
	.param .u64 fusion_337_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot402[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot402;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_337_param_0];
	ld.param.u64 	%rd9, [fusion_337_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB402_4;
	bra.uni 	LBB402_1;
LBB402_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB402_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0241;
	@%p2 bra 	LBB402_5;
	bra.uni 	LBB402_2;
LBB402_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB402_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB402_6;
	bra.uni 	LBB402_3;
LBB402_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB402_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB402_3:
	ret;

}
	// .globl	fusion_336
.visible .entry fusion_336(
	.param .u64 fusion_336_param_0,
	.param .u64 fusion_336_param_1,
	.param .u64 fusion_336_param_2,
	.param .u64 fusion_336_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_336_param_0];
	ld.param.u64 	%rd9, [fusion_336_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_336_param_1];
	ld.param.u64 	%rd11, [fusion_336_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB403_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB403_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB403_11;
	bra.uni 	LBB403_3;
LBB403_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB403_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB403_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB403_12;
	bra.uni 	LBB403_5;
LBB403_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB403_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB403_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB403_13;
	bra.uni 	LBB403_7;
LBB403_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB403_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB403_10;
	@%p11 bra 	LBB403_10;
	@%p12 bra 	LBB403_14;
	bra.uni 	LBB403_10;
LBB403_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB403_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_335
.visible .entry fusion_335(
	.param .u64 fusion_335_param_0,
	.param .u64 fusion_335_param_1,
	.param .u64 fusion_335_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_335_param_0];
	ld.param.u64 	%rd6, [fusion_335_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB404_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB404_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0242;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB404_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB404_4:
	ret;

}
	// .globl	fusion_334
.visible .entry fusion_334(
	.param .u64 fusion_334_param_0,
	.param .u64 fusion_334_param_1,
	.param .u64 fusion_334_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_334_param_0];
	ld.param.u64 	%rd2, [fusion_334_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_334_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_333
.visible .entry fusion_333(
	.param .u64 fusion_333_param_0,
	.param .u64 fusion_333_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot406[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot406;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_333_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0243;
	@%p1 bra 	LBB406_3;
	bra.uni 	LBB406_1;
LBB406_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB406_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB406_4;
	bra.uni 	LBB406_2;
LBB406_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB406_2;
	ld.param.u64 	%rd5, [fusion_333_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB406_2:
	ret;

}
	// .globl	fusion_332
.visible .entry fusion_332(
	.param .u64 fusion_332_param_0,
	.param .u64 fusion_332_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_332_param_0];
	ld.param.u64 	%rd2, [fusion_332_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_331
.visible .entry fusion_331(
	.param .u64 fusion_331_param_0,
	.param .u64 fusion_331_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot408[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot408;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_331_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB408_4;
	bra.uni 	LBB408_1;
LBB408_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB408_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0244;
	@%p2 bra 	LBB408_5;
	bra.uni 	LBB408_2;
LBB408_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB408_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB408_6;
	bra.uni 	LBB408_3;
LBB408_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB408_3;
	ld.param.u64 	%rd7, [fusion_331_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB408_3:
	ret;

}
	// .globl	fusion_329
.visible .entry fusion_329(
	.param .u64 fusion_329_param_0,
	.param .u64 fusion_329_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot409[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot409;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_329_param_0];
	ld.param.u64 	%rd9, [fusion_329_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB409_4;
	bra.uni 	LBB409_1;
LBB409_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB409_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0245;
	@%p2 bra 	LBB409_5;
	bra.uni 	LBB409_2;
LBB409_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB409_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB409_6;
	bra.uni 	LBB409_3;
LBB409_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB409_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB409_3:
	ret;

}
	// .globl	fusion_328
.visible .entry fusion_328(
	.param .u64 fusion_328_param_0,
	.param .u64 fusion_328_param_1,
	.param .u64 fusion_328_param_2,
	.param .u64 fusion_328_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_328_param_0];
	ld.param.u64 	%rd2, [fusion_328_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_328_param_1];
	ld.param.u64 	%rd5, [fusion_328_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_327
.visible .entry fusion_327(
	.param .u64 fusion_327_param_0,
	.param .u64 fusion_327_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_327_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0246;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB411_2;
	bra.uni 	LBB411_1;
LBB411_2:
	ld.param.u64 	%rd3, [fusion_327_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB411_1:
	ret;

}
	// .globl	fusion_866
.visible .entry fusion_866(
	.param .u64 fusion_866_param_0,
	.param .u64 fusion_866_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot412[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot412;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_866_param_0];
	ld.param.u64 	%rd5, [fusion_866_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB412_3;
	bra.uni 	LBB412_1;
LBB412_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0247], %f1;
LBB412_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0247;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB412_4;
	bra.uni 	LBB412_2;
LBB412_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB412_2:
	ret;

}
	// .globl	fusion_324
.visible .entry fusion_324(
	.param .u64 fusion_324_param_0,
	.param .u64 fusion_324_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_324_param_0];
	ld.param.u64 	%rd2, [fusion_324_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_9809
.visible .entry add_9809(
	.param .u64 add_9809_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB414_2;
	bra.uni 	LBB414_1;
LBB414_2:
	ld.param.u64 	%rd2, [add_9809_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB414_1:
	ret;

}
	// .globl	fusion_323
.visible .entry fusion_323(
	.param .u64 fusion_323_param_0,
	.param .u64 fusion_323_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot415[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot415;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_323_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB415_1;
	bra.uni 	LBB415_9;
LBB415_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB415_2;
LBB415_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB415_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB415_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB415_11;
	bra.uni 	LBB415_7;
LBB415_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB415_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB415_12;
	bra.uni 	LBB415_8;
LBB415_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB415_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB415_2;
	bra.uni 	LBB415_3;
LBB415_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB415_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0248;
	@%p6 bra 	LBB415_13;
	bra.uni 	LBB415_4;
LBB415_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB415_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB415_14;
	bra.uni 	LBB415_5;
LBB415_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB415_5;
	ld.param.u64 	%rd7, [fusion_323_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB415_5:
	ret;

}
	// .globl	fusion_321
.visible .entry fusion_321(
	.param .u64 fusion_321_param_0,
	.param .u64 fusion_321_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot416[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot416;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_321_param_0];
	ld.param.u64 	%rd9, [fusion_321_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB416_1;
	bra.uni 	LBB416_9;
LBB416_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB416_2;
LBB416_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB416_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB416_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB416_11;
	bra.uni 	LBB416_6;
LBB416_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB416_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB416_12;
	bra.uni 	LBB416_7;
LBB416_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB416_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB416_8;
	bra.uni 	LBB416_2;
LBB416_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB416_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0249;
	@%p6 bra 	LBB416_13;
	bra.uni 	LBB416_3;
LBB416_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB416_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB416_14;
	bra.uni 	LBB416_4;
LBB416_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB416_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB416_4:
	ret;

}
	// .globl	fusion_320
.visible .entry fusion_320(
	.param .u64 fusion_320_param_0,
	.param .u64 fusion_320_param_1,
	.param .u64 fusion_320_param_2,
	.param .u64 fusion_320_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_320_param_0];
	ld.param.u64 	%rd2, [fusion_320_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_320_param_1];
	ld.param.u64 	%rd5, [fusion_320_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_319
.visible .entry fusion_319(
	.param .u64 fusion_319_param_0,
	.param .u64 fusion_319_param_1,
	.param .u64 fusion_319_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_319_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0250;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB418_2;
	bra.uni 	LBB418_1;
LBB418_2:
	ld.param.u64 	%rd3, [fusion_319_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB418_1:
	ret;

}
	// .globl	fusion_867
.visible .entry fusion_867(
	.param .u64 fusion_867_param_0,
	.param .u64 fusion_867_param_1,
	.param .u64 fusion_867_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot419[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot419;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_867_param_0];
	ld.param.u64 	%rd8, [fusion_867_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0251;
	@%p1 bra 	LBB419_3;
	bra.uni 	LBB419_1;
LBB419_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB419_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB419_4;
	bra.uni 	LBB419_2;
LBB419_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB419_2;
	ld.param.u64 	%rd6, [fusion_867_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB419_2:
	ret;

}
	// .globl	fusion_316
.visible .entry fusion_316(
	.param .u64 fusion_316_param_0,
	.param .u64 fusion_316_param_1,
	.param .u64 fusion_316_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_316_param_0];
	ld.param.u64 	%rd2, [fusion_316_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_316_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_315
.visible .entry fusion_315(
	.param .u64 fusion_315_param_0,
	.param .u64 fusion_315_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot421[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot421;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_315_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB421_4;
	bra.uni 	LBB421_1;
LBB421_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB421_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0252;
	@%p2 bra 	LBB421_5;
	bra.uni 	LBB421_2;
LBB421_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB421_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB421_6;
	bra.uni 	LBB421_3;
LBB421_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB421_3;
	ld.param.u64 	%rd7, [fusion_315_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB421_3:
	ret;

}
	// .globl	fusion_313
.visible .entry fusion_313(
	.param .u64 fusion_313_param_0,
	.param .u64 fusion_313_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot422[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot422;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_313_param_0];
	ld.param.u64 	%rd9, [fusion_313_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB422_4;
	bra.uni 	LBB422_1;
LBB422_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB422_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0253;
	@%p2 bra 	LBB422_5;
	bra.uni 	LBB422_2;
LBB422_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB422_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB422_6;
	bra.uni 	LBB422_3;
LBB422_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB422_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB422_3:
	ret;

}
	// .globl	fusion_312
.visible .entry fusion_312(
	.param .u64 fusion_312_param_0,
	.param .u64 fusion_312_param_1,
	.param .u64 fusion_312_param_2,
	.param .u64 fusion_312_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_312_param_0];
	ld.param.u64 	%rd9, [fusion_312_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_312_param_1];
	ld.param.u64 	%rd11, [fusion_312_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB423_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB423_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB423_11;
	bra.uni 	LBB423_3;
LBB423_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB423_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB423_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB423_12;
	bra.uni 	LBB423_5;
LBB423_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB423_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB423_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB423_13;
	bra.uni 	LBB423_7;
LBB423_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB423_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB423_10;
	@%p11 bra 	LBB423_10;
	@%p12 bra 	LBB423_14;
	bra.uni 	LBB423_10;
LBB423_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB423_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_311
.visible .entry fusion_311(
	.param .u64 fusion_311_param_0,
	.param .u64 fusion_311_param_1,
	.param .u64 fusion_311_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_311_param_0];
	ld.param.u64 	%rd6, [fusion_311_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB424_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB424_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0254;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB424_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB424_4:
	ret;

}
	// .globl	fusion_310
.visible .entry fusion_310(
	.param .u64 fusion_310_param_0,
	.param .u64 fusion_310_param_1,
	.param .u64 fusion_310_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_310_param_0];
	ld.param.u64 	%rd2, [fusion_310_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_310_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_309
.visible .entry fusion_309(
	.param .u64 fusion_309_param_0,
	.param .u64 fusion_309_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot426[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot426;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_309_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0255;
	@%p1 bra 	LBB426_3;
	bra.uni 	LBB426_1;
LBB426_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB426_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB426_4;
	bra.uni 	LBB426_2;
LBB426_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB426_2;
	ld.param.u64 	%rd5, [fusion_309_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB426_2:
	ret;

}
	// .globl	fusion_308
.visible .entry fusion_308(
	.param .u64 fusion_308_param_0,
	.param .u64 fusion_308_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_308_param_0];
	ld.param.u64 	%rd2, [fusion_308_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_307
.visible .entry fusion_307(
	.param .u64 fusion_307_param_0,
	.param .u64 fusion_307_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot428[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot428;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_307_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB428_4;
	bra.uni 	LBB428_1;
LBB428_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB428_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0256;
	@%p2 bra 	LBB428_5;
	bra.uni 	LBB428_2;
LBB428_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB428_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB428_6;
	bra.uni 	LBB428_3;
LBB428_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB428_3;
	ld.param.u64 	%rd7, [fusion_307_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB428_3:
	ret;

}
	// .globl	fusion_305
.visible .entry fusion_305(
	.param .u64 fusion_305_param_0,
	.param .u64 fusion_305_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot429[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot429;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_305_param_0];
	ld.param.u64 	%rd9, [fusion_305_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB429_4;
	bra.uni 	LBB429_1;
LBB429_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB429_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0257;
	@%p2 bra 	LBB429_5;
	bra.uni 	LBB429_2;
LBB429_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB429_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB429_6;
	bra.uni 	LBB429_3;
LBB429_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB429_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB429_3:
	ret;

}
	// .globl	fusion_304
.visible .entry fusion_304(
	.param .u64 fusion_304_param_0,
	.param .u64 fusion_304_param_1,
	.param .u64 fusion_304_param_2,
	.param .u64 fusion_304_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_304_param_0];
	ld.param.u64 	%rd2, [fusion_304_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_304_param_1];
	ld.param.u64 	%rd5, [fusion_304_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_303
.visible .entry fusion_303(
	.param .u64 fusion_303_param_0,
	.param .u64 fusion_303_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_303_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0258;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB431_2;
	bra.uni 	LBB431_1;
LBB431_2:
	ld.param.u64 	%rd3, [fusion_303_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB431_1:
	ret;

}
	// .globl	fusion_868
.visible .entry fusion_868(
	.param .u64 fusion_868_param_0,
	.param .u64 fusion_868_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot432[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot432;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_868_param_0];
	ld.param.u64 	%rd5, [fusion_868_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB432_3;
	bra.uni 	LBB432_1;
LBB432_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0259], %f1;
LBB432_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0259;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB432_4;
	bra.uni 	LBB432_2;
LBB432_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB432_2:
	ret;

}
	// .globl	fusion_300
.visible .entry fusion_300(
	.param .u64 fusion_300_param_0,
	.param .u64 fusion_300_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_300_param_0];
	ld.param.u64 	%rd2, [fusion_300_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_10013
.visible .entry add_10013(
	.param .u64 add_10013_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB434_2;
	bra.uni 	LBB434_1;
LBB434_2:
	ld.param.u64 	%rd2, [add_10013_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB434_1:
	ret;

}
	// .globl	fusion_299
.visible .entry fusion_299(
	.param .u64 fusion_299_param_0,
	.param .u64 fusion_299_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot435[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot435;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_299_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB435_1;
	bra.uni 	LBB435_9;
LBB435_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB435_2;
LBB435_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB435_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB435_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB435_11;
	bra.uni 	LBB435_7;
LBB435_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB435_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB435_12;
	bra.uni 	LBB435_8;
LBB435_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB435_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB435_2;
	bra.uni 	LBB435_3;
LBB435_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB435_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0260;
	@%p6 bra 	LBB435_13;
	bra.uni 	LBB435_4;
LBB435_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB435_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB435_14;
	bra.uni 	LBB435_5;
LBB435_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB435_5;
	ld.param.u64 	%rd7, [fusion_299_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB435_5:
	ret;

}
	// .globl	fusion_297
.visible .entry fusion_297(
	.param .u64 fusion_297_param_0,
	.param .u64 fusion_297_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot436[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot436;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_297_param_0];
	ld.param.u64 	%rd9, [fusion_297_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB436_1;
	bra.uni 	LBB436_9;
LBB436_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB436_2;
LBB436_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB436_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB436_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB436_11;
	bra.uni 	LBB436_6;
LBB436_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB436_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB436_12;
	bra.uni 	LBB436_7;
LBB436_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB436_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB436_8;
	bra.uni 	LBB436_2;
LBB436_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB436_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0261;
	@%p6 bra 	LBB436_13;
	bra.uni 	LBB436_3;
LBB436_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB436_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB436_14;
	bra.uni 	LBB436_4;
LBB436_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB436_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB436_4:
	ret;

}
	// .globl	fusion_296
.visible .entry fusion_296(
	.param .u64 fusion_296_param_0,
	.param .u64 fusion_296_param_1,
	.param .u64 fusion_296_param_2,
	.param .u64 fusion_296_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_296_param_0];
	ld.param.u64 	%rd2, [fusion_296_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_296_param_1];
	ld.param.u64 	%rd5, [fusion_296_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_295
.visible .entry fusion_295(
	.param .u64 fusion_295_param_0,
	.param .u64 fusion_295_param_1,
	.param .u64 fusion_295_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_295_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0262;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB438_2;
	bra.uni 	LBB438_1;
LBB438_2:
	ld.param.u64 	%rd3, [fusion_295_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB438_1:
	ret;

}
	// .globl	fusion_869
.visible .entry fusion_869(
	.param .u64 fusion_869_param_0,
	.param .u64 fusion_869_param_1,
	.param .u64 fusion_869_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot439[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot439;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_869_param_0];
	ld.param.u64 	%rd8, [fusion_869_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0263;
	@%p1 bra 	LBB439_3;
	bra.uni 	LBB439_1;
LBB439_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB439_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB439_4;
	bra.uni 	LBB439_2;
LBB439_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB439_2;
	ld.param.u64 	%rd6, [fusion_869_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB439_2:
	ret;

}
	// .globl	fusion_292
.visible .entry fusion_292(
	.param .u64 fusion_292_param_0,
	.param .u64 fusion_292_param_1,
	.param .u64 fusion_292_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_292_param_0];
	ld.param.u64 	%rd2, [fusion_292_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_292_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_291
.visible .entry fusion_291(
	.param .u64 fusion_291_param_0,
	.param .u64 fusion_291_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot441[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot441;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_291_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB441_4;
	bra.uni 	LBB441_1;
LBB441_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB441_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0264;
	@%p2 bra 	LBB441_5;
	bra.uni 	LBB441_2;
LBB441_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB441_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB441_6;
	bra.uni 	LBB441_3;
LBB441_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB441_3;
	ld.param.u64 	%rd7, [fusion_291_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB441_3:
	ret;

}
	// .globl	fusion_289
.visible .entry fusion_289(
	.param .u64 fusion_289_param_0,
	.param .u64 fusion_289_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot442[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot442;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_289_param_0];
	ld.param.u64 	%rd9, [fusion_289_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB442_4;
	bra.uni 	LBB442_1;
LBB442_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB442_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0265;
	@%p2 bra 	LBB442_5;
	bra.uni 	LBB442_2;
LBB442_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB442_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB442_6;
	bra.uni 	LBB442_3;
LBB442_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB442_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB442_3:
	ret;

}
	// .globl	fusion_288
.visible .entry fusion_288(
	.param .u64 fusion_288_param_0,
	.param .u64 fusion_288_param_1,
	.param .u64 fusion_288_param_2,
	.param .u64 fusion_288_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_288_param_0];
	ld.param.u64 	%rd9, [fusion_288_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_288_param_1];
	ld.param.u64 	%rd11, [fusion_288_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB443_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB443_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB443_11;
	bra.uni 	LBB443_3;
LBB443_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB443_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB443_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB443_12;
	bra.uni 	LBB443_5;
LBB443_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB443_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB443_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB443_13;
	bra.uni 	LBB443_7;
LBB443_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB443_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB443_10;
	@%p11 bra 	LBB443_10;
	@%p12 bra 	LBB443_14;
	bra.uni 	LBB443_10;
LBB443_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB443_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_287
.visible .entry fusion_287(
	.param .u64 fusion_287_param_0,
	.param .u64 fusion_287_param_1,
	.param .u64 fusion_287_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_287_param_0];
	ld.param.u64 	%rd6, [fusion_287_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB444_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB444_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0266;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB444_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB444_4:
	ret;

}
	// .globl	fusion_286
.visible .entry fusion_286(
	.param .u64 fusion_286_param_0,
	.param .u64 fusion_286_param_1,
	.param .u64 fusion_286_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_286_param_0];
	ld.param.u64 	%rd2, [fusion_286_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_286_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_285
.visible .entry fusion_285(
	.param .u64 fusion_285_param_0,
	.param .u64 fusion_285_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot446[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot446;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_285_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0267;
	@%p1 bra 	LBB446_3;
	bra.uni 	LBB446_1;
LBB446_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB446_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB446_4;
	bra.uni 	LBB446_2;
LBB446_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB446_2;
	ld.param.u64 	%rd5, [fusion_285_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB446_2:
	ret;

}
	// .globl	fusion_284
.visible .entry fusion_284(
	.param .u64 fusion_284_param_0,
	.param .u64 fusion_284_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_284_param_0];
	ld.param.u64 	%rd2, [fusion_284_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_283
.visible .entry fusion_283(
	.param .u64 fusion_283_param_0,
	.param .u64 fusion_283_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot448[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot448;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_283_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB448_4;
	bra.uni 	LBB448_1;
LBB448_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB448_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0268;
	@%p2 bra 	LBB448_5;
	bra.uni 	LBB448_2;
LBB448_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB448_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB448_6;
	bra.uni 	LBB448_3;
LBB448_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB448_3;
	ld.param.u64 	%rd7, [fusion_283_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB448_3:
	ret;

}
	// .globl	fusion_281
.visible .entry fusion_281(
	.param .u64 fusion_281_param_0,
	.param .u64 fusion_281_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot449[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot449;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_281_param_0];
	ld.param.u64 	%rd9, [fusion_281_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB449_4;
	bra.uni 	LBB449_1;
LBB449_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB449_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0269;
	@%p2 bra 	LBB449_5;
	bra.uni 	LBB449_2;
LBB449_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB449_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB449_6;
	bra.uni 	LBB449_3;
LBB449_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB449_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB449_3:
	ret;

}
	// .globl	fusion_280
.visible .entry fusion_280(
	.param .u64 fusion_280_param_0,
	.param .u64 fusion_280_param_1,
	.param .u64 fusion_280_param_2,
	.param .u64 fusion_280_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_280_param_0];
	ld.param.u64 	%rd2, [fusion_280_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_280_param_1];
	ld.param.u64 	%rd5, [fusion_280_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_279
.visible .entry fusion_279(
	.param .u64 fusion_279_param_0,
	.param .u64 fusion_279_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_279_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0270;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB451_2;
	bra.uni 	LBB451_1;
LBB451_2:
	ld.param.u64 	%rd3, [fusion_279_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB451_1:
	ret;

}
	// .globl	fusion_870
.visible .entry fusion_870(
	.param .u64 fusion_870_param_0,
	.param .u64 fusion_870_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot452[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot452;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_870_param_0];
	ld.param.u64 	%rd5, [fusion_870_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB452_3;
	bra.uni 	LBB452_1;
LBB452_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0271], %f1;
LBB452_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0271;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB452_4;
	bra.uni 	LBB452_2;
LBB452_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB452_2:
	ret;

}
	// .globl	fusion_276
.visible .entry fusion_276(
	.param .u64 fusion_276_param_0,
	.param .u64 fusion_276_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_276_param_0];
	ld.param.u64 	%rd2, [fusion_276_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_10217
.visible .entry add_10217(
	.param .u64 add_10217_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB454_2;
	bra.uni 	LBB454_1;
LBB454_2:
	ld.param.u64 	%rd2, [add_10217_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB454_1:
	ret;

}
	// .globl	fusion_275
.visible .entry fusion_275(
	.param .u64 fusion_275_param_0,
	.param .u64 fusion_275_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot455[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot455;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_275_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB455_1;
	bra.uni 	LBB455_9;
LBB455_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB455_2;
LBB455_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB455_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB455_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB455_11;
	bra.uni 	LBB455_7;
LBB455_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB455_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB455_12;
	bra.uni 	LBB455_8;
LBB455_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB455_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB455_2;
	bra.uni 	LBB455_3;
LBB455_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB455_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0272;
	@%p6 bra 	LBB455_13;
	bra.uni 	LBB455_4;
LBB455_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB455_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB455_14;
	bra.uni 	LBB455_5;
LBB455_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB455_5;
	ld.param.u64 	%rd7, [fusion_275_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB455_5:
	ret;

}
	// .globl	fusion_273
.visible .entry fusion_273(
	.param .u64 fusion_273_param_0,
	.param .u64 fusion_273_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot456[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot456;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_273_param_0];
	ld.param.u64 	%rd9, [fusion_273_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB456_1;
	bra.uni 	LBB456_9;
LBB456_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB456_2;
LBB456_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB456_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB456_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB456_11;
	bra.uni 	LBB456_6;
LBB456_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB456_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB456_12;
	bra.uni 	LBB456_7;
LBB456_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB456_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB456_8;
	bra.uni 	LBB456_2;
LBB456_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB456_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0273;
	@%p6 bra 	LBB456_13;
	bra.uni 	LBB456_3;
LBB456_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB456_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB456_14;
	bra.uni 	LBB456_4;
LBB456_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB456_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB456_4:
	ret;

}
	// .globl	fusion_272
.visible .entry fusion_272(
	.param .u64 fusion_272_param_0,
	.param .u64 fusion_272_param_1,
	.param .u64 fusion_272_param_2,
	.param .u64 fusion_272_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_272_param_0];
	ld.param.u64 	%rd2, [fusion_272_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_272_param_1];
	ld.param.u64 	%rd5, [fusion_272_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_271
.visible .entry fusion_271(
	.param .u64 fusion_271_param_0,
	.param .u64 fusion_271_param_1,
	.param .u64 fusion_271_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_271_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0274;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB458_2;
	bra.uni 	LBB458_1;
LBB458_2:
	ld.param.u64 	%rd3, [fusion_271_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB458_1:
	ret;

}
	// .globl	fusion_871
.visible .entry fusion_871(
	.param .u64 fusion_871_param_0,
	.param .u64 fusion_871_param_1,
	.param .u64 fusion_871_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot459[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot459;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_871_param_0];
	ld.param.u64 	%rd8, [fusion_871_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0275;
	@%p1 bra 	LBB459_3;
	bra.uni 	LBB459_1;
LBB459_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB459_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB459_4;
	bra.uni 	LBB459_2;
LBB459_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB459_2;
	ld.param.u64 	%rd6, [fusion_871_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB459_2:
	ret;

}
	// .globl	fusion_268
.visible .entry fusion_268(
	.param .u64 fusion_268_param_0,
	.param .u64 fusion_268_param_1,
	.param .u64 fusion_268_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_268_param_0];
	ld.param.u64 	%rd2, [fusion_268_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_268_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_267
.visible .entry fusion_267(
	.param .u64 fusion_267_param_0,
	.param .u64 fusion_267_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot461[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot461;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_267_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB461_4;
	bra.uni 	LBB461_1;
LBB461_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB461_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0276;
	@%p2 bra 	LBB461_5;
	bra.uni 	LBB461_2;
LBB461_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB461_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB461_6;
	bra.uni 	LBB461_3;
LBB461_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB461_3;
	ld.param.u64 	%rd7, [fusion_267_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB461_3:
	ret;

}
	// .globl	fusion_265
.visible .entry fusion_265(
	.param .u64 fusion_265_param_0,
	.param .u64 fusion_265_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot462[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot462;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_265_param_0];
	ld.param.u64 	%rd9, [fusion_265_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB462_4;
	bra.uni 	LBB462_1;
LBB462_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB462_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0277;
	@%p2 bra 	LBB462_5;
	bra.uni 	LBB462_2;
LBB462_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB462_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB462_6;
	bra.uni 	LBB462_3;
LBB462_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB462_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB462_3:
	ret;

}
	// .globl	fusion_264
.visible .entry fusion_264(
	.param .u64 fusion_264_param_0,
	.param .u64 fusion_264_param_1,
	.param .u64 fusion_264_param_2,
	.param .u64 fusion_264_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_264_param_0];
	ld.param.u64 	%rd9, [fusion_264_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_264_param_1];
	ld.param.u64 	%rd11, [fusion_264_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB463_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB463_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB463_11;
	bra.uni 	LBB463_3;
LBB463_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB463_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB463_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB463_12;
	bra.uni 	LBB463_5;
LBB463_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB463_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB463_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB463_13;
	bra.uni 	LBB463_7;
LBB463_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB463_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB463_10;
	@%p11 bra 	LBB463_10;
	@%p12 bra 	LBB463_14;
	bra.uni 	LBB463_10;
LBB463_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB463_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_263
.visible .entry fusion_263(
	.param .u64 fusion_263_param_0,
	.param .u64 fusion_263_param_1,
	.param .u64 fusion_263_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_263_param_0];
	ld.param.u64 	%rd6, [fusion_263_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB464_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB464_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0278;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB464_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB464_4:
	ret;

}
	// .globl	fusion_262
.visible .entry fusion_262(
	.param .u64 fusion_262_param_0,
	.param .u64 fusion_262_param_1,
	.param .u64 fusion_262_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_262_param_0];
	ld.param.u64 	%rd2, [fusion_262_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_262_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_261
.visible .entry fusion_261(
	.param .u64 fusion_261_param_0,
	.param .u64 fusion_261_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot466[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot466;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_261_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0279;
	@%p1 bra 	LBB466_3;
	bra.uni 	LBB466_1;
LBB466_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB466_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB466_4;
	bra.uni 	LBB466_2;
LBB466_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB466_2;
	ld.param.u64 	%rd5, [fusion_261_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB466_2:
	ret;

}
	// .globl	fusion_260
.visible .entry fusion_260(
	.param .u64 fusion_260_param_0,
	.param .u64 fusion_260_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_260_param_0];
	ld.param.u64 	%rd2, [fusion_260_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_259
.visible .entry fusion_259(
	.param .u64 fusion_259_param_0,
	.param .u64 fusion_259_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot468[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot468;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_259_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB468_4;
	bra.uni 	LBB468_1;
LBB468_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB468_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0280;
	@%p2 bra 	LBB468_5;
	bra.uni 	LBB468_2;
LBB468_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB468_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB468_6;
	bra.uni 	LBB468_3;
LBB468_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB468_3;
	ld.param.u64 	%rd7, [fusion_259_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB468_3:
	ret;

}
	// .globl	fusion_257
.visible .entry fusion_257(
	.param .u64 fusion_257_param_0,
	.param .u64 fusion_257_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot469[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot469;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_257_param_0];
	ld.param.u64 	%rd9, [fusion_257_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB469_4;
	bra.uni 	LBB469_1;
LBB469_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB469_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0281;
	@%p2 bra 	LBB469_5;
	bra.uni 	LBB469_2;
LBB469_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB469_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB469_6;
	bra.uni 	LBB469_3;
LBB469_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB469_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB469_3:
	ret;

}
	// .globl	fusion_256
.visible .entry fusion_256(
	.param .u64 fusion_256_param_0,
	.param .u64 fusion_256_param_1,
	.param .u64 fusion_256_param_2,
	.param .u64 fusion_256_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_256_param_0];
	ld.param.u64 	%rd2, [fusion_256_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_256_param_1];
	ld.param.u64 	%rd5, [fusion_256_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_255
.visible .entry fusion_255(
	.param .u64 fusion_255_param_0,
	.param .u64 fusion_255_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_255_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0282;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB471_2;
	bra.uni 	LBB471_1;
LBB471_2:
	ld.param.u64 	%rd3, [fusion_255_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB471_1:
	ret;

}
	// .globl	fusion_872
.visible .entry fusion_872(
	.param .u64 fusion_872_param_0,
	.param .u64 fusion_872_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot472[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot472;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_872_param_0];
	ld.param.u64 	%rd5, [fusion_872_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB472_3;
	bra.uni 	LBB472_1;
LBB472_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0283], %f1;
LBB472_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0283;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB472_4;
	bra.uni 	LBB472_2;
LBB472_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB472_2:
	ret;

}
	// .globl	fusion_252
.visible .entry fusion_252(
	.param .u64 fusion_252_param_0,
	.param .u64 fusion_252_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_252_param_0];
	ld.param.u64 	%rd2, [fusion_252_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_10421
.visible .entry add_10421(
	.param .u64 add_10421_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB474_2;
	bra.uni 	LBB474_1;
LBB474_2:
	ld.param.u64 	%rd2, [add_10421_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB474_1:
	ret;

}
	// .globl	fusion_251
.visible .entry fusion_251(
	.param .u64 fusion_251_param_0,
	.param .u64 fusion_251_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot475[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot475;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_251_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB475_1;
	bra.uni 	LBB475_9;
LBB475_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB475_2;
LBB475_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB475_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB475_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB475_11;
	bra.uni 	LBB475_7;
LBB475_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB475_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB475_12;
	bra.uni 	LBB475_8;
LBB475_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB475_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB475_2;
	bra.uni 	LBB475_3;
LBB475_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB475_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0284;
	@%p6 bra 	LBB475_13;
	bra.uni 	LBB475_4;
LBB475_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB475_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB475_14;
	bra.uni 	LBB475_5;
LBB475_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB475_5;
	ld.param.u64 	%rd7, [fusion_251_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB475_5:
	ret;

}
	// .globl	fusion_249
.visible .entry fusion_249(
	.param .u64 fusion_249_param_0,
	.param .u64 fusion_249_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot476[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot476;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_249_param_0];
	ld.param.u64 	%rd9, [fusion_249_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB476_1;
	bra.uni 	LBB476_9;
LBB476_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB476_2;
LBB476_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB476_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB476_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB476_11;
	bra.uni 	LBB476_6;
LBB476_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB476_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB476_12;
	bra.uni 	LBB476_7;
LBB476_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB476_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB476_8;
	bra.uni 	LBB476_2;
LBB476_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB476_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0285;
	@%p6 bra 	LBB476_13;
	bra.uni 	LBB476_3;
LBB476_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB476_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB476_14;
	bra.uni 	LBB476_4;
LBB476_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB476_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB476_4:
	ret;

}
	// .globl	fusion_248
.visible .entry fusion_248(
	.param .u64 fusion_248_param_0,
	.param .u64 fusion_248_param_1,
	.param .u64 fusion_248_param_2,
	.param .u64 fusion_248_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_248_param_0];
	ld.param.u64 	%rd2, [fusion_248_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_248_param_1];
	ld.param.u64 	%rd5, [fusion_248_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_247
.visible .entry fusion_247(
	.param .u64 fusion_247_param_0,
	.param .u64 fusion_247_param_1,
	.param .u64 fusion_247_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_247_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0286;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB478_2;
	bra.uni 	LBB478_1;
LBB478_2:
	ld.param.u64 	%rd3, [fusion_247_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB478_1:
	ret;

}
	// .globl	fusion_873
.visible .entry fusion_873(
	.param .u64 fusion_873_param_0,
	.param .u64 fusion_873_param_1,
	.param .u64 fusion_873_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot479[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot479;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_873_param_0];
	ld.param.u64 	%rd8, [fusion_873_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0287;
	@%p1 bra 	LBB479_3;
	bra.uni 	LBB479_1;
LBB479_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB479_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB479_4;
	bra.uni 	LBB479_2;
LBB479_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB479_2;
	ld.param.u64 	%rd6, [fusion_873_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB479_2:
	ret;

}
	// .globl	fusion_244
.visible .entry fusion_244(
	.param .u64 fusion_244_param_0,
	.param .u64 fusion_244_param_1,
	.param .u64 fusion_244_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_244_param_0];
	ld.param.u64 	%rd2, [fusion_244_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_244_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_243
.visible .entry fusion_243(
	.param .u64 fusion_243_param_0,
	.param .u64 fusion_243_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot481[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot481;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_243_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB481_4;
	bra.uni 	LBB481_1;
LBB481_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB481_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0288;
	@%p2 bra 	LBB481_5;
	bra.uni 	LBB481_2;
LBB481_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB481_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB481_6;
	bra.uni 	LBB481_3;
LBB481_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB481_3;
	ld.param.u64 	%rd7, [fusion_243_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB481_3:
	ret;

}
	// .globl	fusion_241
.visible .entry fusion_241(
	.param .u64 fusion_241_param_0,
	.param .u64 fusion_241_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot482[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot482;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_241_param_0];
	ld.param.u64 	%rd9, [fusion_241_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB482_4;
	bra.uni 	LBB482_1;
LBB482_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB482_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0289;
	@%p2 bra 	LBB482_5;
	bra.uni 	LBB482_2;
LBB482_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB482_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB482_6;
	bra.uni 	LBB482_3;
LBB482_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB482_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB482_3:
	ret;

}
	// .globl	fusion_240
.visible .entry fusion_240(
	.param .u64 fusion_240_param_0,
	.param .u64 fusion_240_param_1,
	.param .u64 fusion_240_param_2,
	.param .u64 fusion_240_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_240_param_0];
	ld.param.u64 	%rd9, [fusion_240_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_240_param_1];
	ld.param.u64 	%rd11, [fusion_240_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB483_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB483_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB483_11;
	bra.uni 	LBB483_3;
LBB483_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB483_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB483_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB483_12;
	bra.uni 	LBB483_5;
LBB483_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB483_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB483_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB483_13;
	bra.uni 	LBB483_7;
LBB483_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB483_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB483_10;
	@%p11 bra 	LBB483_10;
	@%p12 bra 	LBB483_14;
	bra.uni 	LBB483_10;
LBB483_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB483_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_239
.visible .entry fusion_239(
	.param .u64 fusion_239_param_0,
	.param .u64 fusion_239_param_1,
	.param .u64 fusion_239_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_239_param_0];
	ld.param.u64 	%rd6, [fusion_239_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB484_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB484_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0290;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB484_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB484_4:
	ret;

}
	// .globl	fusion_238
.visible .entry fusion_238(
	.param .u64 fusion_238_param_0,
	.param .u64 fusion_238_param_1,
	.param .u64 fusion_238_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_238_param_0];
	ld.param.u64 	%rd2, [fusion_238_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_238_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_237
.visible .entry fusion_237(
	.param .u64 fusion_237_param_0,
	.param .u64 fusion_237_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot486[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot486;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_237_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0291;
	@%p1 bra 	LBB486_3;
	bra.uni 	LBB486_1;
LBB486_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB486_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB486_4;
	bra.uni 	LBB486_2;
LBB486_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB486_2;
	ld.param.u64 	%rd5, [fusion_237_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB486_2:
	ret;

}
	// .globl	fusion_236
.visible .entry fusion_236(
	.param .u64 fusion_236_param_0,
	.param .u64 fusion_236_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_236_param_0];
	ld.param.u64 	%rd2, [fusion_236_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_235
.visible .entry fusion_235(
	.param .u64 fusion_235_param_0,
	.param .u64 fusion_235_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot488[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot488;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_235_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB488_4;
	bra.uni 	LBB488_1;
LBB488_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB488_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0292;
	@%p2 bra 	LBB488_5;
	bra.uni 	LBB488_2;
LBB488_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB488_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB488_6;
	bra.uni 	LBB488_3;
LBB488_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB488_3;
	ld.param.u64 	%rd7, [fusion_235_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB488_3:
	ret;

}
	// .globl	fusion_233
.visible .entry fusion_233(
	.param .u64 fusion_233_param_0,
	.param .u64 fusion_233_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot489[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot489;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_233_param_0];
	ld.param.u64 	%rd9, [fusion_233_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB489_4;
	bra.uni 	LBB489_1;
LBB489_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB489_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0293;
	@%p2 bra 	LBB489_5;
	bra.uni 	LBB489_2;
LBB489_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB489_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB489_6;
	bra.uni 	LBB489_3;
LBB489_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB489_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB489_3:
	ret;

}
	// .globl	fusion_232
.visible .entry fusion_232(
	.param .u64 fusion_232_param_0,
	.param .u64 fusion_232_param_1,
	.param .u64 fusion_232_param_2,
	.param .u64 fusion_232_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_232_param_0];
	ld.param.u64 	%rd2, [fusion_232_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_232_param_1];
	ld.param.u64 	%rd5, [fusion_232_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_231
.visible .entry fusion_231(
	.param .u64 fusion_231_param_0,
	.param .u64 fusion_231_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_231_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0294;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB491_2;
	bra.uni 	LBB491_1;
LBB491_2:
	ld.param.u64 	%rd3, [fusion_231_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB491_1:
	ret;

}
	// .globl	fusion_874
.visible .entry fusion_874(
	.param .u64 fusion_874_param_0,
	.param .u64 fusion_874_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot492[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot492;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_874_param_0];
	ld.param.u64 	%rd5, [fusion_874_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB492_3;
	bra.uni 	LBB492_1;
LBB492_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0295], %f1;
LBB492_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0295;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB492_4;
	bra.uni 	LBB492_2;
LBB492_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB492_2:
	ret;

}
	// .globl	fusion_228
.visible .entry fusion_228(
	.param .u64 fusion_228_param_0,
	.param .u64 fusion_228_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_228_param_0];
	ld.param.u64 	%rd2, [fusion_228_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_10625
.visible .entry add_10625(
	.param .u64 add_10625_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB494_2;
	bra.uni 	LBB494_1;
LBB494_2:
	ld.param.u64 	%rd2, [add_10625_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB494_1:
	ret;

}
	// .globl	fusion_227
.visible .entry fusion_227(
	.param .u64 fusion_227_param_0,
	.param .u64 fusion_227_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot495[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot495;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_227_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB495_1;
	bra.uni 	LBB495_9;
LBB495_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB495_2;
LBB495_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB495_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB495_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB495_11;
	bra.uni 	LBB495_7;
LBB495_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB495_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB495_12;
	bra.uni 	LBB495_8;
LBB495_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB495_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB495_2;
	bra.uni 	LBB495_3;
LBB495_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB495_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0296;
	@%p6 bra 	LBB495_13;
	bra.uni 	LBB495_4;
LBB495_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB495_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB495_14;
	bra.uni 	LBB495_5;
LBB495_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB495_5;
	ld.param.u64 	%rd7, [fusion_227_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB495_5:
	ret;

}
	// .globl	fusion_225
.visible .entry fusion_225(
	.param .u64 fusion_225_param_0,
	.param .u64 fusion_225_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot496[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot496;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_225_param_0];
	ld.param.u64 	%rd9, [fusion_225_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB496_1;
	bra.uni 	LBB496_9;
LBB496_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB496_2;
LBB496_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB496_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB496_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB496_11;
	bra.uni 	LBB496_6;
LBB496_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB496_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB496_12;
	bra.uni 	LBB496_7;
LBB496_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB496_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB496_8;
	bra.uni 	LBB496_2;
LBB496_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB496_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0297;
	@%p6 bra 	LBB496_13;
	bra.uni 	LBB496_3;
LBB496_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB496_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB496_14;
	bra.uni 	LBB496_4;
LBB496_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB496_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB496_4:
	ret;

}
	// .globl	fusion_224
.visible .entry fusion_224(
	.param .u64 fusion_224_param_0,
	.param .u64 fusion_224_param_1,
	.param .u64 fusion_224_param_2,
	.param .u64 fusion_224_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_224_param_0];
	ld.param.u64 	%rd2, [fusion_224_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_224_param_1];
	ld.param.u64 	%rd5, [fusion_224_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_223
.visible .entry fusion_223(
	.param .u64 fusion_223_param_0,
	.param .u64 fusion_223_param_1,
	.param .u64 fusion_223_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_223_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0298;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB498_2;
	bra.uni 	LBB498_1;
LBB498_2:
	ld.param.u64 	%rd3, [fusion_223_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB498_1:
	ret;

}
	// .globl	fusion_875
.visible .entry fusion_875(
	.param .u64 fusion_875_param_0,
	.param .u64 fusion_875_param_1,
	.param .u64 fusion_875_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot499[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot499;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_875_param_0];
	ld.param.u64 	%rd8, [fusion_875_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0299;
	@%p1 bra 	LBB499_3;
	bra.uni 	LBB499_1;
LBB499_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB499_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB499_4;
	bra.uni 	LBB499_2;
LBB499_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB499_2;
	ld.param.u64 	%rd6, [fusion_875_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB499_2:
	ret;

}
	// .globl	fusion_220
.visible .entry fusion_220(
	.param .u64 fusion_220_param_0,
	.param .u64 fusion_220_param_1,
	.param .u64 fusion_220_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_220_param_0];
	ld.param.u64 	%rd2, [fusion_220_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_220_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_219
.visible .entry fusion_219(
	.param .u64 fusion_219_param_0,
	.param .u64 fusion_219_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot501[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot501;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_219_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB501_4;
	bra.uni 	LBB501_1;
LBB501_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB501_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0300;
	@%p2 bra 	LBB501_5;
	bra.uni 	LBB501_2;
LBB501_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB501_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB501_6;
	bra.uni 	LBB501_3;
LBB501_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB501_3;
	ld.param.u64 	%rd7, [fusion_219_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB501_3:
	ret;

}
	// .globl	fusion_217
.visible .entry fusion_217(
	.param .u64 fusion_217_param_0,
	.param .u64 fusion_217_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot502[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot502;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_217_param_0];
	ld.param.u64 	%rd9, [fusion_217_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB502_4;
	bra.uni 	LBB502_1;
LBB502_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB502_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0301;
	@%p2 bra 	LBB502_5;
	bra.uni 	LBB502_2;
LBB502_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB502_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB502_6;
	bra.uni 	LBB502_3;
LBB502_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB502_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB502_3:
	ret;

}
	// .globl	fusion_216
.visible .entry fusion_216(
	.param .u64 fusion_216_param_0,
	.param .u64 fusion_216_param_1,
	.param .u64 fusion_216_param_2,
	.param .u64 fusion_216_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_216_param_0];
	ld.param.u64 	%rd9, [fusion_216_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_216_param_1];
	ld.param.u64 	%rd11, [fusion_216_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB503_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB503_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB503_11;
	bra.uni 	LBB503_3;
LBB503_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB503_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB503_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB503_12;
	bra.uni 	LBB503_5;
LBB503_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB503_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB503_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB503_13;
	bra.uni 	LBB503_7;
LBB503_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB503_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB503_10;
	@%p11 bra 	LBB503_10;
	@%p12 bra 	LBB503_14;
	bra.uni 	LBB503_10;
LBB503_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB503_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_215
.visible .entry fusion_215(
	.param .u64 fusion_215_param_0,
	.param .u64 fusion_215_param_1,
	.param .u64 fusion_215_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_215_param_0];
	ld.param.u64 	%rd6, [fusion_215_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB504_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB504_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0302;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB504_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB504_4:
	ret;

}
	// .globl	fusion_214
.visible .entry fusion_214(
	.param .u64 fusion_214_param_0,
	.param .u64 fusion_214_param_1,
	.param .u64 fusion_214_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_214_param_0];
	ld.param.u64 	%rd2, [fusion_214_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_214_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_213
.visible .entry fusion_213(
	.param .u64 fusion_213_param_0,
	.param .u64 fusion_213_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot506[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot506;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_213_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0303;
	@%p1 bra 	LBB506_3;
	bra.uni 	LBB506_1;
LBB506_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB506_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB506_4;
	bra.uni 	LBB506_2;
LBB506_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB506_2;
	ld.param.u64 	%rd5, [fusion_213_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB506_2:
	ret;

}
	// .globl	fusion_212
.visible .entry fusion_212(
	.param .u64 fusion_212_param_0,
	.param .u64 fusion_212_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_212_param_0];
	ld.param.u64 	%rd2, [fusion_212_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_211
.visible .entry fusion_211(
	.param .u64 fusion_211_param_0,
	.param .u64 fusion_211_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot508[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot508;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_211_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB508_4;
	bra.uni 	LBB508_1;
LBB508_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB508_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0304;
	@%p2 bra 	LBB508_5;
	bra.uni 	LBB508_2;
LBB508_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB508_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB508_6;
	bra.uni 	LBB508_3;
LBB508_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB508_3;
	ld.param.u64 	%rd7, [fusion_211_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB508_3:
	ret;

}
	// .globl	fusion_209
.visible .entry fusion_209(
	.param .u64 fusion_209_param_0,
	.param .u64 fusion_209_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot509[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot509;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_209_param_0];
	ld.param.u64 	%rd9, [fusion_209_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB509_4;
	bra.uni 	LBB509_1;
LBB509_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB509_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0305;
	@%p2 bra 	LBB509_5;
	bra.uni 	LBB509_2;
LBB509_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB509_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB509_6;
	bra.uni 	LBB509_3;
LBB509_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB509_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB509_3:
	ret;

}
	// .globl	fusion_208
.visible .entry fusion_208(
	.param .u64 fusion_208_param_0,
	.param .u64 fusion_208_param_1,
	.param .u64 fusion_208_param_2,
	.param .u64 fusion_208_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_208_param_0];
	ld.param.u64 	%rd2, [fusion_208_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_208_param_1];
	ld.param.u64 	%rd5, [fusion_208_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_207
.visible .entry fusion_207(
	.param .u64 fusion_207_param_0,
	.param .u64 fusion_207_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_207_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0306;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB511_2;
	bra.uni 	LBB511_1;
LBB511_2:
	ld.param.u64 	%rd3, [fusion_207_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB511_1:
	ret;

}
	// .globl	fusion_876
.visible .entry fusion_876(
	.param .u64 fusion_876_param_0,
	.param .u64 fusion_876_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot512[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot512;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_876_param_0];
	ld.param.u64 	%rd5, [fusion_876_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB512_3;
	bra.uni 	LBB512_1;
LBB512_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0307], %f1;
LBB512_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0307;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB512_4;
	bra.uni 	LBB512_2;
LBB512_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB512_2:
	ret;

}
	// .globl	fusion_204
.visible .entry fusion_204(
	.param .u64 fusion_204_param_0,
	.param .u64 fusion_204_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_204_param_0];
	ld.param.u64 	%rd2, [fusion_204_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_10829
.visible .entry add_10829(
	.param .u64 add_10829_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB514_2;
	bra.uni 	LBB514_1;
LBB514_2:
	ld.param.u64 	%rd2, [add_10829_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB514_1:
	ret;

}
	// .globl	fusion_203
.visible .entry fusion_203(
	.param .u64 fusion_203_param_0,
	.param .u64 fusion_203_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot515[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot515;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_203_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB515_1;
	bra.uni 	LBB515_9;
LBB515_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB515_2;
LBB515_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB515_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB515_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB515_11;
	bra.uni 	LBB515_7;
LBB515_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB515_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB515_12;
	bra.uni 	LBB515_8;
LBB515_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB515_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB515_2;
	bra.uni 	LBB515_3;
LBB515_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB515_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0308;
	@%p6 bra 	LBB515_13;
	bra.uni 	LBB515_4;
LBB515_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB515_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB515_14;
	bra.uni 	LBB515_5;
LBB515_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB515_5;
	ld.param.u64 	%rd7, [fusion_203_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB515_5:
	ret;

}
	// .globl	fusion_201
.visible .entry fusion_201(
	.param .u64 fusion_201_param_0,
	.param .u64 fusion_201_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot516[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot516;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_201_param_0];
	ld.param.u64 	%rd9, [fusion_201_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB516_1;
	bra.uni 	LBB516_9;
LBB516_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB516_2;
LBB516_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB516_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB516_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB516_11;
	bra.uni 	LBB516_6;
LBB516_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB516_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB516_12;
	bra.uni 	LBB516_7;
LBB516_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB516_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB516_8;
	bra.uni 	LBB516_2;
LBB516_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB516_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0309;
	@%p6 bra 	LBB516_13;
	bra.uni 	LBB516_3;
LBB516_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB516_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB516_14;
	bra.uni 	LBB516_4;
LBB516_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB516_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB516_4:
	ret;

}
	// .globl	fusion_200
.visible .entry fusion_200(
	.param .u64 fusion_200_param_0,
	.param .u64 fusion_200_param_1,
	.param .u64 fusion_200_param_2,
	.param .u64 fusion_200_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_200_param_0];
	ld.param.u64 	%rd2, [fusion_200_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_200_param_1];
	ld.param.u64 	%rd5, [fusion_200_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_199
.visible .entry fusion_199(
	.param .u64 fusion_199_param_0,
	.param .u64 fusion_199_param_1,
	.param .u64 fusion_199_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_199_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0310;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB518_2;
	bra.uni 	LBB518_1;
LBB518_2:
	ld.param.u64 	%rd3, [fusion_199_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB518_1:
	ret;

}
	// .globl	fusion_877
.visible .entry fusion_877(
	.param .u64 fusion_877_param_0,
	.param .u64 fusion_877_param_1,
	.param .u64 fusion_877_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot519[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot519;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_877_param_0];
	ld.param.u64 	%rd8, [fusion_877_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0311;
	@%p1 bra 	LBB519_3;
	bra.uni 	LBB519_1;
LBB519_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB519_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB519_4;
	bra.uni 	LBB519_2;
LBB519_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB519_2;
	ld.param.u64 	%rd6, [fusion_877_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB519_2:
	ret;

}
	// .globl	fusion_196
.visible .entry fusion_196(
	.param .u64 fusion_196_param_0,
	.param .u64 fusion_196_param_1,
	.param .u64 fusion_196_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_196_param_0];
	ld.param.u64 	%rd2, [fusion_196_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_196_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_195
.visible .entry fusion_195(
	.param .u64 fusion_195_param_0,
	.param .u64 fusion_195_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot521[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot521;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_195_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB521_4;
	bra.uni 	LBB521_1;
LBB521_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB521_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0312;
	@%p2 bra 	LBB521_5;
	bra.uni 	LBB521_2;
LBB521_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB521_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB521_6;
	bra.uni 	LBB521_3;
LBB521_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB521_3;
	ld.param.u64 	%rd7, [fusion_195_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB521_3:
	ret;

}
	// .globl	fusion_193
.visible .entry fusion_193(
	.param .u64 fusion_193_param_0,
	.param .u64 fusion_193_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot522[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot522;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_193_param_0];
	ld.param.u64 	%rd9, [fusion_193_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB522_4;
	bra.uni 	LBB522_1;
LBB522_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB522_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0313;
	@%p2 bra 	LBB522_5;
	bra.uni 	LBB522_2;
LBB522_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB522_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB522_6;
	bra.uni 	LBB522_3;
LBB522_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB522_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB522_3:
	ret;

}
	// .globl	fusion_192
.visible .entry fusion_192(
	.param .u64 fusion_192_param_0,
	.param .u64 fusion_192_param_1,
	.param .u64 fusion_192_param_2,
	.param .u64 fusion_192_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_192_param_0];
	ld.param.u64 	%rd9, [fusion_192_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_192_param_1];
	ld.param.u64 	%rd11, [fusion_192_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB523_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB523_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB523_11;
	bra.uni 	LBB523_3;
LBB523_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB523_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB523_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB523_12;
	bra.uni 	LBB523_5;
LBB523_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB523_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB523_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB523_13;
	bra.uni 	LBB523_7;
LBB523_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB523_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB523_10;
	@%p11 bra 	LBB523_10;
	@%p12 bra 	LBB523_14;
	bra.uni 	LBB523_10;
LBB523_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB523_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_191
.visible .entry fusion_191(
	.param .u64 fusion_191_param_0,
	.param .u64 fusion_191_param_1,
	.param .u64 fusion_191_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_191_param_0];
	ld.param.u64 	%rd6, [fusion_191_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB524_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB524_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0314;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB524_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB524_4:
	ret;

}
	// .globl	fusion_190
.visible .entry fusion_190(
	.param .u64 fusion_190_param_0,
	.param .u64 fusion_190_param_1,
	.param .u64 fusion_190_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_190_param_0];
	ld.param.u64 	%rd2, [fusion_190_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_190_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_189
.visible .entry fusion_189(
	.param .u64 fusion_189_param_0,
	.param .u64 fusion_189_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot526[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot526;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_189_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0315;
	@%p1 bra 	LBB526_3;
	bra.uni 	LBB526_1;
LBB526_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB526_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB526_4;
	bra.uni 	LBB526_2;
LBB526_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB526_2;
	ld.param.u64 	%rd5, [fusion_189_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB526_2:
	ret;

}
	// .globl	fusion_188
.visible .entry fusion_188(
	.param .u64 fusion_188_param_0,
	.param .u64 fusion_188_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_188_param_0];
	ld.param.u64 	%rd2, [fusion_188_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_187
.visible .entry fusion_187(
	.param .u64 fusion_187_param_0,
	.param .u64 fusion_187_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot528[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot528;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_187_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB528_4;
	bra.uni 	LBB528_1;
LBB528_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB528_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0316;
	@%p2 bra 	LBB528_5;
	bra.uni 	LBB528_2;
LBB528_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB528_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB528_6;
	bra.uni 	LBB528_3;
LBB528_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB528_3;
	ld.param.u64 	%rd7, [fusion_187_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB528_3:
	ret;

}
	// .globl	fusion_185
.visible .entry fusion_185(
	.param .u64 fusion_185_param_0,
	.param .u64 fusion_185_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot529[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot529;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_185_param_0];
	ld.param.u64 	%rd9, [fusion_185_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB529_4;
	bra.uni 	LBB529_1;
LBB529_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB529_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0317;
	@%p2 bra 	LBB529_5;
	bra.uni 	LBB529_2;
LBB529_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB529_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB529_6;
	bra.uni 	LBB529_3;
LBB529_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB529_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB529_3:
	ret;

}
	// .globl	fusion_184
.visible .entry fusion_184(
	.param .u64 fusion_184_param_0,
	.param .u64 fusion_184_param_1,
	.param .u64 fusion_184_param_2,
	.param .u64 fusion_184_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_184_param_0];
	ld.param.u64 	%rd2, [fusion_184_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_184_param_1];
	ld.param.u64 	%rd5, [fusion_184_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_183
.visible .entry fusion_183(
	.param .u64 fusion_183_param_0,
	.param .u64 fusion_183_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_183_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0318;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB531_2;
	bra.uni 	LBB531_1;
LBB531_2:
	ld.param.u64 	%rd3, [fusion_183_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB531_1:
	ret;

}
	// .globl	fusion_878
.visible .entry fusion_878(
	.param .u64 fusion_878_param_0,
	.param .u64 fusion_878_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot532[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot532;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_878_param_0];
	ld.param.u64 	%rd5, [fusion_878_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB532_3;
	bra.uni 	LBB532_1;
LBB532_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0319], %f1;
LBB532_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0319;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB532_4;
	bra.uni 	LBB532_2;
LBB532_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB532_2:
	ret;

}
	// .globl	fusion_180
.visible .entry fusion_180(
	.param .u64 fusion_180_param_0,
	.param .u64 fusion_180_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_180_param_0];
	ld.param.u64 	%rd2, [fusion_180_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_11033
.visible .entry add_11033(
	.param .u64 add_11033_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB534_2;
	bra.uni 	LBB534_1;
LBB534_2:
	ld.param.u64 	%rd2, [add_11033_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB534_1:
	ret;

}
	// .globl	fusion_179
.visible .entry fusion_179(
	.param .u64 fusion_179_param_0,
	.param .u64 fusion_179_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot535[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot535;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_179_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB535_1;
	bra.uni 	LBB535_9;
LBB535_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB535_2;
LBB535_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB535_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB535_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB535_11;
	bra.uni 	LBB535_7;
LBB535_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB535_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB535_12;
	bra.uni 	LBB535_8;
LBB535_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB535_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB535_2;
	bra.uni 	LBB535_3;
LBB535_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB535_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0320;
	@%p6 bra 	LBB535_13;
	bra.uni 	LBB535_4;
LBB535_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB535_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB535_14;
	bra.uni 	LBB535_5;
LBB535_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB535_5;
	ld.param.u64 	%rd7, [fusion_179_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB535_5:
	ret;

}
	// .globl	fusion_177
.visible .entry fusion_177(
	.param .u64 fusion_177_param_0,
	.param .u64 fusion_177_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot536[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot536;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_177_param_0];
	ld.param.u64 	%rd9, [fusion_177_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB536_1;
	bra.uni 	LBB536_9;
LBB536_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB536_2;
LBB536_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB536_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB536_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB536_11;
	bra.uni 	LBB536_6;
LBB536_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB536_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB536_12;
	bra.uni 	LBB536_7;
LBB536_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB536_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB536_8;
	bra.uni 	LBB536_2;
LBB536_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB536_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0321;
	@%p6 bra 	LBB536_13;
	bra.uni 	LBB536_3;
LBB536_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB536_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB536_14;
	bra.uni 	LBB536_4;
LBB536_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB536_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB536_4:
	ret;

}
	// .globl	fusion_176
.visible .entry fusion_176(
	.param .u64 fusion_176_param_0,
	.param .u64 fusion_176_param_1,
	.param .u64 fusion_176_param_2,
	.param .u64 fusion_176_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_176_param_0];
	ld.param.u64 	%rd2, [fusion_176_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_176_param_1];
	ld.param.u64 	%rd5, [fusion_176_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_175
.visible .entry fusion_175(
	.param .u64 fusion_175_param_0,
	.param .u64 fusion_175_param_1,
	.param .u64 fusion_175_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_175_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0322;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB538_2;
	bra.uni 	LBB538_1;
LBB538_2:
	ld.param.u64 	%rd3, [fusion_175_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB538_1:
	ret;

}
	// .globl	fusion_879
.visible .entry fusion_879(
	.param .u64 fusion_879_param_0,
	.param .u64 fusion_879_param_1,
	.param .u64 fusion_879_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot539[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot539;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_879_param_0];
	ld.param.u64 	%rd8, [fusion_879_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0323;
	@%p1 bra 	LBB539_3;
	bra.uni 	LBB539_1;
LBB539_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB539_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB539_4;
	bra.uni 	LBB539_2;
LBB539_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB539_2;
	ld.param.u64 	%rd6, [fusion_879_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB539_2:
	ret;

}
	// .globl	fusion_172
.visible .entry fusion_172(
	.param .u64 fusion_172_param_0,
	.param .u64 fusion_172_param_1,
	.param .u64 fusion_172_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_172_param_0];
	ld.param.u64 	%rd2, [fusion_172_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_172_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_171
.visible .entry fusion_171(
	.param .u64 fusion_171_param_0,
	.param .u64 fusion_171_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot541[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot541;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_171_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB541_4;
	bra.uni 	LBB541_1;
LBB541_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB541_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0324;
	@%p2 bra 	LBB541_5;
	bra.uni 	LBB541_2;
LBB541_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB541_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB541_6;
	bra.uni 	LBB541_3;
LBB541_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB541_3;
	ld.param.u64 	%rd7, [fusion_171_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB541_3:
	ret;

}
	// .globl	fusion_169
.visible .entry fusion_169(
	.param .u64 fusion_169_param_0,
	.param .u64 fusion_169_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot542[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot542;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_169_param_0];
	ld.param.u64 	%rd9, [fusion_169_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB542_4;
	bra.uni 	LBB542_1;
LBB542_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB542_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0325;
	@%p2 bra 	LBB542_5;
	bra.uni 	LBB542_2;
LBB542_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB542_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB542_6;
	bra.uni 	LBB542_3;
LBB542_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB542_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB542_3:
	ret;

}
	// .globl	fusion_168
.visible .entry fusion_168(
	.param .u64 fusion_168_param_0,
	.param .u64 fusion_168_param_1,
	.param .u64 fusion_168_param_2,
	.param .u64 fusion_168_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_168_param_0];
	ld.param.u64 	%rd9, [fusion_168_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_168_param_1];
	ld.param.u64 	%rd11, [fusion_168_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB543_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB543_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB543_11;
	bra.uni 	LBB543_3;
LBB543_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB543_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB543_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB543_12;
	bra.uni 	LBB543_5;
LBB543_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB543_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB543_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB543_13;
	bra.uni 	LBB543_7;
LBB543_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB543_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB543_10;
	@%p11 bra 	LBB543_10;
	@%p12 bra 	LBB543_14;
	bra.uni 	LBB543_10;
LBB543_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB543_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_167
.visible .entry fusion_167(
	.param .u64 fusion_167_param_0,
	.param .u64 fusion_167_param_1,
	.param .u64 fusion_167_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_167_param_0];
	ld.param.u64 	%rd6, [fusion_167_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB544_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB544_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0326;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB544_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB544_4:
	ret;

}
	// .globl	fusion_166
.visible .entry fusion_166(
	.param .u64 fusion_166_param_0,
	.param .u64 fusion_166_param_1,
	.param .u64 fusion_166_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_166_param_0];
	ld.param.u64 	%rd2, [fusion_166_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_166_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_165
.visible .entry fusion_165(
	.param .u64 fusion_165_param_0,
	.param .u64 fusion_165_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot546[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot546;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_165_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0327;
	@%p1 bra 	LBB546_3;
	bra.uni 	LBB546_1;
LBB546_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB546_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB546_4;
	bra.uni 	LBB546_2;
LBB546_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB546_2;
	ld.param.u64 	%rd5, [fusion_165_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB546_2:
	ret;

}
	// .globl	fusion_164
.visible .entry fusion_164(
	.param .u64 fusion_164_param_0,
	.param .u64 fusion_164_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_164_param_0];
	ld.param.u64 	%rd2, [fusion_164_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_163
.visible .entry fusion_163(
	.param .u64 fusion_163_param_0,
	.param .u64 fusion_163_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot548[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot548;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_163_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB548_4;
	bra.uni 	LBB548_1;
LBB548_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB548_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0328;
	@%p2 bra 	LBB548_5;
	bra.uni 	LBB548_2;
LBB548_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB548_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB548_6;
	bra.uni 	LBB548_3;
LBB548_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB548_3;
	ld.param.u64 	%rd7, [fusion_163_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB548_3:
	ret;

}
	// .globl	fusion_161
.visible .entry fusion_161(
	.param .u64 fusion_161_param_0,
	.param .u64 fusion_161_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot549[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot549;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_161_param_0];
	ld.param.u64 	%rd9, [fusion_161_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB549_4;
	bra.uni 	LBB549_1;
LBB549_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB549_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0329;
	@%p2 bra 	LBB549_5;
	bra.uni 	LBB549_2;
LBB549_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB549_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB549_6;
	bra.uni 	LBB549_3;
LBB549_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB549_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB549_3:
	ret;

}
	// .globl	fusion_160
.visible .entry fusion_160(
	.param .u64 fusion_160_param_0,
	.param .u64 fusion_160_param_1,
	.param .u64 fusion_160_param_2,
	.param .u64 fusion_160_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_160_param_0];
	ld.param.u64 	%rd2, [fusion_160_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_160_param_1];
	ld.param.u64 	%rd5, [fusion_160_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_159
.visible .entry fusion_159(
	.param .u64 fusion_159_param_0,
	.param .u64 fusion_159_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_159_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0330;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB551_2;
	bra.uni 	LBB551_1;
LBB551_2:
	ld.param.u64 	%rd3, [fusion_159_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB551_1:
	ret;

}
	// .globl	fusion_880
.visible .entry fusion_880(
	.param .u64 fusion_880_param_0,
	.param .u64 fusion_880_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot552[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot552;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_880_param_0];
	ld.param.u64 	%rd5, [fusion_880_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB552_3;
	bra.uni 	LBB552_1;
LBB552_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0331], %f1;
LBB552_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0331;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB552_4;
	bra.uni 	LBB552_2;
LBB552_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB552_2:
	ret;

}
	// .globl	fusion_156
.visible .entry fusion_156(
	.param .u64 fusion_156_param_0,
	.param .u64 fusion_156_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_156_param_0];
	ld.param.u64 	%rd2, [fusion_156_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_11237
.visible .entry add_11237(
	.param .u64 add_11237_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB554_2;
	bra.uni 	LBB554_1;
LBB554_2:
	ld.param.u64 	%rd2, [add_11237_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB554_1:
	ret;

}
	// .globl	fusion_155
.visible .entry fusion_155(
	.param .u64 fusion_155_param_0,
	.param .u64 fusion_155_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot555[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot555;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_155_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB555_1;
	bra.uni 	LBB555_9;
LBB555_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB555_2;
LBB555_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB555_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB555_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB555_11;
	bra.uni 	LBB555_7;
LBB555_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB555_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB555_12;
	bra.uni 	LBB555_8;
LBB555_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB555_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB555_2;
	bra.uni 	LBB555_3;
LBB555_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB555_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0332;
	@%p6 bra 	LBB555_13;
	bra.uni 	LBB555_4;
LBB555_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB555_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB555_14;
	bra.uni 	LBB555_5;
LBB555_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB555_5;
	ld.param.u64 	%rd7, [fusion_155_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB555_5:
	ret;

}
	// .globl	fusion_153
.visible .entry fusion_153(
	.param .u64 fusion_153_param_0,
	.param .u64 fusion_153_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot556[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot556;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_153_param_0];
	ld.param.u64 	%rd9, [fusion_153_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB556_1;
	bra.uni 	LBB556_9;
LBB556_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB556_2;
LBB556_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB556_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB556_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB556_11;
	bra.uni 	LBB556_6;
LBB556_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB556_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB556_12;
	bra.uni 	LBB556_7;
LBB556_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB556_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB556_8;
	bra.uni 	LBB556_2;
LBB556_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB556_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0333;
	@%p6 bra 	LBB556_13;
	bra.uni 	LBB556_3;
LBB556_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB556_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB556_14;
	bra.uni 	LBB556_4;
LBB556_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB556_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB556_4:
	ret;

}
	// .globl	fusion_152
.visible .entry fusion_152(
	.param .u64 fusion_152_param_0,
	.param .u64 fusion_152_param_1,
	.param .u64 fusion_152_param_2,
	.param .u64 fusion_152_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_152_param_0];
	ld.param.u64 	%rd2, [fusion_152_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_152_param_1];
	ld.param.u64 	%rd5, [fusion_152_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_151
.visible .entry fusion_151(
	.param .u64 fusion_151_param_0,
	.param .u64 fusion_151_param_1,
	.param .u64 fusion_151_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_151_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0334;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB558_2;
	bra.uni 	LBB558_1;
LBB558_2:
	ld.param.u64 	%rd3, [fusion_151_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB558_1:
	ret;

}
	// .globl	fusion_881
.visible .entry fusion_881(
	.param .u64 fusion_881_param_0,
	.param .u64 fusion_881_param_1,
	.param .u64 fusion_881_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot559[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot559;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_881_param_0];
	ld.param.u64 	%rd8, [fusion_881_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0335;
	@%p1 bra 	LBB559_3;
	bra.uni 	LBB559_1;
LBB559_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB559_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB559_4;
	bra.uni 	LBB559_2;
LBB559_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB559_2;
	ld.param.u64 	%rd6, [fusion_881_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB559_2:
	ret;

}
	// .globl	fusion_148
.visible .entry fusion_148(
	.param .u64 fusion_148_param_0,
	.param .u64 fusion_148_param_1,
	.param .u64 fusion_148_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_148_param_0];
	ld.param.u64 	%rd2, [fusion_148_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_148_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_147
.visible .entry fusion_147(
	.param .u64 fusion_147_param_0,
	.param .u64 fusion_147_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot561[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot561;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_147_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB561_4;
	bra.uni 	LBB561_1;
LBB561_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB561_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0336;
	@%p2 bra 	LBB561_5;
	bra.uni 	LBB561_2;
LBB561_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB561_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB561_6;
	bra.uni 	LBB561_3;
LBB561_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB561_3;
	ld.param.u64 	%rd7, [fusion_147_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB561_3:
	ret;

}
	// .globl	fusion_145
.visible .entry fusion_145(
	.param .u64 fusion_145_param_0,
	.param .u64 fusion_145_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot562[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot562;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_145_param_0];
	ld.param.u64 	%rd9, [fusion_145_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB562_4;
	bra.uni 	LBB562_1;
LBB562_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB562_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0337;
	@%p2 bra 	LBB562_5;
	bra.uni 	LBB562_2;
LBB562_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB562_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB562_6;
	bra.uni 	LBB562_3;
LBB562_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB562_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB562_3:
	ret;

}
	// .globl	fusion_144
.visible .entry fusion_144(
	.param .u64 fusion_144_param_0,
	.param .u64 fusion_144_param_1,
	.param .u64 fusion_144_param_2,
	.param .u64 fusion_144_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_144_param_0];
	ld.param.u64 	%rd9, [fusion_144_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_144_param_1];
	ld.param.u64 	%rd11, [fusion_144_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB563_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB563_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB563_11;
	bra.uni 	LBB563_3;
LBB563_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB563_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB563_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB563_12;
	bra.uni 	LBB563_5;
LBB563_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB563_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB563_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB563_13;
	bra.uni 	LBB563_7;
LBB563_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB563_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB563_10;
	@%p11 bra 	LBB563_10;
	@%p12 bra 	LBB563_14;
	bra.uni 	LBB563_10;
LBB563_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB563_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_143
.visible .entry fusion_143(
	.param .u64 fusion_143_param_0,
	.param .u64 fusion_143_param_1,
	.param .u64 fusion_143_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_143_param_0];
	ld.param.u64 	%rd6, [fusion_143_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB564_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB564_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0338;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB564_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB564_4:
	ret;

}
	// .globl	fusion_142
.visible .entry fusion_142(
	.param .u64 fusion_142_param_0,
	.param .u64 fusion_142_param_1,
	.param .u64 fusion_142_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_142_param_0];
	ld.param.u64 	%rd2, [fusion_142_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_142_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_141
.visible .entry fusion_141(
	.param .u64 fusion_141_param_0,
	.param .u64 fusion_141_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot566[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot566;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_141_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0339;
	@%p1 bra 	LBB566_3;
	bra.uni 	LBB566_1;
LBB566_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB566_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB566_4;
	bra.uni 	LBB566_2;
LBB566_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB566_2;
	ld.param.u64 	%rd5, [fusion_141_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB566_2:
	ret;

}
	// .globl	fusion_140
.visible .entry fusion_140(
	.param .u64 fusion_140_param_0,
	.param .u64 fusion_140_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_140_param_0];
	ld.param.u64 	%rd2, [fusion_140_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_139
.visible .entry fusion_139(
	.param .u64 fusion_139_param_0,
	.param .u64 fusion_139_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot568[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot568;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_139_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB568_4;
	bra.uni 	LBB568_1;
LBB568_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB568_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0340;
	@%p2 bra 	LBB568_5;
	bra.uni 	LBB568_2;
LBB568_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB568_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB568_6;
	bra.uni 	LBB568_3;
LBB568_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB568_3;
	ld.param.u64 	%rd7, [fusion_139_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB568_3:
	ret;

}
	// .globl	fusion_137
.visible .entry fusion_137(
	.param .u64 fusion_137_param_0,
	.param .u64 fusion_137_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot569[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot569;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_137_param_0];
	ld.param.u64 	%rd9, [fusion_137_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB569_4;
	bra.uni 	LBB569_1;
LBB569_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB569_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0341;
	@%p2 bra 	LBB569_5;
	bra.uni 	LBB569_2;
LBB569_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB569_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB569_6;
	bra.uni 	LBB569_3;
LBB569_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB569_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB569_3:
	ret;

}
	// .globl	fusion_136
.visible .entry fusion_136(
	.param .u64 fusion_136_param_0,
	.param .u64 fusion_136_param_1,
	.param .u64 fusion_136_param_2,
	.param .u64 fusion_136_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_136_param_0];
	ld.param.u64 	%rd2, [fusion_136_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_136_param_1];
	ld.param.u64 	%rd5, [fusion_136_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_135
.visible .entry fusion_135(
	.param .u64 fusion_135_param_0,
	.param .u64 fusion_135_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_135_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0342;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB571_2;
	bra.uni 	LBB571_1;
LBB571_2:
	ld.param.u64 	%rd3, [fusion_135_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB571_1:
	ret;

}
	// .globl	fusion_882
.visible .entry fusion_882(
	.param .u64 fusion_882_param_0,
	.param .u64 fusion_882_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot572[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot572;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_882_param_0];
	ld.param.u64 	%rd5, [fusion_882_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB572_3;
	bra.uni 	LBB572_1;
LBB572_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0343], %f1;
LBB572_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0343;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB572_4;
	bra.uni 	LBB572_2;
LBB572_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB572_2:
	ret;

}
	// .globl	fusion_132
.visible .entry fusion_132(
	.param .u64 fusion_132_param_0,
	.param .u64 fusion_132_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_132_param_0];
	ld.param.u64 	%rd2, [fusion_132_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_11441
.visible .entry add_11441(
	.param .u64 add_11441_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB574_2;
	bra.uni 	LBB574_1;
LBB574_2:
	ld.param.u64 	%rd2, [add_11441_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB574_1:
	ret;

}
	// .globl	fusion_131
.visible .entry fusion_131(
	.param .u64 fusion_131_param_0,
	.param .u64 fusion_131_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot575[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot575;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_131_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB575_1;
	bra.uni 	LBB575_9;
LBB575_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB575_2;
LBB575_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB575_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB575_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB575_11;
	bra.uni 	LBB575_7;
LBB575_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB575_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB575_12;
	bra.uni 	LBB575_8;
LBB575_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB575_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB575_2;
	bra.uni 	LBB575_3;
LBB575_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB575_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0344;
	@%p6 bra 	LBB575_13;
	bra.uni 	LBB575_4;
LBB575_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB575_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB575_14;
	bra.uni 	LBB575_5;
LBB575_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB575_5;
	ld.param.u64 	%rd7, [fusion_131_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB575_5:
	ret;

}
	// .globl	fusion_129
.visible .entry fusion_129(
	.param .u64 fusion_129_param_0,
	.param .u64 fusion_129_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot576[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot576;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_129_param_0];
	ld.param.u64 	%rd9, [fusion_129_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB576_1;
	bra.uni 	LBB576_9;
LBB576_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB576_2;
LBB576_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB576_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB576_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB576_11;
	bra.uni 	LBB576_6;
LBB576_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB576_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB576_12;
	bra.uni 	LBB576_7;
LBB576_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB576_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB576_8;
	bra.uni 	LBB576_2;
LBB576_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB576_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0345;
	@%p6 bra 	LBB576_13;
	bra.uni 	LBB576_3;
LBB576_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB576_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB576_14;
	bra.uni 	LBB576_4;
LBB576_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB576_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB576_4:
	ret;

}
	// .globl	fusion_128
.visible .entry fusion_128(
	.param .u64 fusion_128_param_0,
	.param .u64 fusion_128_param_1,
	.param .u64 fusion_128_param_2,
	.param .u64 fusion_128_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_128_param_0];
	ld.param.u64 	%rd2, [fusion_128_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_128_param_1];
	ld.param.u64 	%rd5, [fusion_128_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_127
.visible .entry fusion_127(
	.param .u64 fusion_127_param_0,
	.param .u64 fusion_127_param_1,
	.param .u64 fusion_127_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_127_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0346;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB578_2;
	bra.uni 	LBB578_1;
LBB578_2:
	ld.param.u64 	%rd3, [fusion_127_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB578_1:
	ret;

}
	// .globl	fusion_883
.visible .entry fusion_883(
	.param .u64 fusion_883_param_0,
	.param .u64 fusion_883_param_1,
	.param .u64 fusion_883_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot579[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot579;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_883_param_0];
	ld.param.u64 	%rd8, [fusion_883_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0347;
	@%p1 bra 	LBB579_3;
	bra.uni 	LBB579_1;
LBB579_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB579_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB579_4;
	bra.uni 	LBB579_2;
LBB579_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB579_2;
	ld.param.u64 	%rd6, [fusion_883_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB579_2:
	ret;

}
	// .globl	fusion_124
.visible .entry fusion_124(
	.param .u64 fusion_124_param_0,
	.param .u64 fusion_124_param_1,
	.param .u64 fusion_124_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_124_param_0];
	ld.param.u64 	%rd2, [fusion_124_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_124_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_123
.visible .entry fusion_123(
	.param .u64 fusion_123_param_0,
	.param .u64 fusion_123_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot581[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot581;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_123_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB581_4;
	bra.uni 	LBB581_1;
LBB581_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB581_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0348;
	@%p2 bra 	LBB581_5;
	bra.uni 	LBB581_2;
LBB581_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB581_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB581_6;
	bra.uni 	LBB581_3;
LBB581_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB581_3;
	ld.param.u64 	%rd7, [fusion_123_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB581_3:
	ret;

}
	// .globl	fusion_121
.visible .entry fusion_121(
	.param .u64 fusion_121_param_0,
	.param .u64 fusion_121_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot582[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot582;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_121_param_0];
	ld.param.u64 	%rd9, [fusion_121_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB582_4;
	bra.uni 	LBB582_1;
LBB582_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB582_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0349;
	@%p2 bra 	LBB582_5;
	bra.uni 	LBB582_2;
LBB582_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB582_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB582_6;
	bra.uni 	LBB582_3;
LBB582_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB582_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB582_3:
	ret;

}
	// .globl	fusion_120
.visible .entry fusion_120(
	.param .u64 fusion_120_param_0,
	.param .u64 fusion_120_param_1,
	.param .u64 fusion_120_param_2,
	.param .u64 fusion_120_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_120_param_0];
	ld.param.u64 	%rd9, [fusion_120_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_120_param_1];
	ld.param.u64 	%rd11, [fusion_120_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB583_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB583_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB583_11;
	bra.uni 	LBB583_3;
LBB583_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB583_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB583_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB583_12;
	bra.uni 	LBB583_5;
LBB583_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB583_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB583_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB583_13;
	bra.uni 	LBB583_7;
LBB583_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB583_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB583_10;
	@%p11 bra 	LBB583_10;
	@%p12 bra 	LBB583_14;
	bra.uni 	LBB583_10;
LBB583_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB583_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_119
.visible .entry fusion_119(
	.param .u64 fusion_119_param_0,
	.param .u64 fusion_119_param_1,
	.param .u64 fusion_119_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_119_param_0];
	ld.param.u64 	%rd6, [fusion_119_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB584_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB584_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0350;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB584_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB584_4:
	ret;

}
	// .globl	fusion_118
.visible .entry fusion_118(
	.param .u64 fusion_118_param_0,
	.param .u64 fusion_118_param_1,
	.param .u64 fusion_118_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_118_param_0];
	ld.param.u64 	%rd2, [fusion_118_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_118_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_117
.visible .entry fusion_117(
	.param .u64 fusion_117_param_0,
	.param .u64 fusion_117_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot586[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot586;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_117_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0351;
	@%p1 bra 	LBB586_3;
	bra.uni 	LBB586_1;
LBB586_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB586_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB586_4;
	bra.uni 	LBB586_2;
LBB586_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB586_2;
	ld.param.u64 	%rd5, [fusion_117_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB586_2:
	ret;

}
	// .globl	fusion_116
.visible .entry fusion_116(
	.param .u64 fusion_116_param_0,
	.param .u64 fusion_116_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_116_param_0];
	ld.param.u64 	%rd2, [fusion_116_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_115
.visible .entry fusion_115(
	.param .u64 fusion_115_param_0,
	.param .u64 fusion_115_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot588[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot588;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_115_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB588_4;
	bra.uni 	LBB588_1;
LBB588_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB588_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0352;
	@%p2 bra 	LBB588_5;
	bra.uni 	LBB588_2;
LBB588_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB588_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB588_6;
	bra.uni 	LBB588_3;
LBB588_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB588_3;
	ld.param.u64 	%rd7, [fusion_115_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB588_3:
	ret;

}
	// .globl	fusion_113
.visible .entry fusion_113(
	.param .u64 fusion_113_param_0,
	.param .u64 fusion_113_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot589[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot589;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_113_param_0];
	ld.param.u64 	%rd9, [fusion_113_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB589_4;
	bra.uni 	LBB589_1;
LBB589_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB589_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0353;
	@%p2 bra 	LBB589_5;
	bra.uni 	LBB589_2;
LBB589_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB589_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB589_6;
	bra.uni 	LBB589_3;
LBB589_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB589_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB589_3:
	ret;

}
	// .globl	fusion_112
.visible .entry fusion_112(
	.param .u64 fusion_112_param_0,
	.param .u64 fusion_112_param_1,
	.param .u64 fusion_112_param_2,
	.param .u64 fusion_112_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_112_param_0];
	ld.param.u64 	%rd2, [fusion_112_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_112_param_1];
	ld.param.u64 	%rd5, [fusion_112_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_111
.visible .entry fusion_111(
	.param .u64 fusion_111_param_0,
	.param .u64 fusion_111_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_111_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0354;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB591_2;
	bra.uni 	LBB591_1;
LBB591_2:
	ld.param.u64 	%rd3, [fusion_111_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB591_1:
	ret;

}
	// .globl	fusion_884
.visible .entry fusion_884(
	.param .u64 fusion_884_param_0,
	.param .u64 fusion_884_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot592[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot592;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_884_param_0];
	ld.param.u64 	%rd5, [fusion_884_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB592_3;
	bra.uni 	LBB592_1;
LBB592_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0355], %f1;
LBB592_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0355;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB592_4;
	bra.uni 	LBB592_2;
LBB592_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB592_2:
	ret;

}
	// .globl	fusion_108
.visible .entry fusion_108(
	.param .u64 fusion_108_param_0,
	.param .u64 fusion_108_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_108_param_0];
	ld.param.u64 	%rd2, [fusion_108_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_11645
.visible .entry add_11645(
	.param .u64 add_11645_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB594_2;
	bra.uni 	LBB594_1;
LBB594_2:
	ld.param.u64 	%rd2, [add_11645_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB594_1:
	ret;

}
	// .globl	fusion_107
.visible .entry fusion_107(
	.param .u64 fusion_107_param_0,
	.param .u64 fusion_107_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot595[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot595;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_107_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB595_1;
	bra.uni 	LBB595_9;
LBB595_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB595_2;
LBB595_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB595_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB595_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB595_11;
	bra.uni 	LBB595_7;
LBB595_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB595_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB595_12;
	bra.uni 	LBB595_8;
LBB595_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB595_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB595_2;
	bra.uni 	LBB595_3;
LBB595_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB595_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0356;
	@%p6 bra 	LBB595_13;
	bra.uni 	LBB595_4;
LBB595_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB595_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB595_14;
	bra.uni 	LBB595_5;
LBB595_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB595_5;
	ld.param.u64 	%rd7, [fusion_107_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB595_5:
	ret;

}
	// .globl	fusion_105
.visible .entry fusion_105(
	.param .u64 fusion_105_param_0,
	.param .u64 fusion_105_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot596[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot596;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_105_param_0];
	ld.param.u64 	%rd9, [fusion_105_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB596_1;
	bra.uni 	LBB596_9;
LBB596_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB596_2;
LBB596_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB596_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB596_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB596_11;
	bra.uni 	LBB596_6;
LBB596_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB596_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB596_12;
	bra.uni 	LBB596_7;
LBB596_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB596_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB596_8;
	bra.uni 	LBB596_2;
LBB596_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB596_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0357;
	@%p6 bra 	LBB596_13;
	bra.uni 	LBB596_3;
LBB596_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB596_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB596_14;
	bra.uni 	LBB596_4;
LBB596_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB596_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB596_4:
	ret;

}
	// .globl	fusion_104
.visible .entry fusion_104(
	.param .u64 fusion_104_param_0,
	.param .u64 fusion_104_param_1,
	.param .u64 fusion_104_param_2,
	.param .u64 fusion_104_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_104_param_0];
	ld.param.u64 	%rd2, [fusion_104_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_104_param_1];
	ld.param.u64 	%rd5, [fusion_104_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_103
.visible .entry fusion_103(
	.param .u64 fusion_103_param_0,
	.param .u64 fusion_103_param_1,
	.param .u64 fusion_103_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_103_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0358;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB598_2;
	bra.uni 	LBB598_1;
LBB598_2:
	ld.param.u64 	%rd3, [fusion_103_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB598_1:
	ret;

}
	// .globl	fusion_885
.visible .entry fusion_885(
	.param .u64 fusion_885_param_0,
	.param .u64 fusion_885_param_1,
	.param .u64 fusion_885_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot599[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot599;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_885_param_0];
	ld.param.u64 	%rd8, [fusion_885_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0359;
	@%p1 bra 	LBB599_3;
	bra.uni 	LBB599_1;
LBB599_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB599_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB599_4;
	bra.uni 	LBB599_2;
LBB599_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB599_2;
	ld.param.u64 	%rd6, [fusion_885_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB599_2:
	ret;

}
	// .globl	fusion_100
.visible .entry fusion_100(
	.param .u64 fusion_100_param_0,
	.param .u64 fusion_100_param_1,
	.param .u64 fusion_100_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_100_param_0];
	ld.param.u64 	%rd2, [fusion_100_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_100_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_99
.visible .entry fusion_99(
	.param .u64 fusion_99_param_0,
	.param .u64 fusion_99_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot601[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot601;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_99_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB601_4;
	bra.uni 	LBB601_1;
LBB601_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB601_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0360;
	@%p2 bra 	LBB601_5;
	bra.uni 	LBB601_2;
LBB601_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB601_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB601_6;
	bra.uni 	LBB601_3;
LBB601_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB601_3;
	ld.param.u64 	%rd7, [fusion_99_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB601_3:
	ret;

}
	// .globl	fusion_97
.visible .entry fusion_97(
	.param .u64 fusion_97_param_0,
	.param .u64 fusion_97_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot602[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot602;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_97_param_0];
	ld.param.u64 	%rd9, [fusion_97_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB602_4;
	bra.uni 	LBB602_1;
LBB602_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB602_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0361;
	@%p2 bra 	LBB602_5;
	bra.uni 	LBB602_2;
LBB602_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB602_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB602_6;
	bra.uni 	LBB602_3;
LBB602_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB602_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB602_3:
	ret;

}
	// .globl	fusion_96
.visible .entry fusion_96(
	.param .u64 fusion_96_param_0,
	.param .u64 fusion_96_param_1,
	.param .u64 fusion_96_param_2,
	.param .u64 fusion_96_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_96_param_0];
	ld.param.u64 	%rd9, [fusion_96_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_96_param_1];
	ld.param.u64 	%rd11, [fusion_96_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB603_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB603_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB603_11;
	bra.uni 	LBB603_3;
LBB603_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB603_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB603_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB603_12;
	bra.uni 	LBB603_5;
LBB603_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB603_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB603_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB603_13;
	bra.uni 	LBB603_7;
LBB603_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB603_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB603_10;
	@%p11 bra 	LBB603_10;
	@%p12 bra 	LBB603_14;
	bra.uni 	LBB603_10;
LBB603_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB603_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_95
.visible .entry fusion_95(
	.param .u64 fusion_95_param_0,
	.param .u64 fusion_95_param_1,
	.param .u64 fusion_95_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_95_param_0];
	ld.param.u64 	%rd6, [fusion_95_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB604_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB604_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0362;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB604_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB604_4:
	ret;

}
	// .globl	fusion_94
.visible .entry fusion_94(
	.param .u64 fusion_94_param_0,
	.param .u64 fusion_94_param_1,
	.param .u64 fusion_94_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_94_param_0];
	ld.param.u64 	%rd2, [fusion_94_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_94_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_93
.visible .entry fusion_93(
	.param .u64 fusion_93_param_0,
	.param .u64 fusion_93_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot606[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot606;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_93_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0363;
	@%p1 bra 	LBB606_3;
	bra.uni 	LBB606_1;
LBB606_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB606_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB606_4;
	bra.uni 	LBB606_2;
LBB606_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB606_2;
	ld.param.u64 	%rd5, [fusion_93_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB606_2:
	ret;

}
	// .globl	fusion_92
.visible .entry fusion_92(
	.param .u64 fusion_92_param_0,
	.param .u64 fusion_92_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_92_param_0];
	ld.param.u64 	%rd2, [fusion_92_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_91
.visible .entry fusion_91(
	.param .u64 fusion_91_param_0,
	.param .u64 fusion_91_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot608[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot608;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_91_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB608_4;
	bra.uni 	LBB608_1;
LBB608_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB608_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0364;
	@%p2 bra 	LBB608_5;
	bra.uni 	LBB608_2;
LBB608_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB608_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB608_6;
	bra.uni 	LBB608_3;
LBB608_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB608_3;
	ld.param.u64 	%rd7, [fusion_91_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB608_3:
	ret;

}
	// .globl	fusion_89
.visible .entry fusion_89(
	.param .u64 fusion_89_param_0,
	.param .u64 fusion_89_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot609[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot609;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_89_param_0];
	ld.param.u64 	%rd9, [fusion_89_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB609_4;
	bra.uni 	LBB609_1;
LBB609_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB609_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0365;
	@%p2 bra 	LBB609_5;
	bra.uni 	LBB609_2;
LBB609_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB609_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB609_6;
	bra.uni 	LBB609_3;
LBB609_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB609_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB609_3:
	ret;

}
	// .globl	fusion_88
.visible .entry fusion_88(
	.param .u64 fusion_88_param_0,
	.param .u64 fusion_88_param_1,
	.param .u64 fusion_88_param_2,
	.param .u64 fusion_88_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_88_param_0];
	ld.param.u64 	%rd2, [fusion_88_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_88_param_1];
	ld.param.u64 	%rd5, [fusion_88_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_87
.visible .entry fusion_87(
	.param .u64 fusion_87_param_0,
	.param .u64 fusion_87_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_87_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0366;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB611_2;
	bra.uni 	LBB611_1;
LBB611_2:
	ld.param.u64 	%rd3, [fusion_87_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB611_1:
	ret;

}
	// .globl	fusion_886
.visible .entry fusion_886(
	.param .u64 fusion_886_param_0,
	.param .u64 fusion_886_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot612[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot612;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_886_param_0];
	ld.param.u64 	%rd5, [fusion_886_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB612_3;
	bra.uni 	LBB612_1;
LBB612_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0367], %f1;
LBB612_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0367;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB612_4;
	bra.uni 	LBB612_2;
LBB612_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB612_2:
	ret;

}
	// .globl	fusion_84
.visible .entry fusion_84(
	.param .u64 fusion_84_param_0,
	.param .u64 fusion_84_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_84_param_0];
	ld.param.u64 	%rd2, [fusion_84_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_83
.visible .entry fusion_83(
	.param .u64 fusion_83_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_83_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_82
.visible .entry fusion_82(
	.param .u64 fusion_82_param_0,
	.param .u64 fusion_82_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot615[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot615;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_82_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.nc.f32 	%f13, [%rd12];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd13, %r11;
	cvt.u64.u32 	%rd14, %r10;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd3, %rd9, %rd16;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB615_1;
	bra.uni 	LBB615_9;
LBB615_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB615_2;
LBB615_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB615_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB615_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB615_11;
	bra.uni 	LBB615_7;
LBB615_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB615_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB615_12;
	bra.uni 	LBB615_8;
LBB615_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB615_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB615_2;
	bra.uni 	LBB615_3;
LBB615_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB615_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd19, shared_cache_0368;
	@%p6 bra 	LBB615_13;
	bra.uni 	LBB615_4;
LBB615_13:
	mul.wide.u32 	%rd18, %r6, 4;
	add.s64 	%rd5, %rd19, %rd18;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB615_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB615_14;
	bra.uni 	LBB615_5;
LBB615_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd20, %r5, 4;
	add.s64 	%rd6, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd24, %rd22, %rd10, %p8;
	ld.f32 	%f38, [%rd24];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd24], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB615_5;
	ld.param.u64 	%rd7, [fusion_82_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd1, %rd17;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB615_5:
	ret;

}
	// .globl	fusion_80
.visible .entry fusion_80(
	.param .u64 fusion_80_param_0,
	.param .u64 fusion_80_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot616[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot616;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_80_param_0];
	ld.param.u64 	%rd9, [fusion_80_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd10, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd10, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB616_1;
	bra.uni 	LBB616_9;
LBB616_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB616_2;
LBB616_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB616_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB616_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB616_11;
	bra.uni 	LBB616_6;
LBB616_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB616_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB616_12;
	bra.uni 	LBB616_7;
LBB616_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB616_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB616_8;
	bra.uni 	LBB616_2;
LBB616_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB616_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0369;
	@%p6 bra 	LBB616_13;
	bra.uni 	LBB616_3;
LBB616_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB616_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB616_14;
	bra.uni 	LBB616_4;
LBB616_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd11, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB616_4;
	add.s64 	%rd3, %rd10, 29741504;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd3, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB616_4:
	ret;

}
	// .globl	fusion_79
.visible .entry fusion_79(
	.param .u64 fusion_79_param_0,
	.param .u64 fusion_79_param_1,
	.param .u64 fusion_79_param_2,
	.param .u64 fusion_79_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_79_param_0];
	ld.param.u64 	%rd2, [fusion_79_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_79_param_1];
	ld.param.u64 	%rd5, [fusion_79_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+29741504];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+28938688], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_74
.visible .entry fusion_74(
	.param .u64 fusion_74_param_0,
	.param .u64 fusion_74_param_1,
	.param .u64 fusion_74_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_74_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+262144];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+327680];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+393216];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+458752];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+524288];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+589824];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+655360];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+720896];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+786432];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+851968];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+917504];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+983040];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+1048576];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+1114112];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+1179648];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+1245184];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+1310720];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+1376256];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+1441792];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+1507328];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+1572864];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+1638400];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+1703936];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+1769472];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+1835008];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+1900544];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+1966080];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+2031616];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0370;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB618_2;
	bra.uni 	LBB618_1;
LBB618_2:
	ld.param.u64 	%rd3, [fusion_74_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB618_1:
	ret;

}
	// .globl	fusion_888
.visible .entry fusion_888(
	.param .u64 fusion_888_param_0,
	.param .u64 fusion_888_param_1,
	.param .u64 fusion_888_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot619[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot619;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_888_param_0];
	ld.param.u64 	%rd8, [fusion_888_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 2048;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+524288];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+526336];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+1048576];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+1050624];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+1572864];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+1574912];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0371;
	@%p1 bra 	LBB619_3;
	bra.uni 	LBB619_1;
LBB619_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB619_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB619_4;
	bra.uni 	LBB619_2;
LBB619_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB619_2;
	ld.param.u64 	%rd6, [fusion_888_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB619_2:
	ret;

}
	// .globl	fusion_71
.visible .entry fusion_71(
	.param .u64 fusion_71_param_0,
	.param .u64 fusion_71_param_1,
	.param .u64 fusion_71_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_71_param_0];
	ld.param.u64 	%rd2, [fusion_71_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_71_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+6144];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+3304768], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_70
.visible .entry fusion_70(
	.param .u64 fusion_70_param_0,
	.param .u64 fusion_70_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot621[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot621;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_70_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 30265792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB621_4;
	bra.uni 	LBB621_1;
LBB621_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB621_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0372;
	@%p2 bra 	LBB621_5;
	bra.uni 	LBB621_2;
LBB621_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB621_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB621_6;
	bra.uni 	LBB621_3;
LBB621_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB621_3;
	ld.param.u64 	%rd7, [fusion_70_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB621_3:
	ret;

}
	// .globl	fusion_68
.visible .entry fusion_68(
	.param .u64 fusion_68_param_0,
	.param .u64 fusion_68_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot622[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot622;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_68_param_0];
	ld.param.u64 	%rd9, [fusion_68_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 30265792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB622_4;
	bra.uni 	LBB622_1;
LBB622_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB622_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0373;
	@%p2 bra 	LBB622_5;
	bra.uni 	LBB622_2;
LBB622_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB622_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB622_6;
	bra.uni 	LBB622_3;
LBB622_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB622_3;
	add.s64 	%rd3, %rd10, 30667200;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB622_3:
	ret;

}
	// .globl	fusion_67
.visible .entry fusion_67(
	.param .u64 fusion_67_param_0,
	.param .u64 fusion_67_param_1,
	.param .u64 fusion_67_param_2,
	.param .u64 fusion_67_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<62>;

	ld.param.u64 	%rd8, [fusion_67_param_0];
	ld.param.u64 	%rd9, [fusion_67_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_67_param_1];
	ld.param.u64 	%rd12, [fusion_67_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 29741504;
	add.s64 	%rd5, %rd10, 30667200;
	add.s64 	%rd6, %rd10, 30265792;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB623_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB623_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB623_11;
	bra.uni 	LBB623_3;
LBB623_11:
	and.b32  	%r15, %r3, 15;
	shr.u32 	%r16, %r1, 2;
	shl.b32 	%r17, %r16, 4;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd13, %r18, 784;
	add.s64 	%rd14, %rd6, %rd13;
	mul.wide.u32 	%rd15, %r5, 56;
	add.s64 	%rd16, %rd14, %rd15;
	mul.wide.u32 	%rd17, %r8, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f11, [%rd18+-60];
	mul.wide.u32 	%rd19, %r18, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f12, [%rd20];
	shl.b32 	%r19, %r16, 2;
	cvt.u64.u32 	%rd21, %r19;
	add.s64 	%rd22, %rd5, %rd21;
	ld.global.nc.f32 	%f13, [%rd22];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd23, %rd2, %rd19;
	ld.global.nc.f32 	%f19, [%rd23];
	add.s64 	%rd24, %rd3, %rd21;
	ld.global.nc.f32 	%f20, [%rd24];
	mul.rn.f32 	%f21, %f20, 0f39A72F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB623_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd7, %rd4, %rd25;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB623_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB623_12;
	bra.uni 	LBB623_5;
LBB623_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r20, %r4, -1;
	and.b32  	%r21, %r3, 15;
	shr.u32 	%r22, %r1, 2;
	shl.b32 	%r23, %r22, 4;
	or.b32  	%r24, %r21, %r23;
	mul.wide.u32 	%rd26, %r24, 784;
	add.s64 	%rd27, %rd6, %rd26;
	mul.wide.u32 	%rd28, %r5, 56;
	add.s64 	%rd29, %rd27, %rd28;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f26, [%rd31+-56];
	mul.wide.u32 	%rd32, %r24, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f27, [%rd33];
	shl.b32 	%r25, %r22, 2;
	cvt.u64.u32 	%rd34, %r25;
	add.s64 	%rd35, %rd5, %rd34;
	ld.global.nc.f32 	%f28, [%rd35];
	mul.rn.f32 	%f29, %f28, 0f39A72F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd36, %rd2, %rd32;
	ld.global.nc.f32 	%f34, [%rd36];
	add.s64 	%rd37, %rd3, %rd34;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0f39A72F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB623_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB623_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB623_13;
	bra.uni 	LBB623_7;
LBB623_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r26, %r6, -1;
	and.b32  	%r27, %r3, 15;
	shr.u32 	%r28, %r1, 2;
	shl.b32 	%r29, %r28, 4;
	or.b32  	%r30, %r27, %r29;
	mul.wide.u32 	%rd38, %r30, 784;
	add.s64 	%rd39, %rd6, %rd38;
	mul.wide.u32 	%rd40, %r5, 56;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r26, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.f32 	%f41, [%rd43+-56];
	mul.wide.u32 	%rd44, %r30, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	shl.b32 	%r31, %r28, 2;
	cvt.u64.u32 	%rd46, %r31;
	add.s64 	%rd47, %rd5, %rd46;
	ld.global.nc.f32 	%f43, [%rd47];
	mul.rn.f32 	%f44, %f43, 0f39A72F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd48, %rd2, %rd44;
	ld.global.nc.f32 	%f49, [%rd48];
	add.s64 	%rd49, %rd3, %rd46;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0f39A72F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB623_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB623_10;
	@%p11 bra 	LBB623_10;
	@%p12 bra 	LBB623_14;
	bra.uni 	LBB623_10;
LBB623_14:
	add.s32 	%r32, %r7, -1;
	and.b32  	%r33, %r3, 15;
	shr.u32 	%r34, %r1, 2;
	shl.b32 	%r35, %r34, 4;
	or.b32  	%r36, %r33, %r35;
	mul.wide.u32 	%rd50, %r36, 784;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r5, 56;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r32, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f57, [%rd55+-56];
	mul.wide.u32 	%rd56, %r36, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.nc.f32 	%f58, [%rd57];
	shl.b32 	%r37, %r34, 2;
	cvt.u64.u32 	%rd58, %r37;
	add.s64 	%rd59, %rd5, %rd58;
	ld.global.nc.f32 	%f59, [%rd59];
	mul.rn.f32 	%f60, %f59, 0f39A72F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd60, %rd2, %rd56;
	ld.global.nc.f32 	%f65, [%rd60];
	add.s64 	%rd61, %rd3, %rd58;
	ld.global.nc.f32 	%f66, [%rd61];
	mul.rn.f32 	%f67, %f66, 0f39A72F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB623_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_66
.visible .entry fusion_66(
	.param .u64 fusion_66_param_0,
	.param .u64 fusion_66_param_1,
	.param .u64 fusion_66_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_66_param_0];
	ld.param.u64 	%rd6, [fusion_66_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB624_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB624_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_0374;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB624_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB624_4:
	ret;

}
	// .globl	fusion_65
.visible .entry fusion_65(
	.param .u64 fusion_65_param_0,
	.param .u64 fusion_65_param_1,
	.param .u64 fusion_65_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_65_param_0];
	ld.param.u64 	%rd2, [fusion_65_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_65_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+19501504], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_64
.visible .entry fusion_64(
	.param .u64 fusion_64_param_0,
	.param .u64 fusion_64_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot626[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<33>;

	mov.u64 	%SPL, __local_depot626;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_64_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 19501504;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	@%p1 bra 	LBB626_1;
	bra.uni 	LBB626_5;
LBB626_1:
	mul.lo.s32 	%r20, %r2, 4608;
	add.s32 	%r21, %r5, %r20;
	mul.wide.u32 	%rd18, %r21, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f36, [%rd19];
	mul.rn.f32 	%f37, %f36, %f36;
	add.rn.f32 	%f38, %f37, 0f00000000;
	cvt.u64.u32 	%rd20, %r20;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.f32 	%f39, [%rd24+4];
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f41, %f38, %f40;
	ld.global.nc.v2.f32 	{%f42, %f43}, [%rd24+4096];
	mul.rn.f32 	%f44, %f42, %f42;
	add.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f43, %f43;
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.v2.f32 	{%f48, %f49}, [%rd24+8192];
	mul.rn.f32 	%f50, %f48, %f48;
	add.rn.f32 	%f51, %f47, %f50;
	mul.rn.f32 	%f52, %f49, %f49;
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.v2.f32 	{%f54, %f55}, [%rd24+12288];
	mul.rn.f32 	%f56, %f54, %f54;
	add.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f55, %f55;
	add.rn.f32 	%f82, %f57, %f58;
	bra.uni 	LBB626_2;
LBB626_5:
	selp.b32 	%r3, 4096, 512, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r8, %r2, 4608;
	mov.f32 	%f82, 0f00000000;
	@%p2 bra 	LBB626_14;
	bra.uni 	LBB626_6;
LBB626_14:
	add.s32 	%r12, %r5, %r8;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd6, %rd3, %rd13;
	ld.global.nc.f32 	%f20, [%rd6];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f82, %f21, 0f00000000;
LBB626_6:
	or.b32  	%r13, %r4, 1;
	setp.lt.u32 	%p3, %r13, %r3;
	cvt.u64.u32 	%rd14, %r8;
	cvt.u64.u32 	%rd15, %r5;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd7, %rd3, %rd17;
	@%p3 bra 	LBB626_15;
	bra.uni 	LBB626_7;
LBB626_15:
	ld.global.nc.f32 	%f22, [%rd7+4];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f82, %f82, %f23;
LBB626_7:
	or.b32  	%r14, %r4, 1024;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB626_16;
	bra.uni 	LBB626_8;
LBB626_16:
	ld.global.nc.f32 	%f24, [%rd7+4096];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f82, %f82, %f25;
LBB626_8:
	or.b32  	%r15, %r4, 1025;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB626_17;
	bra.uni 	LBB626_9;
LBB626_17:
	ld.global.nc.f32 	%f26, [%rd7+4100];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f82, %f82, %f27;
LBB626_9:
	or.b32  	%r16, %r4, 2048;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB626_18;
	bra.uni 	LBB626_10;
LBB626_18:
	ld.global.nc.f32 	%f28, [%rd7+8192];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f82, %f82, %f29;
LBB626_10:
	or.b32  	%r17, %r4, 2049;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB626_19;
	bra.uni 	LBB626_11;
LBB626_19:
	ld.global.nc.f32 	%f30, [%rd7+8196];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f82, %f82, %f31;
LBB626_11:
	or.b32  	%r18, %r4, 3072;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB626_20;
	bra.uni 	LBB626_12;
LBB626_20:
	ld.global.nc.f32 	%f32, [%rd7+12288];
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f82, %f82, %f33;
LBB626_12:
	or.b32  	%r19, %r4, 3073;
	setp.lt.u32 	%p9, %r19, %r3;
	@%p9 bra 	LBB626_13;
	bra.uni 	LBB626_2;
LBB626_13:
	ld.global.nc.f32 	%f34, [%rd7+12292];
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f82, %f82, %f35;
LBB626_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f59, %f82, 16, 31, -1;
	add.rn.f32 	%f60, %f82, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd27, shared_cache_0375;
	@%p10 bra 	LBB626_21;
	bra.uni 	LBB626_3;
LBB626_21:
	mul.wide.u32 	%rd26, %r7, 4;
	add.s64 	%rd5, %rd27, %rd26;
	add.rn.f32 	%f2, %f66, %f67;
	st.shared.f32 	[%rd5], %f2;
LBB626_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB626_22;
	bra.uni 	LBB626_4;
LBB626_22:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd28, %r6, 4;
	add.s64 	%rd8, %rd27, %rd28;
	cvta.shared.u64 	%rd30, %rd8;
	mov.u32 	%r22, 0;
	st.local.u32 	[%rd2], %r22;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd32, %rd30, %rd12, %p12;
	ld.f32 	%f68, [%rd32];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd32], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB626_4;
	ld.param.u64 	%rd9, [fusion_64_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd4, %rd1, %rd25;
	ld.shared.f32 	%f79, [%rd8];
	atom.global.add.f32 	%f80, [%rd4], %f79;
LBB626_4:
	ret;

}
	// .globl	fusion_63
.visible .entry fusion_63(
	.param .u64 fusion_63_param_0,
	.param .u64 fusion_63_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_63_param_0];
	ld.param.u64 	%rd2, [fusion_63_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+19501504];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+19501504], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_62
.visible .entry fusion_62(
	.param .u64 fusion_62_param_0,
	.param .u64 fusion_62_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot628[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot628;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_62_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 30265792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB628_5;
	bra.uni 	LBB628_1;
LBB628_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB628_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB628_6;
	bra.uni 	LBB628_2;
LBB628_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB628_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0376;
	@%p3 bra 	LBB628_7;
	bra.uni 	LBB628_3;
LBB628_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB628_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB628_8;
	bra.uni 	LBB628_4;
LBB628_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB628_4;
	ld.param.u64 	%rd7, [fusion_62_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB628_4:
	ret;

}
	// .globl	fusion_60
.visible .entry fusion_60(
	.param .u64 fusion_60_param_0,
	.param .u64 fusion_60_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot629[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot629;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_60_param_0];
	ld.param.u64 	%rd9, [fusion_60_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 30265792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd13, %r9, 1402438301;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r10, %rd14;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f7, [%rd16];
	mul.wide.u32 	%rd17, %r11, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f8, [%rd18];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd19, %r13, 1402438301;
	shr.u64 	%rd20, %rd19, 40;
	cvt.u32.u64 	%r14, %rd20;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd21, %r4;
	cvt.u64.u32 	%rd22, %r3;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd25, %r15, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f14, [%rd26];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd27, %r17, 1402438301;
	shr.u64 	%rd28, %rd27, 40;
	cvt.u32.u64 	%r18, %rd28;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f21, [%rd30];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd31, %r21, 1402438301;
	shr.u64 	%rd32, %rd31, 40;
	cvt.u32.u64 	%r22, %rd32;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd33, %r23, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f26, [%rd34];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd35, %r25, 1402438301;
	shr.u64 	%rd36, %rd35, 40;
	cvt.u32.u64 	%r26, %rd36;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd37, %r27, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f33, [%rd38];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd39, %r29, 1402438301;
	shr.u64 	%rd40, %rd39, 40;
	cvt.u32.u64 	%r30, %rd40;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd41, %r31, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f38, [%rd42];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB629_5;
	bra.uni 	LBB629_1;
LBB629_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd43, %r32, 1402438301;
	shr.u64 	%rd44, %rd43, 40;
	cvt.u32.u64 	%r33, %rd44;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd45, %r34, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB629_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB629_6;
	bra.uni 	LBB629_2;
LBB629_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd47, %r35, 1402438301;
	shr.u64 	%rd48, %rd47, 40;
	cvt.u32.u64 	%r36, %rd48;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd49, %r37, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f48, [%rd50];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB629_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd53, shared_cache_0377;
	@%p3 bra 	LBB629_7;
	bra.uni 	LBB629_3;
LBB629_7:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB629_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB629_8;
	bra.uni 	LBB629_4;
LBB629_8:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd2], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd58, %rd56, %rd11, %p5;
	ld.f32 	%f61, [%rd58];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd58], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB629_4;
	add.s64 	%rd3, %rd10, 30243264;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB629_4:
	ret;

}
	// .globl	fusion_59
.visible .entry fusion_59(
	.param .u64 fusion_59_param_0,
	.param .u64 fusion_59_param_1,
	.param .u64 fusion_59_param_2,
	.param .u64 fusion_59_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<44>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 10;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB630_2;
	bra.uni 	LBB630_1;
LBB630_2:
	ld.param.u64 	%rd5, [fusion_59_param_0];
	ld.param.u64 	%rd6, [fusion_59_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	ld.param.u64 	%rd7, [fusion_59_param_1];
	ld.param.u64 	%rd8, [fusion_59_param_2];
	cvta.to.global.u64 	%rd2, %rd8;
	cvta.to.global.u64 	%rd3, %rd7;
	cvta.to.global.u64 	%rd4, %rd5;
	mul.wide.u32 	%rd9, %r1, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r2, %rd10;
	or.b32  	%r10, %r1, 1;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r3, %rd12;
	or.b32  	%r11, %r1, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r4, %rd14;
	or.b32  	%r12, %r1, 3;
	mul.wide.u32 	%rd15, %r12, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r5, %rd16;
	and.b32  	%r13, %r5, 511;
	and.b32  	%r14, %r4, 511;
	and.b32  	%r15, %r3, 511;
	and.b32  	%r16, %r2, 511;
	add.s64 	%rd17, %rd1, 30243264;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+30265792];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	bfe.u32 	%r17, %r2, 4, 5;
	mul.wide.u32 	%rd22, %r17, 4;
	add.s64 	%rd23, %rd17, %rd22;
	ld.global.nc.f32 	%f6, [%rd23];
	mul.rn.f32 	%f7, %f6, 0f3AA72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd24, %rd3, %rd20;
	ld.global.nc.f32 	%f12, [%rd24];
	add.s64 	%rd25, %rd4, %rd22;
	ld.global.nc.f32 	%f13, [%rd25];
	mul.rn.f32 	%f14, %f13, 0f3AA72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.wide.u32 	%rd26, %r15, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f19, [%rd27];
	bfe.u32 	%r18, %r3, 4, 5;
	mul.wide.u32 	%rd28, %r18, 4;
	add.s64 	%rd29, %rd17, %rd28;
	ld.global.nc.f32 	%f20, [%rd29];
	mul.rn.f32 	%f21, %f20, 0f3AA72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd30, %rd3, %rd26;
	ld.global.nc.f32 	%f26, [%rd30];
	add.s64 	%rd31, %rd4, %rd28;
	ld.global.nc.f32 	%f27, [%rd31];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	mul.wide.u32 	%rd32, %r14, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f33, [%rd33];
	bfe.u32 	%r19, %r4, 4, 5;
	mul.wide.u32 	%rd34, %r19, 4;
	add.s64 	%rd35, %rd17, %rd34;
	ld.global.nc.f32 	%f34, [%rd35];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f40, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f41, [%rd37];
	mul.rn.f32 	%f42, %f41, 0f3AA72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	mul.wide.u32 	%rd38, %r13, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f47, [%rd39];
	bfe.u32 	%r20, %r5, 4, 5;
	mul.wide.u32 	%rd40, %r20, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f48, [%rd41];
	mul.rn.f32 	%f49, %f48, 0f3AA72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd42, %rd3, %rd38;
	ld.global.nc.f32 	%f54, [%rd42];
	add.s64 	%rd43, %rd4, %rd40;
	ld.global.nc.f32 	%f55, [%rd43];
	mul.rn.f32 	%f56, %f55, 0f3AA72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+30142912], {%f18, %f32, %f46, %f60};
LBB630_1:
	ret;

}
	// .globl	fusion_58
.visible .entry fusion_58(
	.param .u64 fusion_58_param_0,
	.param .u64 fusion_58_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_58_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0378;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB631_2;
	bra.uni 	LBB631_1;
LBB631_2:
	ld.param.u64 	%rd3, [fusion_58_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 29741504;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB631_1:
	ret;

}
	// .globl	fusion_889
.visible .entry fusion_889(
	.param .u64 fusion_889_param_0,
	.param .u64 fusion_889_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot632[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot632;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_889_param_0];
	ld.param.u64 	%rd6, [fusion_889_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+29741504];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0379;
	@%p1 bra 	LBB632_3;
	bra.uni 	LBB632_1;
LBB632_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB632_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB632_4;
	bra.uni 	LBB632_2;
LBB632_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB632_2;
	add.s64 	%rd2, %rd11, 29749696;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB632_2:
	ret;

}
	// .globl	fusion_55
.visible .entry fusion_55(
	.param .u64 fusion_55_param_0,
	.param .u64 fusion_55_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_55_param_0];
	ld.param.u64 	%rd2, [fusion_55_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+29749696];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+29741504];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+4704704], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_78
.visible .entry fusion_78(
	.param .u64 fusion_78_param_0,
	.param .u64 fusion_78_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_78_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+4194304];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+4456448];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+4718592];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+4980736];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+5242880];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+5505024];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+5767168];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+6029312];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+6291456];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+6553600];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+6815744];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+7077888];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+7340032];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+7602176];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+7864320];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+8126464];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0380;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB634_2;
	bra.uni 	LBB634_1;
LBB634_2:
	ld.param.u64 	%rd3, [fusion_78_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 30142912;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB634_1:
	ret;

}
	// .globl	fusion_887
.visible .entry fusion_887(
	.param .u64 fusion_887_param_0,
	.param .u64 fusion_887_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot635[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot635;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_887_param_0];
	ld.param.u64 	%rd6, [fusion_887_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+30142912];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+2097152];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+2105344];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+4194304];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+4202496];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+6291456];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+6299648];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0381;
	@%p1 bra 	LBB635_3;
	bra.uni 	LBB635_1;
LBB635_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB635_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB635_4;
	bra.uni 	LBB635_2;
LBB635_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB635_2;
	add.s64 	%rd2, %rd11, 30151104;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB635_2:
	ret;

}
	// .globl	fusion_75
.visible .entry fusion_75(
	.param .u64 fusion_75_param_0,
	.param .u64 fusion_75_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_75_param_0];
	ld.param.u64 	%rd2, [fusion_75_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+30151104];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+30142912];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+24576];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+9601472], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_12054
.visible .entry add_12054(
	.param .u64 add_12054_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 100352;
	@%p1 bra 	LBB637_2;
	bra.uni 	LBB637_1;
LBB637_2:
	ld.param.u64 	%rd2, [add_12054_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+30142912];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+29741504];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+35655680], {%f9, %f10, %f11, %f12};
LBB637_1:
	ret;

}
	// .globl	fusion_54
.visible .entry fusion_54(
	.param .u64 fusion_54_param_0,
	.param .u64 fusion_54_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot638[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot638;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_54_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35655680;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB638_4;
	bra.uni 	LBB638_1;
LBB638_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB638_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0382;
	@%p2 bra 	LBB638_5;
	bra.uni 	LBB638_2;
LBB638_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB638_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB638_6;
	bra.uni 	LBB638_3;
LBB638_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB638_3;
	ld.param.u64 	%rd7, [fusion_54_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB638_3:
	ret;

}
	// .globl	fusion_52
.visible .entry fusion_52(
	.param .u64 fusion_52_param_0,
	.param .u64 fusion_52_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot639[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot639;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_52_param_0];
	ld.param.u64 	%rd9, [fusion_52_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35655680;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB639_4;
	bra.uni 	LBB639_1;
LBB639_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB639_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0383;
	@%p2 bra 	LBB639_5;
	bra.uni 	LBB639_2;
LBB639_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB639_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB639_6;
	bra.uni 	LBB639_3;
LBB639_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB639_3;
	add.s64 	%rd3, %rd10, 36057088;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB639_3:
	ret;

}
	// .globl	fusion_51
.visible .entry fusion_51(
	.param .u64 fusion_51_param_0,
	.param .u64 fusion_51_param_1,
	.param .u64 fusion_51_param_2,
	.param .u64 fusion_51_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<61>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<48>;

	ld.param.u64 	%rd1, [fusion_51_param_0];
	ld.param.u64 	%rd2, [fusion_51_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_51_param_1];
	ld.param.u64 	%rd5, [fusion_51_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	or.b32  	%r8, %r5, 1;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	and.b32  	%r10, %r9, 2047;
	or.b32  	%r11, %r5, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 2047;
	or.b32  	%r14, %r5, 3;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 2047;
	add.s64 	%rd17, %rd3, 36057088;
	mul.wide.u32 	%rd18, %r5, 4;
	add.s64 	%rd19, %rd3, %rd18;
	shr.u64 	%rd20, %rd9, 42;
	cvt.u32.u64 	%r17, %rd20;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+35655680];
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	and.b32  	%r18, %r17, 31;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd17, %rd23;
	ld.global.nc.f32 	%f6, [%rd24];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd25, %rd8, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	add.s64 	%rd26, %rd6, %rd23;
	ld.global.nc.f32 	%f13, [%rd26];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	shr.u64 	%rd27, %rd11, 42;
	cvt.u32.u64 	%r19, %rd27;
	mul.wide.u32 	%rd28, %r10, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd17, %rd30;
	ld.global.nc.f32 	%f20, [%rd31];
	mul.rn.f32 	%f21, %f20, 0f39A72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd32, %rd8, %rd28;
	ld.global.nc.f32 	%f26, [%rd32];
	add.s64 	%rd33, %rd6, %rd30;
	ld.global.nc.f32 	%f27, [%rd33];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	shr.u64 	%rd34, %rd13, 42;
	cvt.u32.u64 	%r21, %rd34;
	mul.wide.u32 	%rd35, %r13, 4;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.nc.f32 	%f33, [%rd36];
	and.b32  	%r22, %r21, 31;
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd17, %rd37;
	ld.global.nc.f32 	%f34, [%rd38];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd39, %rd8, %rd35;
	ld.global.nc.f32 	%f40, [%rd39];
	add.s64 	%rd40, %rd6, %rd37;
	ld.global.nc.f32 	%f41, [%rd40];
	mul.rn.f32 	%f42, %f41, 0f39A72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	shr.u64 	%rd41, %rd15, 42;
	cvt.u32.u64 	%r23, %rd41;
	mul.wide.u32 	%rd42, %r16, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.global.nc.f32 	%f47, [%rd43];
	and.b32  	%r24, %r23, 31;
	mul.wide.u32 	%rd44, %r24, 4;
	add.s64 	%rd45, %rd17, %rd44;
	ld.global.nc.f32 	%f48, [%rd45];
	mul.rn.f32 	%f49, %f48, 0f39A72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd46, %rd8, %rd42;
	ld.global.nc.f32 	%f54, [%rd46];
	add.s64 	%rd47, %rd6, %rd44;
	ld.global.nc.f32 	%f55, [%rd47];
	mul.rn.f32 	%f56, %f55, 0f39A72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+8892864], {%f18, %f32, %f46, %f60};
	ret;

}
	// .globl	fusion_50
.visible .entry fusion_50(
	.param .u64 fusion_50_param_0,
	.param .u64 fusion_50_param_1,
	.param .u64 fusion_50_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_50_param_0];
	ld.param.u64 	%rd6, [fusion_50_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB641_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB641_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0384;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB641_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB641_4:
	ret;

}
	// .globl	fusion_890
.visible .entry fusion_890(
	.param .u64 fusion_890_param_0,
	.param .u64 fusion_890_param_1,
	.param .u64 fusion_890_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot642[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot642;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_890_param_0];
	ld.param.u64 	%rd8, [fusion_890_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_0385;
	@%p1 bra 	LBB642_3;
	bra.uni 	LBB642_1;
LBB642_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB642_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB642_4;
	bra.uni 	LBB642_2;
LBB642_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB642_2;
	ld.param.u64 	%rd6, [fusion_890_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 36057088;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB642_2:
	ret;

}
	// .globl	fusion_47
.visible .entry fusion_47(
	.param .u64 fusion_47_param_0,
	.param .u64 fusion_47_param_1,
	.param .u64 fusion_47_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_47_param_0];
	ld.param.u64 	%rd2, [fusion_47_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_47_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+36057088];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+4698560], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_46
.visible .entry fusion_46(
	.param .u64 fusion_46_param_0,
	.param .u64 fusion_46_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot644[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot644;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_46_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9294272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB644_5;
	bra.uni 	LBB644_1;
LBB644_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB644_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB644_6;
	bra.uni 	LBB644_2;
LBB644_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB644_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0386;
	@%p3 bra 	LBB644_7;
	bra.uni 	LBB644_3;
LBB644_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB644_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB644_8;
	bra.uni 	LBB644_4;
LBB644_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB644_4;
	ld.param.u64 	%rd7, [fusion_46_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB644_4:
	ret;

}
	// .globl	fusion_44
.visible .entry fusion_44(
	.param .u64 fusion_44_param_0,
	.param .u64 fusion_44_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot645[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot645;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_44_param_0];
	ld.param.u64 	%rd9, [fusion_44_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9294272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd13, %r9, 1402438301;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r10, %rd14;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f7, [%rd16];
	mul.wide.u32 	%rd17, %r11, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f8, [%rd18];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd19, %r13, 1402438301;
	shr.u64 	%rd20, %rd19, 40;
	cvt.u32.u64 	%r14, %rd20;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd21, %r4;
	cvt.u64.u32 	%rd22, %r3;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd25, %r15, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f14, [%rd26];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd27, %r17, 1402438301;
	shr.u64 	%rd28, %rd27, 40;
	cvt.u32.u64 	%r18, %rd28;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f21, [%rd30];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd31, %r21, 1402438301;
	shr.u64 	%rd32, %rd31, 40;
	cvt.u32.u64 	%r22, %rd32;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd33, %r23, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f26, [%rd34];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd35, %r25, 1402438301;
	shr.u64 	%rd36, %rd35, 40;
	cvt.u32.u64 	%r26, %rd36;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd37, %r27, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f33, [%rd38];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd39, %r29, 1402438301;
	shr.u64 	%rd40, %rd39, 40;
	cvt.u32.u64 	%r30, %rd40;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd41, %r31, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f38, [%rd42];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB645_5;
	bra.uni 	LBB645_1;
LBB645_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd43, %r32, 1402438301;
	shr.u64 	%rd44, %rd43, 40;
	cvt.u32.u64 	%r33, %rd44;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd45, %r34, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB645_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB645_6;
	bra.uni 	LBB645_2;
LBB645_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd47, %r35, 1402438301;
	shr.u64 	%rd48, %rd47, 40;
	cvt.u32.u64 	%r36, %rd48;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd49, %r37, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f48, [%rd50];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB645_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd53, shared_cache_0387;
	@%p3 bra 	LBB645_7;
	bra.uni 	LBB645_3;
LBB645_7:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB645_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB645_8;
	bra.uni 	LBB645_4;
LBB645_8:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd2], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd58, %rd56, %rd11, %p5;
	ld.f32 	%f61, [%rd58];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd58], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB645_4;
	add.s64 	%rd3, %rd10, 36222976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB645_4:
	ret;

}
	// .globl	fusion_43
.visible .entry fusion_43(
	.param .u64 fusion_43_param_0,
	.param .u64 fusion_43_param_1,
	.param .u64 fusion_43_param_2,
	.param .u64 fusion_43_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<82>;

	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r20, 10;
	shl.b32 	%r23, %r21, 2;
	or.b32  	%r1, %r23, %r22;
	setp.lt.u32 	%p1, %r1, 41472;
	@%p1 bra 	LBB646_2;
	bra.uni 	LBB646_1;
LBB646_2:
	ld.param.u64 	%rd8, [fusion_43_param_0];
	ld.param.u64 	%rd9, [fusion_43_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_43_param_1];
	ld.param.u64 	%rd12, [fusion_43_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 36057088;
	add.s64 	%rd5, %rd10, 36222976;
	add.s64 	%rd6, %rd10, 9294272;
	or.b32  	%r24, %r1, 1;
	mul.wide.u32 	%rd15, %r24, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r26, %rd16;
	mul.lo.s32 	%r27, %r26, 9;
	sub.s32 	%r3, %r24, %r27;
	mul.wide.u32 	%rd17, %r26, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r28, %rd18;
	mul.lo.s32 	%r29, %r28, 9;
	sub.s32 	%r4, %r26, %r29;
	or.b32  	%r30, %r1, 2;
	mul.wide.u32 	%rd21, %r30, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r32, %rd22;
	mul.lo.s32 	%r33, %r32, 9;
	mul.wide.u32 	%rd23, %r32, 954437177;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r34, %rd24;
	mul.lo.s32 	%r35, %r34, 9;
	or.b32  	%r36, %r1, 3;
	mul.wide.u32 	%rd27, %r36, 954437177;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r38, %rd28;
	mul.wide.u32 	%rd29, %r38, 954437177;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r40, %rd30;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r42, %rs1, -7281;
	shr.u32 	%r43, %r42, 19;
	cvt.u16.u32 	%rs3, %r43;
	mul.wide.u16 	%r44, %rs3, -7281;
	shr.u32 	%r45, %r44, 19;
	cvt.u16.u32 	%rs4, %r45;
	mul.lo.s16 	%rs5, %rs4, 9;
	sub.s16 	%rs6, %rs3, %rs5;
	cvt.u32.u16 	%r46, %rs6;
	mul.lo.s16 	%rs7, %rs3, 9;
	sub.s16 	%rs8, %rs1, %rs7;
	cvt.u32.u16 	%r47, %rs8;
	add.s32 	%r12, %r46, -1;
	setp.lt.u32 	%p2, %r12, 7;
	add.s32 	%r13, %r47, -1;
	setp.lt.u32 	%p3, %r13, 7;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB646_7;
	bra.uni 	LBB646_3;
LBB646_7:
	mul.wide.u32 	%rd13, %r1, -901412889;
	shr.u64 	%rd14, %rd13, 38;
	cvt.u32.u64 	%r2, %rd14;
	bfe.u32 	%r48, %r2, 4, 5;
	and.b32  	%r49, %r2, 511;
	mul.wide.u32 	%rd33, %r49, 196;
	add.s64 	%rd34, %rd6, %rd33;
	mul.wide.u32 	%rd35, %r12, 28;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r13, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f10, [%rd38];
	mul.wide.u32 	%rd39, %r49, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f11, [%rd40];
	mul.wide.u32 	%rd41, %r48, 4;
	add.s64 	%rd42, %rd5, %rd41;
	ld.global.nc.f32 	%f12, [%rd42];
	mul.rn.f32 	%f13, %f12, 0f3AA72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd43, %rd2, %rd39;
	ld.global.nc.f32 	%f18, [%rd43];
	add.s64 	%rd44, %rd3, %rd41;
	ld.global.nc.f32 	%f19, [%rd44];
	mul.rn.f32 	%f20, %f19, 0f3AA72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB646_3:
	mul.lo.s32 	%r39, %r38, 9;
	mul.lo.s32 	%r41, %r40, 9;
	sub.s32 	%r6, %r30, %r33;
	sub.s32 	%r7, %r32, %r35;
	mul.wide.u32 	%rd45, %r1, 4;
	add.s64 	%rd7, %rd4, %rd45;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r14, %r4, -1;
	setp.lt.u32 	%p5, %r14, 7;
	add.s32 	%r15, %r3, -1;
	setp.lt.u32 	%p6, %r15, 7;
	and.pred  	%p7, %p6, %p5;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB646_8;
	bra.uni 	LBB646_4;
LBB646_8:
	mul.wide.u32 	%rd19, %r24, -901412889;
	shr.u64 	%rd20, %rd19, 38;
	cvt.u32.u64 	%r5, %rd20;
	bfe.u32 	%r50, %r5, 4, 5;
	and.b32  	%r51, %r5, 511;
	mul.wide.u32 	%rd46, %r51, 196;
	add.s64 	%rd47, %rd6, %rd46;
	mul.wide.u32 	%rd48, %r14, 28;
	add.s64 	%rd49, %rd47, %rd48;
	mul.wide.u32 	%rd50, %r15, 4;
	add.s64 	%rd51, %rd49, %rd50;
	ld.global.nc.f32 	%f25, [%rd51];
	mul.wide.u32 	%rd52, %r51, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f26, [%rd53];
	mul.wide.u32 	%rd54, %r50, 4;
	add.s64 	%rd55, %rd5, %rd54;
	ld.global.nc.f32 	%f27, [%rd55];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd56, %rd2, %rd52;
	ld.global.nc.f32 	%f33, [%rd56];
	add.s64 	%rd57, %rd3, %rd54;
	ld.global.nc.f32 	%f34, [%rd57];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB646_4:
	sub.s32 	%r9, %r36, %r39;
	sub.s32 	%r10, %r38, %r41;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r16, %r7, -1;
	setp.lt.u32 	%p8, %r16, 7;
	add.s32 	%r17, %r6, -1;
	setp.lt.u32 	%p9, %r17, 7;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB646_9;
	bra.uni 	LBB646_5;
LBB646_9:
	mul.wide.u32 	%rd25, %r30, -901412889;
	shr.u64 	%rd26, %rd25, 38;
	cvt.u32.u64 	%r8, %rd26;
	bfe.u32 	%r52, %r8, 4, 5;
	and.b32  	%r53, %r8, 511;
	mul.wide.u32 	%rd58, %r53, 196;
	add.s64 	%rd59, %rd6, %rd58;
	mul.wide.u32 	%rd60, %r16, 28;
	add.s64 	%rd61, %rd59, %rd60;
	mul.wide.u32 	%rd62, %r17, 4;
	add.s64 	%rd63, %rd61, %rd62;
	ld.global.nc.f32 	%f40, [%rd63];
	mul.wide.u32 	%rd64, %r53, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f41, [%rd65];
	mul.wide.u32 	%rd66, %r52, 4;
	add.s64 	%rd67, %rd5, %rd66;
	ld.global.nc.f32 	%f42, [%rd67];
	mul.rn.f32 	%f43, %f42, 0f3AA72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd68, %rd2, %rd64;
	ld.global.nc.f32 	%f48, [%rd68];
	add.s64 	%rd69, %rd3, %rd66;
	ld.global.nc.f32 	%f49, [%rd69];
	mul.rn.f32 	%f50, %f49, 0f3AA72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB646_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r18, %r10, -1;
	setp.lt.u32 	%p11, %r18, 7;
	add.s32 	%r19, %r9, -1;
	setp.lt.u32 	%p12, %r19, 7;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB646_10;
	bra.uni 	LBB646_6;
LBB646_10:
	mul.wide.u32 	%rd31, %r36, -901412889;
	shr.u64 	%rd32, %rd31, 38;
	cvt.u32.u64 	%r11, %rd32;
	bfe.u32 	%r54, %r11, 4, 5;
	and.b32  	%r55, %r11, 511;
	mul.wide.u32 	%rd70, %r55, 196;
	add.s64 	%rd71, %rd6, %rd70;
	mul.wide.u32 	%rd72, %r18, 28;
	add.s64 	%rd73, %rd71, %rd72;
	mul.wide.u32 	%rd74, %r19, 4;
	add.s64 	%rd75, %rd73, %rd74;
	ld.global.nc.f32 	%f55, [%rd75];
	mul.wide.u32 	%rd76, %r55, 4;
	add.s64 	%rd77, %rd1, %rd76;
	ld.global.nc.f32 	%f56, [%rd77];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd5, %rd78;
	ld.global.nc.f32 	%f57, [%rd79];
	mul.rn.f32 	%f58, %f57, 0f3AA72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd80, %rd2, %rd76;
	ld.global.nc.f32 	%f63, [%rd80];
	add.s64 	%rd81, %rd3, %rd78;
	ld.global.nc.f32 	%f64, [%rd81];
	mul.rn.f32 	%f65, %f64, 0f3AA72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB646_6:
	st.global.f32 	[%rd7+12], %f72;
LBB646_1:
	ret;

}
	// .globl	fusion_42
.visible .entry fusion_42(
	.param .u64 fusion_42_param_0,
	.param .u64 fusion_42_param_1,
	.param .u64 fusion_42_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_42_param_0];
	ld.param.u64 	%rd6, [fusion_42_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB647_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB647_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_0388;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB647_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB647_4:
	ret;

}
	// .globl	fusion_41
.visible .entry fusion_41(
	.param .u64 fusion_41_param_0,
	.param .u64 fusion_41_param_1,
	.param .u64 fusion_41_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_41_param_0];
	ld.param.u64 	%rd2, [fusion_41_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_41_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26218496], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_40
.visible .entry fusion_40(
	.param .u64 fusion_40_param_0,
	.param .u64 fusion_40_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot649[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<33>;

	mov.u64 	%SPL, __local_depot649;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_40_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 26218496;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	@%p1 bra 	LBB649_1;
	bra.uni 	LBB649_5;
LBB649_1:
	mul.lo.s32 	%r20, %r2, 4608;
	add.s32 	%r21, %r5, %r20;
	mul.wide.u32 	%rd18, %r21, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f36, [%rd19];
	mul.rn.f32 	%f37, %f36, %f36;
	add.rn.f32 	%f38, %f37, 0f00000000;
	cvt.u64.u32 	%rd20, %r20;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.f32 	%f39, [%rd24+4];
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f41, %f38, %f40;
	ld.global.nc.v2.f32 	{%f42, %f43}, [%rd24+4096];
	mul.rn.f32 	%f44, %f42, %f42;
	add.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f43, %f43;
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.v2.f32 	{%f48, %f49}, [%rd24+8192];
	mul.rn.f32 	%f50, %f48, %f48;
	add.rn.f32 	%f51, %f47, %f50;
	mul.rn.f32 	%f52, %f49, %f49;
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.v2.f32 	{%f54, %f55}, [%rd24+12288];
	mul.rn.f32 	%f56, %f54, %f54;
	add.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f55, %f55;
	add.rn.f32 	%f82, %f57, %f58;
	bra.uni 	LBB649_2;
LBB649_5:
	selp.b32 	%r3, 4096, 512, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r8, %r2, 4608;
	mov.f32 	%f82, 0f00000000;
	@%p2 bra 	LBB649_14;
	bra.uni 	LBB649_6;
LBB649_14:
	add.s32 	%r12, %r5, %r8;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd6, %rd3, %rd13;
	ld.global.nc.f32 	%f20, [%rd6];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f82, %f21, 0f00000000;
LBB649_6:
	or.b32  	%r13, %r4, 1;
	setp.lt.u32 	%p3, %r13, %r3;
	cvt.u64.u32 	%rd14, %r8;
	cvt.u64.u32 	%rd15, %r5;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd7, %rd3, %rd17;
	@%p3 bra 	LBB649_15;
	bra.uni 	LBB649_7;
LBB649_15:
	ld.global.nc.f32 	%f22, [%rd7+4];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f82, %f82, %f23;
LBB649_7:
	or.b32  	%r14, %r4, 1024;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB649_16;
	bra.uni 	LBB649_8;
LBB649_16:
	ld.global.nc.f32 	%f24, [%rd7+4096];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f82, %f82, %f25;
LBB649_8:
	or.b32  	%r15, %r4, 1025;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB649_17;
	bra.uni 	LBB649_9;
LBB649_17:
	ld.global.nc.f32 	%f26, [%rd7+4100];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f82, %f82, %f27;
LBB649_9:
	or.b32  	%r16, %r4, 2048;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB649_18;
	bra.uni 	LBB649_10;
LBB649_18:
	ld.global.nc.f32 	%f28, [%rd7+8192];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f82, %f82, %f29;
LBB649_10:
	or.b32  	%r17, %r4, 2049;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB649_19;
	bra.uni 	LBB649_11;
LBB649_19:
	ld.global.nc.f32 	%f30, [%rd7+8196];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f82, %f82, %f31;
LBB649_11:
	or.b32  	%r18, %r4, 3072;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB649_20;
	bra.uni 	LBB649_12;
LBB649_20:
	ld.global.nc.f32 	%f32, [%rd7+12288];
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f82, %f82, %f33;
LBB649_12:
	or.b32  	%r19, %r4, 3073;
	setp.lt.u32 	%p9, %r19, %r3;
	@%p9 bra 	LBB649_13;
	bra.uni 	LBB649_2;
LBB649_13:
	ld.global.nc.f32 	%f34, [%rd7+12292];
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f82, %f82, %f35;
LBB649_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f59, %f82, 16, 31, -1;
	add.rn.f32 	%f60, %f82, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd27, shared_cache_0389;
	@%p10 bra 	LBB649_21;
	bra.uni 	LBB649_3;
LBB649_21:
	mul.wide.u32 	%rd26, %r7, 4;
	add.s64 	%rd5, %rd27, %rd26;
	add.rn.f32 	%f2, %f66, %f67;
	st.shared.f32 	[%rd5], %f2;
LBB649_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB649_22;
	bra.uni 	LBB649_4;
LBB649_22:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd28, %r6, 4;
	add.s64 	%rd8, %rd27, %rd28;
	cvta.shared.u64 	%rd30, %rd8;
	mov.u32 	%r22, 0;
	st.local.u32 	[%rd2], %r22;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd32, %rd30, %rd12, %p12;
	ld.f32 	%f68, [%rd32];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd32], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB649_4;
	ld.param.u64 	%rd9, [fusion_40_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd4, %rd1, %rd25;
	ld.shared.f32 	%f79, [%rd8];
	atom.global.add.f32 	%f80, [%rd4], %f79;
LBB649_4:
	ret;

}
	// .globl	fusion_39
.visible .entry fusion_39(
	.param .u64 fusion_39_param_0,
	.param .u64 fusion_39_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_39_param_0];
	ld.param.u64 	%rd2, [fusion_39_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26218496];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26218496], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_38
.visible .entry fusion_38(
	.param .u64 fusion_38_param_0,
	.param .u64 fusion_38_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot651[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot651;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_38_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB651_5;
	bra.uni 	LBB651_1;
LBB651_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB651_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB651_6;
	bra.uni 	LBB651_2;
LBB651_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB651_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0390;
	@%p3 bra 	LBB651_7;
	bra.uni 	LBB651_3;
LBB651_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB651_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB651_8;
	bra.uni 	LBB651_4;
LBB651_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB651_4;
	ld.param.u64 	%rd7, [fusion_38_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB651_4:
	ret;

}
	// .globl	fusion_36
.visible .entry fusion_36(
	.param .u64 fusion_36_param_0,
	.param .u64 fusion_36_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot652[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot652;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_36_param_0];
	ld.param.u64 	%rd9, [fusion_36_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd13, %r9, 1402438301;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r10, %rd14;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f7, [%rd16];
	mul.wide.u32 	%rd17, %r11, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f8, [%rd18];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd19, %r13, 1402438301;
	shr.u64 	%rd20, %rd19, 40;
	cvt.u32.u64 	%r14, %rd20;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd21, %r4;
	cvt.u64.u32 	%rd22, %r3;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd25, %r15, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f14, [%rd26];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd27, %r17, 1402438301;
	shr.u64 	%rd28, %rd27, 40;
	cvt.u32.u64 	%r18, %rd28;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f21, [%rd30];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd31, %r21, 1402438301;
	shr.u64 	%rd32, %rd31, 40;
	cvt.u32.u64 	%r22, %rd32;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd33, %r23, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f26, [%rd34];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd35, %r25, 1402438301;
	shr.u64 	%rd36, %rd35, 40;
	cvt.u32.u64 	%r26, %rd36;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd37, %r27, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f33, [%rd38];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd39, %r29, 1402438301;
	shr.u64 	%rd40, %rd39, 40;
	cvt.u32.u64 	%r30, %rd40;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd41, %r31, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f38, [%rd42];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB652_5;
	bra.uni 	LBB652_1;
LBB652_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd43, %r32, 1402438301;
	shr.u64 	%rd44, %rd43, 40;
	cvt.u32.u64 	%r33, %rd44;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd45, %r34, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB652_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB652_6;
	bra.uni 	LBB652_2;
LBB652_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd47, %r35, 1402438301;
	shr.u64 	%rd48, %rd47, 40;
	cvt.u32.u64 	%r36, %rd48;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd49, %r37, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f48, [%rd50];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB652_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd53, shared_cache_0391;
	@%p3 bra 	LBB652_7;
	bra.uni 	LBB652_3;
LBB652_7:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB652_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB652_8;
	bra.uni 	LBB652_4;
LBB652_8:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd2], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd58, %rd56, %rd11, %p5;
	ld.f32 	%f61, [%rd58];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd58], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB652_4;
	add.s64 	%rd3, %rd10, 36157440;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB652_4:
	ret;

}
	// .globl	fusion_35
.visible .entry fusion_35(
	.param .u64 fusion_35_param_0,
	.param .u64 fusion_35_param_1,
	.param .u64 fusion_35_param_2,
	.param .u64 fusion_35_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<44>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 10;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB653_2;
	bra.uni 	LBB653_1;
LBB653_2:
	ld.param.u64 	%rd5, [fusion_35_param_0];
	ld.param.u64 	%rd6, [fusion_35_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	ld.param.u64 	%rd7, [fusion_35_param_1];
	ld.param.u64 	%rd8, [fusion_35_param_2];
	cvta.to.global.u64 	%rd2, %rd8;
	cvta.to.global.u64 	%rd3, %rd7;
	cvta.to.global.u64 	%rd4, %rd5;
	mul.wide.u32 	%rd9, %r1, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r2, %rd10;
	or.b32  	%r10, %r1, 1;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r3, %rd12;
	or.b32  	%r11, %r1, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r4, %rd14;
	or.b32  	%r12, %r1, 3;
	mul.wide.u32 	%rd15, %r12, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r5, %rd16;
	and.b32  	%r13, %r5, 511;
	and.b32  	%r14, %r4, 511;
	and.b32  	%r15, %r3, 511;
	and.b32  	%r16, %r2, 511;
	add.s64 	%rd17, %rd1, 36157440;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+36222976];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	bfe.u32 	%r17, %r2, 4, 5;
	mul.wide.u32 	%rd22, %r17, 4;
	add.s64 	%rd23, %rd17, %rd22;
	ld.global.nc.f32 	%f6, [%rd23];
	mul.rn.f32 	%f7, %f6, 0f3AA72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd24, %rd3, %rd20;
	ld.global.nc.f32 	%f12, [%rd24];
	add.s64 	%rd25, %rd4, %rd22;
	ld.global.nc.f32 	%f13, [%rd25];
	mul.rn.f32 	%f14, %f13, 0f3AA72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.wide.u32 	%rd26, %r15, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f19, [%rd27];
	bfe.u32 	%r18, %r3, 4, 5;
	mul.wide.u32 	%rd28, %r18, 4;
	add.s64 	%rd29, %rd17, %rd28;
	ld.global.nc.f32 	%f20, [%rd29];
	mul.rn.f32 	%f21, %f20, 0f3AA72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd30, %rd3, %rd26;
	ld.global.nc.f32 	%f26, [%rd30];
	add.s64 	%rd31, %rd4, %rd28;
	ld.global.nc.f32 	%f27, [%rd31];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	mul.wide.u32 	%rd32, %r14, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f33, [%rd33];
	bfe.u32 	%r19, %r4, 4, 5;
	mul.wide.u32 	%rd34, %r19, 4;
	add.s64 	%rd35, %rd17, %rd34;
	ld.global.nc.f32 	%f34, [%rd35];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f40, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f41, [%rd37];
	mul.rn.f32 	%f42, %f41, 0f3AA72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	mul.wide.u32 	%rd38, %r13, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f47, [%rd39];
	bfe.u32 	%r20, %r5, 4, 5;
	mul.wide.u32 	%rd40, %r20, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f48, [%rd41];
	mul.rn.f32 	%f49, %f48, 0f3AA72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd42, %rd3, %rd38;
	ld.global.nc.f32 	%f54, [%rd42];
	add.s64 	%rd43, %rd4, %rd40;
	ld.global.nc.f32 	%f55, [%rd43];
	mul.rn.f32 	%f56, %f55, 0f3AA72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+36057088], {%f18, %f32, %f46, %f60};
LBB653_1:
	ret;

}
	// .globl	fusion_34
.visible .entry fusion_34(
	.param .u64 fusion_34_param_0,
	.param .u64 fusion_34_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_34_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0392;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB654_2;
	bra.uni 	LBB654_1;
LBB654_2:
	ld.param.u64 	%rd3, [fusion_34_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 36157440;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB654_1:
	ret;

}
	// .globl	fusion_891
.visible .entry fusion_891(
	.param .u64 fusion_891_param_0,
	.param .u64 fusion_891_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot655[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot655;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_891_param_0];
	ld.param.u64 	%rd6, [fusion_891_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+36157440];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0393;
	@%p1 bra 	LBB655_3;
	bra.uni 	LBB655_1;
LBB655_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB655_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB655_4;
	bra.uni 	LBB655_2;
LBB655_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB655_2;
	add.s64 	%rd2, %rd11, 36165632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB655_2:
	ret;

}
	// .globl	fusion_31
.visible .entry fusion_31(
	.param .u64 fusion_31_param_0,
	.param .u64 fusion_31_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_31_param_0];
	ld.param.u64 	%rd2, [fusion_31_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+36165632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+36157440];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+4704704], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_12258
.visible .entry add_12258(
	.param .u64 add_12258_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 100352;
	@%p1 bra 	LBB657_2;
	bra.uni 	LBB657_1;
LBB657_2:
	ld.param.u64 	%rd2, [add_12258_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+35655680];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+8899008];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+35655680], {%f9, %f10, %f11, %f12};
LBB657_1:
	ret;

}
	// .globl	fusion_30
.visible .entry fusion_30(
	.param .u64 fusion_30_param_0,
	.param .u64 fusion_30_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot658[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot658;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_30_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35655680;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB658_4;
	bra.uni 	LBB658_1;
LBB658_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB658_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0394;
	@%p2 bra 	LBB658_5;
	bra.uni 	LBB658_2;
LBB658_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB658_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB658_6;
	bra.uni 	LBB658_3;
LBB658_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB658_3;
	ld.param.u64 	%rd7, [fusion_30_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB658_3:
	ret;

}
	// .globl	fusion_28
.visible .entry fusion_28(
	.param .u64 fusion_28_param_0,
	.param .u64 fusion_28_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot659[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot659;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_28_param_0];
	ld.param.u64 	%rd9, [fusion_28_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35655680;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB659_4;
	bra.uni 	LBB659_1;
LBB659_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB659_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0395;
	@%p2 bra 	LBB659_5;
	bra.uni 	LBB659_2;
LBB659_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB659_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB659_6;
	bra.uni 	LBB659_3;
LBB659_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB659_3;
	add.s64 	%rd3, %rd10, 36057088;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB659_3:
	ret;

}
	// .globl	fusion_27
.visible .entry fusion_27(
	.param .u64 fusion_27_param_0,
	.param .u64 fusion_27_param_1,
	.param .u64 fusion_27_param_2,
	.param .u64 fusion_27_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<61>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<48>;

	ld.param.u64 	%rd1, [fusion_27_param_0];
	ld.param.u64 	%rd2, [fusion_27_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_27_param_1];
	ld.param.u64 	%rd5, [fusion_27_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	or.b32  	%r8, %r5, 1;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	and.b32  	%r10, %r9, 2047;
	or.b32  	%r11, %r5, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 2047;
	or.b32  	%r14, %r5, 3;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 2047;
	add.s64 	%rd17, %rd3, 36057088;
	mul.wide.u32 	%rd18, %r5, 4;
	add.s64 	%rd19, %rd3, %rd18;
	shr.u64 	%rd20, %rd9, 42;
	cvt.u32.u64 	%r17, %rd20;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+35655680];
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	and.b32  	%r18, %r17, 31;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd17, %rd23;
	ld.global.nc.f32 	%f6, [%rd24];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd25, %rd8, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	add.s64 	%rd26, %rd6, %rd23;
	ld.global.nc.f32 	%f13, [%rd26];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	shr.u64 	%rd27, %rd11, 42;
	cvt.u32.u64 	%r19, %rd27;
	mul.wide.u32 	%rd28, %r10, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd17, %rd30;
	ld.global.nc.f32 	%f20, [%rd31];
	mul.rn.f32 	%f21, %f20, 0f39A72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd32, %rd8, %rd28;
	ld.global.nc.f32 	%f26, [%rd32];
	add.s64 	%rd33, %rd6, %rd30;
	ld.global.nc.f32 	%f27, [%rd33];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	shr.u64 	%rd34, %rd13, 42;
	cvt.u32.u64 	%r21, %rd34;
	mul.wide.u32 	%rd35, %r13, 4;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.nc.f32 	%f33, [%rd36];
	and.b32  	%r22, %r21, 31;
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd17, %rd37;
	ld.global.nc.f32 	%f34, [%rd38];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd39, %rd8, %rd35;
	ld.global.nc.f32 	%f40, [%rd39];
	add.s64 	%rd40, %rd6, %rd37;
	ld.global.nc.f32 	%f41, [%rd40];
	mul.rn.f32 	%f42, %f41, 0f39A72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	shr.u64 	%rd41, %rd15, 42;
	cvt.u32.u64 	%r23, %rd41;
	mul.wide.u32 	%rd42, %r16, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.global.nc.f32 	%f47, [%rd43];
	and.b32  	%r24, %r23, 31;
	mul.wide.u32 	%rd44, %r24, 4;
	add.s64 	%rd45, %rd17, %rd44;
	ld.global.nc.f32 	%f48, [%rd45];
	mul.rn.f32 	%f49, %f48, 0f39A72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd46, %rd8, %rd42;
	ld.global.nc.f32 	%f54, [%rd46];
	add.s64 	%rd47, %rd6, %rd44;
	ld.global.nc.f32 	%f55, [%rd47];
	mul.rn.f32 	%f56, %f55, 0f39A72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+8892864], {%f18, %f32, %f46, %f60};
	ret;

}
	// .globl	fusion_26
.visible .entry fusion_26(
	.param .u64 fusion_26_param_0,
	.param .u64 fusion_26_param_1,
	.param .u64 fusion_26_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_26_param_0];
	ld.param.u64 	%rd6, [fusion_26_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB661_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB661_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0396;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB661_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB661_4:
	ret;

}
	// .globl	fusion_892
.visible .entry fusion_892(
	.param .u64 fusion_892_param_0,
	.param .u64 fusion_892_param_1,
	.param .u64 fusion_892_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot662[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot662;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_892_param_0];
	ld.param.u64 	%rd8, [fusion_892_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_0397;
	@%p1 bra 	LBB662_3;
	bra.uni 	LBB662_1;
LBB662_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB662_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB662_4;
	bra.uni 	LBB662_2;
LBB662_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB662_2;
	ld.param.u64 	%rd6, [fusion_892_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 36057088;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB662_2:
	ret;

}
	// .globl	fusion_23
.visible .entry fusion_23(
	.param .u64 fusion_23_param_0,
	.param .u64 fusion_23_param_1,
	.param .u64 fusion_23_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_23_param_0];
	ld.param.u64 	%rd2, [fusion_23_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_23_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+36057088];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+4698560], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_22
.visible .entry fusion_22(
	.param .u64 fusion_22_param_0,
	.param .u64 fusion_22_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot664[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot664;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_22_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB664_5;
	bra.uni 	LBB664_1;
LBB664_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB664_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB664_6;
	bra.uni 	LBB664_2;
LBB664_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB664_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0398;
	@%p3 bra 	LBB664_7;
	bra.uni 	LBB664_3;
LBB664_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB664_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB664_8;
	bra.uni 	LBB664_4;
LBB664_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB664_4;
	ld.param.u64 	%rd7, [fusion_22_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB664_4:
	ret;

}
	// .globl	fusion_20
.visible .entry fusion_20(
	.param .u64 fusion_20_param_0,
	.param .u64 fusion_20_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot665[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot665;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_20_param_0];
	ld.param.u64 	%rd9, [fusion_20_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd12, %r9, 1402438301;
	shr.u64 	%rd13, %rd12, 40;
	cvt.u32.u64 	%r10, %rd13;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd14, %r9, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f7, [%rd15];
	mul.wide.u32 	%rd16, %r11, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f8, [%rd17];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd18, %r13, 1402438301;
	shr.u64 	%rd19, %rd18, 40;
	cvt.u32.u64 	%r14, %rd19;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd20, %r4;
	cvt.u64.u32 	%rd21, %r3;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f14, [%rd25];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd26, %r17, 1402438301;
	shr.u64 	%rd27, %rd26, 40;
	cvt.u32.u64 	%r18, %rd27;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd28, %r19, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f21, [%rd29];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd30, %r21, 1402438301;
	shr.u64 	%rd31, %rd30, 40;
	cvt.u32.u64 	%r22, %rd31;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd32, %r23, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f26, [%rd33];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd34, %r25, 1402438301;
	shr.u64 	%rd35, %rd34, 40;
	cvt.u32.u64 	%r26, %rd35;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd36, %r27, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f33, [%rd37];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd38, %r29, 1402438301;
	shr.u64 	%rd39, %rd38, 40;
	cvt.u32.u64 	%r30, %rd39;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd40, %r31, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f38, [%rd41];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB665_5;
	bra.uni 	LBB665_1;
LBB665_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd42, %r32, 1402438301;
	shr.u64 	%rd43, %rd42, 40;
	cvt.u32.u64 	%r33, %rd43;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd44, %r34, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f43, [%rd45];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB665_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB665_6;
	bra.uni 	LBB665_2;
LBB665_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd46, %r35, 1402438301;
	shr.u64 	%rd47, %rd46, 40;
	cvt.u32.u64 	%r36, %rd47;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd48, %r37, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f48, [%rd49];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB665_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd52, shared_cache_0399;
	@%p3 bra 	LBB665_7;
	bra.uni 	LBB665_3;
LBB665_7:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB665_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB665_8;
	bra.uni 	LBB665_4;
LBB665_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd3], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd57, %rd55, %rd10, %p5;
	ld.f32 	%f61, [%rd57];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd57], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB665_4;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB665_4:
	ret;

}
	// .globl	fusion_19
.visible .entry fusion_19(
	.param .u64 fusion_19_param_0,
	.param .u64 fusion_19_param_1,
	.param .u64 fusion_19_param_2,
	.param .u64 fusion_19_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<81>;

	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r20, 10;
	shl.b32 	%r23, %r21, 2;
	or.b32  	%r1, %r23, %r22;
	setp.lt.u32 	%p1, %r1, 41472;
	@%p1 bra 	LBB666_2;
	bra.uni 	LBB666_1;
LBB666_2:
	ld.param.u64 	%rd8, [fusion_19_param_0];
	ld.param.u64 	%rd9, [fusion_19_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_19_param_1];
	ld.param.u64 	%rd11, [fusion_19_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 36057088;
	add.s64 	%rd6, %rd1, 36222976;
	or.b32  	%r24, %r1, 1;
	mul.wide.u32 	%rd14, %r24, 954437177;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r26, %rd15;
	mul.lo.s32 	%r27, %r26, 9;
	sub.s32 	%r3, %r24, %r27;
	mul.wide.u32 	%rd16, %r26, 954437177;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r28, %rd17;
	mul.lo.s32 	%r29, %r28, 9;
	sub.s32 	%r4, %r26, %r29;
	or.b32  	%r30, %r1, 2;
	mul.wide.u32 	%rd20, %r30, 954437177;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r32, %rd21;
	mul.lo.s32 	%r33, %r32, 9;
	mul.wide.u32 	%rd22, %r32, 954437177;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r34, %rd23;
	mul.lo.s32 	%r35, %r34, 9;
	or.b32  	%r36, %r1, 3;
	mul.wide.u32 	%rd26, %r36, 954437177;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r38, %rd27;
	mul.wide.u32 	%rd28, %r38, 954437177;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r42, %rs1, -7281;
	shr.u32 	%r43, %r42, 19;
	cvt.u16.u32 	%rs3, %r43;
	mul.wide.u16 	%r44, %rs3, -7281;
	shr.u32 	%r45, %r44, 19;
	cvt.u16.u32 	%rs4, %r45;
	mul.lo.s16 	%rs5, %rs4, 9;
	sub.s16 	%rs6, %rs3, %rs5;
	cvt.u32.u16 	%r46, %rs6;
	mul.lo.s16 	%rs7, %rs3, 9;
	sub.s16 	%rs8, %rs1, %rs7;
	cvt.u32.u16 	%r47, %rs8;
	add.s32 	%r12, %r46, -1;
	setp.lt.u32 	%p2, %r12, 7;
	add.s32 	%r13, %r47, -1;
	setp.lt.u32 	%p3, %r13, 7;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB666_7;
	bra.uni 	LBB666_3;
LBB666_7:
	mul.wide.u32 	%rd12, %r1, -901412889;
	shr.u64 	%rd13, %rd12, 38;
	cvt.u32.u64 	%r2, %rd13;
	bfe.u32 	%r48, %r2, 4, 5;
	and.b32  	%r49, %r2, 511;
	mul.wide.u32 	%rd32, %r49, 196;
	add.s64 	%rd33, %rd6, %rd32;
	mul.wide.u32 	%rd34, %r12, 28;
	add.s64 	%rd35, %rd33, %rd34;
	mul.wide.u32 	%rd36, %r13, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.nc.f32 	%f10, [%rd37];
	mul.wide.u32 	%rd38, %r49, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f11, [%rd39];
	mul.wide.u32 	%rd40, %r48, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f12, [%rd41];
	mul.rn.f32 	%f13, %f12, 0f3AA72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd42, %rd3, %rd38;
	ld.global.nc.f32 	%f18, [%rd42];
	add.s64 	%rd43, %rd4, %rd40;
	ld.global.nc.f32 	%f19, [%rd43];
	mul.rn.f32 	%f20, %f19, 0f3AA72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB666_3:
	mul.lo.s32 	%r39, %r38, 9;
	mul.lo.s32 	%r41, %r40, 9;
	sub.s32 	%r6, %r30, %r33;
	sub.s32 	%r7, %r32, %r35;
	mul.wide.u32 	%rd44, %r1, 4;
	add.s64 	%rd7, %rd5, %rd44;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r14, %r4, -1;
	setp.lt.u32 	%p5, %r14, 7;
	add.s32 	%r15, %r3, -1;
	setp.lt.u32 	%p6, %r15, 7;
	and.pred  	%p7, %p6, %p5;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB666_8;
	bra.uni 	LBB666_4;
LBB666_8:
	mul.wide.u32 	%rd18, %r24, -901412889;
	shr.u64 	%rd19, %rd18, 38;
	cvt.u32.u64 	%r5, %rd19;
	bfe.u32 	%r50, %r5, 4, 5;
	and.b32  	%r51, %r5, 511;
	mul.wide.u32 	%rd45, %r51, 196;
	add.s64 	%rd46, %rd6, %rd45;
	mul.wide.u32 	%rd47, %r14, 28;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.u32 	%rd49, %r15, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f25, [%rd50];
	mul.wide.u32 	%rd51, %r51, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f26, [%rd52];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f27, [%rd54];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd55, %rd3, %rd51;
	ld.global.nc.f32 	%f33, [%rd55];
	add.s64 	%rd56, %rd4, %rd53;
	ld.global.nc.f32 	%f34, [%rd56];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB666_4:
	sub.s32 	%r9, %r36, %r39;
	sub.s32 	%r10, %r38, %r41;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r16, %r7, -1;
	setp.lt.u32 	%p8, %r16, 7;
	add.s32 	%r17, %r6, -1;
	setp.lt.u32 	%p9, %r17, 7;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB666_9;
	bra.uni 	LBB666_5;
LBB666_9:
	mul.wide.u32 	%rd24, %r30, -901412889;
	shr.u64 	%rd25, %rd24, 38;
	cvt.u32.u64 	%r8, %rd25;
	bfe.u32 	%r52, %r8, 4, 5;
	and.b32  	%r53, %r8, 511;
	mul.wide.u32 	%rd57, %r53, 196;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r16, 28;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r17, 4;
	add.s64 	%rd62, %rd60, %rd61;
	ld.global.nc.f32 	%f40, [%rd62];
	mul.wide.u32 	%rd63, %r53, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.nc.f32 	%f41, [%rd64];
	mul.wide.u32 	%rd65, %r52, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f42, [%rd66];
	mul.rn.f32 	%f43, %f42, 0f3AA72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd67, %rd3, %rd63;
	ld.global.nc.f32 	%f48, [%rd67];
	add.s64 	%rd68, %rd4, %rd65;
	ld.global.nc.f32 	%f49, [%rd68];
	mul.rn.f32 	%f50, %f49, 0f3AA72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB666_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r18, %r10, -1;
	setp.lt.u32 	%p11, %r18, 7;
	add.s32 	%r19, %r9, -1;
	setp.lt.u32 	%p12, %r19, 7;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB666_10;
	bra.uni 	LBB666_6;
LBB666_10:
	mul.wide.u32 	%rd30, %r36, -901412889;
	shr.u64 	%rd31, %rd30, 38;
	cvt.u32.u64 	%r11, %rd31;
	bfe.u32 	%r54, %r11, 4, 5;
	and.b32  	%r55, %r11, 511;
	mul.wide.u32 	%rd69, %r55, 196;
	add.s64 	%rd70, %rd6, %rd69;
	mul.wide.u32 	%rd71, %r18, 28;
	add.s64 	%rd72, %rd70, %rd71;
	mul.wide.u32 	%rd73, %r19, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f55, [%rd74];
	mul.wide.u32 	%rd75, %r55, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.nc.f32 	%f56, [%rd76];
	mul.wide.u32 	%rd77, %r54, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.nc.f32 	%f57, [%rd78];
	mul.rn.f32 	%f58, %f57, 0f3AA72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd79, %rd3, %rd75;
	ld.global.nc.f32 	%f63, [%rd79];
	add.s64 	%rd80, %rd4, %rd77;
	ld.global.nc.f32 	%f64, [%rd80];
	mul.rn.f32 	%f65, %f64, 0f3AA72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB666_6:
	st.global.f32 	[%rd7+12], %f72;
LBB666_1:
	ret;

}
	// .globl	fusion_18
.visible .entry fusion_18(
	.param .u64 fusion_18_param_0,
	.param .u64 fusion_18_param_1,
	.param .u64 fusion_18_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_18_param_0];
	ld.param.u64 	%rd6, [fusion_18_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB667_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB667_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_0400;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB667_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB667_4:
	ret;

}
	// .globl	fusion_17
.visible .entry fusion_17(
	.param .u64 fusion_17_param_0,
	.param .u64 fusion_17_param_1,
	.param .u64 fusion_17_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_17_param_0];
	ld.param.u64 	%rd2, [fusion_17_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_17_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26218496], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_16
.visible .entry fusion_16(
	.param .u64 fusion_16_param_0,
	.param .u64 fusion_16_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot669[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<33>;

	mov.u64 	%SPL, __local_depot669;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_16_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 26218496;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	@%p1 bra 	LBB669_1;
	bra.uni 	LBB669_5;
LBB669_1:
	mul.lo.s32 	%r20, %r2, 4608;
	add.s32 	%r21, %r5, %r20;
	mul.wide.u32 	%rd18, %r21, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f36, [%rd19];
	mul.rn.f32 	%f37, %f36, %f36;
	add.rn.f32 	%f38, %f37, 0f00000000;
	cvt.u64.u32 	%rd20, %r20;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.f32 	%f39, [%rd24+4];
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f41, %f38, %f40;
	ld.global.nc.v2.f32 	{%f42, %f43}, [%rd24+4096];
	mul.rn.f32 	%f44, %f42, %f42;
	add.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f43, %f43;
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.v2.f32 	{%f48, %f49}, [%rd24+8192];
	mul.rn.f32 	%f50, %f48, %f48;
	add.rn.f32 	%f51, %f47, %f50;
	mul.rn.f32 	%f52, %f49, %f49;
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.v2.f32 	{%f54, %f55}, [%rd24+12288];
	mul.rn.f32 	%f56, %f54, %f54;
	add.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f55, %f55;
	add.rn.f32 	%f82, %f57, %f58;
	bra.uni 	LBB669_2;
LBB669_5:
	selp.b32 	%r3, 4096, 512, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r8, %r2, 4608;
	mov.f32 	%f82, 0f00000000;
	@%p2 bra 	LBB669_14;
	bra.uni 	LBB669_6;
LBB669_14:
	add.s32 	%r12, %r5, %r8;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd6, %rd3, %rd13;
	ld.global.nc.f32 	%f20, [%rd6];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f82, %f21, 0f00000000;
LBB669_6:
	or.b32  	%r13, %r4, 1;
	setp.lt.u32 	%p3, %r13, %r3;
	cvt.u64.u32 	%rd14, %r8;
	cvt.u64.u32 	%rd15, %r5;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd7, %rd3, %rd17;
	@%p3 bra 	LBB669_15;
	bra.uni 	LBB669_7;
LBB669_15:
	ld.global.nc.f32 	%f22, [%rd7+4];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f82, %f82, %f23;
LBB669_7:
	or.b32  	%r14, %r4, 1024;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB669_16;
	bra.uni 	LBB669_8;
LBB669_16:
	ld.global.nc.f32 	%f24, [%rd7+4096];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f82, %f82, %f25;
LBB669_8:
	or.b32  	%r15, %r4, 1025;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB669_17;
	bra.uni 	LBB669_9;
LBB669_17:
	ld.global.nc.f32 	%f26, [%rd7+4100];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f82, %f82, %f27;
LBB669_9:
	or.b32  	%r16, %r4, 2048;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB669_18;
	bra.uni 	LBB669_10;
LBB669_18:
	ld.global.nc.f32 	%f28, [%rd7+8192];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f82, %f82, %f29;
LBB669_10:
	or.b32  	%r17, %r4, 2049;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB669_19;
	bra.uni 	LBB669_11;
LBB669_19:
	ld.global.nc.f32 	%f30, [%rd7+8196];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f82, %f82, %f31;
LBB669_11:
	or.b32  	%r18, %r4, 3072;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB669_20;
	bra.uni 	LBB669_12;
LBB669_20:
	ld.global.nc.f32 	%f32, [%rd7+12288];
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f82, %f82, %f33;
LBB669_12:
	or.b32  	%r19, %r4, 3073;
	setp.lt.u32 	%p9, %r19, %r3;
	@%p9 bra 	LBB669_13;
	bra.uni 	LBB669_2;
LBB669_13:
	ld.global.nc.f32 	%f34, [%rd7+12292];
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f82, %f82, %f35;
LBB669_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f59, %f82, 16, 31, -1;
	add.rn.f32 	%f60, %f82, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd27, shared_cache_0401;
	@%p10 bra 	LBB669_21;
	bra.uni 	LBB669_3;
LBB669_21:
	mul.wide.u32 	%rd26, %r7, 4;
	add.s64 	%rd5, %rd27, %rd26;
	add.rn.f32 	%f2, %f66, %f67;
	st.shared.f32 	[%rd5], %f2;
LBB669_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB669_22;
	bra.uni 	LBB669_4;
LBB669_22:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd28, %r6, 4;
	add.s64 	%rd8, %rd27, %rd28;
	cvta.shared.u64 	%rd30, %rd8;
	mov.u32 	%r22, 0;
	st.local.u32 	[%rd2], %r22;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd32, %rd30, %rd12, %p12;
	ld.f32 	%f68, [%rd32];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd32], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB669_4;
	ld.param.u64 	%rd9, [fusion_16_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd4, %rd1, %rd25;
	ld.shared.f32 	%f79, [%rd8];
	atom.global.add.f32 	%f80, [%rd4], %f79;
LBB669_4:
	ret;

}
	// .globl	fusion_15
.visible .entry fusion_15(
	.param .u64 fusion_15_param_0,
	.param .u64 fusion_15_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_15_param_0];
	ld.param.u64 	%rd2, [fusion_15_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26218496];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26218496], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_14
.visible .entry fusion_14(
	.param .u64 fusion_14_param_0,
	.param .u64 fusion_14_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot671[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot671;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_14_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB671_5;
	bra.uni 	LBB671_1;
LBB671_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB671_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB671_6;
	bra.uni 	LBB671_2;
LBB671_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB671_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0402;
	@%p3 bra 	LBB671_7;
	bra.uni 	LBB671_3;
LBB671_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB671_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB671_8;
	bra.uni 	LBB671_4;
LBB671_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB671_4;
	ld.param.u64 	%rd7, [fusion_14_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB671_4:
	ret;

}
	// .globl	fusion_12
.visible .entry fusion_12(
	.param .u64 fusion_12_param_0,
	.param .u64 fusion_12_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot672[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot672;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_12_param_0];
	ld.param.u64 	%rd9, [fusion_12_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd13, %r9, 1402438301;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r10, %rd14;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f7, [%rd16];
	mul.wide.u32 	%rd17, %r11, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f8, [%rd18];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd19, %r13, 1402438301;
	shr.u64 	%rd20, %rd19, 40;
	cvt.u32.u64 	%r14, %rd20;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd21, %r4;
	cvt.u64.u32 	%rd22, %r3;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd25, %r15, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f14, [%rd26];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd27, %r17, 1402438301;
	shr.u64 	%rd28, %rd27, 40;
	cvt.u32.u64 	%r18, %rd28;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f21, [%rd30];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd31, %r21, 1402438301;
	shr.u64 	%rd32, %rd31, 40;
	cvt.u32.u64 	%r22, %rd32;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd33, %r23, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f26, [%rd34];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd35, %r25, 1402438301;
	shr.u64 	%rd36, %rd35, 40;
	cvt.u32.u64 	%r26, %rd36;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd37, %r27, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f33, [%rd38];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd39, %r29, 1402438301;
	shr.u64 	%rd40, %rd39, 40;
	cvt.u32.u64 	%r30, %rd40;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd41, %r31, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f38, [%rd42];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB672_5;
	bra.uni 	LBB672_1;
LBB672_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd43, %r32, 1402438301;
	shr.u64 	%rd44, %rd43, 40;
	cvt.u32.u64 	%r33, %rd44;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd45, %r34, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB672_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB672_6;
	bra.uni 	LBB672_2;
LBB672_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd47, %r35, 1402438301;
	shr.u64 	%rd48, %rd47, 40;
	cvt.u32.u64 	%r36, %rd48;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd49, %r37, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f48, [%rd50];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB672_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd53, shared_cache_0403;
	@%p3 bra 	LBB672_7;
	bra.uni 	LBB672_3;
LBB672_7:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB672_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB672_8;
	bra.uni 	LBB672_4;
LBB672_8:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd2], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd58, %rd56, %rd11, %p5;
	ld.f32 	%f61, [%rd58];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd58], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB672_4;
	add.s64 	%rd3, %rd10, 36157440;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB672_4:
	ret;

}
	// .globl	fusion_11
.visible .entry fusion_11(
	.param .u64 fusion_11_param_0,
	.param .u64 fusion_11_param_1,
	.param .u64 fusion_11_param_2,
	.param .u64 fusion_11_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<44>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 10;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB673_2;
	bra.uni 	LBB673_1;
LBB673_2:
	ld.param.u64 	%rd5, [fusion_11_param_0];
	ld.param.u64 	%rd6, [fusion_11_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	ld.param.u64 	%rd7, [fusion_11_param_1];
	ld.param.u64 	%rd8, [fusion_11_param_2];
	cvta.to.global.u64 	%rd2, %rd8;
	cvta.to.global.u64 	%rd3, %rd7;
	cvta.to.global.u64 	%rd4, %rd5;
	mul.wide.u32 	%rd9, %r1, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r2, %rd10;
	or.b32  	%r10, %r1, 1;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r3, %rd12;
	or.b32  	%r11, %r1, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r4, %rd14;
	or.b32  	%r12, %r1, 3;
	mul.wide.u32 	%rd15, %r12, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r5, %rd16;
	and.b32  	%r13, %r5, 511;
	and.b32  	%r14, %r4, 511;
	and.b32  	%r15, %r3, 511;
	and.b32  	%r16, %r2, 511;
	add.s64 	%rd17, %rd1, 36157440;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+36222976];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	bfe.u32 	%r17, %r2, 4, 5;
	mul.wide.u32 	%rd22, %r17, 4;
	add.s64 	%rd23, %rd17, %rd22;
	ld.global.nc.f32 	%f6, [%rd23];
	mul.rn.f32 	%f7, %f6, 0f3AA72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd24, %rd3, %rd20;
	ld.global.nc.f32 	%f12, [%rd24];
	add.s64 	%rd25, %rd4, %rd22;
	ld.global.nc.f32 	%f13, [%rd25];
	mul.rn.f32 	%f14, %f13, 0f3AA72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.wide.u32 	%rd26, %r15, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f19, [%rd27];
	bfe.u32 	%r18, %r3, 4, 5;
	mul.wide.u32 	%rd28, %r18, 4;
	add.s64 	%rd29, %rd17, %rd28;
	ld.global.nc.f32 	%f20, [%rd29];
	mul.rn.f32 	%f21, %f20, 0f3AA72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd30, %rd3, %rd26;
	ld.global.nc.f32 	%f26, [%rd30];
	add.s64 	%rd31, %rd4, %rd28;
	ld.global.nc.f32 	%f27, [%rd31];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	mul.wide.u32 	%rd32, %r14, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f33, [%rd33];
	bfe.u32 	%r19, %r4, 4, 5;
	mul.wide.u32 	%rd34, %r19, 4;
	add.s64 	%rd35, %rd17, %rd34;
	ld.global.nc.f32 	%f34, [%rd35];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f40, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f41, [%rd37];
	mul.rn.f32 	%f42, %f41, 0f3AA72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	mul.wide.u32 	%rd38, %r13, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f47, [%rd39];
	bfe.u32 	%r20, %r5, 4, 5;
	mul.wide.u32 	%rd40, %r20, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f48, [%rd41];
	mul.rn.f32 	%f49, %f48, 0f3AA72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd42, %rd3, %rd38;
	ld.global.nc.f32 	%f54, [%rd42];
	add.s64 	%rd43, %rd4, %rd40;
	ld.global.nc.f32 	%f55, [%rd43];
	mul.rn.f32 	%f56, %f55, 0f3AA72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+36057088], {%f18, %f32, %f46, %f60};
LBB673_1:
	ret;

}
	// .globl	fusion_10
.visible .entry fusion_10(
	.param .u64 fusion_10_param_0,
	.param .u64 fusion_10_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_10_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0404;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB674_2;
	bra.uni 	LBB674_1;
LBB674_2:
	ld.param.u64 	%rd3, [fusion_10_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 36157440;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB674_1:
	ret;

}
	// .globl	fusion_893
.visible .entry fusion_893(
	.param .u64 fusion_893_param_0,
	.param .u64 fusion_893_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot675[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot675;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_893_param_0];
	ld.param.u64 	%rd6, [fusion_893_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+36157440];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0405;
	@%p1 bra 	LBB675_3;
	bra.uni 	LBB675_1;
LBB675_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB675_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB675_4;
	bra.uni 	LBB675_2;
LBB675_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB675_2;
	add.s64 	%rd2, %rd11, 36165632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB675_2:
	ret;

}
	// .globl	fusion_7
.visible .entry fusion_7(
	.param .u64 fusion_7_param_0,
	.param .u64 fusion_7_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_7_param_0];
	ld.param.u64 	%rd2, [fusion_7_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+36165632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+36157440];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+4704704], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_6
.visible .entry fusion_6(
	.param .u64 fusion_6_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_6_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+35655680];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+8899008];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_5
.visible .entry fusion_5(
	.param .u64 fusion_5_param_0,
	.param .u64 fusion_5_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot678[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot678;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_5_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd3, %rd9, %rd11;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd12, %r6;
	cvt.u64.u32 	%rd13, %r5;
	add.s64 	%rd14, %rd13, %rd12;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd9, %rd15;
	ld.global.nc.f32 	%f7, [%rd16+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB678_4;
	bra.uni 	LBB678_1;
LBB678_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB678_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd19, shared_cache_0406;
	@%p2 bra 	LBB678_5;
	bra.uni 	LBB678_2;
LBB678_5:
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd5, %rd19, %rd18;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB678_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB678_6;
	bra.uni 	LBB678_3;
LBB678_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd20, %r3, 4;
	add.s64 	%rd6, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd24, %rd22, %rd10, %p4;
	ld.f32 	%f28, [%rd24];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd24], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB678_3;
	ld.param.u64 	%rd7, [fusion_5_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd1, %rd17;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB678_3:
	ret;

}
	// .globl	fusion_3
.visible .entry fusion_3(
	.param .u64 fusion_3_param_0,
	.param .u64 fusion_3_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot679[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot679;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_3_param_0];
	ld.param.u64 	%rd9, [fusion_3_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 42;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd10, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 42;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd10, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 42;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 42;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 42;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 42;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB679_4;
	bra.uni 	LBB679_1;
LBB679_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 42;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 42;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB679_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0407;
	@%p2 bra 	LBB679_5;
	bra.uni 	LBB679_2;
LBB679_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB679_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB679_6;
	bra.uni 	LBB679_3;
LBB679_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd57, %rd55, %rd11, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB679_3;
	add.s64 	%rd3, %rd10, 409600;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd3, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB679_3:
	ret;

}
	// .globl	fusion_2
.visible .entry fusion_2(
	.param .u64 fusion_2_param_0,
	.param .u64 fusion_2_param_1,
	.param .u64 fusion_2_param_2,
	.param .u64 fusion_2_param_3
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot680[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<46>;

	mov.u64 	%SPL, __local_depot680;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_2_param_0];
	ld.param.u64 	%rd11, [fusion_2_param_3];
	cvta.to.global.u64 	%rd1, %rd11;
	ld.param.u64 	%rd12, [fusion_2_param_1];
	ld.param.u64 	%rd13, [fusion_2_param_2];
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd12;
	cvta.to.global.u64 	%rd4, %rd10;
	add.u64 	%rd14, %SP, 0;
	add.s64 	%rd7, %rd1, 409600;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 49;
	add.s32 	%r5, %r3, %r1;
	mul.wide.u32 	%rd15, %r5, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r6, %rd16;
	mul.wide.u32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	and.b32  	%r7, %r6, 2047;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f6, [%rd20];
	shr.u64 	%rd21, %rd15, 42;
	cvt.u32.u64 	%r8, %rd21;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd22, %r9, 4;
	add.s64 	%rd23, %rd7, %rd22;
	ld.global.nc.f32 	%f7, [%rd23];
	mul.rn.f32 	%f8, %f7, 0f39A72F05;
	add.rn.f32 	%f9, %f8, 0f3727C5AC;
	rsqrt.approx.f32 	%f10, %f9;
	mul.rn.f32 	%f11, %f6, %f10;
	mul.rn.f32 	%f12, %f5, %f11;
	add.s64 	%rd24, %rd4, %rd19;
	ld.global.nc.f32 	%f13, [%rd24];
	add.s64 	%rd25, %rd2, %rd22;
	ld.global.nc.f32 	%f14, [%rd25];
	mul.rn.f32 	%f15, %f14, 0f39A72F05;
	mul.rn.f32 	%f16, %f11, %f15;
	sub.rn.f32 	%f17, %f13, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	add.rn.f32 	%f57, %f19, 0f00000000;
	or.b32  	%r4, %r1, 32;
	setp.lt.u32 	%p1, %r4, 49;
	@%p1 bra 	LBB680_4;
	bra.uni 	LBB680_1;
LBB680_4:
	add.s32 	%r10, %r3, %r4;
	mul.wide.u32 	%rd26, %r10, 1402438301;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r11, %rd27;
	cvt.u64.u32 	%rd28, %r3;
	cvt.u64.u32 	%rd29, %r1;
	add.s64 	%rd30, %rd28, %rd29;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f20, [%rd32+128];
	and.b32  	%r12, %r11, 2047;
	mul.wide.u32 	%rd33, %r12, 4;
	add.s64 	%rd34, %rd3, %rd33;
	ld.global.nc.f32 	%f21, [%rd34];
	shr.u64 	%rd35, %rd26, 42;
	cvt.u32.u64 	%r13, %rd35;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd36, %r14, 4;
	add.s64 	%rd37, %rd7, %rd36;
	ld.global.nc.f32 	%f22, [%rd37];
	mul.rn.f32 	%f23, %f22, 0f39A72F05;
	add.rn.f32 	%f24, %f23, 0f3727C5AC;
	rsqrt.approx.f32 	%f25, %f24;
	mul.rn.f32 	%f26, %f21, %f25;
	mul.rn.f32 	%f27, %f20, %f26;
	add.s64 	%rd38, %rd4, %rd33;
	ld.global.nc.f32 	%f28, [%rd38];
	add.s64 	%rd39, %rd2, %rd36;
	ld.global.nc.f32 	%f29, [%rd39];
	mul.rn.f32 	%f30, %f29, 0f39A72F05;
	mul.rn.f32 	%f31, %f26, %f30;
	sub.rn.f32 	%f32, %f28, %f31;
	add.rn.f32 	%f33, %f27, %f32;
	max.f32 	%f34, %f33, 0f00000000;
	add.rn.f32 	%f57, %f57, %f34;
LBB680_1:
	cvta.to.local.u64 	%rd5, %rd14;
	shfl.sync.down.b32	%f35, %f57, 16, 31, -1;
	add.rn.f32 	%f36, %f57, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	setp.eq.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB680_5;
	bra.uni 	LBB680_2;
LBB680_5:
	add.rn.f32 	%f3, %f42, %f43;
	st.shared.f32 	[shared_cache_0408], %f3;
LBB680_2:
	bar.sync 	0;
	mul.wide.u32 	%rd41, %r1, 4;
	mov.u64 	%rd42, shared_cache_0408;
	add.s64 	%rd9, %rd42, %rd41;
	cvta.shared.u64 	%rd43, %rd9;
	mov.u32 	%r15, 0;
	st.local.u32 	[%rd5], %r15;
	selp.b64 	%rd45, %rd43, %rd14, %p2;
	ld.f32 	%f44, [%rd45];
	shfl.sync.down.b32	%f45, %f44, 16, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 8, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 4, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 2, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	shfl.sync.down.b32	%f53, %f52, 1, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	st.f32 	[%rd45], %f54;
	@%p2 bra 	LBB680_6;
	bra.uni 	LBB680_3;
LBB680_6:
	add.s64 	%rd6, %rd1, 401408;
	mul.wide.u32 	%rd40, %r2, 4;
	add.s64 	%rd8, %rd6, %rd40;
	ld.shared.f32 	%f55, [%rd9];
	atom.global.add.f32 	%f56, [%rd8], %f55;
LBB680_3:
	ret;

}
	// .globl	fusion_894
.visible .entry fusion_894(
	.param .u64 fusion_894_param_0,
	.param .u64 fusion_894_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<39>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<41>;

	ld.param.u64 	%rd6, [fusion_894_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r8, %tid.x;
	and.b32  	%r1, %r8, 31;
	shr.u32 	%r2, %r8, 5;
	mov.u32 	%r9, %ctaid.x;
	setp.eq.s32 	%p1, %r9, 31;
	selp.b32 	%r3, 8, 32, %p1;
	shl.b32 	%r4, %r9, 5;
	setp.ge.u32 	%p2, %r1, %r3;
	mov.f32 	%f38, 0f00000000;
	@%p2 bra 	LBB681_3;
	ld.param.u64 	%rd5, [fusion_894_param_0];
	cvta.to.global.u64 	%rd2, %rd5;
	add.s64 	%rd3, %rd1, 401408;
	or.b32  	%r5, %r4, %r1;
	mov.f32 	%f38, 0f00000000;
	mov.u32 	%r24, 0;
LBB681_2:
	or.b32  	%r11, %r24, %r2;
	mad.lo.s32 	%r12, %r11, 1000, %r5;
	mul.wide.u32 	%rd7, %r12, 274877907;
	shr.u64 	%rd8, %rd7, 38;
	cvt.u32.u64 	%r13, %rd8;
	mul.wide.u32 	%rd9, %r13, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f7, [%rd10];
	mul.rn.f32 	%f8, %f7, 0f3CA72F05;
	mul.wide.u32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.f32 	%f9, [%rd12];
	mul.rn.f32 	%f10, %f8, %f9;
	add.rn.f32 	%f11, %f38, %f10;
	or.b32  	%r14, %r11, 32;
	mad.lo.s32 	%r15, %r14, 1000, %r5;
	mul.wide.u32 	%rd13, %r15, 274877907;
	shr.u64 	%rd14, %rd13, 38;
	cvt.u32.u64 	%r16, %rd14;
	mul.wide.u32 	%rd15, %r16, 4;
	add.s64 	%rd16, %rd3, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.rn.f32 	%f13, %f12, 0f3CA72F05;
	mul.wide.u32 	%rd17, %r15, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f14, [%rd18];
	mul.rn.f32 	%f15, %f13, %f14;
	add.rn.f32 	%f16, %f11, %f15;
	or.b32  	%r17, %r11, 64;
	mad.lo.s32 	%r18, %r17, 1000, %r5;
	mul.wide.u32 	%rd19, %r18, 274877907;
	shr.u64 	%rd20, %rd19, 38;
	cvt.u32.u64 	%r19, %rd20;
	mul.wide.u32 	%rd21, %r19, 4;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f17, [%rd22];
	mul.rn.f32 	%f18, %f17, 0f3CA72F05;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.nc.f32 	%f19, [%rd24];
	mul.rn.f32 	%f20, %f18, %f19;
	add.rn.f32 	%f21, %f16, %f20;
	or.b32  	%r20, %r11, 96;
	mad.lo.s32 	%r21, %r20, 1000, %r5;
	mul.wide.u32 	%rd25, %r21, 274877907;
	shr.u64 	%rd26, %rd25, 38;
	cvt.u32.u64 	%r22, %rd26;
	mul.wide.u32 	%rd27, %r22, 4;
	add.s64 	%rd28, %rd3, %rd27;
	ld.global.nc.f32 	%f22, [%rd28];
	mul.rn.f32 	%f23, %f22, 0f3CA72F05;
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f23, %f24;
	add.rn.f32 	%f38, %f21, %f25;
	add.s32 	%r24, %r24, 128;
	setp.eq.s32 	%p3, %r24, 2048;
	@%p3 bra 	LBB681_3;
	bra.uni 	LBB681_2;
LBB681_3:
	mul.wide.u32 	%rd31, %r1, 132;
	mov.u64 	%rd32, shared_cache_0409;
	add.s64 	%rd33, %rd32, %rd31;
	mul.wide.u32 	%rd34, %r2, 4;
	add.s64 	%rd35, %rd33, %rd34;
	st.shared.f32 	[%rd35], %f38;
	bar.sync 	0;
	mul.wide.u32 	%rd36, %r2, 132;
	add.s64 	%rd37, %rd32, %rd36;
	mul.wide.u32 	%rd38, %r1, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.shared.f32 	%f26, [%rd39];
	shfl.sync.down.b32	%f27, %f26, 16, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	add.rn.f32 	%f4, %f34, %f35;
	st.shared.f32 	[%rd39], %f4;
	setp.ge.u32 	%p4, %r2, %r3;
	setp.ne.s32 	%p5, %r1, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	LBB681_5;
	or.b32  	%r23, %r4, %r2;
	mul.wide.u32 	%rd40, %r23, 4;
	add.s64 	%rd4, %rd1, %rd40;
	atom.global.add.f32 	%f36, [%rd4], %f4;
LBB681_5:
	ret;

}
	// .globl	fusion
.visible .entry fusion(
	.param .u64 fusion_param_0,
	.param .u64 fusion_param_1,
	.param .u64 fusion_param_2
)
.reqntid 250, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_param_0];
	ld.param.u64 	%rd2, [fusion_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd9];
	add.rn.f32 	%f9, %f1, %f5;
	add.s64 	%rd10, %rd6, %rd7;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd10], {%f9, %f10, %f11, %f12};
	ret;

}
