***********************************************
Report          : create_qor_snapshot (chip_finish)
Design          : pad_TOP
Version         : P-2019.03-SP5-5
Date            : Sat Apr  9 14:46:32 2022
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-09 Watt(nW)
Location        : /home/user/projects/2022_spring/asic_backend_design_sp22/lab50_chip_adder_prj_icc_demo/layout/snapshot
***********************************************
No. of scenario = 1
--------------------------------------------------
WNS of each timing group:                
--------------------------------------------------
--------------------------------------------------
Setup WNS:                                  1.6769 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                   0.0000  
Hold TNS:                                   0.0000  
Number of hold violations:                       0  
Number of max trans violations:                  0  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                       502851
Cell count:                                    465
Buf/inv cell count:                             65
Std cell utilization:                        2.18%
CPU/ELAPSE(hr):                          0.00/0.00
Mem(Mb):                                       611
Host name:                                  deeppc
--------------------------------------------------
Histogram:           
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Snapshot report (chip_finish.snap.rpt_bg) is created and can be viewed using file "/home/user/projects/2022_spring/asic_backend_design_sp22/lab50_chip_adder_prj_icc_demo/layout/snapshot/chip_finish.snap.rpt_bg.html"
1
