INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:15:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 fork25/control/generateBlocks[8].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.450ns period=4.900ns})
  Destination:            buffer60/fifo/Memory_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.450ns period=4.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.900ns  (clk rise@4.900ns - clk rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.732ns (16.664%)  route 3.661ns (83.336%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.383 - 4.900 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2980, unset)         0.508     0.508    fork25/control/generateBlocks[8].regblock/clk
    SLICE_X27Y88         FDSE                                         r  fork25/control/generateBlocks[8].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDSE (Prop_fdse_C_Q)         0.216     0.724 r  fork25/control/generateBlocks[8].regblock/transmitValue_reg/Q
                         net (fo=10, routed)          0.447     1.171    buffer102/control/transmitValue_1
    SLICE_X29Y87         LUT6 (Prop_lut6_I1_O)        0.043     1.214 r  buffer102/control/transmitValue_i_4__21/O
                         net (fo=6, routed)           0.382     1.596    buffer114/cond_br11_falseOut_valid
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.043     1.639 r  buffer114/fullReg_i_2__23/O
                         net (fo=8, routed)           0.233     1.872    control_merge0/tehb/control/cond_br20_trueOut_valid
    SLICE_X30Y87         LUT6 (Prop_lut6_I1_O)        0.043     1.915 r  control_merge0/tehb/control/fullReg_i_4__13/O
                         net (fo=2, routed)           0.337     2.251    buffer114/control/transmitValue_i_6__2
    SLICE_X30Y87         LUT6 (Prop_lut6_I3_O)        0.043     2.294 r  buffer114/control/transmitValue_i_9__5/O
                         net (fo=1, routed)           0.248     2.542    fork30/control/generateBlocks[1].regblock/fork30_outs_0_ready
    SLICE_X29Y89         LUT6 (Prop_lut6_I4_O)        0.043     2.585 f  fork30/control/generateBlocks[1].regblock/transmitValue_i_6__2/O
                         net (fo=1, routed)           0.419     3.004    buffer114/control/transmitValue_reg_1
    SLICE_X26Y89         LUT6 (Prop_lut6_I2_O)        0.043     3.047 f  buffer114/control/transmitValue_i_3__49/O
                         net (fo=14, routed)          0.183     3.230    fork29/control/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X26Y90         LUT4 (Prop_lut4_I1_O)        0.043     3.273 r  fork29/control/generateBlocks[1].regblock/outputValid_i_3__24/O
                         net (fo=6, routed)           0.222     3.495    fork29/control/generateBlocks[1].regblock/outputValid_reg
    SLICE_X26Y91         LUT6 (Prop_lut6_I0_O)        0.043     3.538 r  fork29/control/generateBlocks[1].regblock/transmitValue_i_6__5/O
                         net (fo=2, routed)           0.167     3.705    buffer72/control/branch_ready__2
    SLICE_X27Y91         LUT6 (Prop_lut6_I3_O)        0.043     3.748 r  buffer72/control/transmitValue_i_2__35/O
                         net (fo=5, routed)           0.170     3.918    fork25/control/generateBlocks[1].regblock/buffer65_outs_ready
    SLICE_X26Y92         LUT3 (Prop_lut3_I1_O)        0.043     3.961 f  fork25/control/generateBlocks[1].regblock/transmitValue_i_6__0/O
                         net (fo=3, routed)           0.333     4.294    fork25/control/generateBlocks[1].regblock/transmitValue_reg_0
    SLICE_X24Y91         LUT6 (Prop_lut6_I0_O)        0.043     4.337 r  fork25/control/generateBlocks[1].regblock/outputValid_i_2__8/O
                         net (fo=8, routed)           0.269     4.606    buffer60/fifo/buffer60_outs_ready
    SLICE_X25Y91         LUT5 (Prop_lut5_I4_O)        0.043     4.649 r  buffer60/fifo/Memory[0][5]_i_1__6/O
                         net (fo=5, routed)           0.252     4.901    buffer60/fifo/WriteEn3_out
    SLICE_X26Y91         FDRE                                         r  buffer60/fifo/Memory_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.900     4.900 r  
                                                      0.000     4.900 r  clk (IN)
                         net (fo=2980, unset)         0.483     5.383    buffer60/fifo/clk
    SLICE_X26Y91         FDRE                                         r  buffer60/fifo/Memory_reg[0][1]/C
                         clock pessimism              0.000     5.383    
                         clock uncertainty           -0.035     5.347    
    SLICE_X26Y91         FDRE (Setup_fdre_C_CE)      -0.194     5.153    buffer60/fifo/Memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.252    




