Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Mar 15 11:22:31 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_control_sets -verbose -file uart_rx_design_wrapper_control_sets_placed.rpt
| Design       : uart_rx_design_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                               Clock Signal                               |                             Enable Signal                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  uart_rx_design_i/clk_gen/inst/sys_clk                                   | uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit           | RESET_IBUF       |                1 |              4 |         4.00 |
|  uart_rx_design_i/clk_gen/inst/sys_clk                                   | uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit             | RESET_IBUF       |                1 |              4 |         4.00 |
|  uart_rx_design_i/clk_gen/inst/sys_clk                                   | uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0 | RESET_IBUF       |                3 |              8 |         2.67 |
|  uart_rx_design_i/clk_gen/inst/sys_clk                                   | uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0      | RESET_IBUF       |                1 |              8 |         8.00 |
|  uart_rx_design_i/clk_gen/inst/sys_clk                                   | uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ready              | RESET_IBUF       |                3 |              8 |         2.67 |
|  uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk |                                                                       |                  |                1 |              8 |         8.00 |
|  uart_rx_design_i/clk_gen/inst/sys_clk                                   | BAUD_SELECT_IBUF                                                      | RESET_IBUF       |                7 |             18 |         2.57 |
|  uart_rx_design_i/clk_gen/inst/sys_clk                                   | uart_rx_design_i/uart_receiver/inst/uart_rx_9600/enable_9600          | RESET_IBUF       |                8 |             18 |         2.25 |
+--------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+


