# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/d_ff_rst.vhd" \
"../../../../project_1.srcs/sources_1/new/t_ff_rst.vhd" \
"../../../../project_1.srcs/sim_1/new/tb_ff_rst.vhd" \

# Do not sort compile order
nosort
