
---------- Begin Simulation Statistics ----------
final_tick                               17928131711211                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148395                       # Simulator instruction rate (inst/s)
host_mem_usage                               17114620                       # Number of bytes of host memory used
host_op_rate                                   267407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6738.43                       # Real time elapsed on the host
host_tick_rate                                4916003                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999946741                       # Number of instructions simulated
sim_ops                                    1801901426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033126                       # Number of seconds simulated
sim_ticks                                 33126131043                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        37904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1721439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3443821                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu0.num_int_insts                          29                       # number of integer instructions
system.cpu0.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        29                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.committedInsts                         13                       # Number of instructions committed
system.cpu1.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        37907                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1721469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3443883                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu1.num_int_insts                          29                       # number of integer instructions
system.cpu1.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        29                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                4                       # Number of branches fetched
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests        37900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1721248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3443440                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu2.num_int_insts                          29                       # number of integer instructions
system.cpu2.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        29                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                4                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests        37907                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1721303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3443550                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests           5500                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5500                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204542589                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100511039                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249996004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450492332                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.397918                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.397918                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146663891                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84013878                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  74210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1092709                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46302350                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.822404                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140837657                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42655169                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6043912                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102955722                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45399565                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    502258932                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98182488                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3028509                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    479722325                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       182235                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        993316                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       196029                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        17465                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       731723                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       360986                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628035251                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            477946994                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567158                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356195322                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.804557                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             479217890                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       664481768                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299469925                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.513082                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.513082                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2622216      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289479390     59.96%     60.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       962267      0.20%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1082725      0.22%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2983090      0.62%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17493330      3.62%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7580197      1.57%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       605482      0.13%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17349697      3.59%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        38394      0.01%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61663092     12.77%     83.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36576156      7.58%     90.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37783818      7.83%     98.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6389487      1.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     482750840                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      102887995                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    200766029                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     96433707                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108423150                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13672081                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028321                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4041697     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         9869      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        217247      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       506526      3.70%     34.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        54536      0.40%     35.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       340505      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3270425     23.92%     61.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1156736      8.46%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3542623     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       531917      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     390912710                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    878518042                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381513287                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    445619593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         502258920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        482750840                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     51766539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       706687                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75002879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99403629                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.856471                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689238                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13732864     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2725551      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5140208      5.17%     21.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6698314      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9446226      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12217360     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15174019     15.27%     65.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14418583     14.51%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19850504     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99403629                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.852848                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5197461                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2548722                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102955722                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45399565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236408596                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99477839                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204542561                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100511149                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450499431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.397911                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.397911                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        146665445                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84014679                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  75219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1092624                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46302538                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.822432                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140838777                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42655511                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6043186                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102956697                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45399388                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    502261759                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98183266                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3027825                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    479725072                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         10001                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       182285                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        993274                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       195970                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        17464                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       731678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       360946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        628037145                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            477949733                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567159                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        356196970                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.804585                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             479220470                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       664486789                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299471159                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.513123                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.513123                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2622072      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289480326     59.96%     60.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       962229      0.20%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1082729      0.22%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2983139      0.62%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc        80077      0.02%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17493553      3.62%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7580308      1.57%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       605498      0.13%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17349837      3.59%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61663483     12.77%     83.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36576440      7.58%     90.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     37783958      7.83%     98.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6389437      1.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     482752905                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      102889193                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    200768131                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     96434563                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    108423744                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13671905                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028321                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4041120     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         9879      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        217370      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       506591      3.71%     34.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        54514      0.40%     35.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       340629      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3270889     23.92%     61.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1156214      8.46%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3542766     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       531933      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     390913545                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    878519466                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381515170                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    445617539                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         502261747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        482752905                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     51762252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       707270                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75002474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99402620                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.856541                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.689121                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     13731346     13.81%     13.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2726063      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5138160      5.17%     21.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6698420      6.74%     28.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9445880      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12218021     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15178810     15.27%     65.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14418583     14.51%     80.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19847337     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99402620                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.852869                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5199694                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2553106                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102956697                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45399388                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236409745                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                99477839                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        204523854                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       100502639                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249975360                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            450454807                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.397951                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.397951                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        146651653                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        84006653                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  74016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1092667                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        46298305                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.822013                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           140825920                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          42651633                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        6042386                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    102947769                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     45396243                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    502221070                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     98174287                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3028668                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    479683444                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         10083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       182306                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        993289                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       196068                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        17483                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       731715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       360952                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        627983569                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            477908450                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.567160                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        356167073                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.804170                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             479178975                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       664427997                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      299446387                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.512875                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.512875                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2621934      0.54%      0.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    289456579     59.96%     60.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       962175      0.20%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      1082599      0.22%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2982838      0.62%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc        80069      0.02%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     17491898      3.62%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        61416      0.01%     65.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      7579487      1.57%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       605441      0.13%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     17348269      3.59%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt        38390      0.01%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     61658366     12.77%     83.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36573213      7.58%     90.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     37780458      7.83%     98.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6388985      1.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     482712117                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      102879536                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    200749262                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     96425582                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    108413564                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13671869                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.028323                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4041544     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         9866      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        217207      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            2      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       506491      3.70%     34.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        54507      0.40%     35.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       340505      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3270558     23.92%     61.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1156623      8.46%     70.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3542472     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       532094      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     390882516                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    878457790                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    381482868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    445590994                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         502221058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        482712117                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     51766195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       707131                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     75006149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99403823                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.856072                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.689462                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     13739997     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2725260      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5139452      5.17%     21.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6697894      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9444312      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12216961     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15174934     15.27%     65.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     14417490     14.50%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19847523     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99403823                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.852459                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5197468                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2551325                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    102947769                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     45396243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      236388970                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99477839                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        204523948                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       100502152                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249975323                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            450454740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.397951                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.397951                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        146651748                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        84006903                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  74207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1092592                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        46298216                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.821974                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           140824854                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          42651199                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        6042414                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    102946995                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45395835                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    502214586                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     98173655                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3029069                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    479679515                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         10043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       182168                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        993189                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       195907                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17476                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       731617                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       360975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        627984280                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            477904969                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567156                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        356165296                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.804135                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             479175306                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       664421771                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      299443102                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.512874                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.512874                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2621931      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    289453822     59.96%     60.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       962158      0.20%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1082607      0.22%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2982844      0.62%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        80067      0.02%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     17491888      3.62%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        61416      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7579486      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       605438      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     17348279      3.59%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        38390      0.01%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     61657757     12.77%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36572821      7.58%     90.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     37780678      7.83%     98.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6389009      1.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     482708591                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      102879646                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    200749476                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     96425757                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    108413037                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13672080                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028324                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        4041529     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         9869      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        217212      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       506513      3.70%     34.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        54514      0.40%     35.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       340452      2.49%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3269908     23.92%     61.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1157654      8.47%     70.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3542546     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       531883      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     390879094                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    878450143                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    381479212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    445578629                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         502214574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        482708591                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     51759794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       706732                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     74995727                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99403632                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.856046                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.689631                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13740647     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2725476      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5142535      5.17%     21.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6698032      6.74%     28.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9442580      9.50%     37.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12216382     12.29%     50.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15167441     15.26%     65.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     14417239     14.50%     80.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19853300     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99403632                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.852423                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5193376                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2544165                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    102946995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45395835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      236387230                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99477839                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116793261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116793264                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116794374                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116794377                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3406078                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3406081                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3429113                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3429116                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16275117591                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16275117591                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16275117591                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16275117591                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120199339                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120199345                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120223487                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120223493                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028337                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028337                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028523                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028523                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4778.257454                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4778.253245                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4746.159602                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4746.155450                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1721188                       # number of writebacks
system.cpu0.dcache.writebacks::total          1721188                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1692051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1692051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1692051                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1692051                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714027                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714027                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1721706                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1721706                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7815585258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7815585258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7848991152                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7848991152                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014260                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014321                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4559.779547                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4559.779547                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4558.845211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4558.845211                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1721188                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76714012                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76714015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3068830                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3068833                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  14626287072                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14626287072                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79782842                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79782848                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.038465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4766.079278                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4766.074619                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1685260                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1685260                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6296679018                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6296679018                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4551.037546                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4551.037546                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40079249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40079249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337248                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337248                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1648830519                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1648830519                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40416497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40416497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4889.074269                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4889.074269                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6791                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6791                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       330457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       330457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1518906240                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1518906240                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4596.380891                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4596.380891                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1113                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1113                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        23035                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.953909                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.953909                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         7679                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     33405894                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     33405894                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.317997                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.317997                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4350.292226                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4350.292226                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          506.214595                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118516090                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1721700                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.836667                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.002629                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   505.211966                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.986742                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988700                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        963509644                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       963509644                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           13                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45450450                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45450463                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           13                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45450450                       # number of overall hits
system.cpu0.icache.overall_hits::total       45450463                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          754                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           757                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          754                       # number of overall misses
system.cpu0.icache.overall_misses::total          757                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     48683601                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     48683601                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     48683601                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     48683601                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           16                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45451204                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45451220                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           16                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45451204                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45451220                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.187500                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.187500                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 64567.110080                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64311.229855                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 64567.110080                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64311.229855                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          236                       # number of writebacks
system.cpu0.icache.writebacks::total              236                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           69                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           69                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          685                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          685                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          685                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          685                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     43442181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     43442181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     43442181                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     43442181                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 63419.242336                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63419.242336                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 63419.242336                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63419.242336                       # average overall mshr miss latency
system.cpu0.icache.replacements                   236                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           13                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45450450                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45450463                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          754                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          757                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     48683601                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     48683601                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45451204                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45451220                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 64567.110080                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64311.229855                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           69                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          685                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          685                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     43442181                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     43442181                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 63419.242336                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63419.242336                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          438.292238                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45451151                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              688                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         66062.719477                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   435.292239                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.850180                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.856040                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        363610448                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       363610448                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1391939                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       467605                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1253820                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        330449                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       330449                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1391939                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1603                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5164606                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5166209                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        58560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220344832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220403392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           10                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1722398                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.022016                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.146735                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1684478     97.80%     97.80% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               37920      2.20%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1722398                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2293258779                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         686307                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1719978300                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          231                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1720769                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1721000                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          231                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1720769                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1721000                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          445                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          928                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1379                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          445                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          928                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1379                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     42091533                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     85804110                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    127895643                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     42091533                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     85804110                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    127895643                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          676                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1721697                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1722379                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          676                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1721697                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1722379                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.658284                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.000539                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000801                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.658284                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.000539                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000801                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 94587.714607                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 92461.325431                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 92745.208847                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 94587.714607                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 92461.325431                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 92745.208847                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.l2cache.writebacks::total               1                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          440                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          928                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          440                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          928                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     41622336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     85495086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    127117422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     41622336                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     85495086                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    127117422                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.650888                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.000539                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.650888                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.000539                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94596.218182                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 92128.325431                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 92922.092105                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94596.218182                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 92128.325431                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 92922.092105                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    1                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       467605                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       467605                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1223296                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1223296                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1223296                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1223296                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            9                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330052                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330052                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          397                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     33772527                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     33772527                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       330449                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       330449                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001201                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 85069.337531                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 85069.337531                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          397                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     33640326                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     33640326                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84736.337531                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 84736.337531                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          231                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1390717                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1390948                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          445                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          531                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          982                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     42091533                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     52031583                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     94123116                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          676                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1391248                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1391930                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.658284                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000705                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 94587.714607                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 97987.915254                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 95848.386965                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          440                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          531                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          971                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     41622336                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     51854760                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     93477096                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.650888                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 94596.218182                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 97654.915254                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96268.893924                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1183.921976                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3413284                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1374                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         2484.195051                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   436.131273                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   741.790704                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.106477                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.181101                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.289043                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1373                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.335205                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        54613998                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       54613998                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33126120387                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32119.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32119.numOps                      0                       # Number of Ops committed
system.cpu0.thread32119.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116794101                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116794104                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116795223                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116795226                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3406265                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3406268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3429300                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3429303                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  16274729979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16274729979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  16274729979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16274729979                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    120200366                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    120200372                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    120224523                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    120224529                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.028338                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028338                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.028524                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028524                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4777.881339                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4777.877131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4745.787764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4745.783612                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1721220                       # number of writebacks
system.cpu1.dcache.writebacks::total          1721220                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1692206                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1692206                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1692206                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1692206                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1714059                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1714059                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1721738                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1721738                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   7814031813                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7814031813                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   7847455689                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7847455689                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4558.788124                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4558.788124                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4557.868670                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4557.868670                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1721220                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76714219                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76714222                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3069018                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3069021                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14626051308                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14626051308                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79783237                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79783243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.038467                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038467                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4765.710500                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4765.705842                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1685418                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1685418                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1383600                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1383600                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6295143555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6295143555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4549.829109                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4549.829109                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40079882                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40079882                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       337247                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       337247                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1648678671                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1648678671                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40417129                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40417129                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4888.638508                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4888.638508                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6788                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6788                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       330459                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       330459                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1518888258                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1518888258                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4596.298657                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4596.298657                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1122                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1122                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        23035                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        24157                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        24157                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.953554                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.953554                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         7679                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     33423876                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     33423876                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.317879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.317879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4352.633937                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4352.633937                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          506.215284                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118516971                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1721732                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            68.835900                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     1.002625                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   505.212659                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.986743                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988702                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        963517964                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       963517964                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           13                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45450501                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45450514                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           13                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45450501                       # number of overall hits
system.cpu1.icache.overall_hits::total       45450514                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          754                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          754                       # number of overall misses
system.cpu1.icache.overall_misses::total          757                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     49158126                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     49158126                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     49158126                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     49158126                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           16                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45451255                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45451271                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           16                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45451255                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45451271                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.187500                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.187500                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 65196.453581                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64938.079260                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 65196.453581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64938.079260                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          234                       # number of writebacks
system.cpu1.icache.writebacks::total              234                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           69                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           69                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          685                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          685                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          685                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          685                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     43188102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     43188102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     43188102                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     43188102                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 63048.324088                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63048.324088                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 63048.324088                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63048.324088                       # average overall mshr miss latency
system.cpu1.icache.replacements                   234                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           13                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45450501                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45450514                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     49158126                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     49158126                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45451255                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45451271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 65196.453581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64938.079260                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           69                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          685                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          685                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     43188102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     43188102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 63048.324088                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63048.324088                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          440.290813                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45451202                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              688                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         66062.793605                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   437.290813                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.854084                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.859943                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363610856                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363610856                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1391969                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       467604                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1253851                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        330451                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       330451                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1391969                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1601                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5164702                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5166303                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        58432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    220348928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           220407360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                           10                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1722430                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.022017                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.146739                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1684507     97.80%     97.80% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               37923      2.20%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1722430                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2293299405                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         686971                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1720010268                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          229                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1720801                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1721030                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          229                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1720801                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1721030                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          447                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          928                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1381                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          447                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          928                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1381                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     41844780                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     84246336                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    126091116                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     41844780                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     84246336                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    126091116                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          676                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1721729                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1722411                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          676                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1721729                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1722411                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.661243                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.000539                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.661243                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.000539                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 93612.483221                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 90782.689655                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 91304.211441                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 93612.483221                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 90782.689655                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 91304.211441                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.l2cache.writebacks::total               1                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          440                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          928                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          440                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          928                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     41310648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     83937312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    125247960                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     41310648                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     83937312                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    125247960                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.650888                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.000539                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.650888                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.000539                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93887.836364                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 90449.689655                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 91555.526316                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93887.836364                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 90449.689655                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 91555.526316                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    1                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       467604                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       467604                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       467604                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       467604                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1223324                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1223324                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1223324                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1223324                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            9                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       330054                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       330054                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     33742890                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     33742890                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       330451                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       330451                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001201                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 84994.685139                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 84994.685139                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     33610689                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     33610689                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84661.685139                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 84661.685139                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          229                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1390747                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1390976                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          447                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          531                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          984                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     41844780                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     50503446                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     92348226                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          676                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1391278                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1391960                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.661243                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.000707                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 93612.483221                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 95110.067797                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 93849.823171                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          440                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          531                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          971                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     41310648                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     50326623                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     91637271                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.650888                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93887.836364                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94777.067797                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94374.120494                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1184.020990                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3413341                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1374                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         2484.236536                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   436.265984                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   741.755008                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.106510                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.181093                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.289068                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1373                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.335205                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        54614942                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       54614942                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33126120387                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32119.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32119.numOps                      0                       # Number of Ops committed
system.cpu1.thread32119.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    116783690                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       116783693                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    116784809                       # number of overall hits
system.cpu2.dcache.overall_hits::total      116784812                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3405749                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3405752                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3428781                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3428784                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  16281364671                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16281364671                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  16281364671                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16281364671                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    120189439                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    120189445                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    120213590                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    120213596                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.028337                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028337                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.028522                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028522                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4780.553315                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4780.549104                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4748.441114                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4748.436959                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1721007                       # number of writebacks
system.cpu2.dcache.writebacks::total          1721007                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1691902                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1691902                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1691902                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1691902                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1713847                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1713847                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1721525                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1721525                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7819328844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7819328844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   7852729743                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7852729743                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  4562.442764                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  4562.442764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  4561.496198                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  4561.496198                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1721007                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     76707759                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76707762                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3068548                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3068551                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  14630387634                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14630387634                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     79776307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     79776313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038464                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038464                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4767.853602                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4767.848940                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1685108                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1685108                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1383440                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1383440                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   6298238790                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6298238790                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  4552.592660                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4552.592660                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     40075931                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      40075931                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       337201                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       337201                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1650977037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1650977037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     40413132                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     40413132                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.008344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4896.121414                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4896.121414                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         6794                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         6794                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       330407                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       330407                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1521090054                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1521090054                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4603.685921                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4603.685921                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1119                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1119                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        23032                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        23032                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.953667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.953667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         7678                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         7678                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     33400899                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     33400899                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.317916                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.317916                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  4350.208257                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  4350.208257                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          506.213868                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          118506344                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1721519                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.838243                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.002630                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   505.211238                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001958                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.986741                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988699                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        963430287                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       963430287                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           13                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     45447104                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        45447117                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           13                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     45447104                       # number of overall hits
system.cpu2.icache.overall_hits::total       45447117                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          745                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           748                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          745                       # number of overall misses
system.cpu2.icache.overall_misses::total          748                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     50194089                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     50194089                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     50194089                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     50194089                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           16                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     45447849                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     45447865                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           16                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     45447849                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     45447865                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.187500                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000016                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.187500                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000016                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 67374.616107                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67104.397059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 67374.616107                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67104.397059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          225                       # number of writebacks
system.cpu2.icache.writebacks::total              225                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           68                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          677                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          677                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     44236719                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44236719                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     44236719                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44236719                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 65342.273264                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65342.273264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 65342.273264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65342.273264                       # average overall mshr miss latency
system.cpu2.icache.replacements                   225                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           13                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     45447104                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       45447117                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          745                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          748                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     50194089                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     50194089                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     45447849                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     45447865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 67374.616107                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67104.397059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          677                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     44236719                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44236719                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 65342.273264                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65342.273264                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          441.287872                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45447797                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              680                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         66834.995588                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   438.287872                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.856031                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.861890                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        363583600                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       363583600                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1391800                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       467554                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1253679                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        330399                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       330399                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1391800                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1576                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5164063                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5165639                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        57344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    220321664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           220379008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                           10                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1722209                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.022016                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.146737                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1684292     97.80%     97.80% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               37917      2.20%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1722209                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2293004034                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         679311                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1719797481                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          219                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1720587                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1720806                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          219                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1720587                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1720806                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          449                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data          929                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1384                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          449                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data          929                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1384                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     42935022                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data     90400176                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    133335198                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     42935022                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data     90400176                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    133335198                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          668                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1721516                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1722190                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          668                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1721516                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1722190                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.672156                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.000540                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.000804                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.672156                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.000540                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.000804                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 95623.657016                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 97309.123789                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 96340.460983                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 95623.657016                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 97309.123789                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 96340.460983                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu2.l2cache.writebacks::total               1                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          442                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data          929                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1371                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          442                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data          929                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1371                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     42406551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data     90090819                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    132497370                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     42406551                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data     90090819                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    132497370                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.661677                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.000540                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.000796                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.661677                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.000540                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.000796                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95942.423077                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96976.123789                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 96642.866521                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95942.423077                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96976.123789                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 96642.866521                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                    1                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       467554                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       467554                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       467554                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       467554                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1223158                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1223158                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1223158                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1223158                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       330002                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       330002                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     36176121                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     36176121                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       330399                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       330399                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001202                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.001202                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 91123.730479                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 91123.730479                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     36043920                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     36043920                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 90790.730479                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 90790.730479                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          219                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1390585                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1390804                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          449                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data          532                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          987                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     42935022                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data     54224055                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     97159077                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          668                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1391117                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1391791                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.672156                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.000709                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 95623.657016                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 101924.915414                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 98438.781155                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          442                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          532                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          974                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     42406551                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     54046899                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     96453450                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.661677                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 95942.423077                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 101591.915414                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99028.182752                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1186.903704                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3412904                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1377                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs         2478.506899                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.999999                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   438.127654                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   742.776051                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.106965                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.181342                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.289771                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1376                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1253                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.335938                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        54607953                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       54607953                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33126120387                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32119.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32119.numOps                      0                       # Number of Ops committed
system.cpu2.thread32119.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    116783389                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       116783392                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    116784505                       # number of overall hits
system.cpu3.dcache.overall_hits::total      116784508                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3405764                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3405767                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3428796                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3428799                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  16282168200                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16282168200                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  16282168200                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16282168200                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    120189153                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    120189159                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    120213301                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    120213307                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028337                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028337                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028523                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028523                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4780.768192                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4780.763981                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4748.654688                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4748.650533                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1721042                       # number of writebacks
system.cpu3.dcache.writebacks::total          1721042                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1691882                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1691882                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1691882                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1691882                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1713882                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1713882                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1721560                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1721560                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7819300206                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7819300206                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7852790682                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7852790682                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014260                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014321                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4562.332883                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4562.332883                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4561.438859                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4561.438859                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1721042                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     76707470                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       76707473                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3068561                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3068564                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14630611743                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14630611743                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     79776031                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     79776037                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038465                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038465                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4767.906437                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4767.901775                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1685089                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1685089                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1383472                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1383472                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   6297625071                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6297625071                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4552.043750                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4552.043750                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     40075919                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      40075919                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       337203                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       337203                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1651556457                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1651556457                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     40413122                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     40413122                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4897.810687                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4897.810687                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6793                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6793                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       330410                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       330410                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1521675135                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1521675135                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4605.414894                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4605.414894                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1116                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        23032                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        23032                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.953785                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.953785                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7678                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7678                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     33490476                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     33490476                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4361.874967                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4361.874967                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          506.213505                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          118506075                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1721554                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.836688                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.002631                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   505.210875                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001958                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.986740                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        963428010                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       963428010                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           13                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45446202                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45446215                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           13                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45446202                       # number of overall hits
system.cpu3.icache.overall_hits::total       45446215                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          770                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           773                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          770                       # number of overall misses
system.cpu3.icache.overall_misses::total          773                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     51963318                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     51963318                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     51963318                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     51963318                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           16                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45446972                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45446988                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           16                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45446972                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45446988                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.187500                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.187500                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 67484.828571                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67222.921087                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 67484.828571                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67222.921087                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu3.icache.writebacks::total              246                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           74                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           74                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          696                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          696                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          696                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          696                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     45242046                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     45242046                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     45242046                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     45242046                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 65002.939655                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65002.939655                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 65002.939655                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65002.939655                       # average overall mshr miss latency
system.cpu3.icache.replacements                   246                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           13                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45446202                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45446215                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          770                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          773                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     51963318                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     51963318                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45446972                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45446988                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 67484.828571                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67222.921087                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           74                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          696                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          696                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     45242046                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     45242046                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 65002.939655                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65002.939655                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          439.289723                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45446914                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              699                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         65017.044349                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   436.289724                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.852128                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.857988                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        363576603                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       363576603                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1391851                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       467555                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1253734                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        330402                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       330402                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1391851                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1635                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5164168                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5165803                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        59904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    220326144                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           220386048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                           10                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1722263                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.022019                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.146746                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1684340     97.80%     97.80% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               37923      2.20%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1722263                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2293077960                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         697296                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1719832446                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          241                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1720623                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1720864                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          241                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1720623                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1720864                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          446                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          928                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1380                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          446                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          928                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1380                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     43845777                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     90243666                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    134089443                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     43845777                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     90243666                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    134089443                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          687                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1721551                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1722244                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          687                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1721551                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1722244                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.649199                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000539                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000801                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.649199                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000539                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000801                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 98308.917040                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 97245.329741                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 97166.263043                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 98308.917040                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 97245.329741                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 97166.263043                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.l2cache.writebacks::total               1                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          441                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          928                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          441                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          928                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     43367256                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     89934642                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    133301898                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     43367256                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     89934642                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    133301898                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.641921                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000539                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.641921                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000539                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98338.448980                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 96912.329741                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 97371.729730                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98338.448980                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 96912.329741                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 97371.729730                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    1                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       467555                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       467555                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       467555                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       467555                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1223206                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1223206                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1223206                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1223206                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            9                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       330005                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       330005                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     36752544                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     36752544                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       330402                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       330402                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001202                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001202                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 92575.677582                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 92575.677582                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     36620343                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     36620343                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 92242.677582                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 92242.677582                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          241                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1390618                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1390859                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          446                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          531                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          983                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     43845777                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     53491122                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     97336899                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          687                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1391149                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1391842                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.649199                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000706                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 98308.917040                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 100736.576271                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 99020.243133                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          441                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          531                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          972                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     43367256                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     53314299                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     96681555                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.641921                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 98338.448980                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 100403.576271                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99466.620370                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1185.002740                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3413009                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1375                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2482.188364                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.999999                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   437.262988                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   741.739753                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.106754                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.181089                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.289307                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1251                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.335449                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54609599                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54609599                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33126120387                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp                3912                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1588                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1588                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           3912                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         2748                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         2748                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port         2754                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2750                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                   11000                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        87936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port        87936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port        88128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                   352000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               5500                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     5500    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 5500                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy              1823508                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              911088                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy              911088                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy              913086                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              911754                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          928                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          928                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          442                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data          929                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          928                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              5500                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          928                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          928                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          442                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data          929                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          928                       # number of overall misses
system.l3cache.overall_misses::total             5500                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     39863430                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     81782469                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     39550410                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     80223363                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     40638321                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data     86372874                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     41603688                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     86220693                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    496255248                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     39863430                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     81782469                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     39550410                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     80223363                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     40638321                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data     86372874                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     41603688                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     86220693                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    496255248                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          928                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          928                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          442                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data          929                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          928                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            5500                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          928                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          928                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          442                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data          929                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          928                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           5500                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 90598.704545                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 88127.660560                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 89887.295455                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 86447.589440                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 91941.902715                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 92974.030140                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 94339.428571                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 92910.229526                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90228.226909                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 90598.704545                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 88127.660560                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 89887.295455                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 86447.589440                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 91941.902715                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 92974.030140                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 94339.428571                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 92910.229526                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90228.226909                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          928                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          928                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          442                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data          929                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          928                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         5476                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          928                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          928                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          442                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data          929                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          928                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         5476                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     36933030                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     75601989                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     36620010                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     74042883                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     37694601                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data     80185734                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     38666628                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     80040213                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    459785088                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     36933030                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     75601989                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     36620010                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     74042883                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     37694601                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data     80185734                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     38666628                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     80040213                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    459785088                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.995636                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.995636                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83938.704545                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 81467.660560                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83227.295455                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 79787.589440                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 85281.902715                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 86314.030140                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87679.428571                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 86250.229526                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 83963.675676                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83938.704545                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 81467.660560                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83227.295455                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 79787.589440                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 85281.902715                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 86314.030140                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87679.428571                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 86250.229526                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 83963.675676                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.ReadExReq_misses::.switch_cpus0.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1588                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     32053581                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     32024277                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     34457175                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     35033931                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    133568964                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1588                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 80739.498741                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 80665.685139                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 86793.891688                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 88246.677582                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 84111.438287                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1588                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     29409561                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     29380257                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     31813155                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     32389911                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    122992884                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 74079.498741                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 74005.685139                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 80133.891688                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81586.677582                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 77451.438287                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          531                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          531                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          442                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data          532                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          531                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3912                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     39863430                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     49728888                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     39550410                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     48199086                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     40638321                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data     51915699                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     41603688                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     51186762                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    362686284                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          531                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          531                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          442                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data          532                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          531                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         3912                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 90598.704545                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 93651.389831                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 89887.295455                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 90770.406780                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 91941.902715                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 97585.900376                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94339.428571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96396.915254                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 92711.217791                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          531                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          531                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          442                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          532                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          531                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3888                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     36933030                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     46192428                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     36620010                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     44662626                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     37694601                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     48372579                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     38666628                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     47650302                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    336792204                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.993865                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 83938.704545                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 86991.389831                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 83227.295455                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 84110.406780                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 85281.902715                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 90925.900376                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 87679.428571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 89736.915254                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 86623.509259                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.tag_accesses                88000                       # Number of tag accesses
system.l3cache.tags.data_accesses               88000                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples       929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000902158                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18431                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5476                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  350464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     10.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33054571008                       # Total gap between requests
system.mem_ctrls.avgGap                    6036262.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        28160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        59392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        28160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        59392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        28288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data        59456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        59392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 850084.181682623224                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1792904.819548805477                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 850084.181682623224                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1792904.819548805477                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 853948.200690271566                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1794836.829052629648                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 852016.191186447395                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1792904.819548805477                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data          929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     20444873                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     40794393                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     20132010                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     39228145                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     21131348                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data     45335498                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     22141572                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     45229527                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     46465.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     43959.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     45754.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     42271.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     47808.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     48800.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     50207.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     48738.71                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses             1800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                362                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                     27                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           31                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        59392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        59392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        28288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data        59456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        59392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        352000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data          929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5500                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       850084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      1792905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       850084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      1792905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       853948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data      1794837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       852016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1792905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         10626052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       850084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       850084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       853948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       852016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3429317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       850084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      1792905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       850084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      1792905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       853948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data      1794837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       852016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1792905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        10626052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5476                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           93                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               158651174                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18246032                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          254437366                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28972.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           46464.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3667                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1809                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   193.733554                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   139.962446                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   212.016618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          473     26.15%     26.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          994     54.95%     81.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           95      5.25%     86.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           89      4.92%     91.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           39      2.16%     93.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           29      1.60%     95.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           13      0.72%     95.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           17      0.94%     96.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           60      3.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1809                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                350464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               10.579684                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5641822.368000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7500730.507200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   23033790.796800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11808958894.251387                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3328128839.750673                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 19067474822.055801                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  34240738899.733646                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1033.647390                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29087163076                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2983400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1055557311                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3912                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1588                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1588                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3912                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        11000                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        11000                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11000                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port       352000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total       352000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  352000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5500                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5500    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5500                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy             1823508                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10122846                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52468759                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32688275                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1048385                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22351412                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       21910969                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.029462                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8264917                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2877784                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2714923                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       162861                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       116957                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     51766559                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       978007                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92463975                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.872085                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282228                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     15969812     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7240968      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5083316      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10115758     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3178825      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2226681      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3400128      3.68%     51.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3499911      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41748576     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92463975                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249996004                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450492332                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132211616                       # Number of memory references committed
system.switch_cpus0.commit.loads             91795116                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44283963                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          93659636                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395878140                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6935169                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2418304      0.54%      0.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268725678     59.65%     60.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       953138      0.21%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2922494      0.65%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17150375      3.81%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7400147      1.64%     66.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       592152      0.13%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16927314      3.76%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56693858     12.58%     83.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34125306      7.58%     90.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35101258      7.79%     98.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6291194      1.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450492332                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41748576                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5909828                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15052085                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71363661                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6084738                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        993316                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21313583                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        70951                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     520790820                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       431080                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98385866                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42655169                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               667790                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       972099                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294847635                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52468759                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     32890809                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97367308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2127504                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           59                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          364                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.cacheLines         45451204                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99403629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.366408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.940326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11492984     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4185227      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6650353      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4383016      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11994894     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3252851      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8519010      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3954819      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44970475     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99403629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.527442                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.963953                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45451264                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  122                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18298294                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11160592                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         8675                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        17465                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4983059                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        60160                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33126131043                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        993316                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8890944                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6439344                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles         1356                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74365223                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8713432                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     514579272                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        41588                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2378523                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1799904                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3018712                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    520559037                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1355564320                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       719996523                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157123486                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455220706                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65338253                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23168984                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               552974290                       # The number of ROB reads
system.switch_cpus0.rob.writes             1011467203                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249996004                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450492332                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52468632                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32688073                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1048333                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22351049                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21910715                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.029918                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8265049                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2877764                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2714927                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       162837                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       116909                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     51762272                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       977955                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92463568                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.872183                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.282210                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     15968911     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7240948      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5083137      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10115203     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3178952      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2226746      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3400199      3.68%     51.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3499908      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41749564     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92463568                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450499431                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          132213705                       # Number of memory references committed
system.switch_cpus1.commit.loads             91796576                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44284657                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          93661116                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395884411                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6935287                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2418326      0.54%      0.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268729942     59.65%     60.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       953156      0.21%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      2922546      0.65%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17150648      3.81%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7400243      1.64%     66.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       592164      0.13%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16927587      3.76%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56694738     12.58%     83.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     34125841      7.58%     90.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35101838      7.79%     98.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6291288      1.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450499431                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41749564                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5908889                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15051750                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71364034                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6084672                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        993274                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21313406                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        70950                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     520792762                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       430977                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98386658                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42655511                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               667823                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       970964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             294846934                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52468632                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     32890691                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97367481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2127418                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           59                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          360                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.cacheLines         45451255                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99402620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.366465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.940280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11491767     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4185259      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6650281      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4383149      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11995091     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3252810      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8519221      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3954673      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        44970369     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99402620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.527440                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.963946                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45451315                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  121                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18298658                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11160104                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         8671                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        17464                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4982252                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        60159                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33126131043                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        993274                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8889894                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6440787                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         1410                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74365657                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8711584                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     514581825                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41273                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2378542                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1796218                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3020470                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    520562112                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1355571404                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       720000395                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        157125532                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455227885                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        65334126                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23168649                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               552975707                       # The number of ROB reads
system.switch_cpus1.rob.writes             1011472258                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450499431                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       52464817                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     32685716                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1048331                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     22349643                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       21909260                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.029575                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8264332                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           39                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2877621                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2714686                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       162935                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted       116988                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     51766215                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       977972                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     92464239                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.871665                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.282389                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     15976011     17.28%     17.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      7240726      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5082931      5.50%     30.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10115008     10.94%     41.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3178585      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2226527      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3399778      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3499832      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41744841     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     92464239                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249975360                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     450454807                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          132200640                       # Number of memory references committed
system.switch_cpus2.commit.loads             91787500                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44280258                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          93651913                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          395845218                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6934618                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2418058      0.54%      0.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    268703321     59.65%     60.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       953074      0.21%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      1017756      0.23%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      2922250      0.65%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc        80061      0.02%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     17148983      3.81%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp        61416      0.01%     65.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      7399460      1.64%     66.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       592106      0.13%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     16925953      3.76%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt        31729      0.01%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     56689093     12.58%     83.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     34122452      7.58%     90.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35098407      7.79%     98.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      6290688      1.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    450454807                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41744841                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5910108                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     15057671                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         71358355                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      6084399                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        993289                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     21312035                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred        70937                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     520752840                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       430971                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           98377651                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           42651633                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               667756                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               108421                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       972677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             294825950                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           52464817                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     32888278                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97366930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        2127422                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           64                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          394                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.cacheLines         45447849                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99403823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.366012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.940578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        11499341     11.57%     11.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4185141      4.21%     15.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6649916      6.69%     22.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         4382652      4.41%     26.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11994009     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3252467      3.27%     42.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8518427      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3954717      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        44967153     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99403823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.527402                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.963735                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           45447914                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  126                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           18296620                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       11160250                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         8675                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        17483                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4983102                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        60144                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33126131043                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        993289                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         8891031                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        6438139                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         1400                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         74359782                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles      8720168                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     514541622                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        42335                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2378676                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1804438                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3021038                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    520521445                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1355465122                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       719944960                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        157110386                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    455182745                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        65338604                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         23166847                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               552940420                       # The number of ROB reads
system.switch_cpus2.rob.writes             1011391409                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249975360                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          450454807                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       52463746                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     32685068                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1048243                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     22349157                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       21908785                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.029581                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8264244                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2877500                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2714735                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       162765                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       116897                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     51759814                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       977881                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92464865                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.871631                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.282407                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15977310     17.28%     17.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      7239958      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5082323      5.50%     30.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10115748     10.94%     41.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3178737      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2226482      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3399686      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3499550      3.78%     54.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41745071     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92464865                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249975323                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     450454740                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          132200621                       # Number of memory references committed
system.switch_cpus3.commit.loads             91787492                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44280251                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          93651913                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          395845152                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6934616                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2418057      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    268703274     59.65%     60.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       953074      0.21%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      1017756      0.23%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2922250      0.65%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        80061      0.02%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     17148983      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        61416      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7399460      1.64%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       592106      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16925953      3.76%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        31729      0.01%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     56689085     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     34122441      7.58%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     35098407      7.79%     98.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6290688      1.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    450454740                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41745071                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5909658                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     15059125                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         71357816                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      6083843                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        993189                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     21311691                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        70940                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     520745131                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       430905                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           98377004                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           42651199                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               667698                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               108422                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       972592                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             294821292                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           52463746                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     32887764                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97366916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2127228                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          398                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.cacheLines         45446972                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99403632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.365933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.940633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11500832     11.57%     11.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4184910      4.21%     15.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6649753      6.69%     22.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4382528      4.41%     26.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11993823     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3252365      3.27%     42.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8518290      8.57%     50.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3954669      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        44966462     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99403632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.527391                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.963688                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45447038                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  128                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131711211                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           18296303                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       11159500                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         8678                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17476                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4982697                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        60152                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33126131043                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        993189                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8890434                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6440559                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles         1331                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         74358847                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8719258                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     514533583                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        42553                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2378260                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1803643                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3021080                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    520512922                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1355443672                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       719933051                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        157109541                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    455182688                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        65330169                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         23166023                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               552934348                       # The number of ROB reads
system.switch_cpus3.rob.writes             1011377634                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249975323                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          450454740                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
