
GrzalekV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff78  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  080101c8  080101c8  000111c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080106d0  080106d0  000121d4  2**0
                  CONTENTS
  4 .ARM          00000008  080106d0  080106d0  000116d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080106d8  080106d8  000121d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080106d8  080106d8  000116d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080106dc  080106dc  000116dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080106e0  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  200001d4  080108b4  000121d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004b4  080108b4  000124b4  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000121d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022946  00000000  00000000  0001220a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ae  00000000  00000000  00034b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  00038100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000120d  00000000  00000000  00039810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037dff  00000000  00000000  0003aa1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e838  00000000  00000000  0007281c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015562d  00000000  00000000  00091054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e6681  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007808  00000000  00000000  001e66c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001edecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	080101b0 	.word	0x080101b0

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	080101b0 	.word	0x080101b0

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b97e 	b.w	8000edc <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bfc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000bfe:	460c      	mov	r4, r1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14d      	bne.n	8000ca0 <__udivmoddi4+0xa8>
 8000c04:	428a      	cmp	r2, r1
 8000c06:	460f      	mov	r7, r1
 8000c08:	4684      	mov	ip, r0
 8000c0a:	4696      	mov	lr, r2
 8000c0c:	fab2 f382 	clz	r3, r2
 8000c10:	d960      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c12:	b14b      	cbz	r3, 8000c28 <__udivmoddi4+0x30>
 8000c14:	fa02 fe03 	lsl.w	lr, r2, r3
 8000c18:	f1c3 0220 	rsb	r2, r3, #32
 8000c1c:	409f      	lsls	r7, r3
 8000c1e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000c22:	fa20 f202 	lsr.w	r2, r0, r2
 8000c26:	4317      	orrs	r7, r2
 8000c28:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000c2c:	fa1f f48e 	uxth.w	r4, lr
 8000c30:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c34:	fbb7 f1f6 	udiv	r1, r7, r6
 8000c38:	fb06 7711 	mls	r7, r6, r1, r7
 8000c3c:	fb01 f004 	mul.w	r0, r1, r4
 8000c40:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c44:	4290      	cmp	r0, r2
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c48:	eb1e 0202 	adds.w	r2, lr, r2
 8000c4c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c50:	d202      	bcs.n	8000c58 <__udivmoddi4+0x60>
 8000c52:	4290      	cmp	r0, r2
 8000c54:	f200 812d 	bhi.w	8000eb2 <__udivmoddi4+0x2ba>
 8000c58:	4639      	mov	r1, r7
 8000c5a:	1a12      	subs	r2, r2, r0
 8000c5c:	fa1f fc8c 	uxth.w	ip, ip
 8000c60:	fbb2 f0f6 	udiv	r0, r2, r6
 8000c64:	fb06 2210 	mls	r2, r6, r0, r2
 8000c68:	fb00 f404 	mul.w	r4, r0, r4
 8000c6c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000c70:	4564      	cmp	r4, ip
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c74:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000c78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c7c:	d202      	bcs.n	8000c84 <__udivmoddi4+0x8c>
 8000c7e:	4564      	cmp	r4, ip
 8000c80:	f200 811a 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000c84:	4610      	mov	r0, r2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	ebac 0c04 	sub.w	ip, ip, r4
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b125      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c92:	fa2c f303 	lsr.w	r3, ip, r3
 8000c96:	2200      	movs	r2, #0
 8000c98:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ca0:	428b      	cmp	r3, r1
 8000ca2:	d905      	bls.n	8000cb0 <__udivmoddi4+0xb8>
 8000ca4:	b10d      	cbz	r5, 8000caa <__udivmoddi4+0xb2>
 8000ca6:	e9c5 0100 	strd	r0, r1, [r5]
 8000caa:	2100      	movs	r1, #0
 8000cac:	4608      	mov	r0, r1
 8000cae:	e7f5      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000cb0:	fab3 f183 	clz	r1, r3
 8000cb4:	2900      	cmp	r1, #0
 8000cb6:	d14d      	bne.n	8000d54 <__udivmoddi4+0x15c>
 8000cb8:	42a3      	cmp	r3, r4
 8000cba:	f0c0 80f2 	bcc.w	8000ea2 <__udivmoddi4+0x2aa>
 8000cbe:	4290      	cmp	r0, r2
 8000cc0:	f080 80ef 	bcs.w	8000ea2 <__udivmoddi4+0x2aa>
 8000cc4:	4606      	mov	r6, r0
 8000cc6:	4623      	mov	r3, r4
 8000cc8:	4608      	mov	r0, r1
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e6      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cce:	e9c5 6300 	strd	r6, r3, [r5]
 8000cd2:	e7e3      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	f040 80a2 	bne.w	8000e1e <__udivmoddi4+0x226>
 8000cda:	1a8a      	subs	r2, r1, r2
 8000cdc:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000ce0:	fa1f f68e 	uxth.w	r6, lr
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fbb2 f4f7 	udiv	r4, r2, r7
 8000cea:	fb07 2014 	mls	r0, r7, r4, r2
 8000cee:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000cf2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf6:	fb06 f004 	mul.w	r0, r6, r4
 8000cfa:	4290      	cmp	r0, r2
 8000cfc:	d90f      	bls.n	8000d1e <__udivmoddi4+0x126>
 8000cfe:	eb1e 0202 	adds.w	r2, lr, r2
 8000d02:	f104 38ff 	add.w	r8, r4, #4294967295
 8000d06:	bf2c      	ite	cs
 8000d08:	f04f 0901 	movcs.w	r9, #1
 8000d0c:	f04f 0900 	movcc.w	r9, #0
 8000d10:	4290      	cmp	r0, r2
 8000d12:	d903      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d14:	f1b9 0f00 	cmp.w	r9, #0
 8000d18:	f000 80c8 	beq.w	8000eac <__udivmoddi4+0x2b4>
 8000d1c:	4644      	mov	r4, r8
 8000d1e:	1a12      	subs	r2, r2, r0
 8000d20:	fa1f fc8c 	uxth.w	ip, ip
 8000d24:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d28:	fb07 2210 	mls	r2, r7, r0, r2
 8000d2c:	fb00 f606 	mul.w	r6, r0, r6
 8000d30:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d34:	4566      	cmp	r6, ip
 8000d36:	d908      	bls.n	8000d4a <__udivmoddi4+0x152>
 8000d38:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000d3c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d40:	d202      	bcs.n	8000d48 <__udivmoddi4+0x150>
 8000d42:	4566      	cmp	r6, ip
 8000d44:	f200 80bb 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000d48:	4610      	mov	r0, r2
 8000d4a:	ebac 0c06 	sub.w	ip, ip, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	e79d      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa04 fe01 	lsl.w	lr, r4, r1
 8000d5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d62:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d66:	40f4      	lsrs	r4, r6
 8000d68:	408a      	lsls	r2, r1
 8000d6a:	431f      	orrs	r7, r3
 8000d6c:	ea4e 030c 	orr.w	r3, lr, ip
 8000d70:	fa00 fe01 	lsl.w	lr, r0, r1
 8000d74:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d7c:	fa1f fc87 	uxth.w	ip, r7
 8000d80:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d84:	fb08 4410 	mls	r4, r8, r0, r4
 8000d88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8c:	fb00 f90c 	mul.w	r9, r0, ip
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	d90e      	bls.n	8000db2 <__udivmoddi4+0x1ba>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d9a:	bf2c      	ite	cs
 8000d9c:	f04f 0b01 	movcs.w	fp, #1
 8000da0:	f04f 0b00 	movcc.w	fp, #0
 8000da4:	45a1      	cmp	r9, r4
 8000da6:	d903      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000da8:	f1bb 0f00 	cmp.w	fp, #0
 8000dac:	f000 8093 	beq.w	8000ed6 <__udivmoddi4+0x2de>
 8000db0:	4650      	mov	r0, sl
 8000db2:	eba4 0409 	sub.w	r4, r4, r9
 8000db6:	fa1f f983 	uxth.w	r9, r3
 8000dba:	fbb4 f3f8 	udiv	r3, r4, r8
 8000dbe:	fb08 4413 	mls	r4, r8, r3, r4
 8000dc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dca:	45a4      	cmp	ip, r4
 8000dcc:	d906      	bls.n	8000ddc <__udivmoddi4+0x1e4>
 8000dce:	193c      	adds	r4, r7, r4
 8000dd0:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dd4:	d201      	bcs.n	8000dda <__udivmoddi4+0x1e2>
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d87a      	bhi.n	8000ed0 <__udivmoddi4+0x2d8>
 8000dda:	4643      	mov	r3, r8
 8000ddc:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000de0:	eba4 040c 	sub.w	r4, r4, ip
 8000de4:	fba0 9802 	umull	r9, r8, r0, r2
 8000de8:	4544      	cmp	r4, r8
 8000dea:	46cc      	mov	ip, r9
 8000dec:	4643      	mov	r3, r8
 8000dee:	d302      	bcc.n	8000df6 <__udivmoddi4+0x1fe>
 8000df0:	d106      	bne.n	8000e00 <__udivmoddi4+0x208>
 8000df2:	45ce      	cmp	lr, r9
 8000df4:	d204      	bcs.n	8000e00 <__udivmoddi4+0x208>
 8000df6:	3801      	subs	r0, #1
 8000df8:	ebb9 0c02 	subs.w	ip, r9, r2
 8000dfc:	eb68 0307 	sbc.w	r3, r8, r7
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x222>
 8000e02:	ebbe 020c 	subs.w	r2, lr, ip
 8000e06:	eb64 0403 	sbc.w	r4, r4, r3
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	431e      	orrs	r6, r3
 8000e16:	e9c5 6400 	strd	r6, r4, [r5]
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	e73e      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e1e:	fa02 fe03 	lsl.w	lr, r2, r3
 8000e22:	f1c3 0120 	rsb	r1, r3, #32
 8000e26:	fa04 f203 	lsl.w	r2, r4, r3
 8000e2a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000e2e:	40cc      	lsrs	r4, r1
 8000e30:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e34:	fa20 f101 	lsr.w	r1, r0, r1
 8000e38:	fa1f f68e 	uxth.w	r6, lr
 8000e3c:	fbb4 f0f7 	udiv	r0, r4, r7
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fb07 4410 	mls	r4, r7, r0, r4
 8000e46:	0c11      	lsrs	r1, r2, #16
 8000e48:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000e4c:	fb00 f406 	mul.w	r4, r0, r6
 8000e50:	428c      	cmp	r4, r1
 8000e52:	d90e      	bls.n	8000e72 <__udivmoddi4+0x27a>
 8000e54:	eb1e 0101 	adds.w	r1, lr, r1
 8000e58:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5c:	bf2c      	ite	cs
 8000e5e:	f04f 0901 	movcs.w	r9, #1
 8000e62:	f04f 0900 	movcc.w	r9, #0
 8000e66:	428c      	cmp	r4, r1
 8000e68:	d902      	bls.n	8000e70 <__udivmoddi4+0x278>
 8000e6a:	f1b9 0f00 	cmp.w	r9, #0
 8000e6e:	d02c      	beq.n	8000eca <__udivmoddi4+0x2d2>
 8000e70:	4640      	mov	r0, r8
 8000e72:	1b09      	subs	r1, r1, r4
 8000e74:	b292      	uxth	r2, r2
 8000e76:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e7a:	fb07 1114 	mls	r1, r7, r4, r1
 8000e7e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e82:	fb04 f106 	mul.w	r1, r4, r6
 8000e86:	4291      	cmp	r1, r2
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x2a2>
 8000e8a:	eb1e 0202 	adds.w	r2, lr, r2
 8000e8e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e92:	d201      	bcs.n	8000e98 <__udivmoddi4+0x2a0>
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d815      	bhi.n	8000ec4 <__udivmoddi4+0x2cc>
 8000e98:	4644      	mov	r4, r8
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000ea0:	e721      	b.n	8000ce6 <__udivmoddi4+0xee>
 8000ea2:	1a86      	subs	r6, r0, r2
 8000ea4:	eb64 0303 	sbc.w	r3, r4, r3
 8000ea8:	2001      	movs	r0, #1
 8000eaa:	e70e      	b.n	8000cca <__udivmoddi4+0xd2>
 8000eac:	3c02      	subs	r4, #2
 8000eae:	4472      	add	r2, lr
 8000eb0:	e735      	b.n	8000d1e <__udivmoddi4+0x126>
 8000eb2:	3902      	subs	r1, #2
 8000eb4:	4472      	add	r2, lr
 8000eb6:	e6d0      	b.n	8000c5a <__udivmoddi4+0x62>
 8000eb8:	44f4      	add	ip, lr
 8000eba:	3802      	subs	r0, #2
 8000ebc:	e6e3      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000ebe:	44f4      	add	ip, lr
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e742      	b.n	8000d4a <__udivmoddi4+0x152>
 8000ec4:	3c02      	subs	r4, #2
 8000ec6:	4472      	add	r2, lr
 8000ec8:	e7e7      	b.n	8000e9a <__udivmoddi4+0x2a2>
 8000eca:	3802      	subs	r0, #2
 8000ecc:	4471      	add	r1, lr
 8000ece:	e7d0      	b.n	8000e72 <__udivmoddi4+0x27a>
 8000ed0:	3b02      	subs	r3, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	e782      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	e76a      	b.n	8000db2 <__udivmoddi4+0x1ba>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af04      	add	r7, sp, #16
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 8000eee:	4b0a      	ldr	r3, [pc, #40]	@ (8000f18 <BMP280_Read8+0x38>)
 8000ef0:	6818      	ldr	r0, [r3, #0]
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	b29a      	uxth	r2, r3
 8000ef6:	230a      	movs	r3, #10
 8000ef8:	9302      	str	r3, [sp, #8]
 8000efa:	2301      	movs	r3, #1
 8000efc:	9301      	str	r3, [sp, #4]
 8000efe:	f107 030f 	add.w	r3, r7, #15
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	2301      	movs	r3, #1
 8000f06:	21ec      	movs	r1, #236	@ 0xec
 8000f08:	f002 ff9a 	bl	8003e40 <HAL_I2C_Mem_Read>
  return tmp;
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	200001f0 	.word	0x200001f0

08000f1c <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af04      	add	r7, sp, #16
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8000f26:	4b0d      	ldr	r3, [pc, #52]	@ (8000f5c <BMP280_Read16+0x40>)
 8000f28:	6818      	ldr	r0, [r3, #0]
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	230a      	movs	r3, #10
 8000f30:	9302      	str	r3, [sp, #8]
 8000f32:	2302      	movs	r3, #2
 8000f34:	9301      	str	r3, [sp, #4]
 8000f36:	f107 030c 	add.w	r3, r7, #12
 8000f3a:	9300      	str	r3, [sp, #0]
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	21ec      	movs	r1, #236	@ 0xec
 8000f40:	f002 ff7e 	bl	8003e40 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8000f44:	7b3b      	ldrb	r3, [r7, #12]
 8000f46:	021b      	lsls	r3, r3, #8
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	7b7b      	ldrb	r3, [r7, #13]
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3710      	adds	r7, #16
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	200001f0 	.word	0x200001f0

08000f60 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff ffd5 	bl	8000f1c <BMP280_Read16>
 8000f72:	4603      	mov	r3, r0
 8000f74:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8000f76:	89fb      	ldrh	r3, [r7, #14]
 8000f78:	0a1b      	lsrs	r3, r3, #8
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	b21a      	sxth	r2, r3
 8000f7e:	89fb      	ldrh	r3, [r7, #14]
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	4313      	orrs	r3, r2
 8000f86:	b21b      	sxth	r3, r3
 8000f88:	b29b      	uxth	r3, r3
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af04      	add	r7, sp, #16
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	460a      	mov	r2, r1
 8000f9e:	71fb      	strb	r3, [r7, #7]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8000fa4:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <BMP280_Write8+0x34>)
 8000fa6:	6818      	ldr	r0, [r3, #0]
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	230a      	movs	r3, #10
 8000fae:	9302      	str	r3, [sp, #8]
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	9301      	str	r3, [sp, #4]
 8000fb4:	1dbb      	adds	r3, r7, #6
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	2301      	movs	r3, #1
 8000fba:	21ec      	movs	r1, #236	@ 0xec
 8000fbc:	f002 fe2c 	bl	8003c18 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200001f0 	.word	0x200001f0

08000fcc <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4603      	mov	r3, r0
 8000fdc:	70fb      	strb	r3, [r7, #3]
 8000fde:	460b      	mov	r3, r1
 8000fe0:	70bb      	strb	r3, [r7, #2]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 8000fe6:	4a48      	ldr	r2, [pc, #288]	@ (8001108 <BMP280_Init+0x13c>)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8000fec:	787b      	ldrb	r3, [r7, #1]
 8000fee:	2b03      	cmp	r3, #3
 8000ff0:	d901      	bls.n	8000ff6 <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 8000ff6:	4a45      	ldr	r2, [pc, #276]	@ (800110c <BMP280_Init+0x140>)
 8000ff8:	787b      	ldrb	r3, [r7, #1]
 8000ffa:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8000ffc:	787b      	ldrb	r3, [r7, #1]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d101      	bne.n	8001006 <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 8001002:	2300      	movs	r3, #0
 8001004:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	2b05      	cmp	r3, #5
 800100a:	d901      	bls.n	8001010 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 800100c:	2305      	movs	r3, #5
 800100e:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8001010:	4a3f      	ldr	r2, [pc, #252]	@ (8001110 <BMP280_Init+0x144>)
 8001012:	78fb      	ldrb	r3, [r7, #3]
 8001014:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 8001016:	78bb      	ldrb	r3, [r7, #2]
 8001018:	2b05      	cmp	r3, #5
 800101a:	d901      	bls.n	8001020 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 800101c:	2305      	movs	r3, #5
 800101e:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8001020:	4a3c      	ldr	r2, [pc, #240]	@ (8001114 <BMP280_Init+0x148>)
 8001022:	78bb      	ldrb	r3, [r7, #2]
 8001024:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 8001026:	bf00      	nop
 8001028:	20d0      	movs	r0, #208	@ 0xd0
 800102a:	f7ff ff59 	bl	8000ee0 <BMP280_Read8>
 800102e:	4603      	mov	r3, r0
 8001030:	2b58      	cmp	r3, #88	@ 0x58
 8001032:	d1f9      	bne.n	8001028 <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 8001034:	2088      	movs	r0, #136	@ 0x88
 8001036:	f7ff ff93 	bl	8000f60 <BMP280_Read16LE>
 800103a:	4603      	mov	r3, r0
 800103c:	461a      	mov	r2, r3
 800103e:	4b36      	ldr	r3, [pc, #216]	@ (8001118 <BMP280_Init+0x14c>)
 8001040:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 8001042:	208a      	movs	r0, #138	@ 0x8a
 8001044:	f7ff ff8c 	bl	8000f60 <BMP280_Read16LE>
 8001048:	4603      	mov	r3, r0
 800104a:	b21a      	sxth	r2, r3
 800104c:	4b33      	ldr	r3, [pc, #204]	@ (800111c <BMP280_Init+0x150>)
 800104e:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 8001050:	208c      	movs	r0, #140	@ 0x8c
 8001052:	f7ff ff85 	bl	8000f60 <BMP280_Read16LE>
 8001056:	4603      	mov	r3, r0
 8001058:	b21a      	sxth	r2, r3
 800105a:	4b31      	ldr	r3, [pc, #196]	@ (8001120 <BMP280_Init+0x154>)
 800105c:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 800105e:	208e      	movs	r0, #142	@ 0x8e
 8001060:	f7ff ff7e 	bl	8000f60 <BMP280_Read16LE>
 8001064:	4603      	mov	r3, r0
 8001066:	461a      	mov	r2, r3
 8001068:	4b2e      	ldr	r3, [pc, #184]	@ (8001124 <BMP280_Init+0x158>)
 800106a:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 800106c:	2090      	movs	r0, #144	@ 0x90
 800106e:	f7ff ff77 	bl	8000f60 <BMP280_Read16LE>
 8001072:	4603      	mov	r3, r0
 8001074:	b21a      	sxth	r2, r3
 8001076:	4b2c      	ldr	r3, [pc, #176]	@ (8001128 <BMP280_Init+0x15c>)
 8001078:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 800107a:	2092      	movs	r0, #146	@ 0x92
 800107c:	f7ff ff70 	bl	8000f60 <BMP280_Read16LE>
 8001080:	4603      	mov	r3, r0
 8001082:	b21a      	sxth	r2, r3
 8001084:	4b29      	ldr	r3, [pc, #164]	@ (800112c <BMP280_Init+0x160>)
 8001086:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 8001088:	2094      	movs	r0, #148	@ 0x94
 800108a:	f7ff ff69 	bl	8000f60 <BMP280_Read16LE>
 800108e:	4603      	mov	r3, r0
 8001090:	b21a      	sxth	r2, r3
 8001092:	4b27      	ldr	r3, [pc, #156]	@ (8001130 <BMP280_Init+0x164>)
 8001094:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 8001096:	2096      	movs	r0, #150	@ 0x96
 8001098:	f7ff ff62 	bl	8000f60 <BMP280_Read16LE>
 800109c:	4603      	mov	r3, r0
 800109e:	b21a      	sxth	r2, r3
 80010a0:	4b24      	ldr	r3, [pc, #144]	@ (8001134 <BMP280_Init+0x168>)
 80010a2:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 80010a4:	2098      	movs	r0, #152	@ 0x98
 80010a6:	f7ff ff5b 	bl	8000f60 <BMP280_Read16LE>
 80010aa:	4603      	mov	r3, r0
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	4b22      	ldr	r3, [pc, #136]	@ (8001138 <BMP280_Init+0x16c>)
 80010b0:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 80010b2:	209a      	movs	r0, #154	@ 0x9a
 80010b4:	f7ff ff54 	bl	8000f60 <BMP280_Read16LE>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	4b1f      	ldr	r3, [pc, #124]	@ (800113c <BMP280_Init+0x170>)
 80010be:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 80010c0:	209c      	movs	r0, #156	@ 0x9c
 80010c2:	f7ff ff4d 	bl	8000f60 <BMP280_Read16LE>
 80010c6:	4603      	mov	r3, r0
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001140 <BMP280_Init+0x174>)
 80010cc:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 80010ce:	209e      	movs	r0, #158	@ 0x9e
 80010d0:	f7ff ff46 	bl	8000f60 <BMP280_Read16LE>
 80010d4:	4603      	mov	r3, r0
 80010d6:	b21a      	sxth	r2, r3
 80010d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <BMP280_Init+0x178>)
 80010da:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 80010dc:	78fb      	ldrb	r3, [r7, #3]
 80010de:	015b      	lsls	r3, r3, #5
 80010e0:	b25a      	sxtb	r2, r3
 80010e2:	78bb      	ldrb	r3, [r7, #2]
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	b25b      	sxtb	r3, r3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	b25a      	sxtb	r2, r3
 80010ec:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b25b      	sxtb	r3, r3
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	4619      	mov	r1, r3
 80010f8:	20f4      	movs	r0, #244	@ 0xf4
 80010fa:	f7ff ff4b 	bl	8000f94 <BMP280_Write8>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200001f0 	.word	0x200001f0
 800110c:	200001f6 	.word	0x200001f6
 8001110:	200001f4 	.word	0x200001f4
 8001114:	200001f5 	.word	0x200001f5
 8001118:	2000020c 	.word	0x2000020c
 800111c:	200001f8 	.word	0x200001f8
 8001120:	200001fa 	.word	0x200001fa
 8001124:	2000020e 	.word	0x2000020e
 8001128:	200001fc 	.word	0x200001fc
 800112c:	200001fe 	.word	0x200001fe
 8001130:	20000200 	.word	0x20000200
 8001134:	20000202 	.word	0x20000202
 8001138:	20000204 	.word	0x20000204
 800113c:	20000206 	.word	0x20000206
 8001140:	20000208 	.word	0x20000208
 8001144:	2000020a 	.word	0x2000020a

08001148 <__is_constant_evaluated>:
  // This can be used without checking if the compiler supports the feature.
  // The macro _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED can be used to check if
  // the compiler support is present to make this function work as expected.
  _GLIBCXX_CONSTEXPR inline bool
  __is_constant_evaluated() _GLIBCXX_NOEXCEPT
  {
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    if consteval { return true; } else { return false; }
 800114c:	2300      	movs	r3, #0
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    return __builtin_is_constant_evaluated();
#else
    return false;
#endif
  }
 800114e:	4618      	mov	r0, r3
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <_ZSt21is_constant_evaluatedv>:

  /// Returns true only when called during constant evaluation.
  /// @since C++20
  constexpr inline bool
  is_constant_evaluated() noexcept
  {
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
    if consteval { return true; } else { return false; }
 800115c:	2300      	movs	r3, #0
#else
    return __builtin_is_constant_evaluated();
#endif
  }
 800115e:	4618      	mov	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	4618      	mov	r0, r3
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <_ZNSt11char_traitsIcE6assignERcRKc>:
#if __cpp_lib_three_way_comparison
      using comparison_category = strong_ordering;
#endif

      static _GLIBCXX17_CONSTEXPR void
      assign(char_type& __c1, const char_type& __c2) _GLIBCXX_NOEXCEPT
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
      {
#if __cpp_constexpr_dynamic_alloc
	if (std::__is_constant_evaluated())
 800118a:	f7ff ffdd 	bl	8001148 <__is_constant_evaluated>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d004      	beq.n	800119e <_ZNSt11char_traitsIcE6assignERcRKc+0x1e>
	  std::construct_at(__builtin_addressof(__c1), __c2);
 8001194:	6839      	ldr	r1, [r7, #0]
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f000 fa20 	bl	80015dc <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	else
#endif
	__c1 = __c2;
      }
 800119c:	e003      	b.n	80011a6 <_ZNSt11char_traitsIcE6assignERcRKc+0x26>
	__c1 = __c2;
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	781a      	ldrb	r2, [r3, #0]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	701a      	strb	r2, [r3, #0]
      }
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b082      	sub	sp, #8
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (std::__is_constant_evaluated())
 80011b6:	f7ff ffc7 	bl	8001148 <__is_constant_evaluated>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d004      	beq.n	80011ca <_ZNSt11char_traitsIcE6lengthEPKc+0x1c>
	  return __gnu_cxx::char_traits<char_type>::length(__s);
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f000 fa21 	bl	8001608 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>
 80011c6:	4603      	mov	r3, r0
 80011c8:	e004      	b.n	80011d4 <_ZNSt11char_traitsIcE6lengthEPKc+0x26>
#endif
	return __builtin_strlen(__s);
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff f860 	bl	8000290 <strlen>
 80011d0:	4603      	mov	r3, r0
 80011d2:	bf00      	nop
      }
 80011d4:	4618      	mov	r0, r3
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <_ZNSt11char_traitsIcE4moveEPcPKcj>:
#endif
	return static_cast<const char_type*>(__builtin_memchr(__s, __a, __n));
      }

      static _GLIBCXX20_CONSTEXPR char_type*
      move(char_type* __s1, const char_type* __s2, size_t __n)
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d101      	bne.n	80011f2 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x16>
	  return __s1;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	e012      	b.n	8001218 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 80011f2:	f7ff ffa9 	bl	8001148 <__is_constant_evaluated>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d006      	beq.n	800120a <_ZNSt11char_traitsIcE4moveEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::move(__s1, __s2, __n);
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	68b9      	ldr	r1, [r7, #8]
 8001200:	68f8      	ldr	r0, [r7, #12]
 8001202:	f000 fa21 	bl	8001648 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>
 8001206:	4603      	mov	r3, r0
 8001208:	e006      	b.n	8001218 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#endif
	return static_cast<char_type*>(__builtin_memmove(__s1, __s2, __n));
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	68b9      	ldr	r1, [r7, #8]
 800120e:	68f8      	ldr	r0, [r7, #12]
 8001210:	f00d f935 	bl	800e47e <memmove>
 8001214:	4603      	mov	r3, r0
 8001216:	bf00      	nop
      }
 8001218:	4618      	mov	r0, r3
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <_ZNSt11char_traitsIcE4copyEPcPKcj>:

      static _GLIBCXX20_CONSTEXPR char_type*
      copy(char_type* __s1, const char_type* __s2, size_t __n)
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x16>
	  return __s1;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	e015      	b.n	8001262 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 8001236:	f7ff ff87 	bl	8001148 <__is_constant_evaluated>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d006      	beq.n	800124e <_ZNSt11char_traitsIcE4copyEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::copy(__s1, __s2, __n);
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	68b9      	ldr	r1, [r7, #8]
 8001244:	68f8      	ldr	r0, [r7, #12]
 8001246:	f000 fa37 	bl	80016b8 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
 800124a:	4603      	mov	r3, r0
 800124c:	e009      	b.n	8001262 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#endif
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
 800124e:	68fa      	ldr	r2, [r7, #12]
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	4610      	mov	r0, r2
 8001254:	4619      	mov	r1, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	461a      	mov	r2, r3
 800125a:	f00d fa0c 	bl	800e676 <memcpy>
 800125e:	4603      	mov	r3, r0
 8001260:	bf00      	nop
      }
 8001262:	4618      	mov	r0, r3
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <_ZNSt11char_traitsIcE6assignEPcjc>:

      static _GLIBCXX20_CONSTEXPR char_type*
      assign(char_type* __s, size_t __n, char_type __a)
 800126a:	b580      	push	{r7, lr}
 800126c:	b084      	sub	sp, #16
 800126e:	af00      	add	r7, sp, #0
 8001270:	60f8      	str	r0, [r7, #12]
 8001272:	60b9      	str	r1, [r7, #8]
 8001274:	4613      	mov	r3, r2
 8001276:	71fb      	strb	r3, [r7, #7]
      {
	if (__n == 0)
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <_ZNSt11char_traitsIcE6assignEPcjc+0x18>
	  return __s;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	e014      	b.n	80012ac <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 8001282:	f7ff ff61 	bl	8001148 <__is_constant_evaluated>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d007      	beq.n	800129c <_ZNSt11char_traitsIcE6assignEPcjc+0x32>
	  return __gnu_cxx::char_traits<char_type>::assign(__s, __n, __a);
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	461a      	mov	r2, r3
 8001290:	68b9      	ldr	r1, [r7, #8]
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	f000 fa42 	bl	800171c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>
 8001298:	4603      	mov	r3, r0
 800129a:	e007      	b.n	80012ac <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#endif
	return static_cast<char_type*>(__builtin_memset(__s, __a, __n));
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	68ba      	ldr	r2, [r7, #8]
 80012a0:	4619      	mov	r1, r3
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f00d f905 	bl	800e4b2 <memset>
 80012a8:	4603      	mov	r3, r0
 80012aa:	bf00      	nop
      }
 80012ac:	4618      	mov	r0, r3
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <_ZNSt7__cxx119to_stringEm>:
  inline string
  to_string(unsigned long __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_LONG__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 80012b4:	b590      	push	{r4, r7, lr}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
    string __str(__detail::__to_chars_len(__val), '\0');
 80012be:	210a      	movs	r1, #10
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	f000 fb20 	bl	8001906 <_ZNSt8__detail14__to_chars_lenImEEjT_i>
 80012c6:	4604      	mov	r4, r0
 80012c8:	f107 030c 	add.w	r3, r7, #12
 80012cc:	4618      	mov	r0, r3
 80012ce:	f00c fa12 	bl	800d6f6 <_ZNSaIcEC1Ev>
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	2200      	movs	r2, #0
 80012d8:	4621      	mov	r1, r4
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f000 fa66 	bl	80017ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	4618      	mov	r0, r3
 80012e6:	f00c fa08 	bl	800d6fa <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[0], __str.size(), __val);
 80012ea:	2100      	movs	r1, #0
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f000 fa8a 	bl	8001806 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80012f2:	4604      	mov	r4, r0
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f000 fafa 	bl	80018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80012fa:	4603      	mov	r3, r0
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	4619      	mov	r1, r3
 8001300:	4620      	mov	r0, r4
 8001302:	f000 fb3f 	bl	8001984 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>
    return __str;
 8001306:	bf00      	nop
  }
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	bd90      	pop	{r4, r7, pc}

08001310 <_ZN3PIDC1Eddddddd>:
    return value;
}

class PID {
public:
    PID(double dt, double max, double min, double Kp, double Ki, double Kd, double Tf) :
 8001310:	b5b0      	push	{r4, r5, r7, lr}
 8001312:	b090      	sub	sp, #64	@ 0x40
 8001314:	af00      	add	r7, sp, #0
 8001316:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001318:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800131c:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001320:	ed87 2b08 	vstr	d2, [r7, #32]
 8001324:	ed87 3b06 	vstr	d3, [r7, #24]
 8001328:	ed87 4b04 	vstr	d4, [r7, #16]
 800132c:	ed87 5b02 	vstr	d5, [r7, #8]
 8001330:	ed87 6b00 	vstr	d6, [r7]
        _dt(dt), _max(max), _min(min), _Kp(Kp), _Ki(Ki), _Kd(Kd), _Tf(Tf), _pre_error(0), _integral(0)
 8001334:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001336:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800133a:	e9c1 2300 	strd	r2, r3, [r1]
 800133e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001340:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001344:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001348:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800134a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800134e:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001352:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001354:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001358:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800135c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800135e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001362:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8001366:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001368:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800136c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
 8001370:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001372:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001376:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 800137a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800137c:	f04f 0200 	mov.w	r2, #0
 8001380:	f04f 0300 	mov.w	r3, #0
 8001384:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 8001388:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800138a:	f04f 0200 	mov.w	r2, #0
 800138e:	f04f 0300 	mov.w	r3, #0
 8001392:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    {
    	_Tt = _Kp / _Ki;
 8001396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001398:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800139c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800139e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80013a2:	f7ff fa63 	bl	800086c <__aeabi_ddiv>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013ac:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        alpha = _Tf / (_Tf + _dt);
 80013b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013b2:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80013b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013b8:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 80013bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c2:	f7fe ff73 	bl	80002ac <__adddf3>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4620      	mov	r0, r4
 80013cc:	4629      	mov	r1, r5
 80013ce:	f7ff fa4d 	bl	800086c <__aeabi_ddiv>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013d8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        pre_D = 0;
 80013dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	f04f 0300 	mov.w	r3, #0
 80013e6:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        es = 0;
 80013ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013ec:	f04f 0200 	mov.w	r2, #0
 80013f0:	f04f 0300 	mov.w	r3, #0
 80013f4:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    }
 80013f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013fa:	4618      	mov	r0, r3
 80013fc:	3740      	adds	r7, #64	@ 0x40
 80013fe:	46bd      	mov	sp, r7
 8001400:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001404 <HAL_UART_RxCpltCallback>:
uint8_t rx_byte;              // Tu wpada 1 znak
char rx_buffer[RX_BUFFER_SIZE]; // Tu zbieramy napis
uint8_t rx_index = 0;         // Licznik pozycji w buforze

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a1c      	ldr	r2, [pc, #112]	@ (8001484 <HAL_UART_RxCpltCallback+0x80>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d132      	bne.n	800147c <HAL_UART_RxCpltCallback+0x78>

        if (rx_byte == '\n' || rx_byte == '\r') {
 8001416:	4b1c      	ldr	r3, [pc, #112]	@ (8001488 <HAL_UART_RxCpltCallback+0x84>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b0a      	cmp	r3, #10
 800141c:	d003      	beq.n	8001426 <HAL_UART_RxCpltCallback+0x22>
 800141e:	4b1a      	ldr	r3, [pc, #104]	@ (8001488 <HAL_UART_RxCpltCallback+0x84>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b0d      	cmp	r3, #13
 8001424:	d116      	bne.n	8001454 <HAL_UART_RxCpltCallback+0x50>

            rx_buffer[rx_index] = '\0';
 8001426:	4b19      	ldr	r3, [pc, #100]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	4b18      	ldr	r3, [pc, #96]	@ (8001490 <HAL_UART_RxCpltCallback+0x8c>)
 800142e:	2100      	movs	r1, #0
 8001430:	5499      	strb	r1, [r3, r2]

            if (rx_index > 0) {
 8001432:	4b16      	ldr	r3, [pc, #88]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d008      	beq.n	800144c <HAL_UART_RxCpltCallback+0x48>
                Rn.received_number = std::atoi(rx_buffer);
 800143a:	4815      	ldr	r0, [pc, #84]	@ (8001490 <HAL_UART_RxCpltCallback+0x8c>)
 800143c:	f00c f979 	bl	800d732 <atoi>
 8001440:	4603      	mov	r3, r0
 8001442:	4a14      	ldr	r2, [pc, #80]	@ (8001494 <HAL_UART_RxCpltCallback+0x90>)
 8001444:	6013      	str	r3, [r2, #0]
                Rn.new_number_ready = true;
 8001446:	4b13      	ldr	r3, [pc, #76]	@ (8001494 <HAL_UART_RxCpltCallback+0x90>)
 8001448:	2201      	movs	r2, #1
 800144a:	711a      	strb	r2, [r3, #4]
            }

            rx_index = 0;
 800144c:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]
 8001452:	e00e      	b.n	8001472 <HAL_UART_RxCpltCallback+0x6e>
           // memset(rx_buffer, 0, RX_BUFFER_SIZE);


        } else {
            if (rx_index < RX_BUFFER_SIZE - 1) {
 8001454:	4b0d      	ldr	r3, [pc, #52]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b08      	cmp	r3, #8
 800145a:	d80a      	bhi.n	8001472 <HAL_UART_RxCpltCallback+0x6e>
                rx_buffer[rx_index++] = (char)rx_byte;
 800145c:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <HAL_UART_RxCpltCallback+0x84>)
 800145e:	7819      	ldrb	r1, [r3, #0]
 8001460:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	1c5a      	adds	r2, r3, #1
 8001466:	b2d0      	uxtb	r0, r2
 8001468:	4a08      	ldr	r2, [pc, #32]	@ (800148c <HAL_UART_RxCpltCallback+0x88>)
 800146a:	7010      	strb	r0, [r2, #0]
 800146c:	461a      	mov	r2, r3
 800146e:	4b08      	ldr	r3, [pc, #32]	@ (8001490 <HAL_UART_RxCpltCallback+0x8c>)
 8001470:	5499      	strb	r1, [r3, r2]
            }
        }

        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001472:	2201      	movs	r2, #1
 8001474:	4904      	ldr	r1, [pc, #16]	@ (8001488 <HAL_UART_RxCpltCallback+0x84>)
 8001476:	4808      	ldr	r0, [pc, #32]	@ (8001498 <HAL_UART_RxCpltCallback+0x94>)
 8001478:	f00a f9ec 	bl	800b854 <HAL_UART_Receive_IT>
    }
}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40004800 	.word	0x40004800
 8001488:	20000218 	.word	0x20000218
 800148c:	20000226 	.word	0x20000226
 8001490:	2000021c 	.word	0x2000021c
 8001494:	20000210 	.word	0x20000210
 8001498:	200002c8 	.word	0x200002c8

0800149c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
      length() const _GLIBCXX_NOEXCEPT
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	4618      	mov	r0, r3
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	0000      	movs	r0, r0
	...

080014b8 <app_main>:
constexpr float Kd = 30;
constexpr float Tf = 0.05;

// =========================================================================
void app_main(void)
{
 80014b8:	b590      	push	{r4, r7, lr}
 80014ba:	b0ad      	sub	sp, #180	@ 0xb4
 80014bc:	af00      	add	r7, sp, #0
	// nasluchiwanie com start
	HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 80014be:	2201      	movs	r2, #1
 80014c0:	4941      	ldr	r1, [pc, #260]	@ (80015c8 <app_main+0x110>)
 80014c2:	4842      	ldr	r0, [pc, #264]	@ (80015cc <app_main+0x114>)
 80014c4:	f00a f9c6 	bl	800b854 <HAL_UART_Receive_IT>
	BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 80014c8:	2301      	movs	r3, #1
 80014ca:	2203      	movs	r2, #3
 80014cc:	2101      	movs	r1, #1
 80014ce:	4840      	ldr	r0, [pc, #256]	@ (80015d0 <app_main+0x118>)
 80014d0:	f7ff fd7c 	bl	8000fcc <BMP280_Init>

	PID pid(dt,max_pwm,min_pwm,Kp,Ki,Kd,Tf);
 80014d4:	f107 0318 	add.w	r3, r7, #24
 80014d8:	ed9f 6b2f 	vldr	d6, [pc, #188]	@ 8001598 <app_main+0xe0>
 80014dc:	ed9f 5b30 	vldr	d5, [pc, #192]	@ 80015a0 <app_main+0xe8>
 80014e0:	ed9f 4b31 	vldr	d4, [pc, #196]	@ 80015a8 <app_main+0xf0>
 80014e4:	ed9f 3b32 	vldr	d3, [pc, #200]	@ 80015b0 <app_main+0xf8>
 80014e8:	ed9f 2b33 	vldr	d2, [pc, #204]	@ 80015b8 <app_main+0x100>
 80014ec:	ed9f 1b34 	vldr	d1, [pc, #208]	@ 80015c0 <app_main+0x108>
 80014f0:	ed9f 0b2d 	vldr	d0, [pc, #180]	@ 80015a8 <app_main+0xf0>
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff0b 	bl	8001310 <_ZN3PIDC1Eddddddd>
	float yr = 25;
 80014fa:	4b36      	ldr	r3, [pc, #216]	@ (80015d4 <app_main+0x11c>)
 80014fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	uint16_t u = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
	uint16_t lu = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
	float lt = 0;
 800150c:	f04f 0300 	mov.w	r3, #0
 8001510:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	uint32_t time_stemp = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	uint32_t last_time = 0 ;
 800151a:	2300      	movs	r3, #0
 800151c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
//			std::string msg = "u:{"+ std::to_string(int(u)) + "},t:{" + std::to_string(int(temperature)) + "}";
//			HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(), msg.length(), 100);
//
//		}

		if(time_stemp >= last_time + 1000)
 8001520:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001524:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001528:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800152c:	429a      	cmp	r2, r3
 800152e:	d32a      	bcc.n	8001586 <app_main+0xce>
		{
			std::string msg = "time:" + std::to_string(time_stemp);
 8001530:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001534:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff febb 	bl	80012b4 <_ZNSt7__cxx119to_stringEm>
 800153e:	463b      	mov	r3, r7
 8001540:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8001544:	4924      	ldr	r1, [pc, #144]	@ (80015d8 <app_main+0x120>)
 8001546:	4618      	mov	r0, r3
 8001548:	f000 fa72 	bl	8001a30 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 800154c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001550:	4618      	mov	r0, r3
 8001552:	f000 f948 	bl	80017e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
			HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(), msg.length(), 100);
 8001556:	463b      	mov	r3, r7
 8001558:	4618      	mov	r0, r3
 800155a:	f000 f90f 	bl	800177c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800155e:	4604      	mov	r4, r0
 8001560:	463b      	mov	r3, r7
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ff9a 	bl	800149c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001568:	4603      	mov	r3, r0
 800156a:	b29a      	uxth	r2, r3
 800156c:	2364      	movs	r3, #100	@ 0x64
 800156e:	4621      	mov	r1, r4
 8001570:	4816      	ldr	r0, [pc, #88]	@ (80015cc <app_main+0x114>)
 8001572:	f00a f8d1 	bl	800b718 <HAL_UART_Transmit>
			last_time = time_stemp;
 8001576:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800157a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
 800157e:	463b      	mov	r3, r7
 8001580:	4618      	mov	r0, r3
 8001582:	f000 f930 	bl	80017e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

		time_stemp += dt_sleep;
 8001586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800158a:	3364      	adds	r3, #100	@ 0x64
 800158c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		HAL_Delay(dt_sleep);
 8001590:	2064      	movs	r0, #100	@ 0x64
 8001592:	f001 fee1 	bl	8003358 <HAL_Delay>
	}
 8001596:	e7c3      	b.n	8001520 <app_main+0x68>
 8001598:	a0000000 	.word	0xa0000000
 800159c:	3fa99999 	.word	0x3fa99999
 80015a0:	00000000 	.word	0x00000000
 80015a4:	403e0000 	.word	0x403e0000
 80015a8:	a0000000 	.word	0xa0000000
 80015ac:	3fb99999 	.word	0x3fb99999
 80015b0:	00000000 	.word	0x00000000
 80015b4:	40590000 	.word	0x40590000
	...
 80015c4:	408f4000 	.word	0x408f4000
 80015c8:	20000218 	.word	0x20000218
 80015cc:	200002c8 	.word	0x200002c8
 80015d0:	20000228 	.word	0x20000228
 80015d4:	41c80000 	.word	0x41c80000
 80015d8:	080101c8 	.word	0x080101c8

080015dc <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>:
    }

#if __cplusplus >= 202002L
  template<typename _Tp, typename... _Args>
    constexpr auto
    construct_at(_Tp* __location, _Args&&... __args)
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
    noexcept(noexcept(::new((void*)0) _Tp(std::declval<_Args>()...)))
    -> decltype(::new((void*)0) _Tp(std::declval<_Args>()...))
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4619      	mov	r1, r3
 80015ea:	2001      	movs	r0, #1
 80015ec:	f7ff fdbc 	bl	8001168 <_ZnwjPv>
 80015f0:	4604      	mov	r4, r0
 80015f2:	6838      	ldr	r0, [r7, #0]
 80015f4:	f000 fa34 	bl	8001a60 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 80015f8:	4603      	mov	r3, r0
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	7023      	strb	r3, [r4, #0]
 80015fe:	4623      	mov	r3, r4
 8001600:	4618      	mov	r0, r3
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	bd90      	pop	{r4, r7, pc}

08001608 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>:
    char_traits<_CharT>::
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
      std::size_t __i = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 8001614:	e002      	b.n	800161c <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0x14>
        ++__i;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	3301      	adds	r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	4413      	add	r3, r2
 8001622:	2200      	movs	r2, #0
 8001624:	72fa      	strb	r2, [r7, #11]
 8001626:	f107 020b 	add.w	r2, r7, #11
 800162a:	4611      	mov	r1, r2
 800162c:	4618      	mov	r0, r3
 800162e:	f000 fa22 	bl	8001a76 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>
 8001632:	4603      	mov	r3, r0
 8001634:	f083 0301 	eor.w	r3, r3, #1
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b00      	cmp	r3, #0
 800163c:	d1eb      	bne.n	8001616 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0xe>
      return __i;
 800163e:	68fb      	ldr	r3, [r7, #12]
    }
 8001640:	4618      	mov	r0, r3
 8001642:	3710      	adds	r7, #16
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>:
    char_traits<_CharT>::
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x16>
	return __s1;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	e028      	b.n	80016b0 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      if (std::__is_constant_evaluated())
 800165e:	f7ff fd73 	bl	8001148 <__is_constant_evaluated>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d01d      	beq.n	80016a4 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x5c>
	  if (__s1 == __s2) // unlikely, but saves a lot of work
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	429a      	cmp	r2, r3
 800166e:	d101      	bne.n	8001674 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x2c>
	    return __s1;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	e01d      	b.n	80016b0 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
	  char_type* __tmp = new char_type[__n];
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4618      	mov	r0, r3
 8001678:	f00c f83b 	bl	800d6f2 <_Znaj>
 800167c:	4603      	mov	r3, r0
 800167e:	617b      	str	r3, [r7, #20]
	  copy(__tmp, __s2, __n);
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	68b9      	ldr	r1, [r7, #8]
 8001684:	6978      	ldr	r0, [r7, #20]
 8001686:	f000 f817 	bl	80016b8 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  copy(__s1, __tmp, __n);
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	6979      	ldr	r1, [r7, #20]
 800168e:	68f8      	ldr	r0, [r7, #12]
 8001690:	f000 f812 	bl	80016b8 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  delete[] __tmp;
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d002      	beq.n	80016a0 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x58>
 800169a:	6978      	ldr	r0, [r7, #20]
 800169c:	f00c f816 	bl	800d6cc <_ZdaPv>
	  return __s1;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	e005      	b.n	80016b0 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      __builtin_memmove(__s1, __s2, __n * sizeof(char_type));
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	68b9      	ldr	r1, [r7, #8]
 80016a8:	68f8      	ldr	r0, [r7, #12]
 80016aa:	f00c fee8 	bl	800e47e <memmove>
      return __s1;
 80016ae:	68fb      	ldr	r3, [r7, #12]
    }
 80016b0:	4618      	mov	r0, r3
 80016b2:	3718      	adds	r7, #24
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>:
    char_traits<_CharT>::
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d101      	bne.n	80016ce <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x16>
	return __s1;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	e022      	b.n	8001714 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      if (std::__is_constant_evaluated())
 80016ce:	f7ff fd3b 	bl	8001148 <__is_constant_evaluated>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d014      	beq.n	8001702 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x4a>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]
 80016dc:	e00b      	b.n	80016f6 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x3e>
	    std::construct_at(__s1 + __i, __s2[__i]);
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	18d0      	adds	r0, r2, r3
 80016e4:	68ba      	ldr	r2, [r7, #8]
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	4413      	add	r3, r2
 80016ea:	4619      	mov	r1, r3
 80016ec:	f7ff ff76 	bl	80015dc <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	3301      	adds	r3, #1
 80016f4:	617b      	str	r3, [r7, #20]
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d3ef      	bcc.n	80016de <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x26>
	  return __s1;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	e008      	b.n	8001714 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      __builtin_memcpy(__s1, __s2, __n * sizeof(char_type));
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	4610      	mov	r0, r2
 8001708:	4619      	mov	r1, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	461a      	mov	r2, r3
 800170e:	f00c ffb2 	bl	800e676 <memcpy>
      return __s1;
 8001712:	68fb      	ldr	r3, [r7, #12]
    }
 8001714:	4618      	mov	r0, r3
 8001716:	3718      	adds	r7, #24
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>:
    char_traits<_CharT>::
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	4613      	mov	r3, r2
 8001728:	71fb      	strb	r3, [r7, #7]
      if (std::__is_constant_evaluated())
 800172a:	f7ff fd0d 	bl	8001148 <__is_constant_evaluated>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d013      	beq.n	800175c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x40>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	e00a      	b.n	8001750 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x34>
	    std::construct_at(__s + __i, __a);
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	4413      	add	r3, r2
 8001740:	1dfa      	adds	r2, r7, #7
 8001742:	4611      	mov	r1, r2
 8001744:	4618      	mov	r0, r3
 8001746:	f000 f9aa 	bl	8001a9e <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	3301      	adds	r3, #1
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	429a      	cmp	r2, r3
 8001756:	d3f0      	bcc.n	800173a <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x1e>
	  return __s;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	e00b      	b.n	8001774 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x58>
	  if (__n)
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d007      	beq.n	8001772 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x56>
	      __builtin_memcpy(&__c, __builtin_addressof(__a), 1);
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	74fb      	strb	r3, [r7, #19]
	      __builtin_memset(__s, __c, __n);
 8001766:	7cfb      	ldrb	r3, [r7, #19]
 8001768:	68ba      	ldr	r2, [r7, #8]
 800176a:	4619      	mov	r1, r3
 800176c:	68f8      	ldr	r0, [r7, #12]
 800176e:	f00c fea0 	bl	800e4b2 <memset>
      return __s;
 8001772:	68fb      	ldr	r3, [r7, #12]
    }
 8001774:	4618      	mov	r0, r3
 8001776:	3718      	adds	r7, #24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
      c_str() const _GLIBCXX_NOEXCEPT
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
      { return _M_data(); }
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f000 f9a0 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800178a:	4603      	mov	r3, r0
 800178c:	4618      	mov	r0, r3
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>:
      struct _Alloc_hider : allocator_type // TODO check __is_final
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f00b ffac 	bl	800d6fa <_ZNSaIcED1Ev>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4618      	mov	r0, r3
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>:
      basic_string(size_type __n, _CharT __c, const _Alloc& __a = _Alloc())
 80017ac:	b590      	push	{r4, r7, lr}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	603b      	str	r3, [r7, #0]
 80017b8:	4613      	mov	r3, r2
 80017ba:	71fb      	strb	r3, [r7, #7]
      : _M_dataplus(_M_local_data(), __a)
 80017bc:	68fc      	ldr	r4, [r7, #12]
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f000 f98f 	bl	8001ae2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80017c4:	4603      	mov	r3, r0
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	4619      	mov	r1, r3
 80017ca:	4620      	mov	r0, r4
 80017cc:	f000 f997 	bl	8001afe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
      { _M_construct(__n, __c); }
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	461a      	mov	r2, r3
 80017d4:	68b9      	ldr	r1, [r7, #8]
 80017d6:	68f8      	ldr	r0, [r7, #12]
 80017d8:	f000 f9a3 	bl	8001b22 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	4618      	mov	r0, r3
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd90      	pop	{r4, r7, pc}

080017e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
      ~basic_string()
 80017e6:	b580      	push	{r7, lr}
 80017e8:	b082      	sub	sp, #8
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
      { _M_dispose(); }
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 f9e1 	bl	8001bb6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff ffcc 	bl	8001794 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
      operator[](size_type __pos)
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
 800180e:	6039      	str	r1, [r7, #0]
	__glibcxx_assert(__pos <= size());
 8001810:	f7ff fc9a 	bl	8001148 <__is_constant_evaluated>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d008      	beq.n	800182c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f000 f867 	bl	80018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001820:	4602      	mov	r2, r0
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	4293      	cmp	r3, r2
 8001826:	d901      	bls.n	800182c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 8001828:	2301      	movs	r3, #1
 800182a:	e000      	b.n	800182e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x28>
 800182c:	2300      	movs	r3, #0
 800182e:	2b00      	cmp	r3, #0
	return _M_data()[__pos];
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 f94a 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001836:	4602      	mov	r2, r0
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	4413      	add	r3, r2
      }
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}

08001844 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
      basic_string(basic_string&& __str) noexcept
 8001844:	b5b0      	push	{r4, r5, r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
      : _M_dataplus(_M_local_data(), std::move(__str._M_get_allocator()))
 800184e:	687c      	ldr	r4, [r7, #4]
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f000 f946 	bl	8001ae2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001856:	4605      	mov	r5, r0
 8001858:	6838      	ldr	r0, [r7, #0]
 800185a:	f000 f9c3 	bl	8001be4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 800185e:	4603      	mov	r3, r0
 8001860:	4618      	mov	r0, r3
 8001862:	f000 f9ca 	bl	8001bfa <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 8001866:	4603      	mov	r3, r0
 8001868:	461a      	mov	r2, r3
 800186a:	4629      	mov	r1, r5
 800186c:	4620      	mov	r0, r4
 800186e:	f000 f9cf 	bl	8001c10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>
	if (__str._M_is_local())
 8001872:	6838      	ldr	r0, [r7, #0]
 8001874:	f000 f9e2 	bl	8001c3c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d010      	beq.n	80018a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x5c>
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f103 0408 	add.w	r4, r3, #8
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	f103 0508 	add.w	r5, r3, #8
			      __str.length() + 1);
 800188a:	6838      	ldr	r0, [r7, #0]
 800188c:	f7ff fe06 	bl	800149c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8001890:	4603      	mov	r3, r0
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 8001892:	3301      	adds	r3, #1
 8001894:	461a      	mov	r2, r3
 8001896:	4629      	mov	r1, r5
 8001898:	4620      	mov	r0, r4
 800189a:	f7ff fcc1 	bl	8001220 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 800189e:	e00d      	b.n	80018bc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x78>
	    _M_data(__str._M_data());
 80018a0:	6838      	ldr	r0, [r7, #0]
 80018a2:	f000 f912 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4619      	mov	r1, r3
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 f9e3 	bl	8001c76 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__str._M_allocated_capacity);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	4619      	mov	r1, r3
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 f9eb 	bl	8001c92 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
	_M_length(__str.length());
 80018bc:	6838      	ldr	r0, [r7, #0]
 80018be:	f7ff fded 	bl	800149c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80018c2:	4603      	mov	r3, r0
 80018c4:	4619      	mov	r1, r3
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 f9f1 	bl	8001cae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	__str._M_data(__str._M_local_data());
 80018cc:	6838      	ldr	r0, [r7, #0]
 80018ce:	f000 f908 	bl	8001ae2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80018d2:	4603      	mov	r3, r0
 80018d4:	4619      	mov	r1, r3
 80018d6:	6838      	ldr	r0, [r7, #0]
 80018d8:	f000 f9cd 	bl	8001c76 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	__str._M_set_length(0);
 80018dc:	2100      	movs	r1, #0
 80018de:	6838      	ldr	r0, [r7, #0]
 80018e0:	f000 f9f3 	bl	8001cca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bdb0      	pop	{r4, r5, r7, pc}

080018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 80018ee:	b480      	push	{r7}
 80018f0:	b083      	sub	sp, #12
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	4618      	mov	r0, r3
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr

08001906 <_ZNSt8__detail14__to_chars_lenImEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8001906:	b480      	push	{r7}
 8001908:	b087      	sub	sp, #28
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
 800190e:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 8001910:	2301      	movs	r3, #1
 8001912:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	fb03 f303 	mul.w	r3, r3, r3
 800191a:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	fb02 f303 	mul.w	r3, r2, r3
 8001924:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	fb02 f303 	mul.w	r3, r2, r3
 800192e:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	429a      	cmp	r2, r3
 8001936:	d201      	bcs.n	800193c <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x36>
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	e01d      	b.n	8001978 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	429a      	cmp	r2, r3
 8001942:	d202      	bcs.n	800194a <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x44>
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	3301      	adds	r3, #1
 8001948:	e016      	b.n	8001978 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	429a      	cmp	r2, r3
 8001950:	d202      	bcs.n	8001958 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x52>
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3302      	adds	r3, #2
 8001956:	e00f      	b.n	8001978 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	429a      	cmp	r2, r3
 800195e:	d202      	bcs.n	8001966 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x60>
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	3303      	adds	r3, #3
 8001964:	e008      	b.n	8001978 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  __value /= __b4;
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	fbb2 f3f3 	udiv	r3, r2, r3
 800196e:	607b      	str	r3, [r7, #4]
	  __n += 4;
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	3304      	adds	r3, #4
 8001974:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8001976:	e7db      	b.n	8001930 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x2a>
	}
    }
 8001978:	4618      	mov	r0, r3
 800197a:	371c      	adds	r7, #28
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8001984:	b480      	push	{r7}
 8001986:	b089      	sub	sp, #36	@ 0x24
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	3b01      	subs	r3, #1
 8001994:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8001996:	e024      	b.n	80019e2 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	4b23      	ldr	r3, [pc, #140]	@ (8001a28 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa4>)
 800199c:	fba3 1302 	umull	r1, r3, r3, r2
 80019a0:	095b      	lsrs	r3, r3, #5
 80019a2:	2164      	movs	r1, #100	@ 0x64
 80019a4:	fb01 f303 	mul.w	r3, r1, r3
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a28 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa4>)
 80019b2:	fba2 2303 	umull	r2, r3, r2, r3
 80019b6:	095b      	lsrs	r3, r3, #5
 80019b8:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	1c5a      	adds	r2, r3, #1
 80019be:	68f9      	ldr	r1, [r7, #12]
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	440b      	add	r3, r1
 80019c4:	4919      	ldr	r1, [pc, #100]	@ (8001a2c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 80019c6:	5c8a      	ldrb	r2, [r1, r2]
 80019c8:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	68fa      	ldr	r2, [r7, #12]
 80019d0:	4413      	add	r3, r2
 80019d2:	4916      	ldr	r1, [pc, #88]	@ (8001a2c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	440a      	add	r2, r1
 80019d8:	7812      	ldrb	r2, [r2, #0]
 80019da:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	3b02      	subs	r3, #2
 80019e0:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b63      	cmp	r3, #99	@ 0x63
 80019e6:	d8d7      	bhi.n	8001998 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x14>
	}
      if (__val >= 10)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b09      	cmp	r3, #9
 80019ec:	d910      	bls.n	8001a10 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	1c5a      	adds	r2, r3, #1
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	3301      	adds	r3, #1
 80019fc:	490b      	ldr	r1, [pc, #44]	@ (8001a2c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 80019fe:	5c8a      	ldrb	r2, [r1, r2]
 8001a00:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 8001a02:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	4413      	add	r3, r2
 8001a08:	781a      	ldrb	r2, [r3, #0]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 8001a0e:	e005      	b.n	8001a1c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	3330      	adds	r3, #48	@ 0x30
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	701a      	strb	r2, [r3, #0]
    }
 8001a1c:	bf00      	nop
 8001a1e:	3724      	adds	r7, #36	@ 0x24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	51eb851f 	.word	0x51eb851f
 8001a2c:	08010254 	.word	0x08010254

08001a30 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>:
    operator+(const _CharT* __lhs,
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
    { return std::move(__rhs.insert(0, __lhs)); }
 8001a3c:	68ba      	ldr	r2, [r7, #8]
 8001a3e:	2100      	movs	r1, #0
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f000 f95d 	bl	8001d00 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>
 8001a46:	4603      	mov	r3, r0
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 f96f 	bl	8001d2c <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	4619      	mov	r1, r3
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	f7ff fef6 	bl	8001844 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8001a58:	68f8      	ldr	r0, [r7, #12]
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr

08001a76 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>:
      eq(const char_type& __c1, const char_type& __c2)
 8001a76:	b480      	push	{r7}
 8001a78:	b083      	sub	sp, #12
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
 8001a7e:	6039      	str	r1, [r7, #0]
      { return __c1 == __c2; }
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	781a      	ldrb	r2, [r3, #0]
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	bf0c      	ite	eq
 8001a8c:	2301      	moveq	r3, #1
 8001a8e:	2300      	movne	r3, #0
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	4618      	mov	r0, r3
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>:
    construct_at(_Tp* __location, _Args&&... __args)
 8001a9e:	b590      	push	{r4, r7, lr}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
 8001aa6:	6039      	str	r1, [r7, #0]
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4619      	mov	r1, r3
 8001aac:	2001      	movs	r0, #1
 8001aae:	f7ff fb5b 	bl	8001168 <_ZnwjPv>
 8001ab2:	4604      	mov	r4, r0
 8001ab4:	6838      	ldr	r0, [r7, #0]
 8001ab6:	f000 f944 	bl	8001d42 <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>
 8001aba:	4603      	mov	r3, r0
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	7023      	strb	r3, [r4, #0]
 8001ac0:	4623      	mov	r3, r4
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd90      	pop	{r4, r7, pc}

08001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
      _M_data() const
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
      { return _M_dataplus._M_p; }
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data()
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	3308      	adds	r3, #8
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 f932 	bl	8001d58 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>
 8001af4:	4603      	mov	r3, r0
      }
 8001af6:	4618      	mov	r0, r3
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
	_Alloc_hider(pointer __dat, const _Alloc& __a)
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b084      	sub	sp, #16
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	60f8      	str	r0, [r7, #12]
 8001b06:	60b9      	str	r1, [r7, #8]
 8001b08:	607a      	str	r2, [r7, #4]
	: allocator_type(__a), _M_p(__dat) { }
 8001b0a:	6879      	ldr	r1, [r7, #4]
 8001b0c:	68f8      	ldr	r0, [r7, #12]
 8001b0e:	f00b fdf3 	bl	800d6f8 <_ZNSaIcEC1ERKS_>
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	68ba      	ldr	r2, [r7, #8]
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    void
    basic_string<_CharT, _Traits, _Alloc>::
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b086      	sub	sp, #24
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	60f8      	str	r0, [r7, #12]
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	71fb      	strb	r3, [r7, #7]
    _M_construct(size_type __n, _CharT __c)
    {
      if (__n > size_type(_S_local_capacity))
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	2b0f      	cmp	r3, #15
 8001b34:	d911      	bls.n	8001b5a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x38>
	{
	  _M_data(_M_create(__n, size_type(0)));
 8001b36:	f107 0308 	add.w	r3, r7, #8
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	68f8      	ldr	r0, [r7, #12]
 8001b40:	f000 f916 	bl	8001d70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4619      	mov	r1, r3
 8001b48:	68f8      	ldr	r0, [r7, #12]
 8001b4a:	f000 f894 	bl	8001c76 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	  _M_capacity(__n);
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	4619      	mov	r1, r3
 8001b52:	68f8      	ldr	r0, [r7, #12]
 8001b54:	f000 f89d 	bl	8001c92 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 8001b58:	e019      	b.n	8001b8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x6c>
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	617b      	str	r3, [r7, #20]
	if (std::is_constant_evaluated())
 8001b5e:	f7ff fafb 	bl	8001158 <_ZSt21is_constant_evaluatedv>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00e      	beq.n	8001b86 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x64>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	613b      	str	r3, [r7, #16]
 8001b6c:	e008      	b.n	8001b80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x5e>
	    _M_local_buf[__i] = _CharT();
 8001b6e:	697a      	ldr	r2, [r7, #20]
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	4413      	add	r3, r2
 8001b74:	3308      	adds	r3, #8
 8001b76:	2200      	movs	r2, #0
 8001b78:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	2b0f      	cmp	r3, #15
 8001b84:	d9f3      	bls.n	8001b6e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x4c>
	return _M_local_data();
 8001b86:	6978      	ldr	r0, [r7, #20]
 8001b88:	f7ff ffab 	bl	8001ae2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001b8c:	bf00      	nop
	}
      else
	_M_use_local_data();

      if (__n)
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d007      	beq.n	8001ba4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x82>
	this->_S_assign(_M_data(), __n, __c);
 8001b94:	68f8      	ldr	r0, [r7, #12]
 8001b96:	f7ff ff98 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	79fa      	ldrb	r2, [r7, #7]
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	f000 f930 	bl	8001e04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>

      _M_set_length(__n);
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	68f8      	ldr	r0, [r7, #12]
 8001baa:	f000 f88e 	bl	8001cca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
    }
 8001bae:	bf00      	nop
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
      _M_dispose()
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
	if (!_M_is_local())
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f000 f83c 	bl	8001c3c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	f083 0301 	eor.w	r3, r3, #1
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d005      	beq.n	8001bdc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x26>
	  _M_destroy(_M_allocated_capacity);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 f92e 	bl	8001e38 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
      }
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator()
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>:
	_Alloc_hider(pointer __dat, _Alloc&& __a = _Alloc())
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
	: allocator_type(std::move(__a)), _M_p(__dat) { }
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ffec 	bl	8001bfa <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 8001c22:	4603      	mov	r3, r0
 8001c24:	4619      	mov	r1, r3
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	f00b fd66 	bl	800d6f8 <_ZNSaIcEC1ERKS_>
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	68ba      	ldr	r2, [r7, #8]
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	4618      	mov	r0, r3
 8001c36:	3710      	adds	r7, #16
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
      _M_is_local() const
 8001c3c:	b590      	push	{r4, r7, lr}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
	if (_M_data() == _M_local_data())
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff ff40 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001c4a:	4604      	mov	r4, r0
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f000 f90a 	bl	8001e66 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8001c52:	4603      	mov	r3, r0
 8001c54:	429c      	cmp	r4, r3
 8001c56:	bf0c      	ite	eq
 8001c58:	2301      	moveq	r3, #1
 8001c5a:	2300      	movne	r3, #0
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d004      	beq.n	8001c6c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x30>
	    if (_M_string_length > _S_local_capacity)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b0f      	cmp	r3, #15
	    return true;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e000      	b.n	8001c6e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x32>
	return false;
 8001c6c:	2300      	movs	r3, #0
      }
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd90      	pop	{r4, r7, pc}

08001c76 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
      _M_data(pointer __p)
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	6039      	str	r1, [r7, #0]
      { _M_dataplus._M_p = __p; }
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
      _M_capacity(size_type __capacity)
 8001c92:	b480      	push	{r7}
 8001c94:	b083      	sub	sp, #12
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
 8001c9a:	6039      	str	r1, [r7, #0]
      { _M_allocated_capacity = __capacity; }
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	683a      	ldr	r2, [r7, #0]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>:
      _M_length(size_type __length)
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	6039      	str	r1, [r7, #0]
      { _M_string_length = __length; }
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
      _M_set_length(size_type __n)
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b084      	sub	sp, #16
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
 8001cd2:	6039      	str	r1, [r7, #0]
	_M_length(__n);
 8001cd4:	6839      	ldr	r1, [r7, #0]
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7ff ffe9 	bl	8001cae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	traits_type::assign(_M_data()[__n], _CharT());
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f7ff fef4 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	2200      	movs	r2, #0
 8001cea:	73fa      	strb	r2, [r7, #15]
 8001cec:	f107 020f 	add.w	r2, r7, #15
 8001cf0:	4611      	mov	r1, r2
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff fa44 	bl	8001180 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8001cf8:	bf00      	nop
 8001cfa:	3710      	adds	r7, #16
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>:
      insert(size_type __pos, const _CharT* __s)
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af02      	add	r7, sp, #8
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
	return this->replace(__pos, size_type(0), __s,
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f7ff fa4e 	bl	80011ae <_ZNSt11char_traitsIcE6lengthEPKc>
 8001d12:	4603      	mov	r3, r0
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	68b9      	ldr	r1, [r7, #8]
 8001d1c:	68f8      	ldr	r0, [r7, #12]
 8001d1e:	f000 f8b1 	bl	8001e84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 8001d22:	4603      	mov	r3, r0
      }
 8001d24:	4618      	mov	r0, r3
 8001d26:	3710      	adds	r7, #16
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4618      	mov	r0, r3
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>:
       *  @brief  Obtain a pointer to an object
       *  @param  __r  A reference to an object of type `element_type`
       *  @return `addressof(__r)`
      */
      static _GLIBCXX20_CONSTEXPR pointer
      pointer_to(element_type& __r) noexcept
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 f8b1 	bl	8001ec8 <_ZSt9addressofIcEPT_RS0_>
 8001d66:	4603      	mov	r3, r0
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
    basic_string<_CharT, _Traits, _Alloc>::
 8001d70:	b590      	push	{r4, r7, lr}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
      if (__capacity > max_size())
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	681c      	ldr	r4, [r3, #0]
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f000 f8ad 	bl	8001ee0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8001d86:	4603      	mov	r3, r0
 8001d88:	429c      	cmp	r4, r3
 8001d8a:	bf8c      	ite	hi
 8001d8c:	2301      	movhi	r3, #1
 8001d8e:	2300      	movls	r3, #0
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d002      	beq.n	8001d9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
	std::__throw_length_error(__N("basic_string::_M_create"));
 8001d96:	481a      	ldr	r0, [pc, #104]	@ (8001e00 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x90>)
 8001d98:	f00b fcb6 	bl	800d708 <_ZSt20__throw_length_errorPKc>
      if (__capacity > __old_capacity && __capacity < 2 * __old_capacity)
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d21c      	bcs.n	8001de0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d216      	bcs.n	8001de0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	  __capacity = 2 * __old_capacity;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	005a      	lsls	r2, r3, #1
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	601a      	str	r2, [r3, #0]
	  if (__capacity > max_size())
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	681c      	ldr	r4, [r3, #0]
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	f000 f88e 	bl	8001ee0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	429c      	cmp	r4, r3
 8001dc8:	bf8c      	ite	hi
 8001dca:	2301      	movhi	r3, #1
 8001dcc:	2300      	movls	r3, #0
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d005      	beq.n	8001de0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	    __capacity = max_size();
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f000 f883 	bl	8001ee0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	601a      	str	r2, [r3, #0]
      return _Alloc_traits::allocate(_M_get_allocator(), __capacity + 1);
 8001de0:	68f8      	ldr	r0, [r7, #12]
 8001de2:	f7ff feff 	bl	8001be4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8001de6:	4602      	mov	r2, r0
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	3301      	adds	r3, #1
 8001dee:	4619      	mov	r1, r3
 8001df0:	4610      	mov	r0, r2
 8001df2:	f000 f887 	bl	8001f04 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8001df6:	4603      	mov	r3, r0
    }
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3714      	adds	r7, #20
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd90      	pop	{r4, r7, pc}
 8001e00:	080101d0 	.word	0x080101d0

08001e04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
      _S_assign(_CharT* __d, size_type __n, _CharT __c)
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	71fb      	strb	r3, [r7, #7]
	if (__n == 1)
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d105      	bne.n	8001e24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x20>
	  traits_type::assign(*__d, __c);
 8001e18:	1dfb      	adds	r3, r7, #7
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f7ff f9af 	bl	8001180 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8001e22:	e005      	b.n	8001e30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x2c>
	  traits_type::assign(__d, __n, __c);
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	461a      	mov	r2, r3
 8001e28:	68b9      	ldr	r1, [r7, #8]
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f7ff fa1d 	bl	800126a <_ZNSt11char_traitsIcE6assignEPcjc>
      }
 8001e30:	bf00      	nop
 8001e32:	3710      	adds	r7, #16
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
      _M_destroy(size_type __size) throw()
 8001e38:	b590      	push	{r4, r7, lr}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff fece 	bl	8001be4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8001e48:	4604      	mov	r4, r0
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff fe3d 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8001e50:	4601      	mov	r1, r0
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	3301      	adds	r3, #1
 8001e56:	461a      	mov	r2, r3
 8001e58:	4620      	mov	r0, r4
 8001e5a:	f000 f87e 	bl	8001f5a <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd90      	pop	{r4, r7, pc}

08001e66 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data() const
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3308      	adds	r3, #8
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 f890 	bl	8001f98 <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>
 8001e78:	4603      	mov	r3, r0
      }
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>:
      replace(size_type __pos, size_type __n1, const _CharT* __s,
 8001e84:	b590      	push	{r4, r7, lr}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af02      	add	r7, sp, #8
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
 8001e90:	603b      	str	r3, [r7, #0]
	return _M_replace(_M_check(__pos, "basic_string::replace"),
 8001e92:	4a0c      	ldr	r2, [pc, #48]	@ (8001ec4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj+0x40>)
 8001e94:	68b9      	ldr	r1, [r7, #8]
 8001e96:	68f8      	ldr	r0, [r7, #12]
 8001e98:	f000 f9b6 	bl	8002208 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8001e9c:	4604      	mov	r4, r0
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	68b9      	ldr	r1, [r7, #8]
 8001ea2:	68f8      	ldr	r0, [r7, #12]
 8001ea4:	f000 f9d2 	bl	800224c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	6a3b      	ldr	r3, [r7, #32]
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	4621      	mov	r1, r4
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	f000 f894 	bl	8001fe0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 8001eb8:	4603      	mov	r3, r0
      }
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd90      	pop	{r4, r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	080101e8 	.word	0x080101e8

08001ec8 <_ZSt9addressofIcEPT_RS0_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f000 f9dc 	bl	800228e <_ZSt11__addressofIcEPT_RS0_>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
      { return (_Alloc_traits::max_size(_M_get_allocator()) - 1) / 2; }
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 f9db 	bl	80022a4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f000 f9e2 	bl	80022ba <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	085b      	lsrs	r3, r3, #1
 8001efc:	4618      	mov	r0, r3
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
       *  @param  __n  The number of objects to allocate space for.
       *
       *  Calls @c a.allocate(n)
      */
      _GLIBCXX_NODISCARD static _GLIBCXX20_CONSTEXPR pointer
      allocate(allocator_type& __a, size_type __n)
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	60bb      	str	r3, [r7, #8]
#if __cplusplus > 201703L
      [[nodiscard,__gnu__::__always_inline__]]
      constexpr _Tp*
      allocate(size_t __n)
      {
	if (std::__is_constant_evaluated())
 8001f16:	f7ff f917 	bl	8001148 <__is_constant_evaluated>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d010      	beq.n	8001f42 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x3e>
	  {
	    if (__builtin_mul_overflow(__n, sizeof(_Tp), &__n))
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	2200      	movs	r2, #0
 8001f24:	60bb      	str	r3, [r7, #8]
 8001f26:	4613      	mov	r3, r2
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x32>
	      std::__throw_bad_array_new_length();
 8001f32:	f00b fbe6 	bl	800d702 <_ZSt28__throw_bad_array_new_lengthv>
	    return static_cast<_Tp*>(::operator new(__n));
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f00b fbc9 	bl	800d6d0 <_Znwj>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	e007      	b.n	8001f52 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x4e>
	  }

	return __allocator_base<_Tp>::allocate(__n, 0);
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	2200      	movs	r2, #0
 8001f46:	4619      	mov	r1, r3
 8001f48:	68f8      	ldr	r0, [r7, #12]
 8001f4a:	f000 faa6 	bl	800249a <_ZNSt15__new_allocatorIcE8allocateEjPKv>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	bf00      	nop
      { return __a.allocate(__n); }
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b088      	sub	sp, #32
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	60f8      	str	r0, [r7, #12]
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	607a      	str	r2, [r7, #4]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	61bb      	str	r3, [r7, #24]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	617b      	str	r3, [r7, #20]

      [[__gnu__::__always_inline__]]
      constexpr void
      deallocate(_Tp* __p, size_t __n)
      {
	if (std::__is_constant_evaluated())
 8001f72:	f7ff f8e9 	bl	8001148 <__is_constant_evaluated>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x2a>
	  {
	    ::operator delete(__p);
 8001f7c:	69b8      	ldr	r0, [r7, #24]
 8001f7e:	f00b fba1 	bl	800d6c4 <_ZdlPv>
	    return;
 8001f82:	e005      	b.n	8001f90 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x36>
	  }
	__allocator_base<_Tp>::deallocate(__p, __n);
 8001f84:	697a      	ldr	r2, [r7, #20]
 8001f86:	69b9      	ldr	r1, [r7, #24]
 8001f88:	69f8      	ldr	r0, [r7, #28]
 8001f8a:	f000 faa8 	bl	80024de <_ZNSt15__new_allocatorIcE10deallocateEPcj>
      { __a.deallocate(__p, __n); }
 8001f8e:	bf00      	nop
 8001f90:	bf00      	nop
 8001f92:	3720      	adds	r7, #32
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>:
      pointer_to(element_type& __r) noexcept
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f000 f996 	bl	80022d2 <_ZSt9addressofIKcEPT_RS1_>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
      _S_copy(_CharT* __d, const _CharT* __s, size_type __n)
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d104      	bne.n	8001fcc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 8001fc2:	68b9      	ldr	r1, [r7, #8]
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f7ff f8db 	bl	8001180 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8001fca:	e004      	b.n	8001fd6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x26>
	  traits_type::copy(__d, __s, __n);
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	68b9      	ldr	r1, [r7, #8]
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f7ff f925 	bl	8001220 <_ZNSt11char_traitsIcE4copyEPcPKcj>
      }
 8001fd6:	bf00      	nop
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
	...

08001fe0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
    }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    basic_string<_CharT, _Traits, _Alloc>&
    basic_string<_CharT, _Traits, _Alloc>::
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b090      	sub	sp, #64	@ 0x40
 8001fe4:	af02      	add	r7, sp, #8
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
 8001fec:	603b      	str	r3, [r7, #0]
    _M_replace(size_type __pos, size_type __len1, const _CharT* __s,
	       const size_type __len2)
    {
      _M_check_length(__len1, __len2, "basic_string::_M_replace");
 8001fee:	4b85      	ldr	r3, [pc, #532]	@ (8002204 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x224>)
 8001ff0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f000 f978 	bl	80022ea <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>

      const size_type __old_size = this->size();
 8001ffa:	68f8      	ldr	r0, [r7, #12]
 8001ffc:	f7ff fc77 	bl	80018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002000:	6378      	str	r0, [r7, #52]	@ 0x34
      const size_type __new_size = __old_size + __len2 - __len1;
 8002002:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002004:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002006:	441a      	add	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	633b      	str	r3, [r7, #48]	@ 0x30

      if (__new_size <= this->capacity())
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 f98c 	bl	800232c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002014:	4602      	mov	r2, r0
 8002016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002018:	4293      	cmp	r3, r2
 800201a:	bf94      	ite	ls
 800201c:	2301      	movls	r3, #1
 800201e:	2300      	movhi	r3, #0
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b00      	cmp	r3, #0
 8002024:	f000 80dc 	beq.w	80021e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x200>
	{
	  pointer __p = this->_M_data() + __pos;
 8002028:	68f8      	ldr	r0, [r7, #12]
 800202a:	f7ff fd4e 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800202e:	4602      	mov	r2, r0
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4413      	add	r3, r2
 8002034:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  const size_type __how_much = __old_size - __pos - __len1;
 8002036:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	1ad2      	subs	r2, r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	62bb      	str	r3, [r7, #40]	@ 0x28
#if __cpp_lib_is_constant_evaluated
	  if (std::is_constant_evaluated())
 8002042:	f7ff f889 	bl	8001158 <_ZSt21is_constant_evaluatedv>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d046      	beq.n	80020da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xfa>
	    {
	      auto __newp = _Alloc_traits::allocate(_M_get_allocator(),
 800204c:	68f8      	ldr	r0, [r7, #12]
 800204e:	f7ff fdc9 	bl	8001be4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002052:	4603      	mov	r3, r0
 8002054:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff ff54 	bl	8001f04 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 800205c:	61f8      	str	r0, [r7, #28]
						    __new_size);
	      _S_copy(__newp, this->_M_data(), __pos);
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f7ff fd33 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002064:	4603      	mov	r3, r0
 8002066:	68ba      	ldr	r2, [r7, #8]
 8002068:	4619      	mov	r1, r3
 800206a:	69f8      	ldr	r0, [r7, #28]
 800206c:	f7ff ffa0 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos, __s, __len2);
 8002070:	69fa      	ldr	r2, [r7, #28]
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	4413      	add	r3, r2
 8002076:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002078:	6839      	ldr	r1, [r7, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff ff98 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos + __len2, __p + __len1, __how_much);
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002084:	4413      	add	r3, r2
 8002086:	69fa      	ldr	r2, [r7, #28]
 8002088:	18d0      	adds	r0, r2, r3
 800208a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4413      	add	r3, r2
 8002090:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002092:	4619      	mov	r1, r3
 8002094:	f7ff ff8c 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(this->_M_data(), __newp, __new_size);
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f7ff fd16 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800209e:	4603      	mov	r3, r0
 80020a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020a2:	69f9      	ldr	r1, [r7, #28]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff ff83 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      this->_M_get_allocator().deallocate(__newp, __new_size);
 80020aa:	68f8      	ldr	r0, [r7, #12]
 80020ac:	f7ff fd9a 	bl	8001be4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 80020b0:	4603      	mov	r3, r0
 80020b2:	61bb      	str	r3, [r7, #24]
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020ba:	613b      	str	r3, [r7, #16]
	if (std::__is_constant_evaluated())
 80020bc:	f7ff f844 	bl	8001148 <__is_constant_evaluated>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xee>
	    ::operator delete(__p);
 80020c6:	6978      	ldr	r0, [r7, #20]
 80020c8:	f00b fafc 	bl	800d6c4 <_ZdlPv>
	    return;
 80020cc:	e090      	b.n	80021f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	__allocator_base<_Tp>::deallocate(__p, __n);
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	6979      	ldr	r1, [r7, #20]
 80020d2:	69b8      	ldr	r0, [r7, #24]
 80020d4:	f000 fa03 	bl	80024de <_ZNSt15__new_allocatorIcE10deallocateEPcj>
 80020d8:	e08a      	b.n	80021f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
#endif
	  if (_M_disjunct(__s))
 80020da:	6839      	ldr	r1, [r7, #0]
 80020dc:	68f8      	ldr	r0, [r7, #12]
 80020de:	f000 f937 	bl	8002350 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d019      	beq.n	800211c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x13c>
	    {
	      if (__how_much && __len1 != __len2)
 80020e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00d      	beq.n	800210a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d009      	beq.n	800210a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 80020f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020fa:	18d0      	adds	r0, r2, r3
 80020fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4413      	add	r3, r2
 8002102:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002104:	4619      	mov	r1, r3
 8002106:	f000 f94e 	bl	80023a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2)
 800210a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800210c:	2b00      	cmp	r3, #0
 800210e:	d06f      	beq.n	80021f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		this->_S_copy(__p, __s, __len2);
 8002110:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002112:	6839      	ldr	r1, [r7, #0]
 8002114:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002116:	f7ff ff4b 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800211a:	e069      	b.n	80021f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
	    {
	      // Work in-place.
	      if (__len2 && __len2 <= __len1)
 800211c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800211e:	2b00      	cmp	r3, #0
 8002120:	d008      	beq.n	8002134 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
 8002122:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	429a      	cmp	r2, r3
 8002128:	d804      	bhi.n	8002134 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
		this->_S_move(__p, __s, __len2);
 800212a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800212c:	6839      	ldr	r1, [r7, #0]
 800212e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002130:	f000 f939 	bl	80023a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__how_much && __len1 != __len2)
 8002134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00d      	beq.n	8002156 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800213e:	429a      	cmp	r2, r3
 8002140:	d009      	beq.n	8002156 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 8002142:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002146:	18d0      	adds	r0, r2, r3
 8002148:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4413      	add	r3, r2
 800214e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002150:	4619      	mov	r1, r3
 8002152:	f000 f928 	bl	80023a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2 > __len1)
 8002156:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	429a      	cmp	r2, r3
 800215c:	d948      	bls.n	80021f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		{
		  if (__s + __len2 <= __p + __len1)
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002162:	441a      	add	r2, r3
 8002164:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	440b      	add	r3, r1
 800216a:	429a      	cmp	r2, r3
 800216c:	d805      	bhi.n	800217a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x19a>
		    this->_S_move(__p, __s, __len2);
 800216e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002170:	6839      	ldr	r1, [r7, #0]
 8002172:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002174:	f000 f917 	bl	80023a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8002178:	e03a      	b.n	80021f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		  else if (__s >= __p + __len1)
 800217a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4413      	add	r3, r2
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d311      	bcc.n	80021aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x1ca>
		    {
		      // Hint to middle end that __p and __s overlap
		      // (PR 98465).
		      const size_type __poff = (__s - __p) + (__len2 - __len1);
 8002186:	683a      	ldr	r2, [r7, #0]
 8002188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	4619      	mov	r1, r3
 800218e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	440b      	add	r3, r1
 8002196:	623b      	str	r3, [r7, #32]
		      this->_S_copy(__p, __p + __poff, __len2);
 8002198:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800219a:	6a3b      	ldr	r3, [r7, #32]
 800219c:	4413      	add	r3, r2
 800219e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80021a0:	4619      	mov	r1, r3
 80021a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021a4:	f7ff ff04 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80021a8:	e022      	b.n	80021f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		  else
		    {
		      const size_type __nleft = (__p + __len1) - __s;
 80021aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	441a      	add	r2, r3
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	627b      	str	r3, [r7, #36]	@ 0x24
		      this->_S_move(__p, __s, __nleft);
 80021b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021b8:	6839      	ldr	r1, [r7, #0]
 80021ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021bc:	f000 f8f3 	bl	80023a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
		      // Tell the middle-end that the copy can't overlap
		      // (PR105651).
		      if (__len2 < __nleft)
 80021c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80021c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c4:	429a      	cmp	r2, r3
			__builtin_unreachable();
		      this->_S_copy(__p + __nleft, __p + __len2,
 80021c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ca:	18d0      	adds	r0, r2, r3
 80021cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021d0:	18d1      	adds	r1, r2, r3
 80021d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80021d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	461a      	mov	r2, r3
 80021da:	f7ff fee9 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80021de:	e007      	b.n	80021f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		}
	    }
	}
      else
	this->_M_mutate(__pos, __len1, __s, __len2);
 80021e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68b9      	ldr	r1, [r7, #8]
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f000 f8f2 	bl	80023d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>

      this->_M_set_length(__new_size);
 80021f0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f7ff fd69 	bl	8001cca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      return *this;
 80021f8:	68fb      	ldr	r3, [r7, #12]
    }
 80021fa:	4618      	mov	r0, r3
 80021fc:	3738      	adds	r7, #56	@ 0x38
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	08010200 	.word	0x08010200

08002208 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
      _M_check(size_type __pos, const char* __s) const
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
	if (__pos > this->size())
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f7ff fb6a 	bl	80018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800221a:	4602      	mov	r2, r0
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	4293      	cmp	r3, r2
 8002220:	bf8c      	ite	hi
 8002222:	2301      	movhi	r3, #1
 8002224:	2300      	movls	r3, #0
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b00      	cmp	r3, #0
 800222a:	d008      	beq.n	800223e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x36>
	  __throw_out_of_range_fmt(__N("%s: __pos (which is %zu) > "
 800222c:	68f8      	ldr	r0, [r7, #12]
 800222e:	f7ff fb5e 	bl	80018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002232:	4603      	mov	r3, r0
 8002234:	68ba      	ldr	r2, [r7, #8]
 8002236:	6879      	ldr	r1, [r7, #4]
 8002238:	4803      	ldr	r0, [pc, #12]	@ (8002248 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x40>)
 800223a:	f00b fa68 	bl	800d70e <_ZSt24__throw_out_of_range_fmtPKcz>
	return __pos;
 800223e:	68bb      	ldr	r3, [r7, #8]
      }
 8002240:	4618      	mov	r0, r3
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	0801021c 	.word	0x0801021c

0800224c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>:
      _M_limit(size_type __pos, size_type __off) const _GLIBCXX_NOEXCEPT
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	607a      	str	r2, [r7, #4]
	const bool __testoff =  __off < this->size() - __pos;
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f7ff fb48 	bl	80018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800225e:	4602      	mov	r2, r0
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	429a      	cmp	r2, r3
 8002268:	bf34      	ite	cc
 800226a:	2301      	movcc	r3, #1
 800226c:	2300      	movcs	r3, #0
 800226e:	75fb      	strb	r3, [r7, #23]
	return __testoff ? __off : this->size() - __pos;
 8002270:	7dfb      	ldrb	r3, [r7, #23]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x2e>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	e005      	b.n	8002286 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x3a>
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f7ff fb37 	bl	80018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002280:	4602      	mov	r2, r0
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	1ad3      	subs	r3, r2, r3
      }
 8002286:	4618      	mov	r0, r3
 8002288:	3718      	adds	r7, #24
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <_ZSt11__addressofIcEPT_RS0_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800228e:	b480      	push	{r7}
 8002290:	b083      	sub	sp, #12
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4618      	mov	r0, r3
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator() const
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4618      	mov	r0, r3
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static _GLIBCXX20_CONSTEXPR size_type
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus <= 201703L
	return __a.max_size();
#else
	return size_t(-1) / sizeof(value_type);
 80022c2:	f04f 33ff 	mov.w	r3, #4294967295
#endif
      }
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <_ZSt9addressofIKcEPT_RS1_>:
    addressof(_Tp& __r) noexcept
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b082      	sub	sp, #8
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 f90c 	bl	80024f8 <_ZSt11__addressofIKcEPT_RS1_>
 80022e0:	4603      	mov	r3, r0
 80022e2:	4618      	mov	r0, r3
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
      _M_check_length(size_type __n1, size_type __n2, const char* __s) const
 80022ea:	b590      	push	{r4, r7, lr}
 80022ec:	b085      	sub	sp, #20
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
 80022f6:	603b      	str	r3, [r7, #0]
	if (this->max_size() - (this->size() - __n1) < __n2)
 80022f8:	68f8      	ldr	r0, [r7, #12]
 80022fa:	f7ff fdf1 	bl	8001ee0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 80022fe:	4604      	mov	r4, r0
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f7ff faf4 	bl	80018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002306:	4602      	mov	r2, r0
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	1a9b      	subs	r3, r3, r2
 800230c:	4423      	add	r3, r4
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	429a      	cmp	r2, r3
 8002312:	bf8c      	ite	hi
 8002314:	2301      	movhi	r3, #1
 8002316:	2300      	movls	r3, #0
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d002      	beq.n	8002324 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x3a>
	  __throw_length_error(__N(__s));
 800231e:	6838      	ldr	r0, [r7, #0]
 8002320:	f00b f9f2 	bl	800d708 <_ZSt20__throw_length_errorPKc>
      }
 8002324:	bf00      	nop
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	bd90      	pop	{r4, r7, pc}

0800232c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
      capacity() const _GLIBCXX_NOEXCEPT
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
	return _M_is_local() ? size_type(_S_local_capacity)
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7ff fc81 	bl	8001c3c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x18>
 8002340:	230f      	movs	r3, #15
	                     : _M_allocated_capacity;
 8002342:	e001      	b.n	8002348 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x1c>
	return _M_is_local() ? size_type(_S_local_capacity)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
      }
 8002348:	4618      	mov	r0, r3
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
      _M_disjunct(const _CharT* __s) const _GLIBCXX_NOEXCEPT
 8002350:	b590      	push	{r4, r7, lr}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
	return (less<const _CharT*>()(__s, _M_data())
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f7ff fbb5 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002360:	4602      	mov	r2, r0
 8002362:	f107 0308 	add.w	r3, r7, #8
 8002366:	6839      	ldr	r1, [r7, #0]
 8002368:	4618      	mov	r0, r3
 800236a:	f000 f8d0 	bl	800250e <_ZNKSt4lessIPKcEclES1_S1_>
 800236e:	4603      	mov	r3, r0
		|| less<const _CharT*>()(_M_data() + this->size(), __s));
 8002370:	2b00      	cmp	r3, #0
 8002372:	d111      	bne.n	8002398 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x48>
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7ff fba8 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800237a:	4604      	mov	r4, r0
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7ff fab6 	bl	80018ee <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002382:	4603      	mov	r3, r0
 8002384:	18e1      	adds	r1, r4, r3
 8002386:	f107 030c 	add.w	r3, r7, #12
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	4618      	mov	r0, r3
 800238e:	f000 f8be 	bl	800250e <_ZNKSt4lessIPKcEclES1_S1_>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4c>
 8002398:	2301      	movs	r3, #1
 800239a:	e000      	b.n	800239e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4e>
 800239c:	2300      	movs	r3, #0
      }
 800239e:	4618      	mov	r0, r3
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd90      	pop	{r4, r7, pc}

080023a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
      _S_move(_CharT* __d, const _CharT* __s, size_type __n)
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b084      	sub	sp, #16
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d104      	bne.n	80023c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 80023b8:	68b9      	ldr	r1, [r7, #8]
 80023ba:	68f8      	ldr	r0, [r7, #12]
 80023bc:	f7fe fee0 	bl	8001180 <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 80023c0:	e004      	b.n	80023cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x26>
	  traits_type::move(__d, __s, __n);
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	68b9      	ldr	r1, [r7, #8]
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f7fe ff08 	bl	80011dc <_ZNSt11char_traitsIcE4moveEPcPKcj>
      }
 80023cc:	bf00      	nop
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
    basic_string<_CharT, _Traits, _Alloc>::
 80023d4:	b590      	push	{r4, r7, lr}
 80023d6:	b089      	sub	sp, #36	@ 0x24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
 80023e0:	603b      	str	r3, [r7, #0]
      const size_type __how_much = length() - __pos - __len1;
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f7ff f85a 	bl	800149c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80023e8:	4602      	mov	r2, r0
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	1ad2      	subs	r2, r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	61fb      	str	r3, [r7, #28]
      size_type __new_capacity = length() + __len2 - __len1;
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f7ff f851 	bl	800149c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80023fa:	4602      	mov	r2, r0
 80023fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023fe:	441a      	add	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	617b      	str	r3, [r7, #20]
      pointer __r = _M_create(__new_capacity, capacity());
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f7ff ff90 	bl	800232c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 800240c:	4602      	mov	r2, r0
 800240e:	f107 0314 	add.w	r3, r7, #20
 8002412:	4619      	mov	r1, r3
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f7ff fcab 	bl	8001d70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800241a:	61b8      	str	r0, [r7, #24]
      if (__pos)
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d008      	beq.n	8002434 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x60>
	this->_S_copy(__r, _M_data(), __pos);
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f7ff fb51 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002428:	4603      	mov	r3, r0
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	4619      	mov	r1, r3
 800242e:	69b8      	ldr	r0, [r7, #24]
 8002430:	f7ff fdbe 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__s && __len2)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d00a      	beq.n	8002450 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
 800243a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800243c:	2b00      	cmp	r3, #0
 800243e:	d007      	beq.n	8002450 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
	this->_S_copy(__r + __pos, __s, __len2);
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	4413      	add	r3, r2
 8002446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002448:	6839      	ldr	r1, [r7, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff fdb0 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__how_much)
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d011      	beq.n	800247a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0xa6>
	this->_S_copy(__r + __pos + __len2,
 8002456:	68ba      	ldr	r2, [r7, #8]
 8002458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800245a:	4413      	add	r3, r2
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	18d4      	adds	r4, r2, r3
		      _M_data() + __pos + __len1, __how_much);
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f7ff fb32 	bl	8001aca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002466:	4601      	mov	r1, r0
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	440b      	add	r3, r1
	this->_S_copy(__r + __pos + __len2,
 8002470:	69fa      	ldr	r2, [r7, #28]
 8002472:	4619      	mov	r1, r3
 8002474:	4620      	mov	r0, r4
 8002476:	f7ff fd9b 	bl	8001fb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      _M_dispose();
 800247a:	68f8      	ldr	r0, [r7, #12]
 800247c:	f7ff fb9b 	bl	8001bb6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
      _M_data(__r);
 8002480:	69b9      	ldr	r1, [r7, #24]
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f7ff fbf7 	bl	8001c76 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
      _M_capacity(__new_capacity);
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	4619      	mov	r1, r3
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f7ff fc00 	bl	8001c92 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
    }
 8002492:	bf00      	nop
 8002494:	3724      	adds	r7, #36	@ 0x24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd90      	pop	{r4, r7, pc}

0800249a <_ZNSt15__new_allocatorIcE8allocateEjPKv>:
#endif

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      _GLIBCXX_NODISCARD _Tp*
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	60f8      	str	r0, [r7, #12]
 80024a2:	60b9      	str	r1, [r7, #8]
 80024a4:	607a      	str	r2, [r7, #4]
	// _GLIBCXX_RESOLVE_LIB_DEFECTS
	// 3308. std::allocator<void>().allocate(n)
	static_assert(sizeof(_Tp) != 0, "cannot allocate incomplete types");
#endif

	if (__builtin_expect(__n > this->_M_max_size(), false))
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f000 f84f 	bl	800254a <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>
 80024ac:	4602      	mov	r2, r0
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	4293      	cmp	r3, r2
 80024b2:	bf8c      	ite	hi
 80024b4:	2301      	movhi	r3, #1
 80024b6:	2300      	movls	r3, #0
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	bf14      	ite	ne
 80024be:	2301      	movne	r3, #1
 80024c0:	2300      	moveq	r3, #0
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <_ZNSt15__new_allocatorIcE8allocateEjPKv+0x32>
	  {
	    // _GLIBCXX_RESOLVE_LIB_DEFECTS
	    // 3190. allocator::allocate sometimes returns too little storage
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
	      std::__throw_bad_array_new_length();
	    std::__throw_bad_alloc();
 80024c8:	f00b f918 	bl	800d6fc <_ZSt17__throw_bad_allocv>
	    std::align_val_t __al = std::align_val_t(alignof(_Tp));
	    return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp),
							   __al));
	  }
#endif
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 80024cc:	68b8      	ldr	r0, [r7, #8]
 80024ce:	f00b f8ff 	bl	800d6d0 <_Znwj>
 80024d2:	4603      	mov	r3, r0
 80024d4:	bf00      	nop
      }
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <_ZNSt15__new_allocatorIcE10deallocateEPcj>:

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	68b8      	ldr	r0, [r7, #8]
 80024ee:	f00b f8eb 	bl	800d6c8 <_ZdlPvj>
      }
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <_ZSt11__addressofIKcEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4618      	mov	r0, r3
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <_ZNKSt4lessIPKcEclES1_S1_>:
  // Partial specialization of std::less for pointers.
  template<typename _Tp>
    struct less<_Tp*> : public binary_function<_Tp*, _Tp*, bool>
    {
      _GLIBCXX14_CONSTEXPR bool
      operator()(_Tp* __x, _Tp* __y) const _GLIBCXX_NOTHROW
 800250e:	b580      	push	{r7, lr}
 8002510:	b084      	sub	sp, #16
 8002512:	af00      	add	r7, sp, #0
 8002514:	60f8      	str	r0, [r7, #12]
 8002516:	60b9      	str	r1, [r7, #8]
 8002518:	607a      	str	r2, [r7, #4]
      {
#if __cplusplus >= 201402L
	if (std::__is_constant_evaluated())
 800251a:	f7fe fe15 	bl	8001148 <__is_constant_evaluated>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d007      	beq.n	8002534 <_ZNKSt4lessIPKcEclES1_S1_+0x26>
	  return __x < __y;
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	429a      	cmp	r2, r3
 800252a:	bf34      	ite	cc
 800252c:	2301      	movcc	r3, #1
 800252e:	2300      	movcs	r3, #0
 8002530:	b2db      	uxtb	r3, r3
 8002532:	e006      	b.n	8002542 <_ZNKSt4lessIPKcEclES1_S1_+0x34>
#endif
	return (__UINTPTR_TYPE__)__x < (__UINTPTR_TYPE__)__y;
 8002534:	68ba      	ldr	r2, [r7, #8]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	429a      	cmp	r2, r3
 800253a:	bf34      	ite	cc
 800253c:	2301      	movcc	r3, #1
 800253e:	2300      	movcs	r3, #0
 8002540:	b2db      	uxtb	r3, r3
      }
 8002542:	4618      	mov	r0, r3
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 800254a:	b480      	push	{r7}
 800254c:	b083      	sub	sp, #12
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002552:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8002556:	4618      	mov	r0, r3
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002566:	f000 fe39 	bl	80031dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800256a:	f000 f80d 	bl	8002588 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800256e:	f000 f99b 	bl	80028a8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002572:	f000 f879 	bl	8002668 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8002576:	f000 f94b 	bl	8002810 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 800257a:	f000 f8b5 	bl	80026e8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  app_main();
 800257e:	f7fe ff9b 	bl	80014b8 <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002582:	bf00      	nop
 8002584:	e7fd      	b.n	8002582 <main+0x20>
	...

08002588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b09c      	sub	sp, #112	@ 0x70
 800258c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800258e:	f107 0320 	add.w	r3, r7, #32
 8002592:	2250      	movs	r2, #80	@ 0x50
 8002594:	2100      	movs	r1, #0
 8002596:	4618      	mov	r0, r3
 8002598:	f00b ff8b 	bl	800e4b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800259c:	f107 0308 	add.w	r3, r7, #8
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	60da      	str	r2, [r3, #12]
 80025aa:	611a      	str	r2, [r3, #16]
 80025ac:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80025ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002660 <SystemClock_Config+0xd8>)
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	4a2b      	ldr	r2, [pc, #172]	@ (8002660 <SystemClock_Config+0xd8>)
 80025b4:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80025b8:	6113      	str	r3, [r2, #16]
 80025ba:	4b29      	ldr	r3, [pc, #164]	@ (8002660 <SystemClock_Config+0xd8>)
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80025c2:	607b      	str	r3, [r7, #4]
 80025c4:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80025c6:	bf00      	nop
 80025c8:	4b25      	ldr	r3, [pc, #148]	@ (8002660 <SystemClock_Config+0xd8>)
 80025ca:	695b      	ldr	r3, [r3, #20]
 80025cc:	f003 0308 	and.w	r3, r3, #8
 80025d0:	2b08      	cmp	r3, #8
 80025d2:	d1f9      	bne.n	80025c8 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025d4:	2301      	movs	r3, #1
 80025d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80025d8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80025dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025de:	2302      	movs	r3, #2
 80025e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80025e2:	2303      	movs	r3, #3
 80025e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80025e6:	2304      	movs	r3, #4
 80025e8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 250;
 80025ea:	23fa      	movs	r3, #250	@ 0xfa
 80025ec:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80025ee:	2302      	movs	r3, #2
 80025f0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80025f2:	2302      	movs	r3, #2
 80025f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80025f6:	2302      	movs	r3, #2
 80025f8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 80025fa:	2304      	movs	r3, #4
 80025fc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80025fe:	2300      	movs	r3, #0
 8002600:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002606:	f107 0320 	add.w	r3, r7, #32
 800260a:	4618      	mov	r0, r3
 800260c:	f002 f88c 	bl	8004728 <HAL_RCC_OscConfig>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002616:	f000 faab 	bl	8002b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800261a:	231f      	movs	r3, #31
 800261c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800261e:	2303      	movs	r3, #3
 8002620:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002622:	2300      	movs	r3, #0
 8002624:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800262a:	2300      	movs	r3, #0
 800262c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800262e:	2300      	movs	r3, #0
 8002630:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002632:	f107 0308 	add.w	r3, r7, #8
 8002636:	2105      	movs	r1, #5
 8002638:	4618      	mov	r0, r3
 800263a:	f002 fcad 	bl	8004f98 <HAL_RCC_ClockConfig>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002644:	f000 fa94 	bl	8002b70 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8002648:	4b06      	ldr	r3, [pc, #24]	@ (8002664 <SystemClock_Config+0xdc>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002650:	4a04      	ldr	r2, [pc, #16]	@ (8002664 <SystemClock_Config+0xdc>)
 8002652:	f043 0320 	orr.w	r3, r3, #32
 8002656:	6013      	str	r3, [r2, #0]
}
 8002658:	bf00      	nop
 800265a:	3770      	adds	r7, #112	@ 0x70
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	44020800 	.word	0x44020800
 8002664:	40022000 	.word	0x40022000

08002668 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800266c:	4b1b      	ldr	r3, [pc, #108]	@ (80026dc <MX_I2C1_Init+0x74>)
 800266e:	4a1c      	ldr	r2, [pc, #112]	@ (80026e0 <MX_I2C1_Init+0x78>)
 8002670:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 8002672:	4b1a      	ldr	r3, [pc, #104]	@ (80026dc <MX_I2C1_Init+0x74>)
 8002674:	4a1b      	ldr	r2, [pc, #108]	@ (80026e4 <MX_I2C1_Init+0x7c>)
 8002676:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002678:	4b18      	ldr	r3, [pc, #96]	@ (80026dc <MX_I2C1_Init+0x74>)
 800267a:	2200      	movs	r2, #0
 800267c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800267e:	4b17      	ldr	r3, [pc, #92]	@ (80026dc <MX_I2C1_Init+0x74>)
 8002680:	2201      	movs	r2, #1
 8002682:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002684:	4b15      	ldr	r3, [pc, #84]	@ (80026dc <MX_I2C1_Init+0x74>)
 8002686:	2200      	movs	r2, #0
 8002688:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800268a:	4b14      	ldr	r3, [pc, #80]	@ (80026dc <MX_I2C1_Init+0x74>)
 800268c:	2200      	movs	r2, #0
 800268e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002690:	4b12      	ldr	r3, [pc, #72]	@ (80026dc <MX_I2C1_Init+0x74>)
 8002692:	2200      	movs	r2, #0
 8002694:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002696:	4b11      	ldr	r3, [pc, #68]	@ (80026dc <MX_I2C1_Init+0x74>)
 8002698:	2200      	movs	r2, #0
 800269a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800269c:	4b0f      	ldr	r3, [pc, #60]	@ (80026dc <MX_I2C1_Init+0x74>)
 800269e:	2200      	movs	r2, #0
 80026a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026a2:	480e      	ldr	r0, [pc, #56]	@ (80026dc <MX_I2C1_Init+0x74>)
 80026a4:	f001 fa1c 	bl	8003ae0 <HAL_I2C_Init>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80026ae:	f000 fa5f 	bl	8002b70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026b2:	2100      	movs	r1, #0
 80026b4:	4809      	ldr	r0, [pc, #36]	@ (80026dc <MX_I2C1_Init+0x74>)
 80026b6:	f001 ff9f 	bl	80045f8 <HAL_I2CEx_ConfigAnalogFilter>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80026c0:	f000 fa56 	bl	8002b70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80026c4:	2100      	movs	r1, #0
 80026c6:	4805      	ldr	r0, [pc, #20]	@ (80026dc <MX_I2C1_Init+0x74>)
 80026c8:	f001 ffe1 	bl	800468e <HAL_I2CEx_ConfigDigitalFilter>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80026d2:	f000 fa4d 	bl	8002b70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000228 	.word	0x20000228
 80026e0:	40005400 	.word	0x40005400
 80026e4:	60808cd3 	.word	0x60808cd3

080026e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b098      	sub	sp, #96	@ 0x60
 80026ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	605a      	str	r2, [r3, #4]
 80026f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	605a      	str	r2, [r3, #4]
 8002704:	609a      	str	r2, [r3, #8]
 8002706:	60da      	str	r2, [r3, #12]
 8002708:	611a      	str	r2, [r3, #16]
 800270a:	615a      	str	r2, [r3, #20]
 800270c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800270e:	1d3b      	adds	r3, r7, #4
 8002710:	2234      	movs	r2, #52	@ 0x34
 8002712:	2100      	movs	r1, #0
 8002714:	4618      	mov	r0, r3
 8002716:	f00b fecc 	bl	800e4b2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800271a:	4b3b      	ldr	r3, [pc, #236]	@ (8002808 <MX_TIM1_Init+0x120>)
 800271c:	4a3b      	ldr	r2, [pc, #236]	@ (800280c <MX_TIM1_Init+0x124>)
 800271e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8002720:	4b39      	ldr	r3, [pc, #228]	@ (8002808 <MX_TIM1_Init+0x120>)
 8002722:	2248      	movs	r2, #72	@ 0x48
 8002724:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002726:	4b38      	ldr	r3, [pc, #224]	@ (8002808 <MX_TIM1_Init+0x120>)
 8002728:	2200      	movs	r2, #0
 800272a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800272c:	4b36      	ldr	r3, [pc, #216]	@ (8002808 <MX_TIM1_Init+0x120>)
 800272e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002732:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002734:	4b34      	ldr	r3, [pc, #208]	@ (8002808 <MX_TIM1_Init+0x120>)
 8002736:	2200      	movs	r2, #0
 8002738:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800273a:	4b33      	ldr	r3, [pc, #204]	@ (8002808 <MX_TIM1_Init+0x120>)
 800273c:	2200      	movs	r2, #0
 800273e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002740:	4b31      	ldr	r3, [pc, #196]	@ (8002808 <MX_TIM1_Init+0x120>)
 8002742:	2200      	movs	r2, #0
 8002744:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002746:	4830      	ldr	r0, [pc, #192]	@ (8002808 <MX_TIM1_Init+0x120>)
 8002748:	f007 ffc0 	bl	800a6cc <HAL_TIM_PWM_Init>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002752:	f000 fa0d 	bl	8002b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002756:	2300      	movs	r3, #0
 8002758:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800275a:	2300      	movs	r3, #0
 800275c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275e:	2300      	movs	r3, #0
 8002760:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002762:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002766:	4619      	mov	r1, r3
 8002768:	4827      	ldr	r0, [pc, #156]	@ (8002808 <MX_TIM1_Init+0x120>)
 800276a:	f008 fe1b 	bl	800b3a4 <HAL_TIMEx_MasterConfigSynchronization>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002774:	f000 f9fc 	bl	8002b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002778:	2360      	movs	r3, #96	@ 0x60
 800277a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 100;
 800277c:	2364      	movs	r3, #100	@ 0x64
 800277e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002780:	2300      	movs	r3, #0
 8002782:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002784:	2300      	movs	r3, #0
 8002786:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002788:	2300      	movs	r3, #0
 800278a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800278c:	2300      	movs	r3, #0
 800278e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002790:	2300      	movs	r3, #0
 8002792:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002794:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002798:	2200      	movs	r2, #0
 800279a:	4619      	mov	r1, r3
 800279c:	481a      	ldr	r0, [pc, #104]	@ (8002808 <MX_TIM1_Init+0x120>)
 800279e:	f007 ffed 	bl	800a77c <HAL_TIM_PWM_ConfigChannel>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80027a8:	f000 f9e2 	bl	8002b70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027ac:	2300      	movs	r3, #0
 80027ae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027b0:	2300      	movs	r3, #0
 80027b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027b8:	2300      	movs	r3, #0
 80027ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027c6:	2300      	movs	r3, #0
 80027c8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80027ca:	2300      	movs	r3, #0
 80027cc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80027ce:	2300      	movs	r3, #0
 80027d0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80027d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80027d8:	2300      	movs	r3, #0
 80027da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80027dc:	2300      	movs	r3, #0
 80027de:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027e4:	1d3b      	adds	r3, r7, #4
 80027e6:	4619      	mov	r1, r3
 80027e8:	4807      	ldr	r0, [pc, #28]	@ (8002808 <MX_TIM1_Init+0x120>)
 80027ea:	f008 feab 	bl	800b544 <HAL_TIMEx_ConfigBreakDeadTime>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80027f4:	f000 f9bc 	bl	8002b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80027f8:	4803      	ldr	r0, [pc, #12]	@ (8002808 <MX_TIM1_Init+0x120>)
 80027fa:	f000 fa77 	bl	8002cec <HAL_TIM_MspPostInit>

}
 80027fe:	bf00      	nop
 8002800:	3760      	adds	r7, #96	@ 0x60
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	2000027c 	.word	0x2000027c
 800280c:	40012c00 	.word	0x40012c00

08002810 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002814:	4b22      	ldr	r3, [pc, #136]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 8002816:	4a23      	ldr	r2, [pc, #140]	@ (80028a4 <MX_USART3_UART_Init+0x94>)
 8002818:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800281a:	4b21      	ldr	r3, [pc, #132]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 800281c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002820:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002822:	4b1f      	ldr	r3, [pc, #124]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 8002824:	2200      	movs	r2, #0
 8002826:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002828:	4b1d      	ldr	r3, [pc, #116]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 800282a:	2200      	movs	r2, #0
 800282c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800282e:	4b1c      	ldr	r3, [pc, #112]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 8002830:	2200      	movs	r2, #0
 8002832:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002834:	4b1a      	ldr	r3, [pc, #104]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 8002836:	220c      	movs	r2, #12
 8002838:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800283a:	4b19      	ldr	r3, [pc, #100]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 800283c:	2200      	movs	r2, #0
 800283e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002840:	4b17      	ldr	r3, [pc, #92]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 8002842:	2200      	movs	r2, #0
 8002844:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002846:	4b16      	ldr	r3, [pc, #88]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 8002848:	2200      	movs	r2, #0
 800284a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800284c:	4b14      	ldr	r3, [pc, #80]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 800284e:	2200      	movs	r2, #0
 8002850:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002852:	4b13      	ldr	r3, [pc, #76]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 8002854:	2200      	movs	r2, #0
 8002856:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002858:	4811      	ldr	r0, [pc, #68]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 800285a:	f008 ff0d 	bl	800b678 <HAL_UART_Init>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002864:	f000 f984 	bl	8002b70 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002868:	2100      	movs	r1, #0
 800286a:	480d      	ldr	r0, [pc, #52]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 800286c:	f00a fe5f 	bl	800d52e <HAL_UARTEx_SetTxFifoThreshold>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002876:	f000 f97b 	bl	8002b70 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800287a:	2100      	movs	r1, #0
 800287c:	4808      	ldr	r0, [pc, #32]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 800287e:	f00a fe94 	bl	800d5aa <HAL_UARTEx_SetRxFifoThreshold>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002888:	f000 f972 	bl	8002b70 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800288c:	4804      	ldr	r0, [pc, #16]	@ (80028a0 <MX_USART3_UART_Init+0x90>)
 800288e:	f00a fe15 	bl	800d4bc <HAL_UARTEx_DisableFifoMode>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002898:	f000 f96a 	bl	8002b70 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800289c:	bf00      	nop
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	200002c8 	.word	0x200002c8
 80028a4:	40004800 	.word	0x40004800

080028a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08e      	sub	sp, #56	@ 0x38
 80028ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	605a      	str	r2, [r3, #4]
 80028b8:	609a      	str	r2, [r3, #8]
 80028ba:	60da      	str	r2, [r3, #12]
 80028bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028be:	4ba5      	ldr	r3, [pc, #660]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 80028c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028c4:	4aa3      	ldr	r2, [pc, #652]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 80028c6:	f043 0310 	orr.w	r3, r3, #16
 80028ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80028ce:	4ba1      	ldr	r3, [pc, #644]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 80028d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028d4:	f003 0310 	and.w	r3, r3, #16
 80028d8:	623b      	str	r3, [r7, #32]
 80028da:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028dc:	4b9d      	ldr	r3, [pc, #628]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 80028de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028e2:	4a9c      	ldr	r2, [pc, #624]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 80028e4:	f043 0304 	orr.w	r3, r3, #4
 80028e8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80028ec:	4b99      	ldr	r3, [pc, #612]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 80028ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028f2:	f003 0304 	and.w	r3, r3, #4
 80028f6:	61fb      	str	r3, [r7, #28]
 80028f8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028fa:	4b96      	ldr	r3, [pc, #600]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 80028fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002900:	4a94      	ldr	r2, [pc, #592]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002902:	f043 0320 	orr.w	r3, r3, #32
 8002906:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800290a:	4b92      	ldr	r3, [pc, #584]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 800290c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002910:	f003 0320 	and.w	r3, r3, #32
 8002914:	61bb      	str	r3, [r7, #24]
 8002916:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002918:	4b8e      	ldr	r3, [pc, #568]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 800291a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800291e:	4a8d      	ldr	r2, [pc, #564]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002924:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002928:	4b8a      	ldr	r3, [pc, #552]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 800292a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800292e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002932:	617b      	str	r3, [r7, #20]
 8002934:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002936:	4b87      	ldr	r3, [pc, #540]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002938:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800293c:	4a85      	ldr	r2, [pc, #532]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002946:	4b83      	ldr	r3, [pc, #524]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002948:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	613b      	str	r3, [r7, #16]
 8002952:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002954:	4b7f      	ldr	r3, [pc, #508]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002956:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800295a:	4a7e      	ldr	r2, [pc, #504]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 800295c:	f043 0302 	orr.w	r3, r3, #2
 8002960:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002964:	4b7b      	ldr	r3, [pc, #492]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002966:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002972:	4b78      	ldr	r3, [pc, #480]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002974:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002978:	4a76      	ldr	r2, [pc, #472]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 800297a:	f043 0308 	orr.w	r3, r3, #8
 800297e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002982:	4b74      	ldr	r3, [pc, #464]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002984:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002988:	f003 0308 	and.w	r3, r3, #8
 800298c:	60bb      	str	r3, [r7, #8]
 800298e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002990:	4b70      	ldr	r3, [pc, #448]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002992:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002996:	4a6f      	ldr	r2, [pc, #444]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 8002998:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800299c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80029a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002b54 <MX_GPIO_Init+0x2ac>)
 80029a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029aa:	607b      	str	r3, [r7, #4]
 80029ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2110      	movs	r1, #16
 80029b2:	4869      	ldr	r0, [pc, #420]	@ (8002b58 <MX_GPIO_Init+0x2b0>)
 80029b4:	f001 f87c 	bl	8003ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80029b8:	2200      	movs	r2, #0
 80029ba:	2101      	movs	r1, #1
 80029bc:	4867      	ldr	r0, [pc, #412]	@ (8002b5c <MX_GPIO_Init+0x2b4>)
 80029be:	f001 f877 	bl	8003ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, GPIO_PIN_RESET);
 80029c2:	2200      	movs	r2, #0
 80029c4:	2110      	movs	r1, #16
 80029c6:	4866      	ldr	r0, [pc, #408]	@ (8002b60 <MX_GPIO_Init+0x2b8>)
 80029c8:	f001 f872 	bl	8003ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80029cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029d2:	4b64      	ldr	r3, [pc, #400]	@ (8002b64 <MX_GPIO_Init+0x2bc>)
 80029d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d6:	2300      	movs	r3, #0
 80029d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029de:	4619      	mov	r1, r3
 80029e0:	4861      	ldr	r0, [pc, #388]	@ (8002b68 <MX_GPIO_Init+0x2c0>)
 80029e2:	f000 ff13 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80029e6:	2310      	movs	r3, #16
 80029e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ea:	2301      	movs	r3, #1
 80029ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f2:	2300      	movs	r3, #0
 80029f4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80029f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029fa:	4619      	mov	r1, r3
 80029fc:	4856      	ldr	r0, [pc, #344]	@ (8002b58 <MX_GPIO_Init+0x2b0>)
 80029fe:	f000 ff05 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002a02:	2332      	movs	r3, #50	@ 0x32
 8002a04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a06:	2302      	movs	r3, #2
 8002a08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002a12:	230b      	movs	r3, #11
 8002a14:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4852      	ldr	r0, [pc, #328]	@ (8002b68 <MX_GPIO_Init+0x2c0>)
 8002a1e:	f000 fef5 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002a22:	2386      	movs	r3, #134	@ 0x86
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a26:	2302      	movs	r3, #2
 8002a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a2e:	2302      	movs	r3, #2
 8002a30:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002a32:	230b      	movs	r3, #11
 8002a34:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	484b      	ldr	r0, [pc, #300]	@ (8002b6c <MX_GPIO_Init+0x2c4>)
 8002a3e:	f000 fee5 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8002a42:	2310      	movs	r3, #16
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a46:	2303      	movs	r3, #3
 8002a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8002a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a52:	4619      	mov	r1, r3
 8002a54:	4845      	ldr	r0, [pc, #276]	@ (8002b6c <MX_GPIO_Init+0x2c4>)
 8002a56:	f000 fed9 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a66:	2300      	movs	r3, #0
 8002a68:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a6e:	4619      	mov	r1, r3
 8002a70:	483a      	ldr	r0, [pc, #232]	@ (8002b5c <MX_GPIO_Init+0x2b4>)
 8002a72:	f000 fecb 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC1_Pin UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = UCPD_CC1_Pin|UCPD_CC2_Pin;
 8002a76:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4834      	ldr	r0, [pc, #208]	@ (8002b5c <MX_GPIO_Init+0x2b4>)
 8002a8c:	f000 febe 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002a90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a96:	2302      	movs	r3, #2
 8002a98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002aa2:	230b      	movs	r3, #11
 8002aa4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002aa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002aaa:	4619      	mov	r1, r3
 8002aac:	482b      	ldr	r0, [pc, #172]	@ (8002b5c <MX_GPIO_Init+0x2b4>)
 8002aae:	f000 fead 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002ab2:	2310      	movs	r3, #16
 8002ab4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ac2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4825      	ldr	r0, [pc, #148]	@ (8002b60 <MX_GPIO_Init+0x2b8>)
 8002aca:	f000 fe9f 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8002ace:	2380      	movs	r3, #128	@ 0x80
 8002ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ad2:	4b24      	ldr	r3, [pc, #144]	@ (8002b64 <MX_GPIO_Init+0x2bc>)
 8002ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8002ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ade:	4619      	mov	r1, r3
 8002ae0:	481f      	ldr	r0, [pc, #124]	@ (8002b60 <MX_GPIO_Init+0x2b8>)
 8002ae2:	f000 fe93 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8002ae6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002aea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aec:	2302      	movs	r3, #2
 8002aee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af4:	2300      	movs	r3, #0
 8002af6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002af8:	230a      	movs	r3, #10
 8002afa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002afc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b00:	4619      	mov	r1, r3
 8002b02:	481a      	ldr	r0, [pc, #104]	@ (8002b6c <MX_GPIO_Init+0x2c4>)
 8002b04:	f000 fe82 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXT_EN_Pin RMI_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TXT_EN_Pin|RMI_TXD0_Pin;
 8002b08:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0e:	2302      	movs	r3, #2
 8002b10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b12:	2300      	movs	r3, #0
 8002b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b16:	2302      	movs	r3, #2
 8002b18:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002b1a:	230b      	movs	r3, #11
 8002b1c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b22:	4619      	mov	r1, r3
 8002b24:	480e      	ldr	r0, [pc, #56]	@ (8002b60 <MX_GPIO_Init+0x2b8>)
 8002b26:	f000 fe71 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_TX_Pin ARD_D0_RX_Pin */
  GPIO_InitStruct.Pin = ARD_D1_TX_Pin|ARD_D0_RX_Pin;
 8002b2a:	23c0      	movs	r3, #192	@ 0xc0
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b36:	2300      	movs	r3, #0
 8002b38:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002b3a:	2308      	movs	r3, #8
 8002b3c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b42:	4619      	mov	r1, r3
 8002b44:	4805      	ldr	r0, [pc, #20]	@ (8002b5c <MX_GPIO_Init+0x2b4>)
 8002b46:	f000 fe61 	bl	800380c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b4a:	bf00      	nop
 8002b4c:	3738      	adds	r7, #56	@ 0x38
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	44020c00 	.word	0x44020c00
 8002b58:	42021400 	.word	0x42021400
 8002b5c:	42020400 	.word	0x42020400
 8002b60:	42021800 	.word	0x42021800
 8002b64:	10110000 	.word	0x10110000
 8002b68:	42020800 	.word	0x42020800
 8002b6c:	42020000 	.word	0x42020000

08002b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b74:	b672      	cpsid	i
}
 8002b76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b78:	bf00      	nop
 8002b7a:	e7fd      	b.n	8002b78 <Error_Handler+0x8>

08002b7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b80:	bf00      	nop
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
	...

08002b8c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b0cc      	sub	sp, #304	@ 0x130
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002b96:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b9a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002bb0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8002bba:	461a      	mov	r2, r3
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	f00b fc78 	bl	800e4b2 <memset>
  if(hi2c->Instance==I2C1)
 8002bc2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002bc6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a33      	ldr	r2, [pc, #204]	@ (8002c9c <HAL_I2C_MspInit+0x110>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d15e      	bne.n	8002c92 <HAL_I2C_MspInit+0x106>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002bd4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002bd8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8002bdc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002be0:	f04f 0300 	mov.w	r3, #0
 8002be4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002be8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002bec:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bf6:	f107 0310 	add.w	r3, r7, #16
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f002 fd0e 	bl	800561c <HAL_RCCEx_PeriphCLKConfig>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8002c06:	f7ff ffb3 	bl	8002b70 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0a:	4b25      	ldr	r3, [pc, #148]	@ (8002ca0 <HAL_I2C_MspInit+0x114>)
 8002c0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c10:	4a23      	ldr	r2, [pc, #140]	@ (8002ca0 <HAL_I2C_MspInit+0x114>)
 8002c12:	f043 0302 	orr.w	r3, r3, #2
 8002c16:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002c1a:	4b21      	ldr	r3, [pc, #132]	@ (8002ca0 <HAL_I2C_MspInit+0x114>)
 8002c1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c20:	f003 0202 	and.w	r2, r3, #2
 8002c24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002c28:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002c32:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002c36:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c38:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002c3c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c40:	2312      	movs	r3, #18
 8002c42:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c46:	2300      	movs	r3, #0
 8002c48:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c52:	2304      	movs	r3, #4
 8002c54:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c58:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	4811      	ldr	r0, [pc, #68]	@ (8002ca4 <HAL_I2C_MspInit+0x118>)
 8002c60:	f000 fdd4 	bl	800380c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c64:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca0 <HAL_I2C_MspInit+0x114>)
 8002c66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c6a:	4a0d      	ldr	r2, [pc, #52]	@ (8002ca0 <HAL_I2C_MspInit+0x114>)
 8002c6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002c70:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002c74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <HAL_I2C_MspInit+0x114>)
 8002c76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c7a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002c7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002c82:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002c8c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002c90:	681b      	ldr	r3, [r3, #0]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002c92:	bf00      	nop
 8002c94:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40005400 	.word	0x40005400
 8002ca0:	44020c00 	.word	0x44020c00
 8002ca4:	42020400 	.word	0x42020400

08002ca8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a0b      	ldr	r2, [pc, #44]	@ (8002ce4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d10e      	bne.n	8002cd8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cba:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce8 <HAL_TIM_PWM_MspInit+0x40>)
 8002cbc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002cc0:	4a09      	ldr	r2, [pc, #36]	@ (8002ce8 <HAL_TIM_PWM_MspInit+0x40>)
 8002cc2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002cc6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002cca:	4b07      	ldr	r3, [pc, #28]	@ (8002ce8 <HAL_TIM_PWM_MspInit+0x40>)
 8002ccc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002cd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002cd8:	bf00      	nop
 8002cda:	3714      	adds	r7, #20
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	40012c00 	.word	0x40012c00
 8002ce8:	44020c00 	.word	0x44020c00

08002cec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b088      	sub	sp, #32
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf4:	f107 030c 	add.w	r3, r7, #12
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a13      	ldr	r2, [pc, #76]	@ (8002d58 <HAL_TIM_MspPostInit+0x6c>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d11f      	bne.n	8002d4e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d0e:	4b13      	ldr	r3, [pc, #76]	@ (8002d5c <HAL_TIM_MspPostInit+0x70>)
 8002d10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d14:	4a11      	ldr	r2, [pc, #68]	@ (8002d5c <HAL_TIM_MspPostInit+0x70>)
 8002d16:	f043 0310 	orr.w	r3, r3, #16
 8002d1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8002d5c <HAL_TIM_MspPostInit+0x70>)
 8002d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d24:	f003 0310 	and.w	r3, r3, #16
 8002d28:	60bb      	str	r3, [r7, #8]
 8002d2a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d30:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d32:	2302      	movs	r3, #2
 8002d34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d42:	f107 030c 	add.w	r3, r7, #12
 8002d46:	4619      	mov	r1, r3
 8002d48:	4805      	ldr	r0, [pc, #20]	@ (8002d60 <HAL_TIM_MspPostInit+0x74>)
 8002d4a:	f000 fd5f 	bl	800380c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002d4e:	bf00      	nop
 8002d50:	3720      	adds	r7, #32
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40012c00 	.word	0x40012c00
 8002d5c:	44020c00 	.word	0x44020c00
 8002d60:	42021000 	.word	0x42021000

08002d64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b0cc      	sub	sp, #304	@ 0x130
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002d6e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002d72:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d74:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	605a      	str	r2, [r3, #4]
 8002d7e:	609a      	str	r2, [r3, #8]
 8002d80:	60da      	str	r2, [r3, #12]
 8002d82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002d88:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8002d92:	461a      	mov	r2, r3
 8002d94:	2100      	movs	r1, #0
 8002d96:	f00b fb8c 	bl	800e4b2 <memset>
  if(huart->Instance==USART3)
 8002d9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002d9e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a37      	ldr	r2, [pc, #220]	@ (8002e84 <HAL_UART_MspInit+0x120>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d165      	bne.n	8002e78 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002dac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002db0:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8002db4:	f04f 0204 	mov.w	r2, #4
 8002db8:	f04f 0300 	mov.w	r3, #0
 8002dbc:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002dc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002dc4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002dc8:	2200      	movs	r2, #0
 8002dca:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dcc:	f107 0310 	add.w	r3, r7, #16
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f002 fc23 	bl	800561c <HAL_RCCEx_PeriphCLKConfig>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8002ddc:	f7ff fec8 	bl	8002b70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002de0:	4b29      	ldr	r3, [pc, #164]	@ (8002e88 <HAL_UART_MspInit+0x124>)
 8002de2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002de6:	4a28      	ldr	r2, [pc, #160]	@ (8002e88 <HAL_UART_MspInit+0x124>)
 8002de8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002dec:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002df0:	4b25      	ldr	r3, [pc, #148]	@ (8002e88 <HAL_UART_MspInit+0x124>)
 8002df2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002df6:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8002dfa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002dfe:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002e08:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002e0c:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002e88 <HAL_UART_MspInit+0x124>)
 8002e10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e14:	4a1c      	ldr	r2, [pc, #112]	@ (8002e88 <HAL_UART_MspInit+0x124>)
 8002e16:	f043 0308 	orr.w	r3, r3, #8
 8002e1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002e88 <HAL_UART_MspInit+0x124>)
 8002e20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e24:	f003 0208 	and.w	r2, r3, #8
 8002e28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002e2c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002e36:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002e3a:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e3c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002e40:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e44:	2302      	movs	r3, #2
 8002e46:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e50:	2300      	movs	r3, #0
 8002e52:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e56:	2307      	movs	r3, #7
 8002e58:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e5c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002e60:	4619      	mov	r1, r3
 8002e62:	480a      	ldr	r0, [pc, #40]	@ (8002e8c <HAL_UART_MspInit+0x128>)
 8002e64:	f000 fcd2 	bl	800380c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	203c      	movs	r0, #60	@ 0x3c
 8002e6e:	f000 fb4f 	bl	8003510 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002e72:	203c      	movs	r0, #60	@ 0x3c
 8002e74:	f000 fb66 	bl	8003544 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002e78:	bf00      	nop
 8002e7a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	40004800 	.word	0x40004800
 8002e88:	44020c00 	.word	0x44020c00
 8002e8c:	42020c00 	.word	0x42020c00

08002e90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e94:	bf00      	nop
 8002e96:	e7fd      	b.n	8002e94 <NMI_Handler+0x4>

08002e98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e9c:	bf00      	nop
 8002e9e:	e7fd      	b.n	8002e9c <HardFault_Handler+0x4>

08002ea0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ea4:	bf00      	nop
 8002ea6:	e7fd      	b.n	8002ea4 <MemManage_Handler+0x4>

08002ea8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eac:	bf00      	nop
 8002eae:	e7fd      	b.n	8002eac <BusFault_Handler+0x4>

08002eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002eb4:	bf00      	nop
 8002eb6:	e7fd      	b.n	8002eb4 <UsageFault_Handler+0x4>

08002eb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ebc:	bf00      	nop
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr

08002ec6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eca:	bf00      	nop
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ed8:	bf00      	nop
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr

08002ee2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ee6:	f000 fa17 	bl	8003318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002eea:	bf00      	nop
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002ef4:	4802      	ldr	r0, [pc, #8]	@ (8002f00 <USART3_IRQHandler+0x10>)
 8002ef6:	f008 fd0f 	bl	800b918 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002efa:	bf00      	nop
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	200002c8 	.word	0x200002c8

08002f04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
  return 1;
 8002f08:	2301      	movs	r3, #1
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <_kill>:

int _kill(int pid, int sig)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f1e:	f00b fb6f 	bl	800e600 <__errno>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2216      	movs	r2, #22
 8002f26:	601a      	str	r2, [r3, #0]
  return -1;
 8002f28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <_exit>:

void _exit (int status)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f7ff ffe7 	bl	8002f14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f46:	bf00      	nop
 8002f48:	e7fd      	b.n	8002f46 <_exit+0x12>

08002f4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b086      	sub	sp, #24
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	60f8      	str	r0, [r7, #12]
 8002f52:	60b9      	str	r1, [r7, #8]
 8002f54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]
 8002f5a:	e00a      	b.n	8002f72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f5c:	f3af 8000 	nop.w
 8002f60:	4601      	mov	r1, r0
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	60ba      	str	r2, [r7, #8]
 8002f68:	b2ca      	uxtb	r2, r1
 8002f6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	617b      	str	r3, [r7, #20]
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	dbf0      	blt.n	8002f5c <_read+0x12>
  }

  return len;
 8002f7a:	687b      	ldr	r3, [r7, #4]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	e009      	b.n	8002faa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	60ba      	str	r2, [r7, #8]
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	617b      	str	r3, [r7, #20]
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	dbf1      	blt.n	8002f96 <_write+0x12>
  }
  return len;
 8002fb2:	687b      	ldr	r3, [r7, #4]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3718      	adds	r7, #24
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <_close>:

int _close(int file)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002fc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fe4:	605a      	str	r2, [r3, #4]
  return 0;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <_isatty>:

int _isatty(int file)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ffc:	2301      	movs	r3, #1
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr

0800300a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800300a:	b480      	push	{r7}
 800300c:	b085      	sub	sp, #20
 800300e:	af00      	add	r7, sp, #0
 8003010:	60f8      	str	r0, [r7, #12]
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003016:	2300      	movs	r3, #0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800302c:	4a14      	ldr	r2, [pc, #80]	@ (8003080 <_sbrk+0x5c>)
 800302e:	4b15      	ldr	r3, [pc, #84]	@ (8003084 <_sbrk+0x60>)
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003038:	4b13      	ldr	r3, [pc, #76]	@ (8003088 <_sbrk+0x64>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d102      	bne.n	8003046 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003040:	4b11      	ldr	r3, [pc, #68]	@ (8003088 <_sbrk+0x64>)
 8003042:	4a12      	ldr	r2, [pc, #72]	@ (800308c <_sbrk+0x68>)
 8003044:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003046:	4b10      	ldr	r3, [pc, #64]	@ (8003088 <_sbrk+0x64>)
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4413      	add	r3, r2
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	429a      	cmp	r2, r3
 8003052:	d207      	bcs.n	8003064 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003054:	f00b fad4 	bl	800e600 <__errno>
 8003058:	4603      	mov	r3, r0
 800305a:	220c      	movs	r2, #12
 800305c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800305e:	f04f 33ff 	mov.w	r3, #4294967295
 8003062:	e009      	b.n	8003078 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003064:	4b08      	ldr	r3, [pc, #32]	@ (8003088 <_sbrk+0x64>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800306a:	4b07      	ldr	r3, [pc, #28]	@ (8003088 <_sbrk+0x64>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4413      	add	r3, r2
 8003072:	4a05      	ldr	r2, [pc, #20]	@ (8003088 <_sbrk+0x64>)
 8003074:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003076:	68fb      	ldr	r3, [r7, #12]
}
 8003078:	4618      	mov	r0, r3
 800307a:	3718      	adds	r7, #24
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	200a0000 	.word	0x200a0000
 8003084:	00000400 	.word	0x00000400
 8003088:	2000035c 	.word	0x2000035c
 800308c:	200004b8 	.word	0x200004b8

08003090 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003096:	4b35      	ldr	r3, [pc, #212]	@ (800316c <SystemInit+0xdc>)
 8003098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800309c:	4a33      	ldr	r2, [pc, #204]	@ (800316c <SystemInit+0xdc>)
 800309e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030a2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80030a6:	4b32      	ldr	r3, [pc, #200]	@ (8003170 <SystemInit+0xe0>)
 80030a8:	2201      	movs	r2, #1
 80030aa:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80030ac:	4b30      	ldr	r3, [pc, #192]	@ (8003170 <SystemInit+0xe0>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80030b2:	4b2f      	ldr	r3, [pc, #188]	@ (8003170 <SystemInit+0xe0>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80030b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003170 <SystemInit+0xe0>)
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	492c      	ldr	r1, [pc, #176]	@ (8003170 <SystemInit+0xe0>)
 80030be:	4b2d      	ldr	r3, [pc, #180]	@ (8003174 <SystemInit+0xe4>)
 80030c0:	4013      	ands	r3, r2
 80030c2:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80030c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003170 <SystemInit+0xe0>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80030ca:	4b29      	ldr	r3, [pc, #164]	@ (8003170 <SystemInit+0xe0>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 80030d0:	4b27      	ldr	r3, [pc, #156]	@ (8003170 <SystemInit+0xe0>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80030d6:	4b26      	ldr	r3, [pc, #152]	@ (8003170 <SystemInit+0xe0>)
 80030d8:	4a27      	ldr	r2, [pc, #156]	@ (8003178 <SystemInit+0xe8>)
 80030da:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80030dc:	4b24      	ldr	r3, [pc, #144]	@ (8003170 <SystemInit+0xe0>)
 80030de:	2200      	movs	r2, #0
 80030e0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80030e2:	4b23      	ldr	r3, [pc, #140]	@ (8003170 <SystemInit+0xe0>)
 80030e4:	4a24      	ldr	r2, [pc, #144]	@ (8003178 <SystemInit+0xe8>)
 80030e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80030e8:	4b21      	ldr	r3, [pc, #132]	@ (8003170 <SystemInit+0xe0>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 80030ee:	4b20      	ldr	r3, [pc, #128]	@ (8003170 <SystemInit+0xe0>)
 80030f0:	4a21      	ldr	r2, [pc, #132]	@ (8003178 <SystemInit+0xe8>)
 80030f2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80030f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003170 <SystemInit+0xe0>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80030fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003170 <SystemInit+0xe0>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a1c      	ldr	r2, [pc, #112]	@ (8003170 <SystemInit+0xe0>)
 8003100:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003104:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8003106:	4b1a      	ldr	r3, [pc, #104]	@ (8003170 <SystemInit+0xe0>)
 8003108:	2200      	movs	r2, #0
 800310a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800310c:	4b17      	ldr	r3, [pc, #92]	@ (800316c <SystemInit+0xdc>)
 800310e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003112:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8003114:	4b19      	ldr	r3, [pc, #100]	@ (800317c <SystemInit+0xec>)
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 800311c:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8003124:	d003      	beq.n	800312e <SystemInit+0x9e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800312c:	d117      	bne.n	800315e <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 800312e:	4b13      	ldr	r3, [pc, #76]	@ (800317c <SystemInit+0xec>)
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	2b00      	cmp	r3, #0
 8003138:	d005      	beq.n	8003146 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800313a:	4b10      	ldr	r3, [pc, #64]	@ (800317c <SystemInit+0xec>)
 800313c:	4a10      	ldr	r2, [pc, #64]	@ (8003180 <SystemInit+0xf0>)
 800313e:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8003140:	4b0e      	ldr	r3, [pc, #56]	@ (800317c <SystemInit+0xec>)
 8003142:	4a10      	ldr	r2, [pc, #64]	@ (8003184 <SystemInit+0xf4>)
 8003144:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8003146:	4b0d      	ldr	r3, [pc, #52]	@ (800317c <SystemInit+0xec>)
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	4a0c      	ldr	r2, [pc, #48]	@ (800317c <SystemInit+0xec>)
 800314c:	f043 0302 	orr.w	r3, r3, #2
 8003150:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8003152:	4b0a      	ldr	r3, [pc, #40]	@ (800317c <SystemInit+0xec>)
 8003154:	69db      	ldr	r3, [r3, #28]
 8003156:	4a09      	ldr	r2, [pc, #36]	@ (800317c <SystemInit+0xec>)
 8003158:	f043 0301 	orr.w	r3, r3, #1
 800315c:	61d3      	str	r3, [r2, #28]
  }
}
 800315e:	bf00      	nop
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	e000ed00 	.word	0xe000ed00
 8003170:	44020c00 	.word	0x44020c00
 8003174:	eae2eae3 	.word	0xeae2eae3
 8003178:	01010280 	.word	0x01010280
 800317c:	40022000 	.word	0x40022000
 8003180:	08192a3b 	.word	0x08192a3b
 8003184:	4c5d6e7f 	.word	0x4c5d6e7f

08003188 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003188:	480d      	ldr	r0, [pc, #52]	@ (80031c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800318a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800318c:	f7ff ff80 	bl	8003090 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003190:	480c      	ldr	r0, [pc, #48]	@ (80031c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003192:	490d      	ldr	r1, [pc, #52]	@ (80031c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003194:	4a0d      	ldr	r2, [pc, #52]	@ (80031cc <LoopForever+0xe>)
  movs r3, #0
 8003196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003198:	e002      	b.n	80031a0 <LoopCopyDataInit>

0800319a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800319a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800319c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800319e:	3304      	adds	r3, #4

080031a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031a4:	d3f9      	bcc.n	800319a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031a6:	4a0a      	ldr	r2, [pc, #40]	@ (80031d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80031a8:	4c0a      	ldr	r4, [pc, #40]	@ (80031d4 <LoopForever+0x16>)
  movs r3, #0
 80031aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031ac:	e001      	b.n	80031b2 <LoopFillZerobss>

080031ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031b0:	3204      	adds	r2, #4

080031b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031b4:	d3fb      	bcc.n	80031ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80031b6:	f00b fa29 	bl	800e60c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031ba:	f7ff f9d2 	bl	8002562 <main>

080031be <LoopForever>:

LoopForever:
    b LoopForever
 80031be:	e7fe      	b.n	80031be <LoopForever>
  ldr   r0, =_estack
 80031c0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80031c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031c8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80031cc:	080106e0 	.word	0x080106e0
  ldr r2, =_sbss
 80031d0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80031d4:	200004b4 	.word	0x200004b4

080031d8 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031d8:	e7fe      	b.n	80031d8 <ADC1_IRQHandler>
	...

080031dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031e0:	2003      	movs	r0, #3
 80031e2:	f000 f98a 	bl	80034fa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80031e6:	f002 f88f 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80031ea:	4602      	mov	r2, r0
 80031ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003220 <HAL_Init+0x44>)
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	f003 030f 	and.w	r3, r3, #15
 80031f4:	490b      	ldr	r1, [pc, #44]	@ (8003224 <HAL_Init+0x48>)
 80031f6:	5ccb      	ldrb	r3, [r1, r3]
 80031f8:	fa22 f303 	lsr.w	r3, r2, r3
 80031fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003228 <HAL_Init+0x4c>)
 80031fe:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003200:	2004      	movs	r0, #4
 8003202:	f000 f9cf 	bl	80035a4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003206:	200f      	movs	r0, #15
 8003208:	f000 f810 	bl	800322c <HAL_InitTick>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e002      	b.n	800321c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003216:	f7ff fcb1 	bl	8002b7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	bd80      	pop	{r7, pc}
 8003220:	44020c00 	.word	0x44020c00
 8003224:	08010320 	.word	0x08010320
 8003228:	20000000 	.word	0x20000000

0800322c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003238:	4b33      	ldr	r3, [pc, #204]	@ (8003308 <HAL_InitTick+0xdc>)
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d101      	bne.n	8003244 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e05c      	b.n	80032fe <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003244:	4b31      	ldr	r3, [pc, #196]	@ (800330c <HAL_InitTick+0xe0>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0304 	and.w	r3, r3, #4
 800324c:	2b04      	cmp	r3, #4
 800324e:	d10c      	bne.n	800326a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003250:	4b2f      	ldr	r3, [pc, #188]	@ (8003310 <HAL_InitTick+0xe4>)
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	4b2c      	ldr	r3, [pc, #176]	@ (8003308 <HAL_InitTick+0xdc>)
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	4619      	mov	r1, r3
 800325a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800325e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003262:	fbb2 f3f3 	udiv	r3, r2, r3
 8003266:	60fb      	str	r3, [r7, #12]
 8003268:	e037      	b.n	80032da <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800326a:	f000 f9f3 	bl	8003654 <HAL_SYSTICK_GetCLKSourceConfig>
 800326e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	2b02      	cmp	r3, #2
 8003274:	d023      	beq.n	80032be <HAL_InitTick+0x92>
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b02      	cmp	r3, #2
 800327a:	d82d      	bhi.n	80032d8 <HAL_InitTick+0xac>
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d003      	beq.n	800328a <HAL_InitTick+0x5e>
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d00d      	beq.n	80032a4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8003288:	e026      	b.n	80032d8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800328a:	4b21      	ldr	r3, [pc, #132]	@ (8003310 <HAL_InitTick+0xe4>)
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	4b1e      	ldr	r3, [pc, #120]	@ (8003308 <HAL_InitTick+0xdc>)
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	4619      	mov	r1, r3
 8003294:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003298:	fbb3 f3f1 	udiv	r3, r3, r1
 800329c:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a0:	60fb      	str	r3, [r7, #12]
        break;
 80032a2:	e01a      	b.n	80032da <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80032a4:	4b18      	ldr	r3, [pc, #96]	@ (8003308 <HAL_InitTick+0xdc>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	461a      	mov	r2, r3
 80032aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80032b2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80032b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ba:	60fb      	str	r3, [r7, #12]
        break;
 80032bc:	e00d      	b.n	80032da <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80032be:	4b12      	ldr	r3, [pc, #72]	@ (8003308 <HAL_InitTick+0xdc>)
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80032cc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80032d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d4:	60fb      	str	r3, [r7, #12]
        break;
 80032d6:	e000      	b.n	80032da <HAL_InitTick+0xae>
        break;
 80032d8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 f940 	bl	8003560 <HAL_SYSTICK_Config>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e009      	b.n	80032fe <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032ea:	2200      	movs	r2, #0
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	f04f 30ff 	mov.w	r0, #4294967295
 80032f2:	f000 f90d 	bl	8003510 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80032f6:	4a07      	ldr	r2, [pc, #28]	@ (8003314 <HAL_InitTick+0xe8>)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	20000008 	.word	0x20000008
 800330c:	e000e010 	.word	0xe000e010
 8003310:	20000000 	.word	0x20000000
 8003314:	20000004 	.word	0x20000004

08003318 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800331c:	4b06      	ldr	r3, [pc, #24]	@ (8003338 <HAL_IncTick+0x20>)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	461a      	mov	r2, r3
 8003322:	4b06      	ldr	r3, [pc, #24]	@ (800333c <HAL_IncTick+0x24>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4413      	add	r3, r2
 8003328:	4a04      	ldr	r2, [pc, #16]	@ (800333c <HAL_IncTick+0x24>)
 800332a:	6013      	str	r3, [r2, #0]
}
 800332c:	bf00      	nop
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	20000008 	.word	0x20000008
 800333c:	20000360 	.word	0x20000360

08003340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  return uwTick;
 8003344:	4b03      	ldr	r3, [pc, #12]	@ (8003354 <HAL_GetTick+0x14>)
 8003346:	681b      	ldr	r3, [r3, #0]
}
 8003348:	4618      	mov	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	20000360 	.word	0x20000360

08003358 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003360:	f7ff ffee 	bl	8003340 <HAL_GetTick>
 8003364:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003370:	d005      	beq.n	800337e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003372:	4b0a      	ldr	r3, [pc, #40]	@ (800339c <HAL_Delay+0x44>)
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	461a      	mov	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	4413      	add	r3, r2
 800337c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800337e:	bf00      	nop
 8003380:	f7ff ffde 	bl	8003340 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	429a      	cmp	r2, r3
 800338e:	d8f7      	bhi.n	8003380 <HAL_Delay+0x28>
  {
  }
}
 8003390:	bf00      	nop
 8003392:	bf00      	nop
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	20000008 	.word	0x20000008

080033a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b0:	4b0c      	ldr	r3, [pc, #48]	@ (80033e4 <__NVIC_SetPriorityGrouping+0x44>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033bc:	4013      	ands	r3, r2
 80033be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033d2:	4a04      	ldr	r2, [pc, #16]	@ (80033e4 <__NVIC_SetPriorityGrouping+0x44>)
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	60d3      	str	r3, [r2, #12]
}
 80033d8:	bf00      	nop
 80033da:	3714      	adds	r7, #20
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr
 80033e4:	e000ed00 	.word	0xe000ed00

080033e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033ec:	4b04      	ldr	r3, [pc, #16]	@ (8003400 <__NVIC_GetPriorityGrouping+0x18>)
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	0a1b      	lsrs	r3, r3, #8
 80033f2:	f003 0307 	and.w	r3, r3, #7
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr
 8003400:	e000ed00 	.word	0xe000ed00

08003404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	4603      	mov	r3, r0
 800340c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800340e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003412:	2b00      	cmp	r3, #0
 8003414:	db0b      	blt.n	800342e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003416:	88fb      	ldrh	r3, [r7, #6]
 8003418:	f003 021f 	and.w	r2, r3, #31
 800341c:	4907      	ldr	r1, [pc, #28]	@ (800343c <__NVIC_EnableIRQ+0x38>)
 800341e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003422:	095b      	lsrs	r3, r3, #5
 8003424:	2001      	movs	r0, #1
 8003426:	fa00 f202 	lsl.w	r2, r0, r2
 800342a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	e000e100 	.word	0xe000e100

08003440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	4603      	mov	r3, r0
 8003448:	6039      	str	r1, [r7, #0]
 800344a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800344c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003450:	2b00      	cmp	r3, #0
 8003452:	db0a      	blt.n	800346a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	b2da      	uxtb	r2, r3
 8003458:	490c      	ldr	r1, [pc, #48]	@ (800348c <__NVIC_SetPriority+0x4c>)
 800345a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800345e:	0112      	lsls	r2, r2, #4
 8003460:	b2d2      	uxtb	r2, r2
 8003462:	440b      	add	r3, r1
 8003464:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003468:	e00a      	b.n	8003480 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	b2da      	uxtb	r2, r3
 800346e:	4908      	ldr	r1, [pc, #32]	@ (8003490 <__NVIC_SetPriority+0x50>)
 8003470:	88fb      	ldrh	r3, [r7, #6]
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	3b04      	subs	r3, #4
 8003478:	0112      	lsls	r2, r2, #4
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	440b      	add	r3, r1
 800347e:	761a      	strb	r2, [r3, #24]
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	e000e100 	.word	0xe000e100
 8003490:	e000ed00 	.word	0xe000ed00

08003494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003494:	b480      	push	{r7}
 8003496:	b089      	sub	sp, #36	@ 0x24
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0307 	and.w	r3, r3, #7
 80034a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	f1c3 0307 	rsb	r3, r3, #7
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	bf28      	it	cs
 80034b2:	2304      	movcs	r3, #4
 80034b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	3304      	adds	r3, #4
 80034ba:	2b06      	cmp	r3, #6
 80034bc:	d902      	bls.n	80034c4 <NVIC_EncodePriority+0x30>
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	3b03      	subs	r3, #3
 80034c2:	e000      	b.n	80034c6 <NVIC_EncodePriority+0x32>
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c8:	f04f 32ff 	mov.w	r2, #4294967295
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	43da      	mvns	r2, r3
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	401a      	ands	r2, r3
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034dc:	f04f 31ff 	mov.w	r1, #4294967295
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	43d9      	mvns	r1, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ec:	4313      	orrs	r3, r2
         );
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3724      	adds	r7, #36	@ 0x24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr

080034fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034fa:	b580      	push	{r7, lr}
 80034fc:	b082      	sub	sp, #8
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f7ff ff4c 	bl	80033a0 <__NVIC_SetPriorityGrouping>
}
 8003508:	bf00      	nop
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	4603      	mov	r3, r0
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
 800351c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800351e:	f7ff ff63 	bl	80033e8 <__NVIC_GetPriorityGrouping>
 8003522:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	68b9      	ldr	r1, [r7, #8]
 8003528:	6978      	ldr	r0, [r7, #20]
 800352a:	f7ff ffb3 	bl	8003494 <NVIC_EncodePriority>
 800352e:	4602      	mov	r2, r0
 8003530:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003534:	4611      	mov	r1, r2
 8003536:	4618      	mov	r0, r3
 8003538:	f7ff ff82 	bl	8003440 <__NVIC_SetPriority>
}
 800353c:	bf00      	nop
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800354e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff ff56 	bl	8003404 <__NVIC_EnableIRQ>
}
 8003558:	bf00      	nop
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	3b01      	subs	r3, #1
 800356c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003570:	d301      	bcc.n	8003576 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003572:	2301      	movs	r3, #1
 8003574:	e00d      	b.n	8003592 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003576:	4a0a      	ldr	r2, [pc, #40]	@ (80035a0 <HAL_SYSTICK_Config+0x40>)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3b01      	subs	r3, #1
 800357c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800357e:	4b08      	ldr	r3, [pc, #32]	@ (80035a0 <HAL_SYSTICK_Config+0x40>)
 8003580:	2200      	movs	r2, #0
 8003582:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003584:	4b06      	ldr	r3, [pc, #24]	@ (80035a0 <HAL_SYSTICK_Config+0x40>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a05      	ldr	r2, [pc, #20]	@ (80035a0 <HAL_SYSTICK_Config+0x40>)
 800358a:	f043 0303 	orr.w	r3, r3, #3
 800358e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	e000e010 	.word	0xe000e010

080035a4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b04      	cmp	r3, #4
 80035b0:	d844      	bhi.n	800363c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80035b2:	a201      	add	r2, pc, #4	@ (adr r2, 80035b8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80035b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b8:	080035db 	.word	0x080035db
 80035bc:	080035f9 	.word	0x080035f9
 80035c0:	0800361b 	.word	0x0800361b
 80035c4:	0800363d 	.word	0x0800363d
 80035c8:	080035cd 	.word	0x080035cd
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80035cc:	4b1f      	ldr	r3, [pc, #124]	@ (800364c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a1e      	ldr	r2, [pc, #120]	@ (800364c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80035d2:	f043 0304 	orr.w	r3, r3, #4
 80035d6:	6013      	str	r3, [r2, #0]
      break;
 80035d8:	e031      	b.n	800363e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80035da:	4b1c      	ldr	r3, [pc, #112]	@ (800364c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a1b      	ldr	r2, [pc, #108]	@ (800364c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80035e0:	f023 0304 	bic.w	r3, r3, #4
 80035e4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80035e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003650 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80035e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80035ec:	4a18      	ldr	r2, [pc, #96]	@ (8003650 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80035ee:	f023 030c 	bic.w	r3, r3, #12
 80035f2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80035f6:	e022      	b.n	800363e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80035f8:	4b14      	ldr	r3, [pc, #80]	@ (800364c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a13      	ldr	r2, [pc, #76]	@ (800364c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80035fe:	f023 0304 	bic.w	r3, r3, #4
 8003602:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003604:	4b12      	ldr	r3, [pc, #72]	@ (8003650 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003606:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800360a:	f023 030c 	bic.w	r3, r3, #12
 800360e:	4a10      	ldr	r2, [pc, #64]	@ (8003650 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003610:	f043 0304 	orr.w	r3, r3, #4
 8003614:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003618:	e011      	b.n	800363e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800361a:	4b0c      	ldr	r3, [pc, #48]	@ (800364c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a0b      	ldr	r2, [pc, #44]	@ (800364c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003620:	f023 0304 	bic.w	r3, r3, #4
 8003624:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003626:	4b0a      	ldr	r3, [pc, #40]	@ (8003650 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003628:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800362c:	f023 030c 	bic.w	r3, r3, #12
 8003630:	4a07      	ldr	r2, [pc, #28]	@ (8003650 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003632:	f043 0308 	orr.w	r3, r3, #8
 8003636:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800363a:	e000      	b.n	800363e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800363c:	bf00      	nop
  }
}
 800363e:	bf00      	nop
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	e000e010 	.word	0xe000e010
 8003650:	44020c00 	.word	0x44020c00

08003654 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800365a:	4b17      	ldr	r3, [pc, #92]	@ (80036b8 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0304 	and.w	r3, r3, #4
 8003662:	2b00      	cmp	r3, #0
 8003664:	d002      	beq.n	800366c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003666:	2304      	movs	r3, #4
 8003668:	607b      	str	r3, [r7, #4]
 800366a:	e01e      	b.n	80036aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800366c:	4b13      	ldr	r3, [pc, #76]	@ (80036bc <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800366e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003672:	f003 030c 	and.w	r3, r3, #12
 8003676:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	2b08      	cmp	r3, #8
 800367c:	d00f      	beq.n	800369e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b08      	cmp	r3, #8
 8003682:	d80f      	bhi.n	80036a4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b04      	cmp	r3, #4
 800368e:	d003      	beq.n	8003698 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003690:	e008      	b.n	80036a4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003692:	2300      	movs	r3, #0
 8003694:	607b      	str	r3, [r7, #4]
        break;
 8003696:	e008      	b.n	80036aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003698:	2301      	movs	r3, #1
 800369a:	607b      	str	r3, [r7, #4]
        break;
 800369c:	e005      	b.n	80036aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800369e:	2302      	movs	r3, #2
 80036a0:	607b      	str	r3, [r7, #4]
        break;
 80036a2:	e002      	b.n	80036aa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80036a4:	2300      	movs	r3, #0
 80036a6:	607b      	str	r3, [r7, #4]
        break;
 80036a8:	bf00      	nop
    }
  }
  return systick_source;
 80036aa:	687b      	ldr	r3, [r7, #4]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	e000e010 	.word	0xe000e010
 80036bc:	44020c00 	.word	0x44020c00

080036c0 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80036c8:	f7ff fe3a 	bl	8003340 <HAL_GetTick>
 80036cc:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d101      	bne.n	80036d8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e06b      	b.n	80037b0 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d008      	beq.n	80036f6 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2220      	movs	r2, #32
 80036e8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e05c      	b.n	80037b0 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	695a      	ldr	r2, [r3, #20]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f042 0204 	orr.w	r2, r2, #4
 8003704:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2205      	movs	r2, #5
 800370a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800370e:	e020      	b.n	8003752 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8003710:	f7ff fe16 	bl	8003340 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b05      	cmp	r3, #5
 800371c:	d919      	bls.n	8003752 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003722:	f043 0210 	orr.w	r2, r3, #16
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2203      	movs	r2, #3
 800372e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800373a:	2b00      	cmp	r3, #0
 800373c:	d003      	beq.n	8003746 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003742:	2201      	movs	r2, #1
 8003744:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e02e      	b.n	80037b0 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d0d7      	beq.n	8003710 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695a      	ldr	r2, [r3, #20]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0202 	orr.w	r2, r2, #2
 800376e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2204      	movs	r2, #4
 8003774:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8003780:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800378e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003792:	2b00      	cmp	r3, #0
 8003794:	d007      	beq.n	80037a6 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800379a:	2201      	movs	r2, #1
 800379c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2200      	movs	r2, #0
 80037a4:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3710      	adds	r7, #16
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e019      	b.n	80037fe <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d004      	beq.n	80037e0 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2220      	movs	r2, #32
 80037da:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e00e      	b.n	80037fe <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2204      	movs	r2, #4
 80037e4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	6812      	ldr	r2, [r2, #0]
 80037f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80037f6:	f043 0304 	orr.w	r3, r3, #4
 80037fa:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
	...

0800380c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800380c:	b480      	push	{r7}
 800380e:	b087      	sub	sp, #28
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8003816:	2300      	movs	r3, #0
 8003818:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800381a:	e136      	b.n	8003a8a <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	2101      	movs	r1, #1
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	fa01 f303 	lsl.w	r3, r1, r3
 8003828:	4013      	ands	r3, r2
 800382a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 8128 	beq.w	8003a84 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	2b02      	cmp	r3, #2
 800383a:	d003      	beq.n	8003844 <HAL_GPIO_Init+0x38>
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	2b12      	cmp	r3, #18
 8003842:	d125      	bne.n	8003890 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	08da      	lsrs	r2, r3, #3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	3208      	adds	r2, #8
 800384c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003850:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	f003 0307 	and.w	r3, r3, #7
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	220f      	movs	r2, #15
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	4013      	ands	r3, r2
 8003866:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	f003 020f 	and.w	r2, r3, #15
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	f003 0307 	and.w	r3, r3, #7
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	4313      	orrs	r3, r2
 8003880:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	08da      	lsrs	r2, r3, #3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	3208      	adds	r2, #8
 800388a:	6979      	ldr	r1, [r7, #20]
 800388c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	2203      	movs	r2, #3
 800389c:	fa02 f303 	lsl.w	r3, r2, r3
 80038a0:	43db      	mvns	r3, r3
 80038a2:	697a      	ldr	r2, [r7, #20]
 80038a4:	4013      	ands	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 0203 	and.w	r2, r3, #3
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	fa02 f303 	lsl.w	r3, r2, r3
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d00b      	beq.n	80038e4 <HAL_GPIO_Init+0xd8>
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d007      	beq.n	80038e4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80038d8:	2b11      	cmp	r3, #17
 80038da:	d003      	beq.n	80038e4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b12      	cmp	r3, #18
 80038e2:	d130      	bne.n	8003946 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	005b      	lsls	r3, r3, #1
 80038ee:	2203      	movs	r2, #3
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	43db      	mvns	r3, r3
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	4013      	ands	r3, r2
 80038fa:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	68da      	ldr	r2, [r3, #12]
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	fa02 f303 	lsl.w	r3, r2, r3
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	4313      	orrs	r3, r2
 800390c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800391a:	2201      	movs	r2, #1
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	fa02 f303 	lsl.w	r3, r2, r3
 8003922:	43db      	mvns	r3, r3
 8003924:	697a      	ldr	r2, [r7, #20]
 8003926:	4013      	ands	r3, r2
 8003928:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	091b      	lsrs	r3, r3, #4
 8003930:	f003 0201 	and.w	r2, r3, #1
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	697a      	ldr	r2, [r7, #20]
 800393c:	4313      	orrs	r3, r2
 800393e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	2b03      	cmp	r3, #3
 800394c:	d017      	beq.n	800397e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	2203      	movs	r2, #3
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	43db      	mvns	r3, r3
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	4013      	ands	r3, r2
 8003964:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	4313      	orrs	r3, r2
 8003976:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d07c      	beq.n	8003a84 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800398a:	4a47      	ldr	r2, [pc, #284]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	089b      	lsrs	r3, r3, #2
 8003990:	3318      	adds	r3, #24
 8003992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003996:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	00db      	lsls	r3, r3, #3
 80039a0:	220f      	movs	r2, #15
 80039a2:	fa02 f303 	lsl.w	r3, r2, r3
 80039a6:	43db      	mvns	r3, r3
 80039a8:	697a      	ldr	r2, [r7, #20]
 80039aa:	4013      	ands	r3, r2
 80039ac:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	0a9a      	lsrs	r2, r3, #10
 80039b2:	4b3e      	ldr	r3, [pc, #248]	@ (8003aac <HAL_GPIO_Init+0x2a0>)
 80039b4:	4013      	ands	r3, r2
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	f002 0203 	and.w	r2, r2, #3
 80039bc:	00d2      	lsls	r2, r2, #3
 80039be:	4093      	lsls	r3, r2
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80039c6:	4938      	ldr	r1, [pc, #224]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	089b      	lsrs	r3, r3, #2
 80039cc:	3318      	adds	r3, #24
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80039d4:	4b34      	ldr	r3, [pc, #208]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	43db      	mvns	r3, r3
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	4013      	ands	r3, r2
 80039e2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80039f8:	4a2b      	ldr	r2, [pc, #172]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80039fe:	4b2a      	ldr	r3, [pc, #168]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8003a22:	4a21      	ldr	r2, [pc, #132]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003a28:	4b1f      	ldr	r3, [pc, #124]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 8003a2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a2e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	43db      	mvns	r3, r3
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	4013      	ands	r3, r2
 8003a38:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8003a46:	697a      	ldr	r2, [r7, #20]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8003a4e:	4a16      	ldr	r2, [pc, #88]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003a56:	4b14      	ldr	r3, [pc, #80]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 8003a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a5c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	43db      	mvns	r3, r3
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	4013      	ands	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d003      	beq.n	8003a7c <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8003a7c:	4a0a      	ldr	r2, [pc, #40]	@ (8003aa8 <HAL_GPIO_Init+0x29c>)
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	3301      	adds	r3, #1
 8003a88:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	fa22 f303 	lsr.w	r3, r2, r3
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	f47f aec1 	bne.w	800381c <HAL_GPIO_Init+0x10>
  }
}
 8003a9a:	bf00      	nop
 8003a9c:	bf00      	nop
 8003a9e:	371c      	adds	r7, #28
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	44022000 	.word	0x44022000
 8003aac:	002f7f7f 	.word	0x002f7f7f

08003ab0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	460b      	mov	r3, r1
 8003aba:	807b      	strh	r3, [r7, #2]
 8003abc:	4613      	mov	r3, r2
 8003abe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ac0:	787b      	ldrb	r3, [r7, #1]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003ac6:	887a      	ldrh	r2, [r7, #2]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003acc:	e002      	b.n	8003ad4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ace:	887a      	ldrh	r2, [r7, #2]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e08d      	b.n	8003c0e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d106      	bne.n	8003b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7ff f840 	bl	8002b8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2224      	movs	r2, #36	@ 0x24
 8003b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0201 	bic.w	r2, r2, #1
 8003b22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d107      	bne.n	8003b5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b56:	609a      	str	r2, [r3, #8]
 8003b58:	e006      	b.n	8003b68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d108      	bne.n	8003b82 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b7e:	605a      	str	r2, [r3, #4]
 8003b80:	e007      	b.n	8003b92 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b90:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	6812      	ldr	r2, [r2, #0]
 8003b9c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003ba0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ba4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68da      	ldr	r2, [r3, #12]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bb4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691a      	ldr	r2, [r3, #16]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	69d9      	ldr	r1, [r3, #28]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1a      	ldr	r2, [r3, #32]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 0201 	orr.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
	...

08003c18 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b088      	sub	sp, #32
 8003c1c:	af02      	add	r7, sp, #8
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	4608      	mov	r0, r1
 8003c22:	4611      	mov	r1, r2
 8003c24:	461a      	mov	r2, r3
 8003c26:	4603      	mov	r3, r0
 8003c28:	817b      	strh	r3, [r7, #10]
 8003c2a:	460b      	mov	r3, r1
 8003c2c:	813b      	strh	r3, [r7, #8]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b20      	cmp	r3, #32
 8003c3c:	f040 80f9 	bne.w	8003e32 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c40:	6a3b      	ldr	r3, [r7, #32]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d002      	beq.n	8003c4c <HAL_I2C_Mem_Write+0x34>
 8003c46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d105      	bne.n	8003c58 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c52:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e0ed      	b.n	8003e34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d101      	bne.n	8003c66 <HAL_I2C_Mem_Write+0x4e>
 8003c62:	2302      	movs	r3, #2
 8003c64:	e0e6      	b.n	8003e34 <HAL_I2C_Mem_Write+0x21c>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c6e:	f7ff fb67 	bl	8003340 <HAL_GetTick>
 8003c72:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	9300      	str	r3, [sp, #0]
 8003c78:	2319      	movs	r3, #25
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 fac3 	bl	800420c <I2C_WaitOnFlagUntilTimeout>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0d1      	b.n	8003e34 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2221      	movs	r2, #33	@ 0x21
 8003c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2240      	movs	r2, #64	@ 0x40
 8003c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6a3a      	ldr	r2, [r7, #32]
 8003caa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003cb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003cb8:	88f8      	ldrh	r0, [r7, #6]
 8003cba:	893a      	ldrh	r2, [r7, #8]
 8003cbc:	8979      	ldrh	r1, [r7, #10]
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	9301      	str	r3, [sp, #4]
 8003cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 f9d3 	bl	8004074 <I2C_RequestMemoryWrite>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d005      	beq.n	8003ce0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e0a9      	b.n	8003e34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	2bff      	cmp	r3, #255	@ 0xff
 8003ce8:	d90e      	bls.n	8003d08 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	22ff      	movs	r2, #255	@ 0xff
 8003cee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf4:	b2da      	uxtb	r2, r3
 8003cf6:	8979      	ldrh	r1, [r7, #10]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 fc47 	bl	8004594 <I2C_TransferConfig>
 8003d06:	e00f      	b.n	8003d28 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d16:	b2da      	uxtb	r2, r3
 8003d18:	8979      	ldrh	r1, [r7, #10]
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 fc36 	bl	8004594 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d28:	697a      	ldr	r2, [r7, #20]
 8003d2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f000 fac6 	bl	80042be <I2C_WaitOnTXISFlagUntilTimeout>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e07b      	b.n	8003e34 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d40:	781a      	ldrb	r2, [r3, #0]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4c:	1c5a      	adds	r2, r3, #1
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d034      	beq.n	8003de0 <HAL_I2C_Mem_Write+0x1c8>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d130      	bne.n	8003de0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d84:	2200      	movs	r2, #0
 8003d86:	2180      	movs	r1, #128	@ 0x80
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 fa3f 	bl	800420c <I2C_WaitOnFlagUntilTimeout>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e04d      	b.n	8003e34 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	2bff      	cmp	r3, #255	@ 0xff
 8003da0:	d90e      	bls.n	8003dc0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	22ff      	movs	r2, #255	@ 0xff
 8003da6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	8979      	ldrh	r1, [r7, #10]
 8003db0:	2300      	movs	r3, #0
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f000 fbeb 	bl	8004594 <I2C_TransferConfig>
 8003dbe:	e00f      	b.n	8003de0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	8979      	ldrh	r1, [r7, #10]
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 fbda 	bl	8004594 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d19e      	bne.n	8003d28 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 faac 	bl	800434c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e01a      	b.n	8003e34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2220      	movs	r2, #32
 8003e04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	6859      	ldr	r1, [r3, #4]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	4b0a      	ldr	r3, [pc, #40]	@ (8003e3c <HAL_I2C_Mem_Write+0x224>)
 8003e12:	400b      	ands	r3, r1
 8003e14:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2220      	movs	r2, #32
 8003e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	e000      	b.n	8003e34 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003e32:	2302      	movs	r3, #2
  }
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3718      	adds	r7, #24
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	fe00e800 	.word	0xfe00e800

08003e40 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b088      	sub	sp, #32
 8003e44:	af02      	add	r7, sp, #8
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	4608      	mov	r0, r1
 8003e4a:	4611      	mov	r1, r2
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	4603      	mov	r3, r0
 8003e50:	817b      	strh	r3, [r7, #10]
 8003e52:	460b      	mov	r3, r1
 8003e54:	813b      	strh	r3, [r7, #8]
 8003e56:	4613      	mov	r3, r2
 8003e58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b20      	cmp	r3, #32
 8003e64:	f040 80fd 	bne.w	8004062 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e68:	6a3b      	ldr	r3, [r7, #32]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d002      	beq.n	8003e74 <HAL_I2C_Mem_Read+0x34>
 8003e6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d105      	bne.n	8003e80 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e7a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e0f1      	b.n	8004064 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d101      	bne.n	8003e8e <HAL_I2C_Mem_Read+0x4e>
 8003e8a:	2302      	movs	r3, #2
 8003e8c:	e0ea      	b.n	8004064 <HAL_I2C_Mem_Read+0x224>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e96:	f7ff fa53 	bl	8003340 <HAL_GetTick>
 8003e9a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	2319      	movs	r3, #25
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f000 f9af 	bl	800420c <I2C_WaitOnFlagUntilTimeout>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e0d5      	b.n	8004064 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2222      	movs	r2, #34	@ 0x22
 8003ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2240      	movs	r2, #64	@ 0x40
 8003ec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6a3a      	ldr	r2, [r7, #32]
 8003ed2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ed8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ee0:	88f8      	ldrh	r0, [r7, #6]
 8003ee2:	893a      	ldrh	r2, [r7, #8]
 8003ee4:	8979      	ldrh	r1, [r7, #10]
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	9301      	str	r3, [sp, #4]
 8003eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	4603      	mov	r3, r0
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 f913 	bl	800411c <I2C_RequestMemoryRead>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d005      	beq.n	8003f08 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e0ad      	b.n	8004064 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	2bff      	cmp	r3, #255	@ 0xff
 8003f10:	d90e      	bls.n	8003f30 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	22ff      	movs	r2, #255	@ 0xff
 8003f16:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f1c:	b2da      	uxtb	r2, r3
 8003f1e:	8979      	ldrh	r1, [r7, #10]
 8003f20:	4b52      	ldr	r3, [pc, #328]	@ (800406c <HAL_I2C_Mem_Read+0x22c>)
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f28:	68f8      	ldr	r0, [r7, #12]
 8003f2a:	f000 fb33 	bl	8004594 <I2C_TransferConfig>
 8003f2e:	e00f      	b.n	8003f50 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	8979      	ldrh	r1, [r7, #10]
 8003f42:	4b4a      	ldr	r3, [pc, #296]	@ (800406c <HAL_I2C_Mem_Read+0x22c>)
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 fb22 	bl	8004594 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f56:	2200      	movs	r2, #0
 8003f58:	2104      	movs	r1, #4
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f956 	bl	800420c <I2C_WaitOnFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e07c      	b.n	8004064 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f74:	b2d2      	uxtb	r2, r2
 8003f76:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f86:	3b01      	subs	r3, #1
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	3b01      	subs	r3, #1
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d034      	beq.n	8004010 <HAL_I2C_Mem_Read+0x1d0>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d130      	bne.n	8004010 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	9300      	str	r3, [sp, #0]
 8003fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	2180      	movs	r1, #128	@ 0x80
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f000 f927 	bl	800420c <I2C_WaitOnFlagUntilTimeout>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d001      	beq.n	8003fc8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e04d      	b.n	8004064 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	2bff      	cmp	r3, #255	@ 0xff
 8003fd0:	d90e      	bls.n	8003ff0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	22ff      	movs	r2, #255	@ 0xff
 8003fd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fdc:	b2da      	uxtb	r2, r3
 8003fde:	8979      	ldrh	r1, [r7, #10]
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	9300      	str	r3, [sp, #0]
 8003fe4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 fad3 	bl	8004594 <I2C_TransferConfig>
 8003fee:	e00f      	b.n	8004010 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	8979      	ldrh	r1, [r7, #10]
 8004002:	2300      	movs	r3, #0
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 fac2 	bl	8004594 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004014:	b29b      	uxth	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d19a      	bne.n	8003f50 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 f994 	bl	800434c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e01a      	b.n	8004064 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2220      	movs	r2, #32
 8004034:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	6859      	ldr	r1, [r3, #4]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	4b0b      	ldr	r3, [pc, #44]	@ (8004070 <HAL_I2C_Mem_Read+0x230>)
 8004042:	400b      	ands	r3, r1
 8004044:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	e000      	b.n	8004064 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004062:	2302      	movs	r3, #2
  }
}
 8004064:	4618      	mov	r0, r3
 8004066:	3718      	adds	r7, #24
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	80002400 	.word	0x80002400
 8004070:	fe00e800 	.word	0xfe00e800

08004074 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af02      	add	r7, sp, #8
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	4608      	mov	r0, r1
 800407e:	4611      	mov	r1, r2
 8004080:	461a      	mov	r2, r3
 8004082:	4603      	mov	r3, r0
 8004084:	817b      	strh	r3, [r7, #10]
 8004086:	460b      	mov	r3, r1
 8004088:	813b      	strh	r3, [r7, #8]
 800408a:	4613      	mov	r3, r2
 800408c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800408e:	88fb      	ldrh	r3, [r7, #6]
 8004090:	b2da      	uxtb	r2, r3
 8004092:	8979      	ldrh	r1, [r7, #10]
 8004094:	4b20      	ldr	r3, [pc, #128]	@ (8004118 <I2C_RequestMemoryWrite+0xa4>)
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f000 fa79 	bl	8004594 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040a2:	69fa      	ldr	r2, [r7, #28]
 80040a4:	69b9      	ldr	r1, [r7, #24]
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f000 f909 	bl	80042be <I2C_WaitOnTXISFlagUntilTimeout>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d001      	beq.n	80040b6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e02c      	b.n	8004110 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040b6:	88fb      	ldrh	r3, [r7, #6]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d105      	bne.n	80040c8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040bc:	893b      	ldrh	r3, [r7, #8]
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80040c6:	e015      	b.n	80040f4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040c8:	893b      	ldrh	r3, [r7, #8]
 80040ca:	0a1b      	lsrs	r3, r3, #8
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	b2da      	uxtb	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d6:	69fa      	ldr	r2, [r7, #28]
 80040d8:	69b9      	ldr	r1, [r7, #24]
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 f8ef 	bl	80042be <I2C_WaitOnTXISFlagUntilTimeout>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e012      	b.n	8004110 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040ea:	893b      	ldrh	r3, [r7, #8]
 80040ec:	b2da      	uxtb	r2, r3
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	2200      	movs	r2, #0
 80040fc:	2180      	movs	r1, #128	@ 0x80
 80040fe:	68f8      	ldr	r0, [r7, #12]
 8004100:	f000 f884 	bl	800420c <I2C_WaitOnFlagUntilTimeout>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d001      	beq.n	800410e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e000      	b.n	8004110 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3710      	adds	r7, #16
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	80002000 	.word	0x80002000

0800411c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af02      	add	r7, sp, #8
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	4608      	mov	r0, r1
 8004126:	4611      	mov	r1, r2
 8004128:	461a      	mov	r2, r3
 800412a:	4603      	mov	r3, r0
 800412c:	817b      	strh	r3, [r7, #10]
 800412e:	460b      	mov	r3, r1
 8004130:	813b      	strh	r3, [r7, #8]
 8004132:	4613      	mov	r3, r2
 8004134:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004136:	88fb      	ldrh	r3, [r7, #6]
 8004138:	b2da      	uxtb	r2, r3
 800413a:	8979      	ldrh	r1, [r7, #10]
 800413c:	4b20      	ldr	r3, [pc, #128]	@ (80041c0 <I2C_RequestMemoryRead+0xa4>)
 800413e:	9300      	str	r3, [sp, #0]
 8004140:	2300      	movs	r3, #0
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 fa26 	bl	8004594 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004148:	69fa      	ldr	r2, [r7, #28]
 800414a:	69b9      	ldr	r1, [r7, #24]
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f000 f8b6 	bl	80042be <I2C_WaitOnTXISFlagUntilTimeout>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e02c      	b.n	80041b6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800415c:	88fb      	ldrh	r3, [r7, #6]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d105      	bne.n	800416e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004162:	893b      	ldrh	r3, [r7, #8]
 8004164:	b2da      	uxtb	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	629a      	str	r2, [r3, #40]	@ 0x28
 800416c:	e015      	b.n	800419a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800416e:	893b      	ldrh	r3, [r7, #8]
 8004170:	0a1b      	lsrs	r3, r3, #8
 8004172:	b29b      	uxth	r3, r3
 8004174:	b2da      	uxtb	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800417c:	69fa      	ldr	r2, [r7, #28]
 800417e:	69b9      	ldr	r1, [r7, #24]
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f000 f89c 	bl	80042be <I2C_WaitOnTXISFlagUntilTimeout>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e012      	b.n	80041b6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004190:	893b      	ldrh	r3, [r7, #8]
 8004192:	b2da      	uxtb	r2, r3
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	9300      	str	r3, [sp, #0]
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	2200      	movs	r2, #0
 80041a2:	2140      	movs	r1, #64	@ 0x40
 80041a4:	68f8      	ldr	r0, [r7, #12]
 80041a6:	f000 f831 	bl	800420c <I2C_WaitOnFlagUntilTimeout>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d001      	beq.n	80041b4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e000      	b.n	80041b6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	80002000 	.word	0x80002000

080041c4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d103      	bne.n	80041e2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2200      	movs	r2, #0
 80041e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	f003 0301 	and.w	r3, r3, #1
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d007      	beq.n	8004200 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	699a      	ldr	r2, [r3, #24]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f042 0201 	orr.w	r2, r2, #1
 80041fe:	619a      	str	r2, [r3, #24]
  }
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	603b      	str	r3, [r7, #0]
 8004218:	4613      	mov	r3, r2
 800421a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800421c:	e03b      	b.n	8004296 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	6839      	ldr	r1, [r7, #0]
 8004222:	68f8      	ldr	r0, [r7, #12]
 8004224:	f000 f8d6 	bl	80043d4 <I2C_IsErrorOccurred>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d001      	beq.n	8004232 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e041      	b.n	80042b6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004238:	d02d      	beq.n	8004296 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800423a:	f7ff f881 	bl	8003340 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	429a      	cmp	r2, r3
 8004248:	d302      	bcc.n	8004250 <I2C_WaitOnFlagUntilTimeout+0x44>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d122      	bne.n	8004296 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	699a      	ldr	r2, [r3, #24]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	4013      	ands	r3, r2
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	429a      	cmp	r2, r3
 800425e:	bf0c      	ite	eq
 8004260:	2301      	moveq	r3, #1
 8004262:	2300      	movne	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	461a      	mov	r2, r3
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	429a      	cmp	r2, r3
 800426c:	d113      	bne.n	8004296 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004272:	f043 0220 	orr.w	r2, r3, #32
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2220      	movs	r2, #32
 800427e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e00f      	b.n	80042b6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	699a      	ldr	r2, [r3, #24]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	4013      	ands	r3, r2
 80042a0:	68ba      	ldr	r2, [r7, #8]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	bf0c      	ite	eq
 80042a6:	2301      	moveq	r3, #1
 80042a8:	2300      	movne	r3, #0
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	461a      	mov	r2, r3
 80042ae:	79fb      	ldrb	r3, [r7, #7]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d0b4      	beq.n	800421e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3710      	adds	r7, #16
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042be:	b580      	push	{r7, lr}
 80042c0:	b084      	sub	sp, #16
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	60f8      	str	r0, [r7, #12]
 80042c6:	60b9      	str	r1, [r7, #8]
 80042c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80042ca:	e033      	b.n	8004334 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	68b9      	ldr	r1, [r7, #8]
 80042d0:	68f8      	ldr	r0, [r7, #12]
 80042d2:	f000 f87f 	bl	80043d4 <I2C_IsErrorOccurred>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d001      	beq.n	80042e0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e031      	b.n	8004344 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e6:	d025      	beq.n	8004334 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042e8:	f7ff f82a 	bl	8003340 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d302      	bcc.n	80042fe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d11a      	bne.n	8004334 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b02      	cmp	r3, #2
 800430a:	d013      	beq.n	8004334 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004310:	f043 0220 	orr.w	r2, r3, #32
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2220      	movs	r2, #32
 800431c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e007      	b.n	8004344 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b02      	cmp	r3, #2
 8004340:	d1c4      	bne.n	80042cc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004358:	e02f      	b.n	80043ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	68b9      	ldr	r1, [r7, #8]
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f000 f838 	bl	80043d4 <I2C_IsErrorOccurred>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e02d      	b.n	80043ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800436e:	f7fe ffe7 	bl	8003340 <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	429a      	cmp	r2, r3
 800437c:	d302      	bcc.n	8004384 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d11a      	bne.n	80043ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	f003 0320 	and.w	r3, r3, #32
 800438e:	2b20      	cmp	r3, #32
 8004390:	d013      	beq.n	80043ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004396:	f043 0220 	orr.w	r2, r3, #32
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2220      	movs	r2, #32
 80043a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e007      	b.n	80043ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d1c8      	bne.n	800435a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
	...

080043d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b08a      	sub	sp, #40	@ 0x28
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043e0:	2300      	movs	r3, #0
 80043e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80043ee:	2300      	movs	r3, #0
 80043f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	f003 0310 	and.w	r3, r3, #16
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d068      	beq.n	80044d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2210      	movs	r2, #16
 8004406:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004408:	e049      	b.n	800449e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004410:	d045      	beq.n	800449e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004412:	f7fe ff95 	bl	8003340 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	429a      	cmp	r2, r3
 8004420:	d302      	bcc.n	8004428 <I2C_IsErrorOccurred+0x54>
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d13a      	bne.n	800449e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004432:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800443a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004446:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800444a:	d121      	bne.n	8004490 <I2C_IsErrorOccurred+0xbc>
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004452:	d01d      	beq.n	8004490 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004454:	7cfb      	ldrb	r3, [r7, #19]
 8004456:	2b20      	cmp	r3, #32
 8004458:	d01a      	beq.n	8004490 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685a      	ldr	r2, [r3, #4]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004468:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800446a:	f7fe ff69 	bl	8003340 <HAL_GetTick>
 800446e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004470:	e00e      	b.n	8004490 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004472:	f7fe ff65 	bl	8003340 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b19      	cmp	r3, #25
 800447e:	d907      	bls.n	8004490 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	f043 0320 	orr.w	r3, r3, #32
 8004486:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800448e:	e006      	b.n	800449e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	f003 0320 	and.w	r3, r3, #32
 800449a:	2b20      	cmp	r3, #32
 800449c:	d1e9      	bne.n	8004472 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	699b      	ldr	r3, [r3, #24]
 80044a4:	f003 0320 	and.w	r3, r3, #32
 80044a8:	2b20      	cmp	r3, #32
 80044aa:	d003      	beq.n	80044b4 <I2C_IsErrorOccurred+0xe0>
 80044ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0aa      	beq.n	800440a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80044b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d103      	bne.n	80044c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2220      	movs	r2, #32
 80044c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80044c4:	6a3b      	ldr	r3, [r7, #32]
 80044c6:	f043 0304 	orr.w	r3, r3, #4
 80044ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00b      	beq.n	80044fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80044e4:	6a3b      	ldr	r3, [r7, #32]
 80044e6:	f043 0301 	orr.w	r3, r3, #1
 80044ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00b      	beq.n	800451e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	f043 0308 	orr.w	r3, r3, #8
 800450c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004516:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00b      	beq.n	8004540 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	f043 0302 	orr.w	r3, r3, #2
 800452e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004538:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004540:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004544:	2b00      	cmp	r3, #0
 8004546:	d01c      	beq.n	8004582 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f7ff fe3b 	bl	80041c4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	6859      	ldr	r1, [r3, #4]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	4b0d      	ldr	r3, [pc, #52]	@ (8004590 <I2C_IsErrorOccurred+0x1bc>)
 800455a:	400b      	ands	r3, r1
 800455c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004562:	6a3b      	ldr	r3, [r7, #32]
 8004564:	431a      	orrs	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2220      	movs	r2, #32
 800456e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004586:	4618      	mov	r0, r3
 8004588:	3728      	adds	r7, #40	@ 0x28
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	fe00e800 	.word	0xfe00e800

08004594 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004594:	b480      	push	{r7}
 8004596:	b087      	sub	sp, #28
 8004598:	af00      	add	r7, sp, #0
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	607b      	str	r3, [r7, #4]
 800459e:	460b      	mov	r3, r1
 80045a0:	817b      	strh	r3, [r7, #10]
 80045a2:	4613      	mov	r3, r2
 80045a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045a6:	897b      	ldrh	r3, [r7, #10]
 80045a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80045ac:	7a7b      	ldrb	r3, [r7, #9]
 80045ae:	041b      	lsls	r3, r3, #16
 80045b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045b4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	4313      	orrs	r3, r2
 80045be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045c2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	685a      	ldr	r2, [r3, #4]
 80045ca:	6a3b      	ldr	r3, [r7, #32]
 80045cc:	0d5b      	lsrs	r3, r3, #21
 80045ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80045d2:	4b08      	ldr	r3, [pc, #32]	@ (80045f4 <I2C_TransferConfig+0x60>)
 80045d4:	430b      	orrs	r3, r1
 80045d6:	43db      	mvns	r3, r3
 80045d8:	ea02 0103 	and.w	r1, r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80045e6:	bf00      	nop
 80045e8:	371c      	adds	r7, #28
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	03ff63ff 	.word	0x03ff63ff

080045f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b20      	cmp	r3, #32
 800460c:	d138      	bne.n	8004680 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004614:	2b01      	cmp	r3, #1
 8004616:	d101      	bne.n	800461c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004618:	2302      	movs	r3, #2
 800461a:	e032      	b.n	8004682 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2224      	movs	r2, #36	@ 0x24
 8004628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f022 0201 	bic.w	r2, r2, #1
 800463a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800464a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6819      	ldr	r1, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 0201 	orr.w	r2, r2, #1
 800466a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2220      	movs	r2, #32
 8004670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800467c:	2300      	movs	r3, #0
 800467e:	e000      	b.n	8004682 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004680:	2302      	movs	r3, #2
  }
}
 8004682:	4618      	mov	r0, r3
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr

0800468e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800468e:	b480      	push	{r7}
 8004690:	b085      	sub	sp, #20
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
 8004696:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b20      	cmp	r3, #32
 80046a2:	d139      	bne.n	8004718 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e033      	b.n	800471a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2224      	movs	r2, #36	@ 0x24
 80046be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 0201 	bic.w	r2, r2, #1
 80046d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80046e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	021b      	lsls	r3, r3, #8
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f042 0201 	orr.w	r2, r2, #1
 8004702:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2220      	movs	r2, #32
 8004708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004714:	2300      	movs	r3, #0
 8004716:	e000      	b.n	800471a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004718:	2302      	movs	r3, #2
  }
}
 800471a:	4618      	mov	r0, r3
 800471c:	3714      	adds	r7, #20
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
	...

08004728 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b088      	sub	sp, #32
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d102      	bne.n	800473c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	f000 bc28 	b.w	8004f8c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800473c:	4b94      	ldr	r3, [pc, #592]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	f003 0318 	and.w	r3, r3, #24
 8004744:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8004746:	4b92      	ldr	r3, [pc, #584]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800474a:	f003 0303 	and.w	r3, r3, #3
 800474e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0310 	and.w	r3, r3, #16
 8004758:	2b00      	cmp	r3, #0
 800475a:	d05b      	beq.n	8004814 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	2b08      	cmp	r3, #8
 8004760:	d005      	beq.n	800476e <HAL_RCC_OscConfig+0x46>
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	2b18      	cmp	r3, #24
 8004766:	d114      	bne.n	8004792 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	2b02      	cmp	r3, #2
 800476c:	d111      	bne.n	8004792 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	69db      	ldr	r3, [r3, #28]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d102      	bne.n	800477c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	f000 bc08 	b.w	8004f8c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800477c:	4b84      	ldr	r3, [pc, #528]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	041b      	lsls	r3, r3, #16
 800478a:	4981      	ldr	r1, [pc, #516]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 800478c:	4313      	orrs	r3, r2
 800478e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8004790:	e040      	b.n	8004814 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d023      	beq.n	80047e2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800479a:	4b7d      	ldr	r3, [pc, #500]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a7c      	ldr	r2, [pc, #496]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80047a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a6:	f7fe fdcb 	bl	8003340 <HAL_GetTick>
 80047aa:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80047ac:	e008      	b.n	80047c0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80047ae:	f7fe fdc7 	bl	8003340 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d901      	bls.n	80047c0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e3e5      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80047c0:	4b73      	ldr	r3, [pc, #460]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0f0      	beq.n	80047ae <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80047cc:	4b70      	ldr	r3, [pc, #448]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a1b      	ldr	r3, [r3, #32]
 80047d8:	041b      	lsls	r3, r3, #16
 80047da:	496d      	ldr	r1, [pc, #436]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	618b      	str	r3, [r1, #24]
 80047e0:	e018      	b.n	8004814 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80047e2:	4b6b      	ldr	r3, [pc, #428]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a6a      	ldr	r2, [pc, #424]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80047e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ee:	f7fe fda7 	bl	8003340 <HAL_GetTick>
 80047f2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80047f4:	e008      	b.n	8004808 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80047f6:	f7fe fda3 	bl	8003340 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	2b02      	cmp	r3, #2
 8004802:	d901      	bls.n	8004808 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e3c1      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004808:	4b61      	ldr	r3, [pc, #388]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1f0      	bne.n	80047f6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 80a0 	beq.w	8004962 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	2b10      	cmp	r3, #16
 8004826:	d005      	beq.n	8004834 <HAL_RCC_OscConfig+0x10c>
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	2b18      	cmp	r3, #24
 800482c:	d109      	bne.n	8004842 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	2b03      	cmp	r3, #3
 8004832:	d106      	bne.n	8004842 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	f040 8092 	bne.w	8004962 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e3a4      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800484a:	d106      	bne.n	800485a <HAL_RCC_OscConfig+0x132>
 800484c:	4b50      	ldr	r3, [pc, #320]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a4f      	ldr	r2, [pc, #316]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004852:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004856:	6013      	str	r3, [r2, #0]
 8004858:	e058      	b.n	800490c <HAL_RCC_OscConfig+0x1e4>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d112      	bne.n	8004888 <HAL_RCC_OscConfig+0x160>
 8004862:	4b4b      	ldr	r3, [pc, #300]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a4a      	ldr	r2, [pc, #296]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004868:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800486c:	6013      	str	r3, [r2, #0]
 800486e:	4b48      	ldr	r3, [pc, #288]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a47      	ldr	r2, [pc, #284]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004874:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004878:	6013      	str	r3, [r2, #0]
 800487a:	4b45      	ldr	r3, [pc, #276]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a44      	ldr	r2, [pc, #272]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004880:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004884:	6013      	str	r3, [r2, #0]
 8004886:	e041      	b.n	800490c <HAL_RCC_OscConfig+0x1e4>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004890:	d112      	bne.n	80048b8 <HAL_RCC_OscConfig+0x190>
 8004892:	4b3f      	ldr	r3, [pc, #252]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a3e      	ldr	r2, [pc, #248]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800489c:	6013      	str	r3, [r2, #0]
 800489e:	4b3c      	ldr	r3, [pc, #240]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a3b      	ldr	r2, [pc, #236]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80048a8:	6013      	str	r3, [r2, #0]
 80048aa:	4b39      	ldr	r3, [pc, #228]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a38      	ldr	r2, [pc, #224]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048b4:	6013      	str	r3, [r2, #0]
 80048b6:	e029      	b.n	800490c <HAL_RCC_OscConfig+0x1e4>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80048c0:	d112      	bne.n	80048e8 <HAL_RCC_OscConfig+0x1c0>
 80048c2:	4b33      	ldr	r3, [pc, #204]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a32      	ldr	r2, [pc, #200]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	4b30      	ldr	r3, [pc, #192]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a2f      	ldr	r2, [pc, #188]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048d8:	6013      	str	r3, [r2, #0]
 80048da:	4b2d      	ldr	r3, [pc, #180]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a2c      	ldr	r2, [pc, #176]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048e4:	6013      	str	r3, [r2, #0]
 80048e6:	e011      	b.n	800490c <HAL_RCC_OscConfig+0x1e4>
 80048e8:	4b29      	ldr	r3, [pc, #164]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a28      	ldr	r2, [pc, #160]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048f2:	6013      	str	r3, [r2, #0]
 80048f4:	4b26      	ldr	r3, [pc, #152]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a25      	ldr	r2, [pc, #148]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 80048fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048fe:	6013      	str	r3, [r2, #0]
 8004900:	4b23      	ldr	r3, [pc, #140]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a22      	ldr	r2, [pc, #136]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004906:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800490a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d013      	beq.n	800493c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004914:	f7fe fd14 	bl	8003340 <HAL_GetTick>
 8004918:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800491c:	f7fe fd10 	bl	8003340 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b64      	cmp	r3, #100	@ 0x64
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e32e      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800492e:	4b18      	ldr	r3, [pc, #96]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d0f0      	beq.n	800491c <HAL_RCC_OscConfig+0x1f4>
 800493a:	e012      	b.n	8004962 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493c:	f7fe fd00 	bl	8003340 <HAL_GetTick>
 8004940:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004944:	f7fe fcfc 	bl	8003340 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b64      	cmp	r3, #100	@ 0x64
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e31a      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004956:	4b0e      	ldr	r3, [pc, #56]	@ (8004990 <HAL_RCC_OscConfig+0x268>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d1f0      	bne.n	8004944 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b00      	cmp	r3, #0
 800496c:	f000 809a 	beq.w	8004aa4 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d005      	beq.n	8004982 <HAL_RCC_OscConfig+0x25a>
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	2b18      	cmp	r3, #24
 800497a:	d149      	bne.n	8004a10 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d146      	bne.n	8004a10 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d104      	bne.n	8004994 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e2fe      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
 800498e:	bf00      	nop
 8004990:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d11c      	bne.n	80049d4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800499a:	4b9a      	ldr	r3, [pc, #616]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0218 	and.w	r2, r3, #24
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d014      	beq.n	80049d4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80049aa:	4b96      	ldr	r3, [pc, #600]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f023 0218 	bic.w	r2, r3, #24
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	4993      	ldr	r1, [pc, #588]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80049bc:	f000 fdd0 	bl	8005560 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80049c0:	4b91      	ldr	r3, [pc, #580]	@ (8004c08 <HAL_RCC_OscConfig+0x4e0>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fe fc31 	bl	800322c <HAL_InitTick>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e2db      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049d4:	f7fe fcb4 	bl	8003340 <HAL_GetTick>
 80049d8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049da:	e008      	b.n	80049ee <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80049dc:	f7fe fcb0 	bl	8003340 <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d901      	bls.n	80049ee <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e2ce      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ee:	4b85      	ldr	r3, [pc, #532]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d0f0      	beq.n	80049dc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80049fa:	4b82      	ldr	r3, [pc, #520]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	695b      	ldr	r3, [r3, #20]
 8004a06:	041b      	lsls	r3, r3, #16
 8004a08:	497e      	ldr	r1, [pc, #504]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8004a0e:	e049      	b.n	8004aa4 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d02c      	beq.n	8004a72 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8004a18:	4b7a      	ldr	r3, [pc, #488]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f023 0218 	bic.w	r2, r3, #24
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	4977      	ldr	r1, [pc, #476]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8004a2a:	4b76      	ldr	r3, [pc, #472]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a75      	ldr	r2, [pc, #468]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a30:	f043 0301 	orr.w	r3, r3, #1
 8004a34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a36:	f7fe fc83 	bl	8003340 <HAL_GetTick>
 8004a3a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a3c:	e008      	b.n	8004a50 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004a3e:	f7fe fc7f 	bl	8003340 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e29d      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a50:	4b6c      	ldr	r3, [pc, #432]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0302 	and.w	r3, r3, #2
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d0f0      	beq.n	8004a3e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8004a5c:	4b69      	ldr	r3, [pc, #420]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	041b      	lsls	r3, r3, #16
 8004a6a:	4966      	ldr	r1, [pc, #408]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	610b      	str	r3, [r1, #16]
 8004a70:	e018      	b.n	8004aa4 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a72:	4b64      	ldr	r3, [pc, #400]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a63      	ldr	r2, [pc, #396]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7e:	f7fe fc5f 	bl	8003340 <HAL_GetTick>
 8004a82:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a84:	e008      	b.n	8004a98 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004a86:	f7fe fc5b 	bl	8003340 <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d901      	bls.n	8004a98 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e279      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a98:	4b5a      	ldr	r3, [pc, #360]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1f0      	bne.n	8004a86 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0308 	and.w	r3, r3, #8
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d03c      	beq.n	8004b2a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d01c      	beq.n	8004af2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ab8:	4b52      	ldr	r3, [pc, #328]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004aba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004abe:	4a51      	ldr	r2, [pc, #324]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004ac0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ac4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ac8:	f7fe fc3a 	bl	8003340 <HAL_GetTick>
 8004acc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004ace:	e008      	b.n	8004ae2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004ad0:	f7fe fc36 	bl	8003340 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e254      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004ae2:	4b48      	ldr	r3, [pc, #288]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ae8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d0ef      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x3a8>
 8004af0:	e01b      	b.n	8004b2a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004af2:	4b44      	ldr	r3, [pc, #272]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004af4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004af8:	4a42      	ldr	r2, [pc, #264]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004afa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004afe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b02:	f7fe fc1d 	bl	8003340 <HAL_GetTick>
 8004b06:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004b08:	e008      	b.n	8004b1c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004b0a:	f7fe fc19 	bl	8003340 <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	2b02      	cmp	r3, #2
 8004b16:	d901      	bls.n	8004b1c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004b18:	2303      	movs	r3, #3
 8004b1a:	e237      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004b1c:	4b39      	ldr	r3, [pc, #228]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004b1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1ef      	bne.n	8004b0a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0304 	and.w	r3, r3, #4
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f000 80d2 	beq.w	8004cdc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004b38:	4b34      	ldr	r3, [pc, #208]	@ (8004c0c <HAL_RCC_OscConfig+0x4e4>)
 8004b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d118      	bne.n	8004b76 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8004b44:	4b31      	ldr	r3, [pc, #196]	@ (8004c0c <HAL_RCC_OscConfig+0x4e4>)
 8004b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b48:	4a30      	ldr	r2, [pc, #192]	@ (8004c0c <HAL_RCC_OscConfig+0x4e4>)
 8004b4a:	f043 0301 	orr.w	r3, r3, #1
 8004b4e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b50:	f7fe fbf6 	bl	8003340 <HAL_GetTick>
 8004b54:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004b56:	e008      	b.n	8004b6a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b58:	f7fe fbf2 	bl	8003340 <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e210      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8004b6a:	4b28      	ldr	r3, [pc, #160]	@ (8004c0c <HAL_RCC_OscConfig+0x4e4>)
 8004b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d0f0      	beq.n	8004b58 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d108      	bne.n	8004b90 <HAL_RCC_OscConfig+0x468>
 8004b7e:	4b21      	ldr	r3, [pc, #132]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004b80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b84:	4a1f      	ldr	r2, [pc, #124]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004b86:	f043 0301 	orr.w	r3, r3, #1
 8004b8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004b8e:	e074      	b.n	8004c7a <HAL_RCC_OscConfig+0x552>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d118      	bne.n	8004bca <HAL_RCC_OscConfig+0x4a2>
 8004b98:	4b1a      	ldr	r3, [pc, #104]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004b9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b9e:	4a19      	ldr	r2, [pc, #100]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004ba0:	f023 0301 	bic.w	r3, r3, #1
 8004ba4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004ba8:	4b16      	ldr	r3, [pc, #88]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004baa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bae:	4a15      	ldr	r2, [pc, #84]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004bb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bb4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004bb8:	4b12      	ldr	r3, [pc, #72]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004bba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bbe:	4a11      	ldr	r2, [pc, #68]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004bc0:	f023 0304 	bic.w	r3, r3, #4
 8004bc4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004bc8:	e057      	b.n	8004c7a <HAL_RCC_OscConfig+0x552>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	2b05      	cmp	r3, #5
 8004bd0:	d11e      	bne.n	8004c10 <HAL_RCC_OscConfig+0x4e8>
 8004bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004bd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004bda:	f043 0304 	orr.w	r3, r3, #4
 8004bde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004be2:	4b08      	ldr	r3, [pc, #32]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004be4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004be8:	4a06      	ldr	r2, [pc, #24]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004bea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004bf2:	4b04      	ldr	r3, [pc, #16]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004bf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bf8:	4a02      	ldr	r2, [pc, #8]	@ (8004c04 <HAL_RCC_OscConfig+0x4dc>)
 8004bfa:	f043 0301 	orr.w	r3, r3, #1
 8004bfe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c02:	e03a      	b.n	8004c7a <HAL_RCC_OscConfig+0x552>
 8004c04:	44020c00 	.word	0x44020c00
 8004c08:	20000004 	.word	0x20000004
 8004c0c:	44020800 	.word	0x44020800
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	2b85      	cmp	r3, #133	@ 0x85
 8004c16:	d118      	bne.n	8004c4a <HAL_RCC_OscConfig+0x522>
 8004c18:	4ba2      	ldr	r3, [pc, #648]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c1e:	4aa1      	ldr	r2, [pc, #644]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c20:	f043 0304 	orr.w	r3, r3, #4
 8004c24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c28:	4b9e      	ldr	r3, [pc, #632]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c2e:	4a9d      	ldr	r2, [pc, #628]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c38:	4b9a      	ldr	r3, [pc, #616]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c3e:	4a99      	ldr	r2, [pc, #612]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c40:	f043 0301 	orr.w	r3, r3, #1
 8004c44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c48:	e017      	b.n	8004c7a <HAL_RCC_OscConfig+0x552>
 8004c4a:	4b96      	ldr	r3, [pc, #600]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c50:	4a94      	ldr	r2, [pc, #592]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c52:	f023 0301 	bic.w	r3, r3, #1
 8004c56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c5a:	4b92      	ldr	r3, [pc, #584]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c60:	4a90      	ldr	r2, [pc, #576]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c62:	f023 0304 	bic.w	r3, r3, #4
 8004c66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004c6a:	4b8e      	ldr	r3, [pc, #568]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c70:	4a8c      	ldr	r2, [pc, #560]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004c72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d016      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c82:	f7fe fb5d 	bl	8003340 <HAL_GetTick>
 8004c86:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c88:	e00a      	b.n	8004ca0 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c8a:	f7fe fb59 	bl	8003340 <HAL_GetTick>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e175      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ca0:	4b80      	ldr	r3, [pc, #512]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004ca2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d0ed      	beq.n	8004c8a <HAL_RCC_OscConfig+0x562>
 8004cae:	e015      	b.n	8004cdc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cb0:	f7fe fb46 	bl	8003340 <HAL_GetTick>
 8004cb4:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cb6:	e00a      	b.n	8004cce <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cb8:	f7fe fb42 	bl	8003340 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e15e      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cce:	4b75      	ldr	r3, [pc, #468]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004cd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1ed      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0320 	and.w	r3, r3, #32
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d036      	beq.n	8004d56 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d019      	beq.n	8004d24 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004cf0:	4b6c      	ldr	r3, [pc, #432]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a6b      	ldr	r2, [pc, #428]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004cf6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004cfa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cfc:	f7fe fb20 	bl	8003340 <HAL_GetTick>
 8004d00:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004d04:	f7fe fb1c 	bl	8003340 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e13a      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004d16:	4b63      	ldr	r3, [pc, #396]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0f0      	beq.n	8004d04 <HAL_RCC_OscConfig+0x5dc>
 8004d22:	e018      	b.n	8004d56 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d24:	4b5f      	ldr	r3, [pc, #380]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a5e      	ldr	r2, [pc, #376]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004d2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d30:	f7fe fb06 	bl	8003340 <HAL_GetTick>
 8004d34:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004d36:	e008      	b.n	8004d4a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004d38:	f7fe fb02 	bl	8003340 <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e120      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004d4a:	4b56      	ldr	r3, [pc, #344]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1f0      	bne.n	8004d38 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 8115 	beq.w	8004f8a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	2b18      	cmp	r3, #24
 8004d64:	f000 80af 	beq.w	8004ec6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	f040 8086 	bne.w	8004e7e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8004d72:	4b4c      	ldr	r3, [pc, #304]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a4b      	ldr	r2, [pc, #300]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004d78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d7e:	f7fe fadf 	bl	8003340 <HAL_GetTick>
 8004d82:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004d84:	e008      	b.n	8004d98 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004d86:	f7fe fadb 	bl	8003340 <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d901      	bls.n	8004d98 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e0f9      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004d98:	4b42      	ldr	r3, [pc, #264]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d1f0      	bne.n	8004d86 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8004da4:	4b3f      	ldr	r3, [pc, #252]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004dac:	f023 0303 	bic.w	r3, r3, #3
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004db8:	0212      	lsls	r2, r2, #8
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	4939      	ldr	r1, [pc, #228]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	628b      	str	r3, [r1, #40]	@ 0x28
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	025b      	lsls	r3, r3, #9
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	041b      	lsls	r3, r3, #16
 8004de0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004de4:	431a      	orrs	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dea:	3b01      	subs	r3, #1
 8004dec:	061b      	lsls	r3, r3, #24
 8004dee:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004df2:	492c      	ldr	r1, [pc, #176]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004df8:	4b2a      	ldr	r3, [pc, #168]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfc:	4a29      	ldr	r2, [pc, #164]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004dfe:	f023 0310 	bic.w	r3, r3, #16
 8004e02:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e08:	4a26      	ldr	r2, [pc, #152]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e0a:	00db      	lsls	r3, r3, #3
 8004e0c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004e0e:	4b25      	ldr	r3, [pc, #148]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e12:	4a24      	ldr	r2, [pc, #144]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e14:	f043 0310 	orr.w	r3, r3, #16
 8004e18:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8004e1a:	4b22      	ldr	r3, [pc, #136]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e1e:	f023 020c 	bic.w	r2, r3, #12
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e26:	491f      	ldr	r1, [pc, #124]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8004e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e30:	f023 0220 	bic.w	r2, r3, #32
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e38:	491a      	ldr	r1, [pc, #104]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004e3e:	4b19      	ldr	r3, [pc, #100]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e42:	4a18      	ldr	r2, [pc, #96]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e48:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8004e4a:	4b16      	ldr	r3, [pc, #88]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a15      	ldr	r2, [pc, #84]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e56:	f7fe fa73 	bl	8003340 <HAL_GetTick>
 8004e5a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004e5c:	e008      	b.n	8004e70 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004e5e:	f7fe fa6f 	bl	8003340 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	2b02      	cmp	r3, #2
 8004e6a:	d901      	bls.n	8004e70 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e08d      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004e70:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d0f0      	beq.n	8004e5e <HAL_RCC_OscConfig+0x736>
 8004e7c:	e085      	b.n	8004f8a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8004e7e:	4b09      	ldr	r3, [pc, #36]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a08      	ldr	r2, [pc, #32]	@ (8004ea4 <HAL_RCC_OscConfig+0x77c>)
 8004e84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8a:	f7fe fa59 	bl	8003340 <HAL_GetTick>
 8004e8e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004e90:	e00a      	b.n	8004ea8 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004e92:	f7fe fa55 	bl	8003340 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d903      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e073      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
 8004ea4:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004ea8:	4b3a      	ldr	r3, [pc, #232]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d1ee      	bne.n	8004e92 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004eb4:	4b37      	ldr	r3, [pc, #220]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb8:	4a36      	ldr	r2, [pc, #216]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004eba:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004ebe:	f023 0303 	bic.w	r3, r3, #3
 8004ec2:	6293      	str	r3, [r2, #40]	@ 0x28
 8004ec4:	e061      	b.n	8004f8a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004ec6:	4b33      	ldr	r3, [pc, #204]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eca:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004ecc:	4b31      	ldr	r3, [pc, #196]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ed0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d031      	beq.n	8004f3e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	f003 0203 	and.w	r2, r3, #3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d12a      	bne.n	8004f3e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	0a1b      	lsrs	r3, r3, #8
 8004eec:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d122      	bne.n	8004f3e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f02:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d11a      	bne.n	8004f3e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	0a5b      	lsrs	r3, r3, #9
 8004f0c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f14:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d111      	bne.n	8004f3e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	0c1b      	lsrs	r3, r3, #16
 8004f1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f26:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d108      	bne.n	8004f3e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	0e1b      	lsrs	r3, r3, #24
 8004f30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f38:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d001      	beq.n	8004f42 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e024      	b.n	8004f8c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004f42:	4b14      	ldr	r3, [pc, #80]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f46:	08db      	lsrs	r3, r3, #3
 8004f48:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d01a      	beq.n	8004f8a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004f54:	4b0f      	ldr	r3, [pc, #60]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f58:	4a0e      	ldr	r2, [pc, #56]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004f5a:	f023 0310 	bic.w	r3, r3, #16
 8004f5e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f60:	f7fe f9ee 	bl	8003340 <HAL_GetTick>
 8004f64:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8004f66:	bf00      	nop
 8004f68:	f7fe f9ea 	bl	8003340 <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d0f9      	beq.n	8004f68 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f78:	4a06      	ldr	r2, [pc, #24]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004f7a:	00db      	lsls	r3, r3, #3
 8004f7c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004f7e:	4b05      	ldr	r3, [pc, #20]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f82:	4a04      	ldr	r2, [pc, #16]	@ (8004f94 <HAL_RCC_OscConfig+0x86c>)
 8004f84:	f043 0310 	orr.w	r3, r3, #16
 8004f88:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3720      	adds	r7, #32
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	44020c00 	.word	0x44020c00

08004f98 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d101      	bne.n	8004fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e19e      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fac:	4b83      	ldr	r3, [pc, #524]	@ (80051bc <HAL_RCC_ClockConfig+0x224>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 030f 	and.w	r3, r3, #15
 8004fb4:	683a      	ldr	r2, [r7, #0]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d910      	bls.n	8004fdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fba:	4b80      	ldr	r3, [pc, #512]	@ (80051bc <HAL_RCC_ClockConfig+0x224>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f023 020f 	bic.w	r2, r3, #15
 8004fc2:	497e      	ldr	r1, [pc, #504]	@ (80051bc <HAL_RCC_ClockConfig+0x224>)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fca:	4b7c      	ldr	r3, [pc, #496]	@ (80051bc <HAL_RCC_ClockConfig+0x224>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 030f 	and.w	r3, r3, #15
 8004fd2:	683a      	ldr	r2, [r7, #0]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d001      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e186      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0310 	and.w	r3, r3, #16
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d012      	beq.n	800500e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	695a      	ldr	r2, [r3, #20]
 8004fec:	4b74      	ldr	r3, [pc, #464]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	0a1b      	lsrs	r3, r3, #8
 8004ff2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d909      	bls.n	800500e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004ffa:	4b71      	ldr	r3, [pc, #452]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	021b      	lsls	r3, r3, #8
 8005008:	496d      	ldr	r1, [pc, #436]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 800500a:	4313      	orrs	r3, r2
 800500c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0308 	and.w	r3, r3, #8
 8005016:	2b00      	cmp	r3, #0
 8005018:	d012      	beq.n	8005040 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	691a      	ldr	r2, [r3, #16]
 800501e:	4b68      	ldr	r3, [pc, #416]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	091b      	lsrs	r3, r3, #4
 8005024:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005028:	429a      	cmp	r2, r3
 800502a:	d909      	bls.n	8005040 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800502c:	4b64      	ldr	r3, [pc, #400]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	011b      	lsls	r3, r3, #4
 800503a:	4961      	ldr	r1, [pc, #388]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 800503c:	4313      	orrs	r3, r2
 800503e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d010      	beq.n	800506e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	68da      	ldr	r2, [r3, #12]
 8005050:	4b5b      	ldr	r3, [pc, #364]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005058:	429a      	cmp	r2, r3
 800505a:	d908      	bls.n	800506e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800505c:	4b58      	ldr	r3, [pc, #352]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 800505e:	6a1b      	ldr	r3, [r3, #32]
 8005060:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	4955      	ldr	r1, [pc, #340]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 800506a:	4313      	orrs	r3, r2
 800506c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b00      	cmp	r3, #0
 8005078:	d010      	beq.n	800509c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	689a      	ldr	r2, [r3, #8]
 800507e:	4b50      	ldr	r3, [pc, #320]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	f003 030f 	and.w	r3, r3, #15
 8005086:	429a      	cmp	r2, r3
 8005088:	d908      	bls.n	800509c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800508a:	4b4d      	ldr	r3, [pc, #308]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	f023 020f 	bic.w	r2, r3, #15
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	494a      	ldr	r1, [pc, #296]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 8005098:	4313      	orrs	r3, r2
 800509a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	f000 8093 	beq.w	80051d0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	2b03      	cmp	r3, #3
 80050b0:	d107      	bne.n	80050c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80050b2:	4b43      	ldr	r3, [pc, #268]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d121      	bne.n	8005102 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e113      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d107      	bne.n	80050da <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050ca:	4b3d      	ldr	r3, [pc, #244]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d115      	bne.n	8005102 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e107      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d107      	bne.n	80050f2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80050e2:	4b37      	ldr	r3, [pc, #220]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d109      	bne.n	8005102 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e0fb      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050f2:	4b33      	ldr	r3, [pc, #204]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0302 	and.w	r3, r3, #2
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d101      	bne.n	8005102 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e0f3      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8005102:	4b2f      	ldr	r3, [pc, #188]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	f023 0203 	bic.w	r2, r3, #3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	492c      	ldr	r1, [pc, #176]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 8005110:	4313      	orrs	r3, r2
 8005112:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005114:	f7fe f914 	bl	8003340 <HAL_GetTick>
 8005118:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b03      	cmp	r3, #3
 8005120:	d112      	bne.n	8005148 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005122:	e00a      	b.n	800513a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005124:	f7fe f90c 	bl	8003340 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005132:	4293      	cmp	r3, r2
 8005134:	d901      	bls.n	800513a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e0d7      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800513a:	4b21      	ldr	r3, [pc, #132]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 800513c:	69db      	ldr	r3, [r3, #28]
 800513e:	f003 0318 	and.w	r3, r3, #24
 8005142:	2b18      	cmp	r3, #24
 8005144:	d1ee      	bne.n	8005124 <HAL_RCC_ClockConfig+0x18c>
 8005146:	e043      	b.n	80051d0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	2b02      	cmp	r3, #2
 800514e:	d112      	bne.n	8005176 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005150:	e00a      	b.n	8005168 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005152:	f7fe f8f5 	bl	8003340 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005160:	4293      	cmp	r3, r2
 8005162:	d901      	bls.n	8005168 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e0c0      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005168:	4b15      	ldr	r3, [pc, #84]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	f003 0318 	and.w	r3, r3, #24
 8005170:	2b10      	cmp	r3, #16
 8005172:	d1ee      	bne.n	8005152 <HAL_RCC_ClockConfig+0x1ba>
 8005174:	e02c      	b.n	80051d0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d122      	bne.n	80051c4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800517e:	e00a      	b.n	8005196 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005180:	f7fe f8de 	bl	8003340 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800518e:	4293      	cmp	r3, r2
 8005190:	d901      	bls.n	8005196 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e0a9      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8005196:	4b0a      	ldr	r3, [pc, #40]	@ (80051c0 <HAL_RCC_ClockConfig+0x228>)
 8005198:	69db      	ldr	r3, [r3, #28]
 800519a:	f003 0318 	and.w	r3, r3, #24
 800519e:	2b08      	cmp	r3, #8
 80051a0:	d1ee      	bne.n	8005180 <HAL_RCC_ClockConfig+0x1e8>
 80051a2:	e015      	b.n	80051d0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80051a4:	f7fe f8cc 	bl	8003340 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d906      	bls.n	80051c4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e097      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
 80051ba:	bf00      	nop
 80051bc:	40022000 	.word	0x40022000
 80051c0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80051c4:	4b4b      	ldr	r3, [pc, #300]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 80051c6:	69db      	ldr	r3, [r3, #28]
 80051c8:	f003 0318 	and.w	r3, r3, #24
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1e9      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d010      	beq.n	80051fe <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	689a      	ldr	r2, [r3, #8]
 80051e0:	4b44      	ldr	r3, [pc, #272]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 80051e2:	6a1b      	ldr	r3, [r3, #32]
 80051e4:	f003 030f 	and.w	r3, r3, #15
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d208      	bcs.n	80051fe <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80051ec:	4b41      	ldr	r3, [pc, #260]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	f023 020f 	bic.w	r2, r3, #15
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	493e      	ldr	r1, [pc, #248]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051fe:	4b3e      	ldr	r3, [pc, #248]	@ (80052f8 <HAL_RCC_ClockConfig+0x360>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 030f 	and.w	r3, r3, #15
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	429a      	cmp	r2, r3
 800520a:	d210      	bcs.n	800522e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800520c:	4b3a      	ldr	r3, [pc, #232]	@ (80052f8 <HAL_RCC_ClockConfig+0x360>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f023 020f 	bic.w	r2, r3, #15
 8005214:	4938      	ldr	r1, [pc, #224]	@ (80052f8 <HAL_RCC_ClockConfig+0x360>)
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	4313      	orrs	r3, r2
 800521a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800521c:	4b36      	ldr	r3, [pc, #216]	@ (80052f8 <HAL_RCC_ClockConfig+0x360>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 030f 	and.w	r3, r3, #15
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	429a      	cmp	r2, r3
 8005228:	d001      	beq.n	800522e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e05d      	b.n	80052ea <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0304 	and.w	r3, r3, #4
 8005236:	2b00      	cmp	r3, #0
 8005238:	d010      	beq.n	800525c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	4b2d      	ldr	r3, [pc, #180]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005246:	429a      	cmp	r2, r3
 8005248:	d208      	bcs.n	800525c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800524a:	4b2a      	ldr	r3, [pc, #168]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	4927      	ldr	r1, [pc, #156]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 8005258:	4313      	orrs	r3, r2
 800525a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0308 	and.w	r3, r3, #8
 8005264:	2b00      	cmp	r3, #0
 8005266:	d012      	beq.n	800528e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691a      	ldr	r2, [r3, #16]
 800526c:	4b21      	ldr	r3, [pc, #132]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 800526e:	6a1b      	ldr	r3, [r3, #32]
 8005270:	091b      	lsrs	r3, r3, #4
 8005272:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005276:	429a      	cmp	r2, r3
 8005278:	d209      	bcs.n	800528e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800527a:	4b1e      	ldr	r3, [pc, #120]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	011b      	lsls	r3, r3, #4
 8005288:	491a      	ldr	r1, [pc, #104]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 800528a:	4313      	orrs	r3, r2
 800528c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0310 	and.w	r3, r3, #16
 8005296:	2b00      	cmp	r3, #0
 8005298:	d012      	beq.n	80052c0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	695a      	ldr	r2, [r3, #20]
 800529e:	4b15      	ldr	r3, [pc, #84]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 80052a0:	6a1b      	ldr	r3, [r3, #32]
 80052a2:	0a1b      	lsrs	r3, r3, #8
 80052a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d209      	bcs.n	80052c0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80052ac:	4b11      	ldr	r3, [pc, #68]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	695b      	ldr	r3, [r3, #20]
 80052b8:	021b      	lsls	r3, r3, #8
 80052ba:	490e      	ldr	r1, [pc, #56]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 80052bc:	4313      	orrs	r3, r2
 80052be:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80052c0:	f000 f822 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80052c4:	4602      	mov	r2, r0
 80052c6:	4b0b      	ldr	r3, [pc, #44]	@ (80052f4 <HAL_RCC_ClockConfig+0x35c>)
 80052c8:	6a1b      	ldr	r3, [r3, #32]
 80052ca:	f003 030f 	and.w	r3, r3, #15
 80052ce:	490b      	ldr	r1, [pc, #44]	@ (80052fc <HAL_RCC_ClockConfig+0x364>)
 80052d0:	5ccb      	ldrb	r3, [r1, r3]
 80052d2:	fa22 f303 	lsr.w	r3, r2, r3
 80052d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005300 <HAL_RCC_ClockConfig+0x368>)
 80052d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80052da:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <HAL_RCC_ClockConfig+0x36c>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4618      	mov	r0, r3
 80052e0:	f7fd ffa4 	bl	800322c <HAL_InitTick>
 80052e4:	4603      	mov	r3, r0
 80052e6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80052e8:	7afb      	ldrb	r3, [r7, #11]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	44020c00 	.word	0x44020c00
 80052f8:	40022000 	.word	0x40022000
 80052fc:	08010320 	.word	0x08010320
 8005300:	20000000 	.word	0x20000000
 8005304:	20000004 	.word	0x20000004

08005308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005308:	b480      	push	{r7}
 800530a:	b089      	sub	sp, #36	@ 0x24
 800530c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800530e:	4b8c      	ldr	r3, [pc, #560]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 8005310:	69db      	ldr	r3, [r3, #28]
 8005312:	f003 0318 	and.w	r3, r3, #24
 8005316:	2b08      	cmp	r3, #8
 8005318:	d102      	bne.n	8005320 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800531a:	4b8a      	ldr	r3, [pc, #552]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x23c>)
 800531c:	61fb      	str	r3, [r7, #28]
 800531e:	e107      	b.n	8005530 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005320:	4b87      	ldr	r3, [pc, #540]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	f003 0318 	and.w	r3, r3, #24
 8005328:	2b00      	cmp	r3, #0
 800532a:	d112      	bne.n	8005352 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800532c:	4b84      	ldr	r3, [pc, #528]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f003 0320 	and.w	r3, r3, #32
 8005334:	2b00      	cmp	r3, #0
 8005336:	d009      	beq.n	800534c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005338:	4b81      	ldr	r3, [pc, #516]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	08db      	lsrs	r3, r3, #3
 800533e:	f003 0303 	and.w	r3, r3, #3
 8005342:	4a81      	ldr	r2, [pc, #516]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x240>)
 8005344:	fa22 f303 	lsr.w	r3, r2, r3
 8005348:	61fb      	str	r3, [r7, #28]
 800534a:	e0f1      	b.n	8005530 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800534c:	4b7e      	ldr	r3, [pc, #504]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x240>)
 800534e:	61fb      	str	r3, [r7, #28]
 8005350:	e0ee      	b.n	8005530 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005352:	4b7b      	ldr	r3, [pc, #492]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	f003 0318 	and.w	r3, r3, #24
 800535a:	2b10      	cmp	r3, #16
 800535c:	d102      	bne.n	8005364 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800535e:	4b7b      	ldr	r3, [pc, #492]	@ (800554c <HAL_RCC_GetSysClockFreq+0x244>)
 8005360:	61fb      	str	r3, [r7, #28]
 8005362:	e0e5      	b.n	8005530 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005364:	4b76      	ldr	r3, [pc, #472]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	f003 0318 	and.w	r3, r3, #24
 800536c:	2b18      	cmp	r3, #24
 800536e:	f040 80dd 	bne.w	800552c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005372:	4b73      	ldr	r3, [pc, #460]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 8005374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800537c:	4b70      	ldr	r3, [pc, #448]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 800537e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005380:	0a1b      	lsrs	r3, r3, #8
 8005382:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005386:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005388:	4b6d      	ldr	r3, [pc, #436]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 800538a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800538c:	091b      	lsrs	r3, r3, #4
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8005394:	4b6a      	ldr	r3, [pc, #424]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 8005396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8005398:	08db      	lsrs	r3, r3, #3
 800539a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	fb02 f303 	mul.w	r3, r2, r3
 80053a4:	ee07 3a90 	vmov	s15, r3
 80053a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ac:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 80b7 	beq.w	8005526 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d003      	beq.n	80053c6 <HAL_RCC_GetSysClockFreq+0xbe>
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	2b03      	cmp	r3, #3
 80053c2:	d056      	beq.n	8005472 <HAL_RCC_GetSysClockFreq+0x16a>
 80053c4:	e077      	b.n	80054b6 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80053c6:	4b5e      	ldr	r3, [pc, #376]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0320 	and.w	r3, r3, #32
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d02d      	beq.n	800542e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80053d2:	4b5b      	ldr	r3, [pc, #364]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	08db      	lsrs	r3, r3, #3
 80053d8:	f003 0303 	and.w	r3, r3, #3
 80053dc:	4a5a      	ldr	r2, [pc, #360]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x240>)
 80053de:	fa22 f303 	lsr.w	r3, r2, r3
 80053e2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	ee07 3a90 	vmov	s15, r3
 80053ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	ee07 3a90 	vmov	s15, r3
 80053f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053fc:	4b50      	ldr	r3, [pc, #320]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 80053fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005404:	ee07 3a90 	vmov	s15, r3
 8005408:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800540c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005410:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8005550 <HAL_RCC_GetSysClockFreq+0x248>
 8005414:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005418:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800541c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005420:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005424:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005428:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800542c:	e065      	b.n	80054fa <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	ee07 3a90 	vmov	s15, r3
 8005434:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005438:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8005554 <HAL_RCC_GetSysClockFreq+0x24c>
 800543c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005440:	4b3f      	ldr	r3, [pc, #252]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 8005442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005444:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005448:	ee07 3a90 	vmov	s15, r3
 800544c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8005450:	ed97 6a02 	vldr	s12, [r7, #8]
 8005454:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005550 <HAL_RCC_GetSysClockFreq+0x248>
 8005458:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800545c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8005460:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005464:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005468:	ee67 7a27 	vmul.f32	s15, s14, s15
 800546c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8005470:	e043      	b.n	80054fa <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	ee07 3a90 	vmov	s15, r3
 8005478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800547c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8005558 <HAL_RCC_GetSysClockFreq+0x250>
 8005480:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005484:	4b2e      	ldr	r3, [pc, #184]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 8005486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005488:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800548c:	ee07 3a90 	vmov	s15, r3
 8005490:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005494:	ed97 6a02 	vldr	s12, [r7, #8]
 8005498:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8005550 <HAL_RCC_GetSysClockFreq+0x248>
 800549c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80054a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054b0:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80054b4:	e021      	b.n	80054fa <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	ee07 3a90 	vmov	s15, r3
 80054bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054c0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800555c <HAL_RCC_GetSysClockFreq+0x254>
 80054c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 80054ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054d0:	ee07 3a90 	vmov	s15, r3
 80054d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80054d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80054dc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8005550 <HAL_RCC_GetSysClockFreq+0x248>
 80054e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80054e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054f4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80054f8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80054fa:	4b11      	ldr	r3, [pc, #68]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x238>)
 80054fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054fe:	0a5b      	lsrs	r3, r3, #9
 8005500:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005504:	3301      	adds	r3, #1
 8005506:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	ee07 3a90 	vmov	s15, r3
 800550e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005512:	edd7 6a06 	vldr	s13, [r7, #24]
 8005516:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800551a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800551e:	ee17 3a90 	vmov	r3, s15
 8005522:	61fb      	str	r3, [r7, #28]
 8005524:	e004      	b.n	8005530 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8005526:	2300      	movs	r3, #0
 8005528:	61fb      	str	r3, [r7, #28]
 800552a:	e001      	b.n	8005530 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800552c:	4b06      	ldr	r3, [pc, #24]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x240>)
 800552e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8005530:	69fb      	ldr	r3, [r7, #28]
}
 8005532:	4618      	mov	r0, r3
 8005534:	3724      	adds	r7, #36	@ 0x24
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	44020c00 	.word	0x44020c00
 8005544:	003d0900 	.word	0x003d0900
 8005548:	03d09000 	.word	0x03d09000
 800554c:	007a1200 	.word	0x007a1200
 8005550:	46000000 	.word	0x46000000
 8005554:	4c742400 	.word	0x4c742400
 8005558:	4af42400 	.word	0x4af42400
 800555c:	4a742400 	.word	0x4a742400

08005560 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8005564:	f7ff fed0 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 8005568:	4602      	mov	r2, r0
 800556a:	4b08      	ldr	r3, [pc, #32]	@ (800558c <HAL_RCC_GetHCLKFreq+0x2c>)
 800556c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800556e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8005572:	4907      	ldr	r1, [pc, #28]	@ (8005590 <HAL_RCC_GetHCLKFreq+0x30>)
 8005574:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8005576:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800557a:	fa22 f303 	lsr.w	r3, r2, r3
 800557e:	4a05      	ldr	r2, [pc, #20]	@ (8005594 <HAL_RCC_GetHCLKFreq+0x34>)
 8005580:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8005582:	4b04      	ldr	r3, [pc, #16]	@ (8005594 <HAL_RCC_GetHCLKFreq+0x34>)
 8005584:	681b      	ldr	r3, [r3, #0]
}
 8005586:	4618      	mov	r0, r3
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	44020c00 	.word	0x44020c00
 8005590:	08010320 	.word	0x08010320
 8005594:	20000000 	.word	0x20000000

08005598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800559c:	f7ff ffe0 	bl	8005560 <HAL_RCC_GetHCLKFreq>
 80055a0:	4602      	mov	r2, r0
 80055a2:	4b06      	ldr	r3, [pc, #24]	@ (80055bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	091b      	lsrs	r3, r3, #4
 80055a8:	f003 0307 	and.w	r3, r3, #7
 80055ac:	4904      	ldr	r1, [pc, #16]	@ (80055c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80055ae:	5ccb      	ldrb	r3, [r1, r3]
 80055b0:	f003 031f 	and.w	r3, r3, #31
 80055b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	44020c00 	.word	0x44020c00
 80055c0:	08010330 	.word	0x08010330

080055c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80055c8:	f7ff ffca 	bl	8005560 <HAL_RCC_GetHCLKFreq>
 80055cc:	4602      	mov	r2, r0
 80055ce:	4b06      	ldr	r3, [pc, #24]	@ (80055e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	0a1b      	lsrs	r3, r3, #8
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	4904      	ldr	r1, [pc, #16]	@ (80055ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80055da:	5ccb      	ldrb	r3, [r1, r3]
 80055dc:	f003 031f 	and.w	r3, r3, #31
 80055e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	44020c00 	.word	0x44020c00
 80055ec:	08010330 	.word	0x08010330

080055f0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80055f4:	f7ff ffb4 	bl	8005560 <HAL_RCC_GetHCLKFreq>
 80055f8:	4602      	mov	r2, r0
 80055fa:	4b06      	ldr	r3, [pc, #24]	@ (8005614 <HAL_RCC_GetPCLK3Freq+0x24>)
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	0b1b      	lsrs	r3, r3, #12
 8005600:	f003 0307 	and.w	r3, r3, #7
 8005604:	4904      	ldr	r1, [pc, #16]	@ (8005618 <HAL_RCC_GetPCLK3Freq+0x28>)
 8005606:	5ccb      	ldrb	r3, [r1, r3]
 8005608:	f003 031f 	and.w	r3, r3, #31
 800560c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005610:	4618      	mov	r0, r3
 8005612:	bd80      	pop	{r7, pc}
 8005614:	44020c00 	.word	0x44020c00
 8005618:	08010330 	.word	0x08010330

0800561c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800561c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005620:	b0d8      	sub	sp, #352	@ 0x160
 8005622:	af00      	add	r7, sp, #0
 8005624:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005628:	2300      	movs	r3, #0
 800562a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800562e:	2300      	movs	r3, #0
 8005630:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005634:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8005640:	2500      	movs	r5, #0
 8005642:	ea54 0305 	orrs.w	r3, r4, r5
 8005646:	d00b      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8005648:	4bcd      	ldr	r3, [pc, #820]	@ (8005980 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800564a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800564e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8005652:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005658:	4ac9      	ldr	r2, [pc, #804]	@ (8005980 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800565a:	430b      	orrs	r3, r1
 800565c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005660:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005668:	f002 0801 	and.w	r8, r2, #1
 800566c:	f04f 0900 	mov.w	r9, #0
 8005670:	ea58 0309 	orrs.w	r3, r8, r9
 8005674:	d042      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8005676:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800567a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800567c:	2b05      	cmp	r3, #5
 800567e:	d823      	bhi.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8005680:	a201      	add	r2, pc, #4	@ (adr r2, 8005688 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8005682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005686:	bf00      	nop
 8005688:	080056d1 	.word	0x080056d1
 800568c:	080056a1 	.word	0x080056a1
 8005690:	080056b5 	.word	0x080056b5
 8005694:	080056d1 	.word	0x080056d1
 8005698:	080056d1 	.word	0x080056d1
 800569c:	080056d1 	.word	0x080056d1
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80056a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056a4:	3308      	adds	r3, #8
 80056a6:	4618      	mov	r0, r3
 80056a8:	f004 fee0 	bl	800a46c <RCCEx_PLL2_Config>
 80056ac:	4603      	mov	r3, r0
 80056ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80056b2:	e00e      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056b8:	3330      	adds	r3, #48	@ 0x30
 80056ba:	4618      	mov	r0, r3
 80056bc:	f004 ff6e 	bl	800a59c <RCCEx_PLL3_Config>
 80056c0:	4603      	mov	r3, r0
 80056c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 80056c6:	e004      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80056ce:	e000      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80056d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d10c      	bne.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80056da:	4ba9      	ldr	r3, [pc, #676]	@ (8005980 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80056dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80056e0:	f023 0107 	bic.w	r1, r3, #7
 80056e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ea:	4aa5      	ldr	r2, [pc, #660]	@ (8005980 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80056ec:	430b      	orrs	r3, r1
 80056ee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80056f2:	e003      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056f8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005704:	f002 0a02 	and.w	sl, r2, #2
 8005708:	f04f 0b00 	mov.w	fp, #0
 800570c:	ea5a 030b 	orrs.w	r3, sl, fp
 8005710:	f000 8088 	beq.w	8005824 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8005714:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800571a:	2b28      	cmp	r3, #40	@ 0x28
 800571c:	d868      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800571e:	a201      	add	r2, pc, #4	@ (adr r2, 8005724 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8005720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005724:	080057f9 	.word	0x080057f9
 8005728:	080057f1 	.word	0x080057f1
 800572c:	080057f1 	.word	0x080057f1
 8005730:	080057f1 	.word	0x080057f1
 8005734:	080057f1 	.word	0x080057f1
 8005738:	080057f1 	.word	0x080057f1
 800573c:	080057f1 	.word	0x080057f1
 8005740:	080057f1 	.word	0x080057f1
 8005744:	080057c9 	.word	0x080057c9
 8005748:	080057f1 	.word	0x080057f1
 800574c:	080057f1 	.word	0x080057f1
 8005750:	080057f1 	.word	0x080057f1
 8005754:	080057f1 	.word	0x080057f1
 8005758:	080057f1 	.word	0x080057f1
 800575c:	080057f1 	.word	0x080057f1
 8005760:	080057f1 	.word	0x080057f1
 8005764:	080057dd 	.word	0x080057dd
 8005768:	080057f1 	.word	0x080057f1
 800576c:	080057f1 	.word	0x080057f1
 8005770:	080057f1 	.word	0x080057f1
 8005774:	080057f1 	.word	0x080057f1
 8005778:	080057f1 	.word	0x080057f1
 800577c:	080057f1 	.word	0x080057f1
 8005780:	080057f1 	.word	0x080057f1
 8005784:	080057f9 	.word	0x080057f9
 8005788:	080057f1 	.word	0x080057f1
 800578c:	080057f1 	.word	0x080057f1
 8005790:	080057f1 	.word	0x080057f1
 8005794:	080057f1 	.word	0x080057f1
 8005798:	080057f1 	.word	0x080057f1
 800579c:	080057f1 	.word	0x080057f1
 80057a0:	080057f1 	.word	0x080057f1
 80057a4:	080057f9 	.word	0x080057f9
 80057a8:	080057f1 	.word	0x080057f1
 80057ac:	080057f1 	.word	0x080057f1
 80057b0:	080057f1 	.word	0x080057f1
 80057b4:	080057f1 	.word	0x080057f1
 80057b8:	080057f1 	.word	0x080057f1
 80057bc:	080057f1 	.word	0x080057f1
 80057c0:	080057f1 	.word	0x080057f1
 80057c4:	080057f9 	.word	0x080057f9
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057cc:	3308      	adds	r3, #8
 80057ce:	4618      	mov	r0, r3
 80057d0:	f004 fe4c 	bl	800a46c <RCCEx_PLL2_Config>
 80057d4:	4603      	mov	r3, r0
 80057d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80057da:	e00e      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057e0:	3330      	adds	r3, #48	@ 0x30
 80057e2:	4618      	mov	r0, r3
 80057e4:	f004 feda 	bl	800a59c <RCCEx_PLL3_Config>
 80057e8:	4603      	mov	r3, r0
 80057ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80057ee:	e004      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057f6:	e000      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80057f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10c      	bne.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8005802:	4b5f      	ldr	r3, [pc, #380]	@ (8005980 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005804:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005808:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800580c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005812:	4a5b      	ldr	r2, [pc, #364]	@ (8005980 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005814:	430b      	orrs	r3, r1
 8005816:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800581a:	e003      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800581c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005820:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005824:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800582c:	f002 0304 	and.w	r3, r2, #4
 8005830:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8005834:	2300      	movs	r3, #0
 8005836:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800583a:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 800583e:	460b      	mov	r3, r1
 8005840:	4313      	orrs	r3, r2
 8005842:	d04e      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8005844:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005848:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800584a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800584e:	d02c      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8005850:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005854:	d825      	bhi.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800585a:	d028      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x292>
 800585c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005860:	d81f      	bhi.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005862:	2bc0      	cmp	r3, #192	@ 0xc0
 8005864:	d025      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8005866:	2bc0      	cmp	r3, #192	@ 0xc0
 8005868:	d81b      	bhi.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800586a:	2b80      	cmp	r3, #128	@ 0x80
 800586c:	d00f      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x272>
 800586e:	2b80      	cmp	r3, #128	@ 0x80
 8005870:	d817      	bhi.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005872:	2b00      	cmp	r3, #0
 8005874:	d01f      	beq.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8005876:	2b40      	cmp	r3, #64	@ 0x40
 8005878:	d113      	bne.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800587a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800587e:	3308      	adds	r3, #8
 8005880:	4618      	mov	r0, r3
 8005882:	f004 fdf3 	bl	800a46c <RCCEx_PLL2_Config>
 8005886:	4603      	mov	r3, r0
 8005888:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800588c:	e014      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800588e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005892:	3330      	adds	r3, #48	@ 0x30
 8005894:	4618      	mov	r0, r3
 8005896:	f004 fe81 	bl	800a59c <RCCEx_PLL3_Config>
 800589a:	4603      	mov	r3, r0
 800589c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 80058a0:	e00a      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80058a8:	e006      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80058aa:	bf00      	nop
 80058ac:	e004      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80058ae:	bf00      	nop
 80058b0:	e002      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80058b2:	bf00      	nop
 80058b4:	e000      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80058b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058b8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10c      	bne.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80058c0:	4b2f      	ldr	r3, [pc, #188]	@ (8005980 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80058c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80058c6:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80058ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058d0:	4a2b      	ldr	r2, [pc, #172]	@ (8005980 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80058d2:	430b      	orrs	r3, r1
 80058d4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80058d8:	e003      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058da:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058de:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80058e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ea:	f002 0308 	and.w	r3, r2, #8
 80058ee:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80058f2:	2300      	movs	r3, #0
 80058f4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80058f8:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 80058fc:	460b      	mov	r3, r1
 80058fe:	4313      	orrs	r3, r2
 8005900:	d056      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8005902:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005906:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005908:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800590c:	d031      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x356>
 800590e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005912:	d82a      	bhi.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005914:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005918:	d02d      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800591a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800591e:	d824      	bhi.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005920:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005924:	d029      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8005926:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800592a:	d81e      	bhi.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800592c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005930:	d011      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8005932:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005936:	d818      	bhi.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005938:	2b00      	cmp	r3, #0
 800593a:	d023      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800593c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005940:	d113      	bne.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005942:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005946:	3308      	adds	r3, #8
 8005948:	4618      	mov	r0, r3
 800594a:	f004 fd8f 	bl	800a46c <RCCEx_PLL2_Config>
 800594e:	4603      	mov	r3, r0
 8005950:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8005954:	e017      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005956:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800595a:	3330      	adds	r3, #48	@ 0x30
 800595c:	4618      	mov	r0, r3
 800595e:	f004 fe1d 	bl	800a59c <RCCEx_PLL3_Config>
 8005962:	4603      	mov	r3, r0
 8005964:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8005968:	e00d      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005970:	e009      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8005972:	bf00      	nop
 8005974:	e007      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8005976:	bf00      	nop
 8005978:	e005      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800597a:	bf00      	nop
 800597c:	e003      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800597e:	bf00      	nop
 8005980:	44020c00 	.word	0x44020c00
        break;
 8005984:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005986:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10c      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800598e:	4bbb      	ldr	r3, [pc, #748]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005990:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005994:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005998:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800599c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800599e:	4ab7      	ldr	r2, [pc, #732]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80059a0:	430b      	orrs	r3, r1
 80059a2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80059a6:	e003      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059a8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059ac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80059b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b8:	f002 0310 	and.w	r3, r2, #16
 80059bc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80059c0:	2300      	movs	r3, #0
 80059c2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80059c6:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 80059ca:	460b      	mov	r3, r1
 80059cc:	4313      	orrs	r3, r2
 80059ce:	d053      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 80059d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059d6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80059da:	d031      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80059dc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80059e0:	d82a      	bhi.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80059e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059e6:	d02d      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80059e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059ec:	d824      	bhi.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80059ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80059f2:	d029      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80059f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80059f8:	d81e      	bhi.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80059fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059fe:	d011      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005a00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a04:	d818      	bhi.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d020      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x430>
 8005a0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a0e:	d113      	bne.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a14:	3308      	adds	r3, #8
 8005a16:	4618      	mov	r0, r3
 8005a18:	f004 fd28 	bl	800a46c <RCCEx_PLL2_Config>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8005a22:	e014      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005a24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a28:	3330      	adds	r3, #48	@ 0x30
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f004 fdb6 	bl	800a59c <RCCEx_PLL3_Config>
 8005a30:	4603      	mov	r3, r0
 8005a32:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8005a36:	e00a      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a3e:	e006      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005a40:	bf00      	nop
 8005a42:	e004      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005a44:	bf00      	nop
 8005a46:	e002      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005a48:	bf00      	nop
 8005a4a:	e000      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8005a4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10c      	bne.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005a56:	4b89      	ldr	r3, [pc, #548]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005a58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005a5c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005a60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a66:	4a85      	ldr	r2, [pc, #532]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005a68:	430b      	orrs	r3, r1
 8005a6a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005a6e:	e003      	b.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a70:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a74:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005a78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a80:	f002 0320 	and.w	r3, r2, #32
 8005a84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8005a88:	2300      	movs	r3, #0
 8005a8a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8005a8e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8005a92:	460b      	mov	r3, r1
 8005a94:	4313      	orrs	r3, r2
 8005a96:	d053      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8005a98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005aa2:	d031      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8005aa4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005aa8:	d82a      	bhi.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005aaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005aae:	d02d      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005ab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ab4:	d824      	bhi.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005ab6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005aba:	d029      	beq.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8005abc:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005ac0:	d81e      	bhi.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005ac2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ac6:	d011      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005ac8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005acc:	d818      	bhi.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d020      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8005ad2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ad6:	d113      	bne.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ad8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005adc:	3308      	adds	r3, #8
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f004 fcc4 	bl	800a46c <RCCEx_PLL2_Config>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8005aea:	e014      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005aec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005af0:	3330      	adds	r3, #48	@ 0x30
 8005af2:	4618      	mov	r0, r3
 8005af4:	f004 fd52 	bl	800a59c <RCCEx_PLL3_Config>
 8005af8:	4603      	mov	r3, r0
 8005afa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8005afe:	e00a      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b06:	e006      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005b08:	bf00      	nop
 8005b0a:	e004      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005b0c:	bf00      	nop
 8005b0e:	e002      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005b10:	bf00      	nop
 8005b12:	e000      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005b14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10c      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8005b1e:	4b57      	ldr	r3, [pc, #348]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005b20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005b24:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8005b28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b2e:	4a53      	ldr	r2, [pc, #332]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005b30:	430b      	orrs	r3, r1
 8005b32:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005b36:	e003      	b.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b38:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b3c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005b40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b48:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005b4c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8005b50:	2300      	movs	r3, #0
 8005b52:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8005b56:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	d053      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8005b60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b66:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005b6a:	d031      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8005b6c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005b70:	d82a      	bhi.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005b72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b76:	d02d      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8005b78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b7c:	d824      	bhi.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005b7e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b82:	d029      	beq.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005b84:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b88:	d81e      	bhi.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005b8a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b8e:	d011      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8005b90:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b94:	d818      	bhi.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d020      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005b9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b9e:	d113      	bne.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ba0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ba4:	3308      	adds	r3, #8
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f004 fc60 	bl	800a46c <RCCEx_PLL2_Config>
 8005bac:	4603      	mov	r3, r0
 8005bae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8005bb2:	e014      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005bb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bb8:	3330      	adds	r3, #48	@ 0x30
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f004 fcee 	bl	800a59c <RCCEx_PLL3_Config>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8005bc6:	e00a      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005bce:	e006      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005bd0:	bf00      	nop
 8005bd2:	e004      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005bd4:	bf00      	nop
 8005bd6:	e002      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005bd8:	bf00      	nop
 8005bda:	e000      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005bdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bde:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d10c      	bne.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8005be6:	4b25      	ldr	r3, [pc, #148]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005be8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005bec:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8005bf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bf6:	4a21      	ldr	r2, [pc, #132]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005bf8:	430b      	orrs	r3, r1
 8005bfa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005bfe:	e003      	b.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c00:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c04:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005c08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c10:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005c14:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8005c18:	2300      	movs	r3, #0
 8005c1a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8005c1e:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8005c22:	460b      	mov	r3, r1
 8005c24:	4313      	orrs	r3, r2
 8005c26:	d055      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8005c28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c2e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005c32:	d033      	beq.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x680>
 8005c34:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005c38:	d82c      	bhi.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005c3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c3e:	d02f      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8005c40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c44:	d826      	bhi.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005c46:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c4a:	d02b      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8005c4c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c50:	d820      	bhi.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005c52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c56:	d013      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005c58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c5c:	d81a      	bhi.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d022      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8005c62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c66:	d115      	bne.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c6c:	3308      	adds	r3, #8
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f004 fbfc 	bl	800a46c <RCCEx_PLL2_Config>
 8005c74:	4603      	mov	r3, r0
 8005c76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8005c7a:	e016      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8005c7c:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c84:	3330      	adds	r3, #48	@ 0x30
 8005c86:	4618      	mov	r0, r3
 8005c88:	f004 fc88 	bl	800a59c <RCCEx_PLL3_Config>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8005c92:	e00a      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c9a:	e006      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005c9c:	bf00      	nop
 8005c9e:	e004      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005ca0:	bf00      	nop
 8005ca2:	e002      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005ca4:	bf00      	nop
 8005ca6:	e000      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005ca8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005caa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10c      	bne.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8005cb2:	4bbb      	ldr	r3, [pc, #748]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005cb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005cb8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005cbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cc0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005cc2:	4ab7      	ldr	r2, [pc, #732]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005cc4:	430b      	orrs	r3, r1
 8005cc6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005cca:	e003      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ccc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cd0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8005cd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cdc:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005ce0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8005cea:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8005cee:	460b      	mov	r3, r1
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	d053      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8005cf4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cf8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cfa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005cfe:	d031      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8005d00:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005d04:	d82a      	bhi.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005d06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d0a:	d02d      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8005d0c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d10:	d824      	bhi.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005d12:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005d16:	d029      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x750>
 8005d18:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005d1c:	d81e      	bhi.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005d1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d22:	d011      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8005d24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d28:	d818      	bhi.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d020      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8005d2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d32:	d113      	bne.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d38:	3308      	adds	r3, #8
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f004 fb96 	bl	800a46c <RCCEx_PLL2_Config>
 8005d40:	4603      	mov	r3, r0
 8005d42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8005d46:	e014      	b.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d4c:	3330      	adds	r3, #48	@ 0x30
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f004 fc24 	bl	800a59c <RCCEx_PLL3_Config>
 8005d54:	4603      	mov	r3, r0
 8005d56:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8005d5a:	e00a      	b.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d62:	e006      	b.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005d64:	bf00      	nop
 8005d66:	e004      	b.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005d68:	bf00      	nop
 8005d6a:	e002      	b.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005d6c:	bf00      	nop
 8005d6e:	e000      	b.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8005d70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d72:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d10c      	bne.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8005d7a:	4b89      	ldr	r3, [pc, #548]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005d7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005d80:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005d84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d8a:	4a85      	ldr	r2, [pc, #532]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005d8c:	430b      	orrs	r3, r1
 8005d8e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005d92:	e003      	b.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d94:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d98:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8005d9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da4:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005da8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005dac:	2300      	movs	r3, #0
 8005dae:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005db2:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005db6:	460b      	mov	r3, r1
 8005db8:	4313      	orrs	r3, r2
 8005dba:	d055      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8005dbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dc4:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005dc8:	d031      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x812>
 8005dca:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005dce:	d82a      	bhi.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005dd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dd4:	d02d      	beq.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8005dd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dda:	d824      	bhi.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005ddc:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005de0:	d029      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8005de2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005de6:	d81e      	bhi.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005de8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005dec:	d011      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8005dee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005df2:	d818      	bhi.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d020      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8005df8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dfc:	d113      	bne.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005dfe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e02:	3308      	adds	r3, #8
 8005e04:	4618      	mov	r0, r3
 8005e06:	f004 fb31 	bl	800a46c <RCCEx_PLL2_Config>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8005e10:	e014      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e16:	3330      	adds	r3, #48	@ 0x30
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f004 fbbf 	bl	800a59c <RCCEx_PLL3_Config>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8005e24:	e00a      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e2c:	e006      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005e2e:	bf00      	nop
 8005e30:	e004      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005e32:	bf00      	nop
 8005e34:	e002      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005e36:	bf00      	nop
 8005e38:	e000      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8005e3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e3c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d10d      	bne.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8005e44:	4b56      	ldr	r3, [pc, #344]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005e46:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005e4a:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8005e4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e56:	4a52      	ldr	r2, [pc, #328]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005e58:	430b      	orrs	r3, r1
 8005e5a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005e5e:	e003      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e60:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e64:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8005e68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e70:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005e74:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005e78:	2300      	movs	r3, #0
 8005e7a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005e7e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005e82:	460b      	mov	r3, r1
 8005e84:	4313      	orrs	r3, r2
 8005e86:	d044      	beq.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8005e88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e90:	2b05      	cmp	r3, #5
 8005e92:	d823      	bhi.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8005e94:	a201      	add	r2, pc, #4	@ (adr r2, 8005e9c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8005e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e9a:	bf00      	nop
 8005e9c:	08005ee5 	.word	0x08005ee5
 8005ea0:	08005eb5 	.word	0x08005eb5
 8005ea4:	08005ec9 	.word	0x08005ec9
 8005ea8:	08005ee5 	.word	0x08005ee5
 8005eac:	08005ee5 	.word	0x08005ee5
 8005eb0:	08005ee5 	.word	0x08005ee5
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005eb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005eb8:	3308      	adds	r3, #8
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f004 fad6 	bl	800a46c <RCCEx_PLL2_Config>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8005ec6:	e00e      	b.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ec8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ecc:	3330      	adds	r3, #48	@ 0x30
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f004 fb64 	bl	800a59c <RCCEx_PLL3_Config>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8005eda:	e004      	b.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ee2:	e000      	b.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8005ee4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ee6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d10d      	bne.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8005eee:	4b2c      	ldr	r3, [pc, #176]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005ef0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005ef4:	f023 0107 	bic.w	r1, r3, #7
 8005ef8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f00:	4a27      	ldr	r2, [pc, #156]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005f02:	430b      	orrs	r3, r1
 8005f04:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005f08:	e003      	b.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f0e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8005f12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005f1e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005f22:	2300      	movs	r3, #0
 8005f24:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005f28:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	d04f      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8005f32:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f3a:	2b50      	cmp	r3, #80	@ 0x50
 8005f3c:	d029      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8005f3e:	2b50      	cmp	r3, #80	@ 0x50
 8005f40:	d823      	bhi.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005f42:	2b40      	cmp	r3, #64	@ 0x40
 8005f44:	d027      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8005f46:	2b40      	cmp	r3, #64	@ 0x40
 8005f48:	d81f      	bhi.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005f4a:	2b30      	cmp	r3, #48	@ 0x30
 8005f4c:	d025      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8005f4e:	2b30      	cmp	r3, #48	@ 0x30
 8005f50:	d81b      	bhi.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005f52:	2b20      	cmp	r3, #32
 8005f54:	d00f      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8005f56:	2b20      	cmp	r3, #32
 8005f58:	d817      	bhi.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d022      	beq.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8005f5e:	2b10      	cmp	r3, #16
 8005f60:	d113      	bne.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f66:	3308      	adds	r3, #8
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f004 fa7f 	bl	800a46c <RCCEx_PLL2_Config>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005f74:	e017      	b.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f7a:	3330      	adds	r3, #48	@ 0x30
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f004 fb0d 	bl	800a59c <RCCEx_PLL3_Config>
 8005f82:	4603      	mov	r3, r0
 8005f84:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005f88:	e00d      	b.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f90:	e009      	b.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005f92:	bf00      	nop
 8005f94:	e007      	b.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005f96:	bf00      	nop
 8005f98:	e005      	b.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005f9a:	bf00      	nop
 8005f9c:	e003      	b.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8005f9e:	bf00      	nop
 8005fa0:	44020c00 	.word	0x44020c00
        break;
 8005fa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fa6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d10d      	bne.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8005fae:	4baf      	ldr	r3, [pc, #700]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005fb0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005fb4:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8005fb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fc0:	4aaa      	ldr	r2, [pc, #680]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005fc2:	430b      	orrs	r3, r1
 8005fc4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005fc8:	e003      	b.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fce:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005fd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fda:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005fde:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005fe8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005fec:	460b      	mov	r3, r1
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	d055      	beq.n	800609e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8005ff2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ff6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ffa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005ffe:	d031      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8006000:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006004:	d82a      	bhi.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006006:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800600a:	d02d      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800600c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006010:	d824      	bhi.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006012:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006016:	d029      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8006018:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800601c:	d81e      	bhi.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800601e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006022:	d011      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8006024:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006028:	d818      	bhi.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800602a:	2b00      	cmp	r3, #0
 800602c:	d020      	beq.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800602e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006032:	d113      	bne.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006034:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006038:	3308      	adds	r3, #8
 800603a:	4618      	mov	r0, r3
 800603c:	f004 fa16 	bl	800a46c <RCCEx_PLL2_Config>
 8006040:	4603      	mov	r3, r0
 8006042:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006046:	e014      	b.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006048:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800604c:	3330      	adds	r3, #48	@ 0x30
 800604e:	4618      	mov	r0, r3
 8006050:	f004 faa4 	bl	800a59c <RCCEx_PLL3_Config>
 8006054:	4603      	mov	r3, r0
 8006056:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800605a:	e00a      	b.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006062:	e006      	b.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006064:	bf00      	nop
 8006066:	e004      	b.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006068:	bf00      	nop
 800606a:	e002      	b.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800606c:	bf00      	nop
 800606e:	e000      	b.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006070:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006072:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006076:	2b00      	cmp	r3, #0
 8006078:	d10d      	bne.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800607a:	4b7c      	ldr	r3, [pc, #496]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800607c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006080:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006084:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006088:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800608c:	4a77      	ldr	r2, [pc, #476]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800608e:	430b      	orrs	r3, r1
 8006090:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006094:	e003      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006096:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800609a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800609e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80060aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80060ae:	2300      	movs	r3, #0
 80060b0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80060b4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80060b8:	460b      	mov	r3, r1
 80060ba:	4313      	orrs	r3, r2
 80060bc:	d03d      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80060be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80060ca:	d01b      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 80060cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80060d0:	d814      	bhi.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80060d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060d6:	d017      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 80060d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060dc:	d80e      	bhi.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d014      	beq.n	800610c <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 80060e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060e6:	d109      	bne.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80060e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060ec:	3330      	adds	r3, #48	@ 0x30
 80060ee:	4618      	mov	r0, r3
 80060f0:	f004 fa54 	bl	800a59c <RCCEx_PLL3_Config>
 80060f4:	4603      	mov	r3, r0
 80060f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80060fa:	e008      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006102:	e004      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006104:	bf00      	nop
 8006106:	e002      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006108:	bf00      	nop
 800610a:	e000      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800610c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800610e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10d      	bne.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006116:	4b55      	ldr	r3, [pc, #340]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006118:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800611c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006120:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006128:	4a50      	ldr	r2, [pc, #320]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800612a:	430b      	orrs	r3, r1
 800612c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006130:	e003      	b.n	800613a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006132:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006136:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800613a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800613e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006142:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006146:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800614a:	2300      	movs	r3, #0
 800614c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006150:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006154:	460b      	mov	r3, r1
 8006156:	4313      	orrs	r3, r2
 8006158:	d03d      	beq.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800615a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800615e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006162:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006166:	d01b      	beq.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8006168:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800616c:	d814      	bhi.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800616e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006172:	d017      	beq.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8006174:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006178:	d80e      	bhi.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800617a:	2b00      	cmp	r3, #0
 800617c:	d014      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800617e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006182:	d109      	bne.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006184:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006188:	3330      	adds	r3, #48	@ 0x30
 800618a:	4618      	mov	r0, r3
 800618c:	f004 fa06 	bl	800a59c <RCCEx_PLL3_Config>
 8006190:	4603      	mov	r3, r0
 8006192:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8006196:	e008      	b.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800619e:	e004      	b.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80061a0:	bf00      	nop
 80061a2:	e002      	b.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80061a4:	bf00      	nop
 80061a6:	e000      	b.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80061a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d10d      	bne.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80061b2:	4b2e      	ldr	r3, [pc, #184]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80061b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80061b8:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80061bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061c4:	4a29      	ldr	r2, [pc, #164]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80061c6:	430b      	orrs	r3, r1
 80061c8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80061cc:	e003      	b.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061d2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80061d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061de:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80061e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80061e6:	2300      	movs	r3, #0
 80061e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80061ec:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80061f0:	460b      	mov	r3, r1
 80061f2:	4313      	orrs	r3, r2
 80061f4:	d040      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80061f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80061fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006202:	d01b      	beq.n	800623c <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8006204:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006208:	d814      	bhi.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800620a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800620e:	d017      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006210:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006214:	d80e      	bhi.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8006216:	2b00      	cmp	r3, #0
 8006218:	d014      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800621a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800621e:	d109      	bne.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006220:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006224:	3330      	adds	r3, #48	@ 0x30
 8006226:	4618      	mov	r0, r3
 8006228:	f004 f9b8 	bl	800a59c <RCCEx_PLL3_Config>
 800622c:	4603      	mov	r3, r0
 800622e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8006232:	e008      	b.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800623a:	e004      	b.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800623c:	bf00      	nop
 800623e:	e002      	b.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8006240:	bf00      	nop
 8006242:	e000      	b.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8006244:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006246:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800624a:	2b00      	cmp	r3, #0
 800624c:	d110      	bne.n	8006270 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800624e:	4b07      	ldr	r3, [pc, #28]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006250:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006254:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006258:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800625c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006260:	4a02      	ldr	r2, [pc, #8]	@ (800626c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006262:	430b      	orrs	r3, r1
 8006264:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006268:	e006      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800626a:	bf00      	nop
 800626c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006270:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006274:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006278:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800627c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006280:	2100      	movs	r1, #0
 8006282:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8006286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800628a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800628e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006292:	460b      	mov	r3, r1
 8006294:	4313      	orrs	r3, r2
 8006296:	d03d      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8006298:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800629c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80062a4:	d01b      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80062a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80062aa:	d814      	bhi.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80062ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80062b0:	d017      	beq.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 80062b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80062b6:	d80e      	bhi.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d014      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 80062bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062c0:	d109      	bne.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80062c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062c6:	3330      	adds	r3, #48	@ 0x30
 80062c8:	4618      	mov	r0, r3
 80062ca:	f004 f967 	bl	800a59c <RCCEx_PLL3_Config>
 80062ce:	4603      	mov	r3, r0
 80062d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 80062d4:	e008      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80062dc:	e004      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80062de:	bf00      	nop
 80062e0:	e002      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80062e2:	bf00      	nop
 80062e4:	e000      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80062e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10d      	bne.n	800630c <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80062f0:	4bbe      	ldr	r3, [pc, #760]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80062f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80062f6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80062fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006302:	4aba      	ldr	r2, [pc, #744]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006304:	430b      	orrs	r3, r1
 8006306:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800630a:	e003      	b.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800630c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006310:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8006314:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006320:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006324:	2300      	movs	r3, #0
 8006326:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800632a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800632e:	460b      	mov	r3, r1
 8006330:	4313      	orrs	r3, r2
 8006332:	d035      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8006334:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006338:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800633c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006340:	d015      	beq.n	800636e <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8006342:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006346:	d80e      	bhi.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006348:	2b00      	cmp	r3, #0
 800634a:	d012      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 800634c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006350:	d109      	bne.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006352:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006356:	3330      	adds	r3, #48	@ 0x30
 8006358:	4618      	mov	r0, r3
 800635a:	f004 f91f 	bl	800a59c <RCCEx_PLL3_Config>
 800635e:	4603      	mov	r3, r0
 8006360:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8006364:	e006      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800636c:	e002      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800636e:	bf00      	nop
 8006370:	e000      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8006372:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006374:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10d      	bne.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800637c:	4b9b      	ldr	r3, [pc, #620]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800637e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006382:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8006386:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800638a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800638e:	4a97      	ldr	r2, [pc, #604]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006390:	430b      	orrs	r3, r1
 8006392:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006396:	e003      	b.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006398:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800639c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80063a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a8:	2100      	movs	r1, #0
 80063aa:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 80063ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80063b6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063ba:	460b      	mov	r3, r1
 80063bc:	4313      	orrs	r3, r2
 80063be:	d00e      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80063c0:	4b8a      	ldr	r3, [pc, #552]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80063c2:	69db      	ldr	r3, [r3, #28]
 80063c4:	4a89      	ldr	r2, [pc, #548]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80063c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80063ca:	61d3      	str	r3, [r2, #28]
 80063cc:	4b87      	ldr	r3, [pc, #540]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80063ce:	69d9      	ldr	r1, [r3, #28]
 80063d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063d4:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80063d8:	4a84      	ldr	r2, [pc, #528]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80063da:	430b      	orrs	r3, r1
 80063dc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80063de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80063ea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063ee:	2300      	movs	r3, #0
 80063f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80063f4:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80063f8:	460b      	mov	r3, r1
 80063fa:	4313      	orrs	r3, r2
 80063fc:	d055      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80063fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006402:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006406:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800640a:	d031      	beq.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 800640c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006410:	d82a      	bhi.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006412:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006416:	d02d      	beq.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8006418:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800641c:	d824      	bhi.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800641e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006422:	d029      	beq.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8006424:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006428:	d81e      	bhi.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800642a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800642e:	d011      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8006430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006434:	d818      	bhi.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006436:	2b00      	cmp	r3, #0
 8006438:	d020      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 800643a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800643e:	d113      	bne.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006440:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006444:	3308      	adds	r3, #8
 8006446:	4618      	mov	r0, r3
 8006448:	f004 f810 	bl	800a46c <RCCEx_PLL2_Config>
 800644c:	4603      	mov	r3, r0
 800644e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8006452:	e014      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006454:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006458:	3330      	adds	r3, #48	@ 0x30
 800645a:	4618      	mov	r0, r3
 800645c:	f004 f89e 	bl	800a59c <RCCEx_PLL3_Config>
 8006460:	4603      	mov	r3, r0
 8006462:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8006466:	e00a      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800646e:	e006      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006470:	bf00      	nop
 8006472:	e004      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006474:	bf00      	nop
 8006476:	e002      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006478:	bf00      	nop
 800647a:	e000      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800647c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800647e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006482:	2b00      	cmp	r3, #0
 8006484:	d10d      	bne.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006486:	4b59      	ldr	r3, [pc, #356]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006488:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800648c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006490:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006494:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006498:	4a54      	ldr	r2, [pc, #336]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800649a:	430b      	orrs	r3, r1
 800649c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80064a0:	e003      	b.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80064a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80064aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80064b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064ba:	2300      	movs	r3, #0
 80064bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064c0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80064c4:	460b      	mov	r3, r1
 80064c6:	4313      	orrs	r3, r2
 80064c8:	d055      	beq.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80064ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80064d2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80064d6:	d031      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0xf20>
 80064d8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80064dc:	d82a      	bhi.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80064de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064e2:	d02d      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 80064e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064e8:	d824      	bhi.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80064ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80064ee:	d029      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80064f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80064f4:	d81e      	bhi.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80064f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064fa:	d011      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80064fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006500:	d818      	bhi.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8006502:	2b00      	cmp	r3, #0
 8006504:	d020      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8006506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800650a:	d113      	bne.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800650c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006510:	3308      	adds	r3, #8
 8006512:	4618      	mov	r0, r3
 8006514:	f003 ffaa 	bl	800a46c <RCCEx_PLL2_Config>
 8006518:	4603      	mov	r3, r0
 800651a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800651e:	e014      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006520:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006524:	3330      	adds	r3, #48	@ 0x30
 8006526:	4618      	mov	r0, r3
 8006528:	f004 f838 	bl	800a59c <RCCEx_PLL3_Config>
 800652c:	4603      	mov	r3, r0
 800652e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8006532:	e00a      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800653a:	e006      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800653c:	bf00      	nop
 800653e:	e004      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006540:	bf00      	nop
 8006542:	e002      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006544:	bf00      	nop
 8006546:	e000      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006548:	bf00      	nop
    }

    if (ret == HAL_OK)
 800654a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10d      	bne.n	800656e <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006552:	4b26      	ldr	r3, [pc, #152]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006554:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006558:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800655c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006560:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006564:	4a21      	ldr	r2, [pc, #132]	@ (80065ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006566:	430b      	orrs	r3, r1
 8006568:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800656c:	e003      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800656e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006572:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8006576:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800657a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800657e:	2100      	movs	r1, #0
 8006580:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8006584:	f003 0320 	and.w	r3, r3, #32
 8006588:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800658c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006590:	460b      	mov	r3, r1
 8006592:	4313      	orrs	r3, r2
 8006594:	d057      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8006596:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800659a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800659e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065a2:	d033      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0xff0>
 80065a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065a8:	d82c      	bhi.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80065aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80065ae:	d02f      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 80065b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80065b4:	d826      	bhi.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80065b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80065ba:	d02b      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 80065bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80065c0:	d820      	bhi.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80065c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065c6:	d013      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80065c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065cc:	d81a      	bhi.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d022      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 80065d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065d6:	d115      	bne.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80065d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065dc:	3308      	adds	r3, #8
 80065de:	4618      	mov	r0, r3
 80065e0:	f003 ff44 	bl	800a46c <RCCEx_PLL2_Config>
 80065e4:	4603      	mov	r3, r0
 80065e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80065ea:	e016      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80065ec:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80065f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065f4:	3330      	adds	r3, #48	@ 0x30
 80065f6:	4618      	mov	r0, r3
 80065f8:	f003 ffd0 	bl	800a59c <RCCEx_PLL3_Config>
 80065fc:	4603      	mov	r3, r0
 80065fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8006602:	e00a      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800660a:	e006      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800660c:	bf00      	nop
 800660e:	e004      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006610:	bf00      	nop
 8006612:	e002      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006614:	bf00      	nop
 8006616:	e000      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006618:	bf00      	nop
    }

    if (ret == HAL_OK)
 800661a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10d      	bne.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8006622:	4bbb      	ldr	r3, [pc, #748]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006624:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006628:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800662c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006630:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006634:	4ab6      	ldr	r2, [pc, #728]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006636:	430b      	orrs	r3, r1
 8006638:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800663c:	e003      	b.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006642:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8006646:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800664a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664e:	2100      	movs	r1, #0
 8006650:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8006654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006658:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800665c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006660:	460b      	mov	r3, r1
 8006662:	4313      	orrs	r3, r2
 8006664:	d055      	beq.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8006666:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800666a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800666e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006672:	d031      	beq.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8006674:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006678:	d82a      	bhi.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800667a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800667e:	d02d      	beq.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8006680:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006684:	d824      	bhi.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8006686:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800668a:	d029      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800668c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006690:	d81e      	bhi.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8006692:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006696:	d011      	beq.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8006698:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800669c:	d818      	bhi.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d020      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 80066a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066a6:	d113      	bne.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80066a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066ac:	3308      	adds	r3, #8
 80066ae:	4618      	mov	r0, r3
 80066b0:	f003 fedc 	bl	800a46c <RCCEx_PLL2_Config>
 80066b4:	4603      	mov	r3, r0
 80066b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80066ba:	e014      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80066bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066c0:	3330      	adds	r3, #48	@ 0x30
 80066c2:	4618      	mov	r0, r3
 80066c4:	f003 ff6a 	bl	800a59c <RCCEx_PLL3_Config>
 80066c8:	4603      	mov	r3, r0
 80066ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80066ce:	e00a      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80066d6:	e006      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80066d8:	bf00      	nop
 80066da:	e004      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80066dc:	bf00      	nop
 80066de:	e002      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80066e0:	bf00      	nop
 80066e2:	e000      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80066e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10d      	bne.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80066ee:	4b88      	ldr	r3, [pc, #544]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80066f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80066f4:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80066f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006700:	4a83      	ldr	r2, [pc, #524]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006702:	430b      	orrs	r3, r1
 8006704:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006708:	e003      	b.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800670a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800670e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8006712:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671a:	2100      	movs	r1, #0
 800671c:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8006720:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006724:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006728:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800672c:	460b      	mov	r3, r1
 800672e:	4313      	orrs	r3, r2
 8006730:	d055      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8006732:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006736:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800673a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800673e:	d031      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8006740:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006744:	d82a      	bhi.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8006746:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800674a:	d02d      	beq.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 800674c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006750:	d824      	bhi.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8006752:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006756:	d029      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8006758:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800675c:	d81e      	bhi.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800675e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006762:	d011      	beq.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8006764:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006768:	d818      	bhi.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800676a:	2b00      	cmp	r3, #0
 800676c:	d020      	beq.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800676e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006772:	d113      	bne.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006774:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006778:	3308      	adds	r3, #8
 800677a:	4618      	mov	r0, r3
 800677c:	f003 fe76 	bl	800a46c <RCCEx_PLL2_Config>
 8006780:	4603      	mov	r3, r0
 8006782:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8006786:	e014      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006788:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800678c:	3330      	adds	r3, #48	@ 0x30
 800678e:	4618      	mov	r0, r3
 8006790:	f003 ff04 	bl	800a59c <RCCEx_PLL3_Config>
 8006794:	4603      	mov	r3, r0
 8006796:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800679a:	e00a      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80067a2:	e006      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80067a4:	bf00      	nop
 80067a6:	e004      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80067a8:	bf00      	nop
 80067aa:	e002      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80067ac:	bf00      	nop
 80067ae:	e000      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80067b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d10d      	bne.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 80067ba:	4b55      	ldr	r3, [pc, #340]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80067bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80067c0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80067c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067cc:	4a50      	ldr	r2, [pc, #320]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80067ce:	430b      	orrs	r3, r1
 80067d0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80067d4:	e003      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067da:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80067de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e6:	2100      	movs	r1, #0
 80067e8:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80067ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80067f4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80067f8:	460b      	mov	r3, r1
 80067fa:	4313      	orrs	r3, r2
 80067fc:	d055      	beq.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80067fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006802:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006806:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800680a:	d031      	beq.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 800680c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006810:	d82a      	bhi.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8006812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006816:	d02d      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8006818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800681c:	d824      	bhi.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800681e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006822:	d029      	beq.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8006824:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006828:	d81e      	bhi.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800682a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800682e:	d011      	beq.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8006830:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006834:	d818      	bhi.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8006836:	2b00      	cmp	r3, #0
 8006838:	d020      	beq.n	800687c <HAL_RCCEx_PeriphCLKConfig+0x1260>
 800683a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800683e:	d113      	bne.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006840:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006844:	3308      	adds	r3, #8
 8006846:	4618      	mov	r0, r3
 8006848:	f003 fe10 	bl	800a46c <RCCEx_PLL2_Config>
 800684c:	4603      	mov	r3, r0
 800684e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8006852:	e014      	b.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006854:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006858:	3330      	adds	r3, #48	@ 0x30
 800685a:	4618      	mov	r0, r3
 800685c:	f003 fe9e 	bl	800a59c <RCCEx_PLL3_Config>
 8006860:	4603      	mov	r3, r0
 8006862:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8006866:	e00a      	b.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800686e:	e006      	b.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006870:	bf00      	nop
 8006872:	e004      	b.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006874:	bf00      	nop
 8006876:	e002      	b.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006878:	bf00      	nop
 800687a:	e000      	b.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800687c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800687e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006882:	2b00      	cmp	r3, #0
 8006884:	d10d      	bne.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8006886:	4b22      	ldr	r3, [pc, #136]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006888:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800688c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006890:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006894:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006898:	4a1d      	ldr	r2, [pc, #116]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800689a:	430b      	orrs	r3, r1
 800689c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80068a0:	e003      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068a6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80068aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80068b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068ba:	2300      	movs	r3, #0
 80068bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80068c0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80068c4:	460b      	mov	r3, r1
 80068c6:	4313      	orrs	r3, r2
 80068c8:	d055      	beq.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80068ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068ce:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80068d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80068d6:	d035      	beq.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 80068d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80068dc:	d82e      	bhi.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80068de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80068e2:	d031      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 80068e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80068e8:	d828      	bhi.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80068ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068ee:	d01b      	beq.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 80068f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068f4:	d822      	bhi.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d003      	beq.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 80068fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068fe:	d009      	beq.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8006900:	e01c      	b.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006902:	4b03      	ldr	r3, [pc, #12]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006906:	4a02      	ldr	r2, [pc, #8]	@ (8006910 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006908:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800690c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800690e:	e01c      	b.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8006910:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006914:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006918:	3308      	adds	r3, #8
 800691a:	4618      	mov	r0, r3
 800691c:	f003 fda6 	bl	800a46c <RCCEx_PLL2_Config>
 8006920:	4603      	mov	r3, r0
 8006922:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006926:	e010      	b.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006928:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800692c:	3330      	adds	r3, #48	@ 0x30
 800692e:	4618      	mov	r0, r3
 8006930:	f003 fe34 	bl	800a59c <RCCEx_PLL3_Config>
 8006934:	4603      	mov	r3, r0
 8006936:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800693a:	e006      	b.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006942:	e002      	b.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8006944:	bf00      	nop
 8006946:	e000      	b.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8006948:	bf00      	nop
    }

    if (ret == HAL_OK)
 800694a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800694e:	2b00      	cmp	r3, #0
 8006950:	d10d      	bne.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8006952:	4bc3      	ldr	r3, [pc, #780]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006954:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006958:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800695c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006960:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006964:	4abe      	ldr	r2, [pc, #760]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006966:	430b      	orrs	r3, r1
 8006968:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800696c:	e003      	b.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800696e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006972:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8006976:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800697a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800697e:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006982:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006986:	2300      	movs	r3, #0
 8006988:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800698c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006990:	460b      	mov	r3, r1
 8006992:	4313      	orrs	r3, r2
 8006994:	d051      	beq.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8006996:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800699a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800699e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069a2:	d033      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80069a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069a8:	d82c      	bhi.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80069aa:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80069ae:	d02d      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80069b0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80069b4:	d826      	bhi.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80069b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069ba:	d019      	beq.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 80069bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069c0:	d820      	bhi.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d003      	beq.n	80069ce <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 80069c6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80069ca:	d007      	beq.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 80069cc:	e01a      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069ce:	4ba4      	ldr	r3, [pc, #656]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80069d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d2:	4aa3      	ldr	r2, [pc, #652]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80069d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069d8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80069da:	e018      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80069dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069e0:	3308      	adds	r3, #8
 80069e2:	4618      	mov	r0, r3
 80069e4:	f003 fd42 	bl	800a46c <RCCEx_PLL2_Config>
 80069e8:	4603      	mov	r3, r0
 80069ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80069ee:	e00e      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80069f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069f4:	3330      	adds	r3, #48	@ 0x30
 80069f6:	4618      	mov	r0, r3
 80069f8:	f003 fdd0 	bl	800a59c <RCCEx_PLL3_Config>
 80069fc:	4603      	mov	r3, r0
 80069fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006a02:	e004      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a0a:	e000      	b.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8006a0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a0e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10d      	bne.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8006a16:	4b92      	ldr	r3, [pc, #584]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a1c:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8006a20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a24:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006a28:	4a8d      	ldr	r2, [pc, #564]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a2a:	430b      	orrs	r3, r1
 8006a2c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006a30:	e003      	b.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a32:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a36:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006a3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a42:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006a46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a48:	2300      	movs	r3, #0
 8006a4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006a4c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006a50:	460b      	mov	r3, r1
 8006a52:	4313      	orrs	r3, r2
 8006a54:	d032      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006a56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a5a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006a5e:	2b05      	cmp	r3, #5
 8006a60:	d80f      	bhi.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8006a62:	2b03      	cmp	r3, #3
 8006a64:	d211      	bcs.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d911      	bls.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d109      	bne.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006a6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a72:	3308      	adds	r3, #8
 8006a74:	4618      	mov	r0, r3
 8006a76:	f003 fcf9 	bl	800a46c <RCCEx_PLL2_Config>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a80:	e006      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a88:	e002      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8006a8a:	bf00      	nop
 8006a8c:	e000      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8006a8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a90:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10d      	bne.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006a98:	4b71      	ldr	r3, [pc, #452]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006a9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a9e:	f023 0107 	bic.w	r1, r3, #7
 8006aa2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006aa6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006aaa:	4a6d      	ldr	r2, [pc, #436]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006aac:	430b      	orrs	r3, r1
 8006aae:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006ab2:	e003      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ab4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ab8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8006abc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac4:	2100      	movs	r1, #0
 8006ac6:	6739      	str	r1, [r7, #112]	@ 0x70
 8006ac8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006acc:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ace:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006ad2:	460b      	mov	r3, r1
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	d024      	beq.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8006ad8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006adc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d005      	beq.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8006ae4:	2b08      	cmp	r3, #8
 8006ae6:	d005      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006aee:	e002      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8006af0:	bf00      	nop
 8006af2:	e000      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8006af4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006af6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10d      	bne.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8006afe:	4b58      	ldr	r3, [pc, #352]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b04:	f023 0108 	bic.w	r1, r3, #8
 8006b08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006b10:	4a53      	ldr	r2, [pc, #332]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b12:	430b      	orrs	r3, r1
 8006b14:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006b18:	e003      	b.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b1e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006b2e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b30:	2300      	movs	r3, #0
 8006b32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b34:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006b38:	460b      	mov	r3, r1
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	f000 80b9 	beq.w	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8006b40:	4b48      	ldr	r3, [pc, #288]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b44:	4a47      	ldr	r2, [pc, #284]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006b46:	f043 0301 	orr.w	r3, r3, #1
 8006b4a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b4c:	f7fc fbf8 	bl	8003340 <HAL_GetTick>
 8006b50:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006b54:	e00b      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b56:	f7fc fbf3 	bl	8003340 <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	2b02      	cmp	r3, #2
 8006b64:	d903      	bls.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8006b66:	2303      	movs	r3, #3
 8006b68:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006b6c:	e005      	b.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006b6e:	4b3d      	ldr	r3, [pc, #244]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8006b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b72:	f003 0301 	and.w	r3, r3, #1
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d0ed      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8006b7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	f040 8093 	bne.w	8006caa <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b84:	4b36      	ldr	r3, [pc, #216]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006b86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b8e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006b92:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d023      	beq.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8006b9a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b9e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8006ba2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d01b      	beq.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006baa:	4b2d      	ldr	r3, [pc, #180]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bb4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006bb8:	4b29      	ldr	r3, [pc, #164]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bbe:	4a28      	ldr	r2, [pc, #160]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bc4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006bc8:	4b25      	ldr	r3, [pc, #148]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bce:	4a24      	ldr	r2, [pc, #144]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bd4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006bd8:	4a21      	ldr	r2, [pc, #132]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006bda:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006bde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006be2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d019      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bee:	f7fc fba7 	bl	8003340 <HAL_GetTick>
 8006bf2:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bf6:	e00d      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bf8:	f7fc fba2 	bl	8003340 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8006c02:	1ad2      	subs	r2, r2, r3
 8006c04:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d903      	bls.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8006c12:	e006      	b.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c14:	4b12      	ldr	r3, [pc, #72]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006c16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c1a:	f003 0302 	and.w	r3, r3, #2
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d0ea      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8006c22:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d13a      	bne.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006c2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c2e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006c32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c3a:	d115      	bne.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8006c3c:	4b08      	ldr	r3, [pc, #32]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006c44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c48:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006c4c:	091b      	lsrs	r3, r3, #4
 8006c4e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006c52:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006c56:	4a02      	ldr	r2, [pc, #8]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006c58:	430b      	orrs	r3, r1
 8006c5a:	61d3      	str	r3, [r2, #28]
 8006c5c:	e00a      	b.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8006c5e:	bf00      	nop
 8006c60:	44020c00 	.word	0x44020c00
 8006c64:	44020800 	.word	0x44020800
 8006c68:	4b9f      	ldr	r3, [pc, #636]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c6a:	69db      	ldr	r3, [r3, #28]
 8006c6c:	4a9e      	ldr	r2, [pc, #632]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c6e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006c72:	61d3      	str	r3, [r2, #28]
 8006c74:	4b9c      	ldr	r3, [pc, #624]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c7a:	4a9b      	ldr	r2, [pc, #620]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c80:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c84:	4b98      	ldr	r3, [pc, #608]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c86:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8006c8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c8e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8006c92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c96:	4a94      	ldr	r2, [pc, #592]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006c98:	430b      	orrs	r3, r1
 8006c9a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c9e:	e008      	b.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ca0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ca4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8006ca8:	e003      	b.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006caa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006cae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006cb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cba:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006cbe:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006cc4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006cc8:	460b      	mov	r3, r1
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	d035      	beq.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006cce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cd2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006cd6:	2b30      	cmp	r3, #48	@ 0x30
 8006cd8:	d014      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8006cda:	2b30      	cmp	r3, #48	@ 0x30
 8006cdc:	d80e      	bhi.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8006cde:	2b20      	cmp	r3, #32
 8006ce0:	d012      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8006ce2:	2b20      	cmp	r3, #32
 8006ce4:	d80a      	bhi.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d010      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8006cea:	2b10      	cmp	r3, #16
 8006cec:	d106      	bne.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cee:	4b7e      	ldr	r3, [pc, #504]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf2:	4a7d      	ldr	r2, [pc, #500]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cf8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8006cfa:	e008      	b.n	8006d0e <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d02:	e004      	b.n	8006d0e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006d04:	bf00      	nop
 8006d06:	e002      	b.n	8006d0e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006d08:	bf00      	nop
 8006d0a:	e000      	b.n	8006d0e <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006d0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d0e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d10d      	bne.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006d16:	4b74      	ldr	r3, [pc, #464]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d1c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006d20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d24:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006d28:	4a6f      	ldr	r2, [pc, #444]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d2a:	430b      	orrs	r3, r1
 8006d2c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006d30:	e003      	b.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d32:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d36:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006d3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d42:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006d46:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d48:	2300      	movs	r3, #0
 8006d4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d4c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006d50:	460b      	mov	r3, r1
 8006d52:	4313      	orrs	r3, r2
 8006d54:	d033      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8006d56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d5a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d002      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8006d62:	2b40      	cmp	r3, #64	@ 0x40
 8006d64:	d007      	beq.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8006d66:	e010      	b.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d68:	4b5f      	ldr	r3, [pc, #380]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6c:	4a5e      	ldr	r2, [pc, #376]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d72:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006d74:	e00d      	b.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d7a:	3308      	adds	r3, #8
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f003 fb75 	bl	800a46c <RCCEx_PLL2_Config>
 8006d82:	4603      	mov	r3, r0
 8006d84:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006d88:	e003      	b.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d92:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d10d      	bne.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8006d9a:	4b53      	ldr	r3, [pc, #332]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006d9c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006da0:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8006da4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006da8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006dac:	4a4e      	ldr	r2, [pc, #312]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006dae:	430b      	orrs	r3, r1
 8006db0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006db4:	e003      	b.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006db6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006dba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006dbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006dca:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dcc:	2300      	movs	r3, #0
 8006dce:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dd0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	d033      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8006dda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006dde:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d002      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8006de6:	2b80      	cmp	r3, #128	@ 0x80
 8006de8:	d007      	beq.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8006dea:	e010      	b.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006dec:	4b3e      	ldr	r3, [pc, #248]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006df0:	4a3d      	ldr	r2, [pc, #244]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006df2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006df6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006df8:	e00d      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006dfa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006dfe:	3308      	adds	r3, #8
 8006e00:	4618      	mov	r0, r3
 8006e02:	f003 fb33 	bl	800a46c <RCCEx_PLL2_Config>
 8006e06:	4603      	mov	r3, r0
 8006e08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006e0c:	e003      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006e14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d10d      	bne.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8006e1e:	4b32      	ldr	r3, [pc, #200]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e24:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8006e28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e2c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006e30:	4a2d      	ldr	r2, [pc, #180]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e32:	430b      	orrs	r3, r1
 8006e34:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006e38:	e003      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e3a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e3e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006e42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e4a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e50:	2300      	movs	r3, #0
 8006e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e54:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006e58:	460b      	mov	r3, r1
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	d04a      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8006e5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e66:	2b04      	cmp	r3, #4
 8006e68:	d827      	bhi.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8006e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e70 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8006e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e70:	08006e85 	.word	0x08006e85
 8006e74:	08006e93 	.word	0x08006e93
 8006e78:	08006ea7 	.word	0x08006ea7
 8006e7c:	08006ec3 	.word	0x08006ec3
 8006e80:	08006ec3 	.word	0x08006ec3
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e84:	4b18      	ldr	r3, [pc, #96]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e88:	4a17      	ldr	r2, [pc, #92]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e8e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006e90:	e018      	b.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006e92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e96:	3308      	adds	r3, #8
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f003 fae7 	bl	800a46c <RCCEx_PLL2_Config>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006ea4:	e00e      	b.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ea6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006eaa:	3330      	adds	r3, #48	@ 0x30
 8006eac:	4618      	mov	r0, r3
 8006eae:	f003 fb75 	bl	800a59c <RCCEx_PLL3_Config>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006eb8:	e004      	b.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006ec0:	e000      	b.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8006ec2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ec4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d10f      	bne.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006ecc:	4b06      	ldr	r3, [pc, #24]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ed2:	f023 0107 	bic.w	r1, r3, #7
 8006ed6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ede:	4a02      	ldr	r2, [pc, #8]	@ (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006ee0:	430b      	orrs	r3, r1
 8006ee2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006ee6:	e005      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8006ee8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ef0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006ef4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006f00:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f02:	2300      	movs	r3, #0
 8006f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f06:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	f000 8081 	beq.w	8007014 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8006f12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f16:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f1a:	2b20      	cmp	r3, #32
 8006f1c:	d85f      	bhi.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8006f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f24 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8006f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f24:	08006fa9 	.word	0x08006fa9
 8006f28:	08006fdf 	.word	0x08006fdf
 8006f2c:	08006fdf 	.word	0x08006fdf
 8006f30:	08006fdf 	.word	0x08006fdf
 8006f34:	08006fdf 	.word	0x08006fdf
 8006f38:	08006fdf 	.word	0x08006fdf
 8006f3c:	08006fdf 	.word	0x08006fdf
 8006f40:	08006fdf 	.word	0x08006fdf
 8006f44:	08006fb7 	.word	0x08006fb7
 8006f48:	08006fdf 	.word	0x08006fdf
 8006f4c:	08006fdf 	.word	0x08006fdf
 8006f50:	08006fdf 	.word	0x08006fdf
 8006f54:	08006fdf 	.word	0x08006fdf
 8006f58:	08006fdf 	.word	0x08006fdf
 8006f5c:	08006fdf 	.word	0x08006fdf
 8006f60:	08006fdf 	.word	0x08006fdf
 8006f64:	08006fcb 	.word	0x08006fcb
 8006f68:	08006fdf 	.word	0x08006fdf
 8006f6c:	08006fdf 	.word	0x08006fdf
 8006f70:	08006fdf 	.word	0x08006fdf
 8006f74:	08006fdf 	.word	0x08006fdf
 8006f78:	08006fdf 	.word	0x08006fdf
 8006f7c:	08006fdf 	.word	0x08006fdf
 8006f80:	08006fdf 	.word	0x08006fdf
 8006f84:	08006fe7 	.word	0x08006fe7
 8006f88:	08006fdf 	.word	0x08006fdf
 8006f8c:	08006fdf 	.word	0x08006fdf
 8006f90:	08006fdf 	.word	0x08006fdf
 8006f94:	08006fdf 	.word	0x08006fdf
 8006f98:	08006fdf 	.word	0x08006fdf
 8006f9c:	08006fdf 	.word	0x08006fdf
 8006fa0:	08006fdf 	.word	0x08006fdf
 8006fa4:	08006fe7 	.word	0x08006fe7
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fa8:	4bab      	ldr	r3, [pc, #684]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fac:	4aaa      	ldr	r2, [pc, #680]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006fae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fb2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006fb4:	e018      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006fb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fba:	3308      	adds	r3, #8
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f003 fa55 	bl	800a46c <RCCEx_PLL2_Config>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006fc8:	e00e      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006fca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fce:	3330      	adds	r3, #48	@ 0x30
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f003 fae3 	bl	800a59c <RCCEx_PLL3_Config>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006fdc:	e004      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006fe4:	e000      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8006fe6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fe8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d10d      	bne.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006ff0:	4b99      	ldr	r3, [pc, #612]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ff6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006ffa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ffe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007002:	4a95      	ldr	r2, [pc, #596]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007004:	430b      	orrs	r3, r1
 8007006:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800700a:	e003      	b.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800700c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007010:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007014:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007020:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007022:	2300      	movs	r3, #0
 8007024:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007026:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800702a:	460b      	mov	r3, r1
 800702c:	4313      	orrs	r3, r2
 800702e:	d04e      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8007030:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007034:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007038:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800703c:	d02e      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 800703e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007042:	d827      	bhi.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007044:	2bc0      	cmp	r3, #192	@ 0xc0
 8007046:	d02b      	beq.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8007048:	2bc0      	cmp	r3, #192	@ 0xc0
 800704a:	d823      	bhi.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800704c:	2b80      	cmp	r3, #128	@ 0x80
 800704e:	d017      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8007050:	2b80      	cmp	r3, #128	@ 0x80
 8007052:	d81f      	bhi.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007054:	2b00      	cmp	r3, #0
 8007056:	d002      	beq.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8007058:	2b40      	cmp	r3, #64	@ 0x40
 800705a:	d007      	beq.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 800705c:	e01a      	b.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800705e:	4b7e      	ldr	r3, [pc, #504]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007062:	4a7d      	ldr	r2, [pc, #500]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007064:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007068:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800706a:	e01a      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800706c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007070:	3308      	adds	r3, #8
 8007072:	4618      	mov	r0, r3
 8007074:	f003 f9fa 	bl	800a46c <RCCEx_PLL2_Config>
 8007078:	4603      	mov	r3, r0
 800707a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800707e:	e010      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007080:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007084:	3330      	adds	r3, #48	@ 0x30
 8007086:	4618      	mov	r0, r3
 8007088:	f003 fa88 	bl	800a59c <RCCEx_PLL3_Config>
 800708c:	4603      	mov	r3, r0
 800708e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007092:	e006      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800709a:	e002      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800709c:	bf00      	nop
 800709e:	e000      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 80070a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d10d      	bne.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80070aa:	4b6b      	ldr	r3, [pc, #428]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80070ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070b0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80070b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80070bc:	4a66      	ldr	r2, [pc, #408]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80070be:	430b      	orrs	r3, r1
 80070c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80070c4:	e003      	b.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80070ca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80070ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80070da:	633b      	str	r3, [r7, #48]	@ 0x30
 80070dc:	2300      	movs	r3, #0
 80070de:	637b      	str	r3, [r7, #52]	@ 0x34
 80070e0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80070e4:	460b      	mov	r3, r1
 80070e6:	4313      	orrs	r3, r2
 80070e8:	d055      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80070ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070ee:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80070f2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80070f6:	d031      	beq.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 80070f8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80070fc:	d82a      	bhi.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80070fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007102:	d02d      	beq.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8007104:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007108:	d824      	bhi.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800710a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800710e:	d029      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8007110:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007114:	d81e      	bhi.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800711a:	d011      	beq.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 800711c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007120:	d818      	bhi.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007122:	2b00      	cmp	r3, #0
 8007124:	d020      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8007126:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800712a:	d113      	bne.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800712c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007130:	3308      	adds	r3, #8
 8007132:	4618      	mov	r0, r3
 8007134:	f003 f99a 	bl	800a46c <RCCEx_PLL2_Config>
 8007138:	4603      	mov	r3, r0
 800713a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800713e:	e014      	b.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007140:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007144:	3330      	adds	r3, #48	@ 0x30
 8007146:	4618      	mov	r0, r3
 8007148:	f003 fa28 	bl	800a59c <RCCEx_PLL3_Config>
 800714c:	4603      	mov	r3, r0
 800714e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8007152:	e00a      	b.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800715a:	e006      	b.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800715c:	bf00      	nop
 800715e:	e004      	b.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007160:	bf00      	nop
 8007162:	e002      	b.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007164:	bf00      	nop
 8007166:	e000      	b.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007168:	bf00      	nop
    }

    if (ret == HAL_OK)
 800716a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10d      	bne.n	800718e <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8007172:	4b39      	ldr	r3, [pc, #228]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007174:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007178:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800717c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007180:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8007184:	4a34      	ldr	r2, [pc, #208]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007186:	430b      	orrs	r3, r1
 8007188:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800718c:	e003      	b.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800718e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007192:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8007196:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800719a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80071a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071a4:	2300      	movs	r3, #0
 80071a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071a8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80071ac:	460b      	mov	r3, r1
 80071ae:	4313      	orrs	r3, r2
 80071b0:	d058      	beq.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 80071b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071ba:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80071be:	d031      	beq.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 80071c0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80071c4:	d82a      	bhi.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80071c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071ca:	d02d      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 80071cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071d0:	d824      	bhi.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80071d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80071d6:	d029      	beq.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 80071d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80071dc:	d81e      	bhi.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80071de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071e2:	d011      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 80071e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071e8:	d818      	bhi.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d020      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 80071ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071f2:	d113      	bne.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80071f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071f8:	3308      	adds	r3, #8
 80071fa:	4618      	mov	r0, r3
 80071fc:	f003 f936 	bl	800a46c <RCCEx_PLL2_Config>
 8007200:	4603      	mov	r3, r0
 8007202:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8007206:	e014      	b.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007208:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800720c:	3330      	adds	r3, #48	@ 0x30
 800720e:	4618      	mov	r0, r3
 8007210:	f003 f9c4 	bl	800a59c <RCCEx_PLL3_Config>
 8007214:	4603      	mov	r3, r0
 8007216:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800721a:	e00a      	b.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800721c:	2301      	movs	r3, #1
 800721e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007222:	e006      	b.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007224:	bf00      	nop
 8007226:	e004      	b.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007228:	bf00      	nop
 800722a:	e002      	b.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800722c:	bf00      	nop
 800722e:	e000      	b.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007230:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007232:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007236:	2b00      	cmp	r3, #0
 8007238:	d110      	bne.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800723a:	4b07      	ldr	r3, [pc, #28]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800723c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007240:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007244:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007248:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800724c:	4902      	ldr	r1, [pc, #8]	@ (8007258 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800724e:	4313      	orrs	r3, r2
 8007250:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007254:	e006      	b.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8007256:	bf00      	nop
 8007258:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800725c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007260:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007264:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726c:	2100      	movs	r1, #0
 800726e:	6239      	str	r1, [r7, #32]
 8007270:	f003 0301 	and.w	r3, r3, #1
 8007274:	627b      	str	r3, [r7, #36]	@ 0x24
 8007276:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800727a:	460b      	mov	r3, r1
 800727c:	4313      	orrs	r3, r2
 800727e:	d055      	beq.n	800732c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8007280:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007284:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007288:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800728c:	d031      	beq.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800728e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007292:	d82a      	bhi.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8007294:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007298:	d02d      	beq.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800729a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800729e:	d824      	bhi.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80072a0:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80072a4:	d029      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 80072a6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80072aa:	d81e      	bhi.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80072ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072b0:	d011      	beq.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 80072b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072b6:	d818      	bhi.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d020      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 80072bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072c0:	d113      	bne.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80072c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072c6:	3308      	adds	r3, #8
 80072c8:	4618      	mov	r0, r3
 80072ca:	f003 f8cf 	bl	800a46c <RCCEx_PLL2_Config>
 80072ce:	4603      	mov	r3, r0
 80072d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80072d4:	e014      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80072d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072da:	3330      	adds	r3, #48	@ 0x30
 80072dc:	4618      	mov	r0, r3
 80072de:	f003 f95d 	bl	800a59c <RCCEx_PLL3_Config>
 80072e2:	4603      	mov	r3, r0
 80072e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80072e8:	e00a      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80072f0:	e006      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80072f2:	bf00      	nop
 80072f4:	e004      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80072f6:	bf00      	nop
 80072f8:	e002      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80072fa:	bf00      	nop
 80072fc:	e000      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80072fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007300:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007304:	2b00      	cmp	r3, #0
 8007306:	d10d      	bne.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8007308:	4b88      	ldr	r3, [pc, #544]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800730a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800730e:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8007312:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007316:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800731a:	4984      	ldr	r1, [pc, #528]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800731c:	4313      	orrs	r3, r2
 800731e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007322:	e003      	b.n	800732c <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007324:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007328:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800732c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007334:	2100      	movs	r1, #0
 8007336:	61b9      	str	r1, [r7, #24]
 8007338:	f003 0302 	and.w	r3, r3, #2
 800733c:	61fb      	str	r3, [r7, #28]
 800733e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007342:	460b      	mov	r3, r1
 8007344:	4313      	orrs	r3, r2
 8007346:	d03d      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8007348:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800734c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007350:	2b03      	cmp	r3, #3
 8007352:	d81c      	bhi.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8007354:	a201      	add	r2, pc, #4	@ (adr r2, 800735c <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8007356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800735a:	bf00      	nop
 800735c:	08007397 	.word	0x08007397
 8007360:	0800736d 	.word	0x0800736d
 8007364:	0800737b 	.word	0x0800737b
 8007368:	08007397 	.word	0x08007397
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800736c:	4b6f      	ldr	r3, [pc, #444]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800736e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007370:	4a6e      	ldr	r2, [pc, #440]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007372:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007376:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007378:	e00e      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800737a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800737e:	3308      	adds	r3, #8
 8007380:	4618      	mov	r0, r3
 8007382:	f003 f873 	bl	800a46c <RCCEx_PLL2_Config>
 8007386:	4603      	mov	r3, r0
 8007388:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800738c:	e004      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007394:	e000      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8007396:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007398:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10d      	bne.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80073a0:	4b62      	ldr	r3, [pc, #392]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80073a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80073a6:	f023 0203 	bic.w	r2, r3, #3
 80073aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073ae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80073b2:	495e      	ldr	r1, [pc, #376]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80073b4:	4313      	orrs	r3, r2
 80073b6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80073ba:	e003      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80073c0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80073c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073cc:	2100      	movs	r1, #0
 80073ce:	6139      	str	r1, [r7, #16]
 80073d0:	f003 0304 	and.w	r3, r3, #4
 80073d4:	617b      	str	r3, [r7, #20]
 80073d6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80073da:	460b      	mov	r3, r1
 80073dc:	4313      	orrs	r3, r2
 80073de:	d03a      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80073e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073e4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80073e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073ec:	d00e      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80073ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073f2:	d815      	bhi.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d017      	beq.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80073f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073fc:	d110      	bne.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073fe:	4b4b      	ldr	r3, [pc, #300]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007402:	4a4a      	ldr	r2, [pc, #296]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007408:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800740a:	e00e      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800740c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007410:	3308      	adds	r3, #8
 8007412:	4618      	mov	r0, r3
 8007414:	f003 f82a 	bl	800a46c <RCCEx_PLL2_Config>
 8007418:	4603      	mov	r3, r0
 800741a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800741e:	e004      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007426:	e000      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8007428:	bf00      	nop
    }

    if (ret == HAL_OK)
 800742a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800742e:	2b00      	cmp	r3, #0
 8007430:	d10d      	bne.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8007432:	4b3e      	ldr	r3, [pc, #248]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007434:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007438:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800743c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007440:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007444:	4939      	ldr	r1, [pc, #228]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007446:	4313      	orrs	r3, r2
 8007448:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800744c:	e003      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800744e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007452:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007456:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800745a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745e:	2100      	movs	r1, #0
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	f003 0310 	and.w	r3, r3, #16
 8007466:	60fb      	str	r3, [r7, #12]
 8007468:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800746c:	460b      	mov	r3, r1
 800746e:	4313      	orrs	r3, r2
 8007470:	d038      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8007472:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007476:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800747a:	2b30      	cmp	r3, #48	@ 0x30
 800747c:	d01b      	beq.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800747e:	2b30      	cmp	r3, #48	@ 0x30
 8007480:	d815      	bhi.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8007482:	2b10      	cmp	r3, #16
 8007484:	d002      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8007486:	2b20      	cmp	r3, #32
 8007488:	d007      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800748a:	e010      	b.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800748c:	4b27      	ldr	r3, [pc, #156]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800748e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007490:	4a26      	ldr	r2, [pc, #152]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007492:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007496:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8007498:	e00e      	b.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800749a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800749e:	3330      	adds	r3, #48	@ 0x30
 80074a0:	4618      	mov	r0, r3
 80074a2:	f003 f87b 	bl	800a59c <RCCEx_PLL3_Config>
 80074a6:	4603      	mov	r3, r0
 80074a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80074ac:	e004      	b.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80074b4:	e000      	b.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 80074b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074b8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d10d      	bne.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80074c0:	4b1a      	ldr	r3, [pc, #104]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80074c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80074c6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80074ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80074d2:	4916      	ldr	r1, [pc, #88]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80074d4:	4313      	orrs	r3, r2
 80074d6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80074da:	e003      	b.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074dc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074e0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80074e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ec:	2100      	movs	r1, #0
 80074ee:	6039      	str	r1, [r7, #0]
 80074f0:	f003 0308 	and.w	r3, r3, #8
 80074f4:	607b      	str	r3, [r7, #4]
 80074f6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80074fa:	460b      	mov	r3, r1
 80074fc:	4313      	orrs	r3, r2
 80074fe:	d00c      	beq.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8007500:	4b0a      	ldr	r3, [pc, #40]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007502:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007506:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800750a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800750e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8007512:	4906      	ldr	r1, [pc, #24]	@ (800752c <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007514:	4313      	orrs	r3, r2
 8007516:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800751a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800751e:	4618      	mov	r0, r3
 8007520:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8007524:	46bd      	mov	sp, r7
 8007526:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800752a:	bf00      	nop
 800752c:	44020c00 	.word	0x44020c00

08007530 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8007530:	b480      	push	{r7}
 8007532:	b08b      	sub	sp, #44	@ 0x2c
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8007538:	4bae      	ldr	r3, [pc, #696]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800753a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800753c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007540:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007542:	4bac      	ldr	r3, [pc, #688]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007546:	f003 0303 	and.w	r3, r3, #3
 800754a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800754c:	4ba9      	ldr	r3, [pc, #676]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800754e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007550:	0a1b      	lsrs	r3, r3, #8
 8007552:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007556:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007558:	4ba6      	ldr	r3, [pc, #664]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800755a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800755c:	091b      	lsrs	r3, r3, #4
 800755e:	f003 0301 	and.w	r3, r3, #1
 8007562:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007564:	4ba3      	ldr	r3, [pc, #652]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007568:	08db      	lsrs	r3, r3, #3
 800756a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800756e:	697a      	ldr	r2, [r7, #20]
 8007570:	fb02 f303 	mul.w	r3, r2, r3
 8007574:	ee07 3a90 	vmov	s15, r3
 8007578:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800757c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	2b00      	cmp	r3, #0
 8007584:	f000 8126 	beq.w	80077d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	2b03      	cmp	r3, #3
 800758c:	d053      	beq.n	8007636 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800758e:	69fb      	ldr	r3, [r7, #28]
 8007590:	2b03      	cmp	r3, #3
 8007592:	d86f      	bhi.n	8007674 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	2b01      	cmp	r3, #1
 8007598:	d003      	beq.n	80075a2 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	2b02      	cmp	r3, #2
 800759e:	d02b      	beq.n	80075f8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80075a0:	e068      	b.n	8007674 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80075a2:	4b94      	ldr	r3, [pc, #592]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	08db      	lsrs	r3, r3, #3
 80075a8:	f003 0303 	and.w	r3, r3, #3
 80075ac:	4a92      	ldr	r2, [pc, #584]	@ (80077f8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80075ae:	fa22 f303 	lsr.w	r3, r2, r3
 80075b2:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	ee07 3a90 	vmov	s15, r3
 80075ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	ee07 3a90 	vmov	s15, r3
 80075c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075cc:	6a3b      	ldr	r3, [r7, #32]
 80075ce:	ee07 3a90 	vmov	s15, r3
 80075d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075d6:	ed97 6a04 	vldr	s12, [r7, #16]
 80075da:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80077fc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80075de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075f2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80075f6:	e068      	b.n	80076ca <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80075f8:	69bb      	ldr	r3, [r7, #24]
 80075fa:	ee07 3a90 	vmov	s15, r3
 80075fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007602:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007800 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8007606:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800760a:	6a3b      	ldr	r3, [r7, #32]
 800760c:	ee07 3a90 	vmov	s15, r3
 8007610:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007614:	ed97 6a04 	vldr	s12, [r7, #16]
 8007618:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80077fc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800761c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007620:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007624:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007628:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800762c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007630:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007634:	e049      	b.n	80076ca <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	ee07 3a90 	vmov	s15, r3
 800763c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007640:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007804 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8007644:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007648:	6a3b      	ldr	r3, [r7, #32]
 800764a:	ee07 3a90 	vmov	s15, r3
 800764e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007652:	ed97 6a04 	vldr	s12, [r7, #16]
 8007656:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80077fc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800765a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800765e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800766a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800766e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007672:	e02a      	b.n	80076ca <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007674:	4b5f      	ldr	r3, [pc, #380]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	08db      	lsrs	r3, r3, #3
 800767a:	f003 0303 	and.w	r3, r3, #3
 800767e:	4a5e      	ldr	r2, [pc, #376]	@ (80077f8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8007680:	fa22 f303 	lsr.w	r3, r2, r3
 8007684:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	ee07 3a90 	vmov	s15, r3
 800768c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	ee07 3a90 	vmov	s15, r3
 8007696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800769a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800769e:	6a3b      	ldr	r3, [r7, #32]
 80076a0:	ee07 3a90 	vmov	s15, r3
 80076a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076a8:	ed97 6a04 	vldr	s12, [r7, #16]
 80076ac:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80077fc <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80076b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076c4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80076c8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80076ca:	4b4a      	ldr	r3, [pc, #296]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80076d6:	d121      	bne.n	800771c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80076d8:	4b46      	ldr	r3, [pc, #280]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d017      	beq.n	8007714 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80076e4:	4b43      	ldr	r3, [pc, #268]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80076e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076e8:	0a5b      	lsrs	r3, r3, #9
 80076ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076ee:	ee07 3a90 	vmov	s15, r3
 80076f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80076f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076fa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80076fe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007702:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007706:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800770a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	601a      	str	r2, [r3, #0]
 8007712:	e006      	b.n	8007722 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	601a      	str	r2, [r3, #0]
 800771a:	e002      	b.n	8007722 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007722:	4b34      	ldr	r3, [pc, #208]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800772a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800772e:	d121      	bne.n	8007774 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8007730:	4b30      	ldr	r3, [pc, #192]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007734:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007738:	2b00      	cmp	r3, #0
 800773a:	d017      	beq.n	800776c <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800773c:	4b2d      	ldr	r3, [pc, #180]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800773e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007740:	0c1b      	lsrs	r3, r3, #16
 8007742:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007746:	ee07 3a90 	vmov	s15, r3
 800774a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800774e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007752:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007756:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800775a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800775e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007762:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	605a      	str	r2, [r3, #4]
 800776a:	e006      	b.n	800777a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	605a      	str	r2, [r3, #4]
 8007772:	e002      	b.n	800777a <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2200      	movs	r2, #0
 8007778:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800777a:	4b1e      	ldr	r3, [pc, #120]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007782:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007786:	d121      	bne.n	80077cc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8007788:	4b1a      	ldr	r3, [pc, #104]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800778a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007790:	2b00      	cmp	r3, #0
 8007792:	d017      	beq.n	80077c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007794:	4b17      	ldr	r3, [pc, #92]	@ (80077f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007798:	0e1b      	lsrs	r3, r3, #24
 800779a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800779e:	ee07 3a90 	vmov	s15, r3
 80077a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80077a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077aa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80077ae:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80077b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077ba:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80077c2:	e010      	b.n	80077e6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	609a      	str	r2, [r3, #8]
}
 80077ca:	e00c      	b.n	80077e6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	609a      	str	r2, [r3, #8]
}
 80077d2:	e008      	b.n	80077e6 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2200      	movs	r2, #0
 80077d8:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2200      	movs	r2, #0
 80077de:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	609a      	str	r2, [r3, #8]
}
 80077e6:	bf00      	nop
 80077e8:	372c      	adds	r7, #44	@ 0x2c
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	44020c00 	.word	0x44020c00
 80077f8:	03d09000 	.word	0x03d09000
 80077fc:	46000000 	.word	0x46000000
 8007800:	4a742400 	.word	0x4a742400
 8007804:	4af42400 	.word	0x4af42400

08007808 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8007808:	b480      	push	{r7}
 800780a:	b08b      	sub	sp, #44	@ 0x2c
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8007810:	4bae      	ldr	r3, [pc, #696]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007814:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007818:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800781a:	4bac      	ldr	r3, [pc, #688]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800781c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781e:	f003 0303 	and.w	r3, r3, #3
 8007822:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8007824:	4ba9      	ldr	r3, [pc, #676]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007828:	0a1b      	lsrs	r3, r3, #8
 800782a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800782e:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8007830:	4ba6      	ldr	r3, [pc, #664]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007834:	091b      	lsrs	r3, r3, #4
 8007836:	f003 0301 	and.w	r3, r3, #1
 800783a:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800783c:	4ba3      	ldr	r3, [pc, #652]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800783e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007840:	08db      	lsrs	r3, r3, #3
 8007842:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007846:	697a      	ldr	r2, [r7, #20]
 8007848:	fb02 f303 	mul.w	r3, r2, r3
 800784c:	ee07 3a90 	vmov	s15, r3
 8007850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007854:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8007858:	69bb      	ldr	r3, [r7, #24]
 800785a:	2b00      	cmp	r3, #0
 800785c:	f000 8126 	beq.w	8007aac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	2b03      	cmp	r3, #3
 8007864:	d053      	beq.n	800790e <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	2b03      	cmp	r3, #3
 800786a:	d86f      	bhi.n	800794c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800786c:	69fb      	ldr	r3, [r7, #28]
 800786e:	2b01      	cmp	r3, #1
 8007870:	d003      	beq.n	800787a <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	2b02      	cmp	r3, #2
 8007876:	d02b      	beq.n	80078d0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8007878:	e068      	b.n	800794c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800787a:	4b94      	ldr	r3, [pc, #592]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	08db      	lsrs	r3, r3, #3
 8007880:	f003 0303 	and.w	r3, r3, #3
 8007884:	4a92      	ldr	r2, [pc, #584]	@ (8007ad0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8007886:	fa22 f303 	lsr.w	r3, r2, r3
 800788a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	ee07 3a90 	vmov	s15, r3
 8007892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	ee07 3a90 	vmov	s15, r3
 800789c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078a4:	6a3b      	ldr	r3, [r7, #32]
 80078a6:	ee07 3a90 	vmov	s15, r3
 80078aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ae:	ed97 6a04 	vldr	s12, [r7, #16]
 80078b2:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80078b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078ca:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80078ce:	e068      	b.n	80079a2 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	ee07 3a90 	vmov	s15, r3
 80078d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078da:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80078de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078e2:	6a3b      	ldr	r3, [r7, #32]
 80078e4:	ee07 3a90 	vmov	s15, r3
 80078e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ec:	ed97 6a04 	vldr	s12, [r7, #16]
 80078f0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80078f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007900:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007904:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007908:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800790c:	e049      	b.n	80079a2 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800790e:	69bb      	ldr	r3, [r7, #24]
 8007910:	ee07 3a90 	vmov	s15, r3
 8007914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007918:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007adc <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 800791c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007920:	6a3b      	ldr	r3, [r7, #32]
 8007922:	ee07 3a90 	vmov	s15, r3
 8007926:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800792a:	ed97 6a04 	vldr	s12, [r7, #16]
 800792e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007932:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007936:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800793a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800793e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007946:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800794a:	e02a      	b.n	80079a2 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800794c:	4b5f      	ldr	r3, [pc, #380]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	08db      	lsrs	r3, r3, #3
 8007952:	f003 0303 	and.w	r3, r3, #3
 8007956:	4a5e      	ldr	r2, [pc, #376]	@ (8007ad0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8007958:	fa22 f303 	lsr.w	r3, r2, r3
 800795c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	ee07 3a90 	vmov	s15, r3
 8007964:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	ee07 3a90 	vmov	s15, r3
 800796e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007972:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007976:	6a3b      	ldr	r3, [r7, #32]
 8007978:	ee07 3a90 	vmov	s15, r3
 800797c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007980:	ed97 6a04 	vldr	s12, [r7, #16]
 8007984:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007988:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800798c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007990:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007994:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007998:	ee67 7a27 	vmul.f32	s15, s14, s15
 800799c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80079a0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80079a2:	4b4a      	ldr	r3, [pc, #296]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079ae:	d121      	bne.n	80079f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80079b0:	4b46      	ldr	r3, [pc, #280]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d017      	beq.n	80079ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80079bc:	4b43      	ldr	r3, [pc, #268]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079c0:	0a5b      	lsrs	r3, r3, #9
 80079c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079c6:	ee07 3a90 	vmov	s15, r3
 80079ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80079ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079d2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80079d6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80079da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079e2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	601a      	str	r2, [r3, #0]
 80079ea:	e006      	b.n	80079fa <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2200      	movs	r2, #0
 80079f0:	601a      	str	r2, [r3, #0]
 80079f2:	e002      	b.n	80079fa <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80079fa:	4b34      	ldr	r3, [pc, #208]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a06:	d121      	bne.n	8007a4c <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007a08:	4b30      	ldr	r3, [pc, #192]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d017      	beq.n	8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007a14:	4b2d      	ldr	r3, [pc, #180]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a18:	0c1b      	lsrs	r3, r3, #16
 8007a1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a1e:	ee07 3a90 	vmov	s15, r3
 8007a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007a26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a2a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007a2e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007a32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a3a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	605a      	str	r2, [r3, #4]
 8007a42:	e006      	b.n	8007a52 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	605a      	str	r2, [r3, #4]
 8007a4a:	e002      	b.n	8007a52 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007a52:	4b1e      	ldr	r3, [pc, #120]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a5e:	d121      	bne.n	8007aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007a60:	4b1a      	ldr	r3, [pc, #104]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d017      	beq.n	8007a9c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007a6c:	4b17      	ldr	r3, [pc, #92]	@ (8007acc <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a70:	0e1b      	lsrs	r3, r3, #24
 8007a72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a76:	ee07 3a90 	vmov	s15, r3
 8007a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8007a7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a82:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007a86:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007a8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a92:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007a9a:	e010      	b.n	8007abe <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	609a      	str	r2, [r3, #8]
}
 8007aa2:	e00c      	b.n	8007abe <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	609a      	str	r2, [r3, #8]
}
 8007aaa:	e008      	b.n	8007abe <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	609a      	str	r2, [r3, #8]
}
 8007abe:	bf00      	nop
 8007ac0:	372c      	adds	r7, #44	@ 0x2c
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	44020c00 	.word	0x44020c00
 8007ad0:	03d09000 	.word	0x03d09000
 8007ad4:	46000000 	.word	0x46000000
 8007ad8:	4a742400 	.word	0x4a742400
 8007adc:	4af42400 	.word	0x4af42400

08007ae0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b08b      	sub	sp, #44	@ 0x2c
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007ae8:	4bae      	ldr	r3, [pc, #696]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007af0:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8007af2:	4bac      	ldr	r3, [pc, #688]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007af6:	f003 0303 	and.w	r3, r3, #3
 8007afa:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8007afc:	4ba9      	ldr	r3, [pc, #676]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b00:	0a1b      	lsrs	r3, r3, #8
 8007b02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b06:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8007b08:	4ba6      	ldr	r3, [pc, #664]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b0c:	091b      	lsrs	r3, r3, #4
 8007b0e:	f003 0301 	and.w	r3, r3, #1
 8007b12:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8007b14:	4ba3      	ldr	r3, [pc, #652]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007b16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b18:	08db      	lsrs	r3, r3, #3
 8007b1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b1e:	697a      	ldr	r2, [r7, #20]
 8007b20:	fb02 f303 	mul.w	r3, r2, r3
 8007b24:	ee07 3a90 	vmov	s15, r3
 8007b28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b2c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f000 8126 	beq.w	8007d84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8007b38:	69fb      	ldr	r3, [r7, #28]
 8007b3a:	2b03      	cmp	r3, #3
 8007b3c:	d053      	beq.n	8007be6 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8007b3e:	69fb      	ldr	r3, [r7, #28]
 8007b40:	2b03      	cmp	r3, #3
 8007b42:	d86f      	bhi.n	8007c24 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8007b44:	69fb      	ldr	r3, [r7, #28]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d003      	beq.n	8007b52 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8007b4a:	69fb      	ldr	r3, [r7, #28]
 8007b4c:	2b02      	cmp	r3, #2
 8007b4e:	d02b      	beq.n	8007ba8 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8007b50:	e068      	b.n	8007c24 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b52:	4b94      	ldr	r3, [pc, #592]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	08db      	lsrs	r3, r3, #3
 8007b58:	f003 0303 	and.w	r3, r3, #3
 8007b5c:	4a92      	ldr	r2, [pc, #584]	@ (8007da8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8007b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8007b62:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	ee07 3a90 	vmov	s15, r3
 8007b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	ee07 3a90 	vmov	s15, r3
 8007b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b7c:	6a3b      	ldr	r3, [r7, #32]
 8007b7e:	ee07 3a90 	vmov	s15, r3
 8007b82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b86:	ed97 6a04 	vldr	s12, [r7, #16]
 8007b8a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007b8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ba2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007ba6:	e068      	b.n	8007c7a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	ee07 3a90 	vmov	s15, r3
 8007bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bb2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007db0 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8007bb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bba:	6a3b      	ldr	r3, [r7, #32]
 8007bbc:	ee07 3a90 	vmov	s15, r3
 8007bc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bc4:	ed97 6a04 	vldr	s12, [r7, #16]
 8007bc8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007bcc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bd4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007be0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007be4:	e049      	b.n	8007c7a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	ee07 3a90 	vmov	s15, r3
 8007bec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bf0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007db4 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8007bf4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bf8:	6a3b      	ldr	r3, [r7, #32]
 8007bfa:	ee07 3a90 	vmov	s15, r3
 8007bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c02:	ed97 6a04 	vldr	s12, [r7, #16]
 8007c06:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c1e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007c22:	e02a      	b.n	8007c7a <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c24:	4b5f      	ldr	r3, [pc, #380]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	08db      	lsrs	r3, r3, #3
 8007c2a:	f003 0303 	and.w	r3, r3, #3
 8007c2e:	4a5e      	ldr	r2, [pc, #376]	@ (8007da8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8007c30:	fa22 f303 	lsr.w	r3, r2, r3
 8007c34:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	ee07 3a90 	vmov	s15, r3
 8007c3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c40:	69bb      	ldr	r3, [r7, #24]
 8007c42:	ee07 3a90 	vmov	s15, r3
 8007c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c4e:	6a3b      	ldr	r3, [r7, #32]
 8007c50:	ee07 3a90 	vmov	s15, r3
 8007c54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c58:	ed97 6a04 	vldr	s12, [r7, #16]
 8007c5c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007c60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c74:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007c78:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007c7a:	4b4a      	ldr	r3, [pc, #296]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c86:	d121      	bne.n	8007ccc <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007c88:	4b46      	ldr	r3, [pc, #280]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d017      	beq.n	8007cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007c94:	4b43      	ldr	r3, [pc, #268]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c98:	0a5b      	lsrs	r3, r3, #9
 8007c9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c9e:	ee07 3a90 	vmov	s15, r3
 8007ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8007ca6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007caa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007cae:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cba:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	601a      	str	r2, [r3, #0]
 8007cc2:	e006      	b.n	8007cd2 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	601a      	str	r2, [r3, #0]
 8007cca:	e002      	b.n	8007cd2 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007cd2:	4b34      	ldr	r3, [pc, #208]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007cda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cde:	d121      	bne.n	8007d24 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007ce0:	4b30      	ldr	r3, [pc, #192]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d017      	beq.n	8007d1c <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007cec:	4b2d      	ldr	r3, [pc, #180]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cf0:	0c1b      	lsrs	r3, r3, #16
 8007cf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cf6:	ee07 3a90 	vmov	s15, r3
 8007cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8007cfe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d02:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007d06:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007d0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d12:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	605a      	str	r2, [r3, #4]
 8007d1a:	e006      	b.n	8007d2a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	605a      	str	r2, [r3, #4]
 8007d22:	e002      	b.n	8007d2a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d36:	d121      	bne.n	8007d7c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8007d38:	4b1a      	ldr	r3, [pc, #104]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d017      	beq.n	8007d74 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007d44:	4b17      	ldr	r3, [pc, #92]	@ (8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d48:	0e1b      	lsrs	r3, r3, #24
 8007d4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d4e:	ee07 3a90 	vmov	s15, r3
 8007d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8007d56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d5a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007d5e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d6a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8007d72:	e010      	b.n	8007d96 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	609a      	str	r2, [r3, #8]
}
 8007d7a:	e00c      	b.n	8007d96 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	609a      	str	r2, [r3, #8]
}
 8007d82:	e008      	b.n	8007d96 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	609a      	str	r2, [r3, #8]
}
 8007d96:	bf00      	nop
 8007d98:	372c      	adds	r7, #44	@ 0x2c
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr
 8007da2:	bf00      	nop
 8007da4:	44020c00 	.word	0x44020c00
 8007da8:	03d09000 	.word	0x03d09000
 8007dac:	46000000 	.word	0x46000000
 8007db0:	4a742400 	.word	0x4a742400
 8007db4:	4af42400 	.word	0x4af42400

08007db8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007db8:	b590      	push	{r4, r7, lr}
 8007dba:	b08f      	sub	sp, #60	@ 0x3c
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007dc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007dc6:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8007dca:	4321      	orrs	r1, r4
 8007dcc:	d150      	bne.n	8007e70 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007dce:	4b26      	ldr	r3, [pc, #152]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007dd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007dd8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007dda:	4b23      	ldr	r3, [pc, #140]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007ddc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007de0:	f003 0302 	and.w	r3, r3, #2
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d108      	bne.n	8007dfa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007dee:	d104      	bne.n	8007dfa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007df0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007df4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007df6:	f002 bb2a 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007dfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e08:	d108      	bne.n	8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8007e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e10:	d104      	bne.n	8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8007e12:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007e16:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e18:	f002 bb19 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8007e1c:	4b12      	ldr	r3, [pc, #72]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e28:	d119      	bne.n	8007e5e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8007e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e30:	d115      	bne.n	8007e5e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007e32:	4b0d      	ldr	r3, [pc, #52]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e34:	69db      	ldr	r3, [r3, #28]
 8007e36:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8007e3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e3e:	d30a      	bcc.n	8007e56 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8007e40:	4b09      	ldr	r3, [pc, #36]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007e42:	69db      	ldr	r3, [r3, #28]
 8007e44:	0a1b      	lsrs	r3, r3, #8
 8007e46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e4a:	4a08      	ldr	r2, [pc, #32]	@ (8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e50:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007e52:	f002 bafc 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8007e56:	2300      	movs	r3, #0
 8007e58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007e5a:	f002 baf8 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e62:	f002 baf4 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e66:	bf00      	nop
 8007e68:	44020c00 	.word	0x44020c00
 8007e6c:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8007e70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e74:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8007e78:	ea50 0104 	orrs.w	r1, r0, r4
 8007e7c:	f001 8275 	beq.w	800936a <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8007e80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e84:	2801      	cmp	r0, #1
 8007e86:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8007e8a:	f082 82dd 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007e8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007e92:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8007e96:	ea50 0104 	orrs.w	r1, r0, r4
 8007e9a:	f001 816c 	beq.w	8009176 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8007e9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ea2:	2801      	cmp	r0, #1
 8007ea4:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8007ea8:	f082 82ce 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007eac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007eb0:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8007eb4:	ea50 0104 	orrs.w	r1, r0, r4
 8007eb8:	f001 8602 	beq.w	8009ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8007ebc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ec0:	2801      	cmp	r0, #1
 8007ec2:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8007ec6:	f082 82bf 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007eca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ece:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8007ed2:	ea50 0104 	orrs.w	r1, r0, r4
 8007ed6:	f001 854c 	beq.w	8009972 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8007eda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ede:	2801      	cmp	r0, #1
 8007ee0:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8007ee4:	f082 82b0 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007ee8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007eec:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8007ef0:	ea50 0104 	orrs.w	r1, r0, r4
 8007ef4:	f001 849e 	beq.w	8009834 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8007ef8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007efc:	2801      	cmp	r0, #1
 8007efe:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8007f02:	f082 82a1 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f0a:	f1a1 0420 	sub.w	r4, r1, #32
 8007f0e:	ea50 0104 	orrs.w	r1, r0, r4
 8007f12:	f001 83e8 	beq.w	80096e6 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8007f16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f1a:	2801      	cmp	r0, #1
 8007f1c:	f171 0120 	sbcs.w	r1, r1, #32
 8007f20:	f082 8292 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f28:	f1a1 0410 	sub.w	r4, r1, #16
 8007f2c:	ea50 0104 	orrs.w	r1, r0, r4
 8007f30:	f002 8256 	beq.w	800a3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8007f34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f38:	2801      	cmp	r0, #1
 8007f3a:	f171 0110 	sbcs.w	r1, r1, #16
 8007f3e:	f082 8283 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f46:	f1a1 0408 	sub.w	r4, r1, #8
 8007f4a:	ea50 0104 	orrs.w	r1, r0, r4
 8007f4e:	f002 81cc 	beq.w	800a2ea <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8007f52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f56:	2801      	cmp	r0, #1
 8007f58:	f171 0108 	sbcs.w	r1, r1, #8
 8007f5c:	f082 8274 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f64:	1f0c      	subs	r4, r1, #4
 8007f66:	ea50 0104 	orrs.w	r1, r0, r4
 8007f6a:	f001 8648 	beq.w	8009bfe <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8007f6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f72:	2801      	cmp	r0, #1
 8007f74:	f171 0104 	sbcs.w	r1, r1, #4
 8007f78:	f082 8266 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f80:	1e8c      	subs	r4, r1, #2
 8007f82:	ea50 0104 	orrs.w	r1, r0, r4
 8007f86:	f002 8143 	beq.w	800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8007f8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f8e:	2801      	cmp	r0, #1
 8007f90:	f171 0102 	sbcs.w	r1, r1, #2
 8007f94:	f082 8258 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007f98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f9c:	1e4c      	subs	r4, r1, #1
 8007f9e:	ea50 0104 	orrs.w	r1, r0, r4
 8007fa2:	f002 80ce 	beq.w	800a142 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8007fa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007faa:	2801      	cmp	r0, #1
 8007fac:	f171 0101 	sbcs.w	r1, r1, #1
 8007fb0:	f082 824a 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007fb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fb8:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8007fbc:	4321      	orrs	r1, r4
 8007fbe:	f002 8059 	beq.w	800a074 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8007fc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fc6:	4cd9      	ldr	r4, [pc, #868]	@ (800832c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8007fc8:	42a0      	cmp	r0, r4
 8007fca:	f171 0100 	sbcs.w	r1, r1, #0
 8007fce:	f082 823b 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007fd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fd6:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8007fda:	4321      	orrs	r1, r4
 8007fdc:	f001 87d9 	beq.w	8009f92 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8007fe0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007fe4:	4cd2      	ldr	r4, [pc, #840]	@ (8008330 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8007fe6:	42a0      	cmp	r0, r4
 8007fe8:	f171 0100 	sbcs.w	r1, r1, #0
 8007fec:	f082 822c 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007ff0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ff4:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8007ff8:	4321      	orrs	r1, r4
 8007ffa:	f001 8751 	beq.w	8009ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8007ffe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008002:	4ccc      	ldr	r4, [pc, #816]	@ (8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8008004:	42a0      	cmp	r0, r4
 8008006:	f171 0100 	sbcs.w	r1, r1, #0
 800800a:	f082 821d 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800800e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008012:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8008016:	4321      	orrs	r1, r4
 8008018:	f001 869a 	beq.w	8009d50 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 800801c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008020:	4cc5      	ldr	r4, [pc, #788]	@ (8008338 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8008022:	42a0      	cmp	r0, r4
 8008024:	f171 0100 	sbcs.w	r1, r1, #0
 8008028:	f082 820e 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800802c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008030:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8008034:	4321      	orrs	r1, r4
 8008036:	f001 8612 	beq.w	8009c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 800803a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800803e:	4cbf      	ldr	r4, [pc, #764]	@ (800833c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8008040:	42a0      	cmp	r0, r4
 8008042:	f171 0100 	sbcs.w	r1, r1, #0
 8008046:	f082 81ff 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800804a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800804e:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8008052:	4321      	orrs	r1, r4
 8008054:	f002 817e 	beq.w	800a354 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8008058:	e9d7 0100 	ldrd	r0, r1, [r7]
 800805c:	4cb8      	ldr	r4, [pc, #736]	@ (8008340 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800805e:	42a0      	cmp	r0, r4
 8008060:	f171 0100 	sbcs.w	r1, r1, #0
 8008064:	f082 81f0 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008068:	e9d7 0100 	ldrd	r0, r1, [r7]
 800806c:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8008070:	4321      	orrs	r1, r4
 8008072:	f000 829e 	beq.w	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8008076:	e9d7 0100 	ldrd	r0, r1, [r7]
 800807a:	4cb2      	ldr	r4, [pc, #712]	@ (8008344 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800807c:	42a0      	cmp	r0, r4
 800807e:	f171 0100 	sbcs.w	r1, r1, #0
 8008082:	f082 81e1 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008086:	e9d7 0100 	ldrd	r0, r1, [r7]
 800808a:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800808e:	4321      	orrs	r1, r4
 8008090:	f000 826d 	beq.w	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8008094:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008098:	4cab      	ldr	r4, [pc, #684]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800809a:	42a0      	cmp	r0, r4
 800809c:	f171 0100 	sbcs.w	r1, r1, #0
 80080a0:	f082 81d2 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080a8:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 80080ac:	4321      	orrs	r1, r4
 80080ae:	f001 800d 	beq.w	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 80080b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080b6:	4ca5      	ldr	r4, [pc, #660]	@ (800834c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80080b8:	42a0      	cmp	r0, r4
 80080ba:	f171 0100 	sbcs.w	r1, r1, #0
 80080be:	f082 81c3 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080c6:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 80080ca:	4321      	orrs	r1, r4
 80080cc:	f000 81d0 	beq.w	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 80080d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080d4:	4c9e      	ldr	r4, [pc, #632]	@ (8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80080d6:	42a0      	cmp	r0, r4
 80080d8:	f171 0100 	sbcs.w	r1, r1, #0
 80080dc:	f082 81b4 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080e4:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 80080e8:	4321      	orrs	r1, r4
 80080ea:	f000 8142 	beq.w	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 80080ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80080f2:	4c98      	ldr	r4, [pc, #608]	@ (8008354 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80080f4:	42a0      	cmp	r0, r4
 80080f6:	f171 0100 	sbcs.w	r1, r1, #0
 80080fa:	f082 81a5 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80080fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008102:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8008106:	4321      	orrs	r1, r4
 8008108:	f001 824e 	beq.w	80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 800810c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008110:	4c91      	ldr	r4, [pc, #580]	@ (8008358 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8008112:	42a0      	cmp	r0, r4
 8008114:	f171 0100 	sbcs.w	r1, r1, #0
 8008118:	f082 8196 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800811c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008120:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8008124:	4321      	orrs	r1, r4
 8008126:	f001 8197 	beq.w	8009458 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 800812a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800812e:	4c8b      	ldr	r4, [pc, #556]	@ (800835c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8008130:	42a0      	cmp	r0, r4
 8008132:	f171 0100 	sbcs.w	r1, r1, #0
 8008136:	f082 8187 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800813a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800813e:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8008142:	4321      	orrs	r1, r4
 8008144:	f001 8154 	beq.w	80093f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8008148:	e9d7 0100 	ldrd	r0, r1, [r7]
 800814c:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8008150:	f171 0100 	sbcs.w	r1, r1, #0
 8008154:	f082 8178 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008158:	e9d7 0100 	ldrd	r0, r1, [r7]
 800815c:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8008160:	4321      	orrs	r1, r4
 8008162:	f001 80b7 	beq.w	80092d4 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8008166:	e9d7 0100 	ldrd	r0, r1, [r7]
 800816a:	f248 0401 	movw	r4, #32769	@ 0x8001
 800816e:	42a0      	cmp	r0, r4
 8008170:	f171 0100 	sbcs.w	r1, r1, #0
 8008174:	f082 8168 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008178:	e9d7 0100 	ldrd	r0, r1, [r7]
 800817c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8008180:	4321      	orrs	r1, r4
 8008182:	f001 8064 	beq.w	800924e <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8008186:	e9d7 0100 	ldrd	r0, r1, [r7]
 800818a:	f244 0401 	movw	r4, #16385	@ 0x4001
 800818e:	42a0      	cmp	r0, r4
 8008190:	f171 0100 	sbcs.w	r1, r1, #0
 8008194:	f082 8158 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008198:	e9d7 0100 	ldrd	r0, r1, [r7]
 800819c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 80081a0:	4321      	orrs	r1, r4
 80081a2:	f001 8011 	beq.w	80091c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 80081a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081aa:	f242 0401 	movw	r4, #8193	@ 0x2001
 80081ae:	42a0      	cmp	r0, r4
 80081b0:	f171 0100 	sbcs.w	r1, r1, #0
 80081b4:	f082 8148 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081bc:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 80081c0:	4321      	orrs	r1, r4
 80081c2:	f000 871e 	beq.w	8009002 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 80081c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081ca:	f241 0401 	movw	r4, #4097	@ 0x1001
 80081ce:	42a0      	cmp	r0, r4
 80081d0:	f171 0100 	sbcs.w	r1, r1, #0
 80081d4:	f082 8138 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081dc:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 80081e0:	4321      	orrs	r1, r4
 80081e2:	f000 86a8 	beq.w	8008f36 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 80081e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081ea:	f640 0401 	movw	r4, #2049	@ 0x801
 80081ee:	42a0      	cmp	r0, r4
 80081f0:	f171 0100 	sbcs.w	r1, r1, #0
 80081f4:	f082 8128 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80081f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081fc:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8008200:	4321      	orrs	r1, r4
 8008202:	f000 8632 	beq.w	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8008206:	e9d7 0100 	ldrd	r0, r1, [r7]
 800820a:	f240 4401 	movw	r4, #1025	@ 0x401
 800820e:	42a0      	cmp	r0, r4
 8008210:	f171 0100 	sbcs.w	r1, r1, #0
 8008214:	f082 8118 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008218:	e9d7 0100 	ldrd	r0, r1, [r7]
 800821c:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8008220:	4321      	orrs	r1, r4
 8008222:	f000 85b0 	beq.w	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8008226:	e9d7 0100 	ldrd	r0, r1, [r7]
 800822a:	f240 2401 	movw	r4, #513	@ 0x201
 800822e:	42a0      	cmp	r0, r4
 8008230:	f171 0100 	sbcs.w	r1, r1, #0
 8008234:	f082 8108 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008238:	e9d7 0100 	ldrd	r0, r1, [r7]
 800823c:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8008240:	4321      	orrs	r1, r4
 8008242:	f000 8535 	beq.w	8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8008246:	e9d7 0100 	ldrd	r0, r1, [r7]
 800824a:	f240 1401 	movw	r4, #257	@ 0x101
 800824e:	42a0      	cmp	r0, r4
 8008250:	f171 0100 	sbcs.w	r1, r1, #0
 8008254:	f082 80f8 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008258:	e9d7 0100 	ldrd	r0, r1, [r7]
 800825c:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8008260:	4321      	orrs	r1, r4
 8008262:	f000 84ba 	beq.w	8008bda <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8008266:	e9d7 0100 	ldrd	r0, r1, [r7]
 800826a:	2881      	cmp	r0, #129	@ 0x81
 800826c:	f171 0100 	sbcs.w	r1, r1, #0
 8008270:	f082 80ea 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008274:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008278:	2821      	cmp	r0, #33	@ 0x21
 800827a:	f171 0100 	sbcs.w	r1, r1, #0
 800827e:	d26f      	bcs.n	8008360 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008280:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008284:	4301      	orrs	r1, r0
 8008286:	f002 80df 	beq.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800828a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800828e:	1e42      	subs	r2, r0, #1
 8008290:	f141 33ff 	adc.w	r3, r1, #4294967295
 8008294:	2a20      	cmp	r2, #32
 8008296:	f173 0100 	sbcs.w	r1, r3, #0
 800829a:	f082 80d5 	bcs.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800829e:	2a1f      	cmp	r2, #31
 80082a0:	f202 80d2 	bhi.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80082a4:	a101      	add	r1, pc, #4	@ (adr r1, 80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 80082a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80082aa:	bf00      	nop
 80082ac:	0800860d 	.word	0x0800860d
 80082b0:	080086d9 	.word	0x080086d9
 80082b4:	0800a449 	.word	0x0800a449
 80082b8:	08008799 	.word	0x08008799
 80082bc:	0800a449 	.word	0x0800a449
 80082c0:	0800a449 	.word	0x0800a449
 80082c4:	0800a449 	.word	0x0800a449
 80082c8:	08008869 	.word	0x08008869
 80082cc:	0800a449 	.word	0x0800a449
 80082d0:	0800a449 	.word	0x0800a449
 80082d4:	0800a449 	.word	0x0800a449
 80082d8:	0800a449 	.word	0x0800a449
 80082dc:	0800a449 	.word	0x0800a449
 80082e0:	0800a449 	.word	0x0800a449
 80082e4:	0800a449 	.word	0x0800a449
 80082e8:	0800894b 	.word	0x0800894b
 80082ec:	0800a449 	.word	0x0800a449
 80082f0:	0800a449 	.word	0x0800a449
 80082f4:	0800a449 	.word	0x0800a449
 80082f8:	0800a449 	.word	0x0800a449
 80082fc:	0800a449 	.word	0x0800a449
 8008300:	0800a449 	.word	0x0800a449
 8008304:	0800a449 	.word	0x0800a449
 8008308:	0800a449 	.word	0x0800a449
 800830c:	0800a449 	.word	0x0800a449
 8008310:	0800a449 	.word	0x0800a449
 8008314:	0800a449 	.word	0x0800a449
 8008318:	0800a449 	.word	0x0800a449
 800831c:	0800a449 	.word	0x0800a449
 8008320:	0800a449 	.word	0x0800a449
 8008324:	0800a449 	.word	0x0800a449
 8008328:	08008a21 	.word	0x08008a21
 800832c:	80000001 	.word	0x80000001
 8008330:	40000001 	.word	0x40000001
 8008334:	20000001 	.word	0x20000001
 8008338:	10000001 	.word	0x10000001
 800833c:	08000001 	.word	0x08000001
 8008340:	04000001 	.word	0x04000001
 8008344:	00800001 	.word	0x00800001
 8008348:	00400001 	.word	0x00400001
 800834c:	00200001 	.word	0x00200001
 8008350:	00100001 	.word	0x00100001
 8008354:	00080001 	.word	0x00080001
 8008358:	00040001 	.word	0x00040001
 800835c:	00020001 	.word	0x00020001
 8008360:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008364:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8008368:	430b      	orrs	r3, r1
 800836a:	f000 83c4 	beq.w	8008af6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800836e:	f002 b86b 	b.w	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8008372:	4ba1      	ldr	r3, [pc, #644]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008374:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008378:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800837c:	633b      	str	r3, [r7, #48]	@ 0x30
 800837e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008380:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008384:	d036      	beq.n	80083f4 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8008386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008388:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800838c:	d86b      	bhi.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800838e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008390:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008394:	d02b      	beq.n	80083ee <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008398:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800839c:	d863      	bhi.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800839e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083a4:	d01b      	beq.n	80083de <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 80083a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083ac:	d85b      	bhi.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 80083ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d004      	beq.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 80083b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083ba:	d008      	beq.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 80083bc:	e053      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>

        switch (srcclk)
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083be:	f107 0320 	add.w	r3, r7, #32
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7ff f8b4 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80083c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083cc:	e04e      	b.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083ce:	f107 0314 	add.w	r3, r7, #20
 80083d2:	4618      	mov	r0, r3
 80083d4:	f7ff fa18 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083dc:	e046      	b.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083de:	f107 0308 	add.w	r3, r7, #8
 80083e2:	4618      	mov	r0, r3
 80083e4:	f7ff fb7c 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083ec:	e03e      	b.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80083ee:	4b83      	ldr	r3, [pc, #524]	@ (80085fc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80083f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80083f2:	e03b      	b.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083f4:	4b80      	ldr	r3, [pc, #512]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80083f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80083fa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80083fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008400:	4b7d      	ldr	r3, [pc, #500]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f003 0302 	and.w	r3, r3, #2
 8008408:	2b02      	cmp	r3, #2
 800840a:	d10c      	bne.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800840c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800840e:	2b00      	cmp	r3, #0
 8008410:	d109      	bne.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008412:	4b79      	ldr	r3, [pc, #484]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	08db      	lsrs	r3, r3, #3
 8008418:	f003 0303 	and.w	r3, r3, #3
 800841c:	4a78      	ldr	r2, [pc, #480]	@ (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800841e:	fa22 f303 	lsr.w	r3, r2, r3
 8008422:	637b      	str	r3, [r7, #52]	@ 0x34
 8008424:	e01e      	b.n	8008464 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008426:	4b74      	ldr	r3, [pc, #464]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800842e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008432:	d106      	bne.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800843a:	d102      	bne.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800843c:	4b71      	ldr	r3, [pc, #452]	@ (8008604 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800843e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008440:	e010      	b.n	8008464 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008442:	4b6d      	ldr	r3, [pc, #436]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800844a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800844e:	d106      	bne.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8008450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008456:	d102      	bne.n	800845e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008458:	4b6b      	ldr	r3, [pc, #428]	@ (8008608 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800845a:	637b      	str	r3, [r7, #52]	@ 0x34
 800845c:	e002      	b.n	8008464 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800845e:	2300      	movs	r3, #0
 8008460:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008462:	e003      	b.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8008464:	e002      	b.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8008466:	2300      	movs	r3, #0
 8008468:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800846a:	bf00      	nop
          }
        }
        break;
 800846c:	f001 bfef 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8008470:	4b61      	ldr	r3, [pc, #388]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008476:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800847a:	633b      	str	r3, [r7, #48]	@ 0x30
 800847c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008482:	d036      	beq.n	80084f2 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8008484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008486:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800848a:	d86b      	bhi.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800848c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008492:	d02b      	beq.n	80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8008494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008496:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800849a:	d863      	bhi.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800849c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80084a2:	d01b      	beq.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80084a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80084aa:	d85b      	bhi.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80084ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d004      	beq.n	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80084b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80084b8:	d008      	beq.n	80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 80084ba:	e053      	b.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>

        switch (srcclk)
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084bc:	f107 0320 	add.w	r3, r7, #32
 80084c0:	4618      	mov	r0, r3
 80084c2:	f7ff f835 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80084c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084ca:	e04e      	b.n	800856a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084cc:	f107 0314 	add.w	r3, r7, #20
 80084d0:	4618      	mov	r0, r3
 80084d2:	f7ff f999 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084da:	e046      	b.n	800856a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084dc:	f107 0308 	add.w	r3, r7, #8
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7ff fafd 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084ea:	e03e      	b.n	800856a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80084ec:	4b43      	ldr	r3, [pc, #268]	@ (80085fc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80084ee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084f0:	e03b      	b.n	800856a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80084f2:	4b41      	ldr	r3, [pc, #260]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80084f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80084f8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80084fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084fe:	4b3e      	ldr	r3, [pc, #248]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 0302 	and.w	r3, r3, #2
 8008506:	2b02      	cmp	r3, #2
 8008508:	d10c      	bne.n	8008524 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800850a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800850c:	2b00      	cmp	r3, #0
 800850e:	d109      	bne.n	8008524 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008510:	4b39      	ldr	r3, [pc, #228]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	08db      	lsrs	r3, r3, #3
 8008516:	f003 0303 	and.w	r3, r3, #3
 800851a:	4a39      	ldr	r2, [pc, #228]	@ (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800851c:	fa22 f303 	lsr.w	r3, r2, r3
 8008520:	637b      	str	r3, [r7, #52]	@ 0x34
 8008522:	e01e      	b.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008524:	4b34      	ldr	r3, [pc, #208]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800852c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008530:	d106      	bne.n	8008540 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008538:	d102      	bne.n	8008540 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800853a:	4b32      	ldr	r3, [pc, #200]	@ (8008604 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800853c:	637b      	str	r3, [r7, #52]	@ 0x34
 800853e:	e010      	b.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008540:	4b2d      	ldr	r3, [pc, #180]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008548:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800854c:	d106      	bne.n	800855c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800854e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008550:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008554:	d102      	bne.n	800855c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008556:	4b2c      	ldr	r3, [pc, #176]	@ (8008608 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8008558:	637b      	str	r3, [r7, #52]	@ 0x34
 800855a:	e002      	b.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800855c:	2300      	movs	r3, #0
 800855e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008560:	e003      	b.n	800856a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8008562:	e002      	b.n	800856a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8008564:	2300      	movs	r3, #0
 8008566:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008568:	bf00      	nop
          }
        }
        break;
 800856a:	f001 bf70 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800856e:	4b22      	ldr	r3, [pc, #136]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008570:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008578:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800857a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800857c:	2b00      	cmp	r3, #0
 800857e:	d108      	bne.n	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008580:	f107 0320 	add.w	r3, r7, #32
 8008584:	4618      	mov	r0, r3
 8008586:	f7fe ffd3 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800858a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800858e:	f001 bf5e 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8008592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008594:	2b40      	cmp	r3, #64	@ 0x40
 8008596:	d108      	bne.n	80085aa <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008598:	f107 0314 	add.w	r3, r7, #20
 800859c:	4618      	mov	r0, r3
 800859e:	f7ff f933 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085a6:	f001 bf52 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80085aa:	2300      	movs	r3, #0
 80085ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085ae:	f001 bf4e 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 80085b2:	4b11      	ldr	r3, [pc, #68]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80085b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80085b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085bc:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 80085be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d108      	bne.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085c4:	f107 0320 	add.w	r3, r7, #32
 80085c8:	4618      	mov	r0, r3
 80085ca:	f7fe ffb1 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80085d2:	f001 bf3c 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 80085d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d8:	2b80      	cmp	r3, #128	@ 0x80
 80085da:	d108      	bne.n	80085ee <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085dc:	f107 0314 	add.w	r3, r7, #20
 80085e0:	4618      	mov	r0, r3
 80085e2:	f7ff f911 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085ea:	f001 bf30 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80085ee:	2300      	movs	r3, #0
 80085f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085f2:	f001 bf2c 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80085f6:	bf00      	nop
 80085f8:	44020c00 	.word	0x44020c00
 80085fc:	00bb8000 	.word	0x00bb8000
 8008600:	03d09000 	.word	0x03d09000
 8008604:	003d0900 	.word	0x003d0900
 8008608:	007a1200 	.word	0x007a1200
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800860c:	4b9d      	ldr	r3, [pc, #628]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800860e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008612:	f003 0307 	and.w	r3, r3, #7
 8008616:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8008618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861a:	2b00      	cmp	r3, #0
 800861c:	d104      	bne.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800861e:	f7fc ffd1 	bl	80055c4 <HAL_RCC_GetPCLK2Freq>
 8008622:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008624:	f001 bf13 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8008628:	4b96      	ldr	r3, [pc, #600]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008630:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008634:	d10a      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8008636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008638:	2b01      	cmp	r3, #1
 800863a:	d107      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800863c:	f107 0314 	add.w	r3, r7, #20
 8008640:	4618      	mov	r0, r3
 8008642:	f7ff f8e1 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	637b      	str	r3, [r7, #52]	@ 0x34
 800864a:	e043      	b.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800864c:	4b8d      	ldr	r3, [pc, #564]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008654:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008658:	d10a      	bne.n	8008670 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 800865a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865c:	2b02      	cmp	r3, #2
 800865e:	d107      	bne.n	8008670 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008660:	f107 0308 	add.w	r3, r7, #8
 8008664:	4618      	mov	r0, r3
 8008666:	f7ff fa3b 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	637b      	str	r3, [r7, #52]	@ 0x34
 800866e:	e031      	b.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008670:	4b84      	ldr	r3, [pc, #528]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f003 0302 	and.w	r3, r3, #2
 8008678:	2b02      	cmp	r3, #2
 800867a:	d10c      	bne.n	8008696 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800867c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867e:	2b03      	cmp	r3, #3
 8008680:	d109      	bne.n	8008696 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008682:	4b80      	ldr	r3, [pc, #512]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	08db      	lsrs	r3, r3, #3
 8008688:	f003 0303 	and.w	r3, r3, #3
 800868c:	4a7e      	ldr	r2, [pc, #504]	@ (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800868e:	fa22 f303 	lsr.w	r3, r2, r3
 8008692:	637b      	str	r3, [r7, #52]	@ 0x34
 8008694:	e01e      	b.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8008696:	4b7b      	ldr	r3, [pc, #492]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800869e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086a2:	d105      	bne.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 80086a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a6:	2b04      	cmp	r3, #4
 80086a8:	d102      	bne.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 80086aa:	4b78      	ldr	r3, [pc, #480]	@ (800888c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80086ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ae:	e011      	b.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80086b0:	4b74      	ldr	r3, [pc, #464]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086b6:	f003 0302 	and.w	r3, r3, #2
 80086ba:	2b02      	cmp	r3, #2
 80086bc:	d106      	bne.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 80086be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c0:	2b05      	cmp	r3, #5
 80086c2:	d103      	bne.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 80086c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ca:	e003      	b.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 80086cc:	2300      	movs	r3, #0
 80086ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086d0:	f001 bebd 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80086d4:	f001 bebb 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80086d8:	4b6a      	ldr	r3, [pc, #424]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80086de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80086e2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80086e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d104      	bne.n	80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80086ea:	f7fc ff55 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 80086ee:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80086f0:	f001 bead 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80086f4:	4b63      	ldr	r3, [pc, #396]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008700:	d10a      	bne.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8008702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008704:	2b08      	cmp	r3, #8
 8008706:	d107      	bne.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008708:	f107 0314 	add.w	r3, r7, #20
 800870c:	4618      	mov	r0, r3
 800870e:	f7ff f87b 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	637b      	str	r3, [r7, #52]	@ 0x34
 8008716:	e03d      	b.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8008718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871a:	2b10      	cmp	r3, #16
 800871c:	d108      	bne.n	8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800871e:	f107 0308 	add.w	r3, r7, #8
 8008722:	4618      	mov	r0, r3
 8008724:	f7ff f9dc 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800872c:	f001 be8f 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008730:	4b54      	ldr	r3, [pc, #336]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f003 0302 	and.w	r3, r3, #2
 8008738:	2b02      	cmp	r3, #2
 800873a:	d10c      	bne.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800873c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873e:	2b18      	cmp	r3, #24
 8008740:	d109      	bne.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008742:	4b50      	ldr	r3, [pc, #320]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	08db      	lsrs	r3, r3, #3
 8008748:	f003 0303 	and.w	r3, r3, #3
 800874c:	4a4e      	ldr	r2, [pc, #312]	@ (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800874e:	fa22 f303 	lsr.w	r3, r2, r3
 8008752:	637b      	str	r3, [r7, #52]	@ 0x34
 8008754:	e01e      	b.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8008756:	4b4b      	ldr	r3, [pc, #300]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800875e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008762:	d105      	bne.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008766:	2b20      	cmp	r3, #32
 8008768:	d102      	bne.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 800876a:	4b48      	ldr	r3, [pc, #288]	@ (800888c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800876c:	637b      	str	r3, [r7, #52]	@ 0x34
 800876e:	e011      	b.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008770:	4b44      	ldr	r3, [pc, #272]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008772:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008776:	f003 0302 	and.w	r3, r3, #2
 800877a:	2b02      	cmp	r3, #2
 800877c:	d106      	bne.n	800878c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800877e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008780:	2b28      	cmp	r3, #40	@ 0x28
 8008782:	d103      	bne.n	800878c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8008784:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008788:	637b      	str	r3, [r7, #52]	@ 0x34
 800878a:	e003      	b.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 800878c:	2300      	movs	r3, #0
 800878e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008790:	f001 be5d 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008794:	f001 be5b 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008798:	4b3a      	ldr	r3, [pc, #232]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800879a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800879e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80087a2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80087a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d104      	bne.n	80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80087aa:	f7fc fef5 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 80087ae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80087b0:	f001 be4d 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80087b4:	4b33      	ldr	r3, [pc, #204]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087c0:	d10a      	bne.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 80087c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c4:	2b40      	cmp	r3, #64	@ 0x40
 80087c6:	d107      	bne.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087c8:	f107 0314 	add.w	r3, r7, #20
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7ff f81b 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80087d2:	69bb      	ldr	r3, [r7, #24]
 80087d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80087d6:	e045      	b.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 80087d8:	4b2a      	ldr	r3, [pc, #168]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087e4:	d10a      	bne.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 80087e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e8:	2b80      	cmp	r3, #128	@ 0x80
 80087ea:	d107      	bne.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087ec:	f107 0308 	add.w	r3, r7, #8
 80087f0:	4618      	mov	r0, r3
 80087f2:	f7ff f975 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80087fa:	e033      	b.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80087fc:	4b21      	ldr	r3, [pc, #132]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f003 0302 	and.w	r3, r3, #2
 8008804:	2b02      	cmp	r3, #2
 8008806:	d10c      	bne.n	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8008808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880a:	2bc0      	cmp	r3, #192	@ 0xc0
 800880c:	d109      	bne.n	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800880e:	4b1d      	ldr	r3, [pc, #116]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	08db      	lsrs	r3, r3, #3
 8008814:	f003 0303 	and.w	r3, r3, #3
 8008818:	4a1b      	ldr	r2, [pc, #108]	@ (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800881a:	fa22 f303 	lsr.w	r3, r2, r3
 800881e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008820:	e020      	b.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8008822:	4b18      	ldr	r3, [pc, #96]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800882a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800882e:	d106      	bne.n	800883e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8008830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008832:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008836:	d102      	bne.n	800883e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8008838:	4b14      	ldr	r3, [pc, #80]	@ (800888c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800883a:	637b      	str	r3, [r7, #52]	@ 0x34
 800883c:	e012      	b.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800883e:	4b11      	ldr	r3, [pc, #68]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008840:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008844:	f003 0302 	and.w	r3, r3, #2
 8008848:	2b02      	cmp	r3, #2
 800884a:	d107      	bne.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 800884c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008852:	d103      	bne.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8008854:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008858:	637b      	str	r3, [r7, #52]	@ 0x34
 800885a:	e003      	b.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 800885c:	2300      	movs	r3, #0
 800885e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008860:	f001 bdf5 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008864:	f001 bdf3 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008868:	4b06      	ldr	r3, [pc, #24]	@ (8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800886a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800886e:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008872:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008876:	2b00      	cmp	r3, #0
 8008878:	d10a      	bne.n	8008890 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800887a:	f7fc fe8d 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 800887e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8008880:	f001 bde5 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008884:	44020c00 	.word	0x44020c00
 8008888:	03d09000 	.word	0x03d09000
 800888c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8008890:	4ba0      	ldr	r3, [pc, #640]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008898:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800889c:	d10b      	bne.n	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800889e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088a4:	d107      	bne.n	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088a6:	f107 0314 	add.w	r3, r7, #20
 80088aa:	4618      	mov	r0, r3
 80088ac:	f7fe ffac 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80088b4:	e047      	b.n	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 80088b6:	4b97      	ldr	r3, [pc, #604]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088c2:	d10b      	bne.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 80088c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088ca:	d107      	bne.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088cc:	f107 0308 	add.w	r3, r7, #8
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7ff f905 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80088da:	e034      	b.n	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80088dc:	4b8d      	ldr	r3, [pc, #564]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f003 0302 	and.w	r3, r3, #2
 80088e4:	2b02      	cmp	r3, #2
 80088e6:	d10d      	bne.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 80088e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80088ee:	d109      	bne.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088f0:	4b88      	ldr	r3, [pc, #544]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	08db      	lsrs	r3, r3, #3
 80088f6:	f003 0303 	and.w	r3, r3, #3
 80088fa:	4a87      	ldr	r2, [pc, #540]	@ (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80088fc:	fa22 f303 	lsr.w	r3, r2, r3
 8008900:	637b      	str	r3, [r7, #52]	@ 0x34
 8008902:	e020      	b.n	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8008904:	4b83      	ldr	r3, [pc, #524]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800890c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008910:	d106      	bne.n	8008920 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8008912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008914:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008918:	d102      	bne.n	8008920 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 800891a:	4b80      	ldr	r3, [pc, #512]	@ (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800891c:	637b      	str	r3, [r7, #52]	@ 0x34
 800891e:	e012      	b.n	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8008920:	4b7c      	ldr	r3, [pc, #496]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008922:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008926:	f003 0302 	and.w	r3, r3, #2
 800892a:	2b02      	cmp	r3, #2
 800892c:	d107      	bne.n	800893e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800892e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008930:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008934:	d103      	bne.n	800893e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8008936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800893a:	637b      	str	r3, [r7, #52]	@ 0x34
 800893c:	e003      	b.n	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800893e:	2300      	movs	r3, #0
 8008940:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008942:	f001 bd84 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008946:	f001 bd82 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800894a:	4b72      	ldr	r3, [pc, #456]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800894c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008950:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008954:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008958:	2b00      	cmp	r3, #0
 800895a:	d104      	bne.n	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800895c:	f7fc fe1c 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8008960:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8008962:	f001 bd74 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8008966:	4b6b      	ldr	r3, [pc, #428]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800896e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008972:	d10b      	bne.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8008974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800897a:	d107      	bne.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800897c:	f107 0314 	add.w	r3, r7, #20
 8008980:	4618      	mov	r0, r3
 8008982:	f7fe ff41 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	637b      	str	r3, [r7, #52]	@ 0x34
 800898a:	e047      	b.n	8008a1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800898c:	4b61      	ldr	r3, [pc, #388]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008994:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008998:	d10b      	bne.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800899a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089a0:	d107      	bne.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089a2:	f107 0308 	add.w	r3, r7, #8
 80089a6:	4618      	mov	r0, r3
 80089a8:	f7ff f89a 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80089b0:	e034      	b.n	8008a1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80089b2:	4b58      	ldr	r3, [pc, #352]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f003 0302 	and.w	r3, r3, #2
 80089ba:	2b02      	cmp	r3, #2
 80089bc:	d10d      	bne.n	80089da <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80089be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80089c4:	d109      	bne.n	80089da <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80089c6:	4b53      	ldr	r3, [pc, #332]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	08db      	lsrs	r3, r3, #3
 80089cc:	f003 0303 	and.w	r3, r3, #3
 80089d0:	4a51      	ldr	r2, [pc, #324]	@ (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80089d2:	fa22 f303 	lsr.w	r3, r2, r3
 80089d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80089d8:	e020      	b.n	8008a1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 80089da:	4b4e      	ldr	r3, [pc, #312]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089e6:	d106      	bne.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80089e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089ee:	d102      	bne.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 80089f0:	4b4a      	ldr	r3, [pc, #296]	@ (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80089f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80089f4:	e012      	b.n	8008a1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80089f6:	4b47      	ldr	r3, [pc, #284]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80089f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089fc:	f003 0302 	and.w	r3, r3, #2
 8008a00:	2b02      	cmp	r3, #2
 8008a02:	d107      	bne.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8008a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a06:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008a0a:	d103      	bne.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8008a0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a10:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a12:	e003      	b.n	8008a1c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8008a14:	2300      	movs	r3, #0
 8008a16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a18:	f001 bd19 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a1c:	f001 bd17 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8008a20:	4b3c      	ldr	r3, [pc, #240]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008a26:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8008a2a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8008a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d104      	bne.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008a32:	f7fc fdb1 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8008a36:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8008a38:	f001 bd09 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8008a3c:	4b35      	ldr	r3, [pc, #212]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a48:	d10b      	bne.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a50:	d107      	bne.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a52:	f107 0314 	add.w	r3, r7, #20
 8008a56:	4618      	mov	r0, r3
 8008a58:	f7fe fed6 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a5c:	69bb      	ldr	r3, [r7, #24]
 8008a5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a60:	e047      	b.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8008a62:	4b2c      	ldr	r3, [pc, #176]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a6e:	d10b      	bne.n	8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8008a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a76:	d107      	bne.n	8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a78:	f107 0308 	add.w	r3, r7, #8
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f7ff f82f 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a86:	e034      	b.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8008a88:	4b22      	ldr	r3, [pc, #136]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f003 0302 	and.w	r3, r3, #2
 8008a90:	2b02      	cmp	r3, #2
 8008a92:	d10d      	bne.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8008a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a96:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008a9a:	d109      	bne.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	08db      	lsrs	r3, r3, #3
 8008aa2:	f003 0303 	and.w	r3, r3, #3
 8008aa6:	4a1c      	ldr	r2, [pc, #112]	@ (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8008aac:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aae:	e020      	b.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8008ab0:	4b18      	ldr	r3, [pc, #96]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008abc:	d106      	bne.n	8008acc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8008abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ac4:	d102      	bne.n	8008acc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8008ac6:	4b15      	ldr	r3, [pc, #84]	@ (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aca:	e012      	b.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8008acc:	4b11      	ldr	r3, [pc, #68]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008ace:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ad2:	f003 0302 	and.w	r3, r3, #2
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d107      	bne.n	8008aea <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8008ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008adc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008ae0:	d103      	bne.n	8008aea <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8008ae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ae8:	e003      	b.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8008aea:	2300      	movs	r3, #0
 8008aec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008aee:	f001 bcae 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008af2:	f001 bcac 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8008af6:	4b07      	ldr	r3, [pc, #28]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008af8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008afc:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8008b00:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8008b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d10b      	bne.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b08:	f7fc fd46 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8008b0c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8008b0e:	f001 bc9e 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008b12:	bf00      	nop
 8008b14:	44020c00 	.word	0x44020c00
 8008b18:	03d09000 	.word	0x03d09000
 8008b1c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8008b20:	4ba0      	ldr	r3, [pc, #640]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b2c:	d10b      	bne.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8008b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b30:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008b34:	d107      	bne.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b36:	f107 0314 	add.w	r3, r7, #20
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f7fe fe64 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008b40:	69bb      	ldr	r3, [r7, #24]
 8008b42:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b44:	e047      	b.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8008b46:	4b97      	ldr	r3, [pc, #604]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b52:	d10b      	bne.n	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8008b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b56:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008b5a:	d107      	bne.n	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b5c:	f107 0308 	add.w	r3, r7, #8
 8008b60:	4618      	mov	r0, r3
 8008b62:	f7fe ffbd 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b6a:	e034      	b.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8008b6c:	4b8d      	ldr	r3, [pc, #564]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f003 0302 	and.w	r3, r3, #2
 8008b74:	2b02      	cmp	r3, #2
 8008b76:	d10d      	bne.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8008b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008b7e:	d109      	bne.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b80:	4b88      	ldr	r3, [pc, #544]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	08db      	lsrs	r3, r3, #3
 8008b86:	f003 0303 	and.w	r3, r3, #3
 8008b8a:	4a87      	ldr	r2, [pc, #540]	@ (8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b90:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b92:	e020      	b.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8008b94:	4b83      	ldr	r3, [pc, #524]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ba0:	d106      	bne.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8008ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ba8:	d102      	bne.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8008baa:	4b80      	ldr	r3, [pc, #512]	@ (8008dac <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008bac:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bae:	e012      	b.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8008bb0:	4b7c      	ldr	r3, [pc, #496]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008bb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bb6:	f003 0302 	and.w	r3, r3, #2
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d107      	bne.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8008bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008bc4:	d103      	bne.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8008bc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bca:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bcc:	e003      	b.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bd2:	f001 bc3c 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008bd6:	f001 bc3a 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8008bda:	4b72      	ldr	r3, [pc, #456]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008bdc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008be0:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008be4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8008be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d104      	bne.n	8008bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008bec:	f7fc fcd4 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8008bf0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8008bf2:	f001 bc2c 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8008bf6:	4b6b      	ldr	r3, [pc, #428]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c02:	d10b      	bne.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8008c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c0a:	d107      	bne.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c0c:	f107 0314 	add.w	r3, r7, #20
 8008c10:	4618      	mov	r0, r3
 8008c12:	f7fe fdf9 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c1a:	e047      	b.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8008c1c:	4b61      	ldr	r3, [pc, #388]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c28:	d10b      	bne.n	8008c42 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8008c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008c30:	d107      	bne.n	8008c42 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c32:	f107 0308 	add.w	r3, r7, #8
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7fe ff52 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c40:	e034      	b.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8008c42:	4b58      	ldr	r3, [pc, #352]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f003 0302 	and.w	r3, r3, #2
 8008c4a:	2b02      	cmp	r3, #2
 8008c4c:	d10d      	bne.n	8008c6a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8008c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c50:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008c54:	d109      	bne.n	8008c6a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c56:	4b53      	ldr	r3, [pc, #332]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	08db      	lsrs	r3, r3, #3
 8008c5c:	f003 0303 	and.w	r3, r3, #3
 8008c60:	4a51      	ldr	r2, [pc, #324]	@ (8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008c62:	fa22 f303 	lsr.w	r3, r2, r3
 8008c66:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c68:	e020      	b.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8008c6a:	4b4e      	ldr	r3, [pc, #312]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c76:	d106      	bne.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8008c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c7a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008c7e:	d102      	bne.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8008c80:	4b4a      	ldr	r3, [pc, #296]	@ (8008dac <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c84:	e012      	b.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8008c86:	4b47      	ldr	r3, [pc, #284]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008c88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c8c:	f003 0302 	and.w	r3, r3, #2
 8008c90:	2b02      	cmp	r3, #2
 8008c92:	d107      	bne.n	8008ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8008c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c96:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8008c9a:	d103      	bne.n	8008ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8008c9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ca0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ca2:	e003      	b.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ca8:	f001 bbd1 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008cac:	f001 bbcf 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8008cb0:	4b3c      	ldr	r3, [pc, #240]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008cb2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008cb6:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008cba:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8008cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d104      	bne.n	8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008cc2:	f7fc fc69 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8008cc6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8008cc8:	f001 bbc1 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8008ccc:	4b35      	ldr	r3, [pc, #212]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008cd8:	d10b      	bne.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8008cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008ce0:	d107      	bne.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ce2:	f107 0314 	add.w	r3, r7, #20
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f7fe fd8e 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008cec:	69bb      	ldr	r3, [r7, #24]
 8008cee:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cf0:	e047      	b.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8008cf2:	4b2c      	ldr	r3, [pc, #176]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008cfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cfe:	d10b      	bne.n	8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8008d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d06:	d107      	bne.n	8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d08:	f107 0308 	add.w	r3, r7, #8
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	f7fe fee7 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d16:	e034      	b.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8008d18:	4b22      	ldr	r3, [pc, #136]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 0302 	and.w	r3, r3, #2
 8008d20:	2b02      	cmp	r3, #2
 8008d22:	d10d      	bne.n	8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8008d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d26:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008d2a:	d109      	bne.n	8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	08db      	lsrs	r3, r3, #3
 8008d32:	f003 0303 	and.w	r3, r3, #3
 8008d36:	4a1c      	ldr	r2, [pc, #112]	@ (8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008d38:	fa22 f303 	lsr.w	r3, r2, r3
 8008d3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d3e:	e020      	b.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8008d40:	4b18      	ldr	r3, [pc, #96]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d4c:	d106      	bne.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8008d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008d54:	d102      	bne.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8008d56:	4b15      	ldr	r3, [pc, #84]	@ (8008dac <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d5a:	e012      	b.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8008d5c:	4b11      	ldr	r3, [pc, #68]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d62:	f003 0302 	and.w	r3, r3, #2
 8008d66:	2b02      	cmp	r3, #2
 8008d68:	d107      	bne.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8008d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d6c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008d70:	d103      	bne.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8008d72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d78:	e003      	b.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d7e:	f001 bb66 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d82:	f001 bb64 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8008d86:	4b07      	ldr	r3, [pc, #28]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008d88:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008d8c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8008d90:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8008d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d10b      	bne.n	8008db0 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d98:	f7fc fbfe 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8008d9c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8008d9e:	f001 bb56 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008da2:	bf00      	nop
 8008da4:	44020c00 	.word	0x44020c00
 8008da8:	03d09000 	.word	0x03d09000
 8008dac:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8008db0:	4ba1      	ldr	r3, [pc, #644]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008db8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008dbc:	d10b      	bne.n	8008dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8008dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008dc4:	d107      	bne.n	8008dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dc6:	f107 0314 	add.w	r3, r7, #20
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f7fe fd1c 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008dd0:	69bb      	ldr	r3, [r7, #24]
 8008dd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dd4:	e047      	b.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8008dd6:	4b98      	ldr	r3, [pc, #608]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008dde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008de2:	d10b      	bne.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8008de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dea:	d107      	bne.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008dec:	f107 0308 	add.w	r3, r7, #8
 8008df0:	4618      	mov	r0, r3
 8008df2:	f7fe fe75 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dfa:	e034      	b.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8008dfc:	4b8e      	ldr	r3, [pc, #568]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f003 0302 	and.w	r3, r3, #2
 8008e04:	2b02      	cmp	r3, #2
 8008e06:	d10d      	bne.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8008e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e0a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8008e0e:	d109      	bne.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e10:	4b89      	ldr	r3, [pc, #548]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	08db      	lsrs	r3, r3, #3
 8008e16:	f003 0303 	and.w	r3, r3, #3
 8008e1a:	4a88      	ldr	r2, [pc, #544]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e22:	e020      	b.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8008e24:	4b84      	ldr	r3, [pc, #528]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e30:	d106      	bne.n	8008e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8008e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e38:	d102      	bne.n	8008e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8008e3a:	4b81      	ldr	r3, [pc, #516]	@ (8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008e3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e3e:	e012      	b.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8008e40:	4b7d      	ldr	r3, [pc, #500]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e46:	f003 0302 	and.w	r3, r3, #2
 8008e4a:	2b02      	cmp	r3, #2
 8008e4c:	d107      	bne.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8008e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e50:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8008e54:	d103      	bne.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8008e56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e5c:	e003      	b.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e62:	f001 baf4 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008e66:	f001 baf2 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8008e6a:	4b73      	ldr	r3, [pc, #460]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e6c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008e70:	f003 0307 	and.w	r3, r3, #7
 8008e74:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8008e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d104      	bne.n	8008e86 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008e7c:	f7fc fb8c 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8008e80:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8008e82:	f001 bae4 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8008e86:	4b6c      	ldr	r3, [pc, #432]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e92:	d10a      	bne.n	8008eaa <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8008e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d107      	bne.n	8008eaa <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e9a:	f107 0314 	add.w	r3, r7, #20
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f7fe fcb2 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ea4:	69bb      	ldr	r3, [r7, #24]
 8008ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ea8:	e043      	b.n	8008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8008eaa:	4b63      	ldr	r3, [pc, #396]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008eb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008eb6:	d10a      	bne.n	8008ece <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8008eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eba:	2b02      	cmp	r3, #2
 8008ebc:	d107      	bne.n	8008ece <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ebe:	f107 0308 	add.w	r3, r7, #8
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7fe fe0c 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ecc:	e031      	b.n	8008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8008ece:	4b5a      	ldr	r3, [pc, #360]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f003 0302 	and.w	r3, r3, #2
 8008ed6:	2b02      	cmp	r3, #2
 8008ed8:	d10c      	bne.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8008eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008edc:	2b03      	cmp	r3, #3
 8008ede:	d109      	bne.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008ee0:	4b55      	ldr	r3, [pc, #340]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	08db      	lsrs	r3, r3, #3
 8008ee6:	f003 0303 	and.w	r3, r3, #3
 8008eea:	4a54      	ldr	r2, [pc, #336]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008eec:	fa22 f303 	lsr.w	r3, r2, r3
 8008ef0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ef2:	e01e      	b.n	8008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8008ef4:	4b50      	ldr	r3, [pc, #320]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f00:	d105      	bne.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8008f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f04:	2b04      	cmp	r3, #4
 8008f06:	d102      	bne.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8008f08:	4b4d      	ldr	r3, [pc, #308]	@ (8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008f0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f0c:	e011      	b.n	8008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8008f0e:	4b4a      	ldr	r3, [pc, #296]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f14:	f003 0302 	and.w	r3, r3, #2
 8008f18:	2b02      	cmp	r3, #2
 8008f1a:	d106      	bne.n	8008f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8008f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1e:	2b05      	cmp	r3, #5
 8008f20:	d103      	bne.n	8008f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8008f22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f26:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f28:	e003      	b.n	8008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f2e:	f001 ba8e 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f32:	f001 ba8c 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8008f36:	4b40      	ldr	r3, [pc, #256]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f38:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008f3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008f40:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d104      	bne.n	8008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f48:	f7fc fb26 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8008f4c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8008f4e:	f001 ba7e 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8008f52:	4b39      	ldr	r3, [pc, #228]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f5e:	d10a      	bne.n	8008f76 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8008f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f62:	2b10      	cmp	r3, #16
 8008f64:	d107      	bne.n	8008f76 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f66:	f107 0314 	add.w	r3, r7, #20
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7fe fc4c 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008f70:	69bb      	ldr	r3, [r7, #24]
 8008f72:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f74:	e043      	b.n	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8008f76:	4b30      	ldr	r3, [pc, #192]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f82:	d10a      	bne.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8008f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f86:	2b20      	cmp	r3, #32
 8008f88:	d107      	bne.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f8a:	f107 0308 	add.w	r3, r7, #8
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f7fe fda6 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f98:	e031      	b.n	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8008f9a:	4b27      	ldr	r3, [pc, #156]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f003 0302 	and.w	r3, r3, #2
 8008fa2:	2b02      	cmp	r3, #2
 8008fa4:	d10c      	bne.n	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8008fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa8:	2b30      	cmp	r3, #48	@ 0x30
 8008faa:	d109      	bne.n	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008fac:	4b22      	ldr	r3, [pc, #136]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	08db      	lsrs	r3, r3, #3
 8008fb2:	f003 0303 	and.w	r3, r3, #3
 8008fb6:	4a21      	ldr	r2, [pc, #132]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8008fbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fbe:	e01e      	b.n	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8008fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fcc:	d105      	bne.n	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8008fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd0:	2b40      	cmp	r3, #64	@ 0x40
 8008fd2:	d102      	bne.n	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8008fd4:	4b1a      	ldr	r3, [pc, #104]	@ (8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008fd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fd8:	e011      	b.n	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8008fda:	4b17      	ldr	r3, [pc, #92]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008fdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008fe0:	f003 0302 	and.w	r3, r3, #2
 8008fe4:	2b02      	cmp	r3, #2
 8008fe6:	d106      	bne.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8008fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fea:	2b50      	cmp	r3, #80	@ 0x50
 8008fec:	d103      	bne.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8008fee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ff4:	e003      	b.n	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ffa:	f001 ba28 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008ffe:	f001 ba26 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8009002:	4b0d      	ldr	r3, [pc, #52]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009008:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800900c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	2b00      	cmp	r3, #0
 8009012:	d104      	bne.n	800901e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009014:	f7fc faec 	bl	80055f0 <HAL_RCC_GetPCLK3Freq>
 8009018:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800901a:	f001 ba18 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800901e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009020:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009024:	d10e      	bne.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009026:	f107 0314 	add.w	r3, r7, #20
 800902a:	4618      	mov	r0, r3
 800902c:	f7fe fbec 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009030:	69bb      	ldr	r3, [r7, #24]
 8009032:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009034:	f001 ba0b 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009038:	44020c00 	.word	0x44020c00
 800903c:	03d09000 	.word	0x03d09000
 8009040:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8009044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009046:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800904a:	d108      	bne.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800904c:	f107 0308 	add.w	r3, r7, #8
 8009050:	4618      	mov	r0, r3
 8009052:	f7fe fd45 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800905a:	f001 b9f8 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800905e:	4ba4      	ldr	r3, [pc, #656]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f003 0302 	and.w	r3, r3, #2
 8009066:	2b02      	cmp	r3, #2
 8009068:	d10d      	bne.n	8009086 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800906a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800906c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009070:	d109      	bne.n	8009086 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009072:	4b9f      	ldr	r3, [pc, #636]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	08db      	lsrs	r3, r3, #3
 8009078:	f003 0303 	and.w	r3, r3, #3
 800907c:	4a9d      	ldr	r2, [pc, #628]	@ (80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800907e:	fa22 f303 	lsr.w	r3, r2, r3
 8009082:	637b      	str	r3, [r7, #52]	@ 0x34
 8009084:	e020      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8009086:	4b9a      	ldr	r3, [pc, #616]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800908e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009092:	d106      	bne.n	80090a2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8009094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009096:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800909a:	d102      	bne.n	80090a2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 800909c:	4b96      	ldr	r3, [pc, #600]	@ (80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800909e:	637b      	str	r3, [r7, #52]	@ 0x34
 80090a0:	e012      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80090a2:	4b93      	ldr	r3, [pc, #588]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80090a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80090a8:	f003 0302 	and.w	r3, r3, #2
 80090ac:	2b02      	cmp	r3, #2
 80090ae:	d107      	bne.n	80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 80090b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80090b6:	d103      	bne.n	80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 80090b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80090be:	e003      	b.n	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 80090c0:	2300      	movs	r3, #0
 80090c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090c4:	f001 b9c3 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80090c8:	f001 b9c1 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80090cc:	4b88      	ldr	r3, [pc, #544]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80090ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090d2:	f003 0307 	and.w	r3, r3, #7
 80090d6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80090d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d104      	bne.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80090de:	f7fc fa3f 	bl	8005560 <HAL_RCC_GetHCLKFreq>
 80090e2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80090e4:	f001 b9b3 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80090e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d104      	bne.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 80090ee:	f7fc f90b 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80090f2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80090f4:	f001 b9ab 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80090f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fa:	2b02      	cmp	r3, #2
 80090fc:	d108      	bne.n	8009110 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090fe:	f107 0314 	add.w	r3, r7, #20
 8009102:	4618      	mov	r0, r3
 8009104:	f7fe fb80 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800910c:	f001 b99f 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8009110:	4b77      	ldr	r3, [pc, #476]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009118:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800911c:	d105      	bne.n	800912a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800911e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009120:	2b03      	cmp	r3, #3
 8009122:	d102      	bne.n	800912a <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8009124:	4b75      	ldr	r3, [pc, #468]	@ (80092fc <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8009126:	637b      	str	r3, [r7, #52]	@ 0x34
 8009128:	e023      	b.n	8009172 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800912a:	4b71      	ldr	r3, [pc, #452]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f003 0302 	and.w	r3, r3, #2
 8009132:	2b02      	cmp	r3, #2
 8009134:	d10c      	bne.n	8009150 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8009136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009138:	2b04      	cmp	r3, #4
 800913a:	d109      	bne.n	8009150 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800913c:	4b6c      	ldr	r3, [pc, #432]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	08db      	lsrs	r3, r3, #3
 8009142:	f003 0303 	and.w	r3, r3, #3
 8009146:	4a6b      	ldr	r2, [pc, #428]	@ (80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009148:	fa22 f303 	lsr.w	r3, r2, r3
 800914c:	637b      	str	r3, [r7, #52]	@ 0x34
 800914e:	e010      	b.n	8009172 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8009150:	4b67      	ldr	r3, [pc, #412]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800915c:	d105      	bne.n	800916a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800915e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009160:	2b05      	cmp	r3, #5
 8009162:	d102      	bne.n	800916a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8009164:	4b64      	ldr	r3, [pc, #400]	@ (80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009166:	637b      	str	r3, [r7, #52]	@ 0x34
 8009168:	e003      	b.n	8009172 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 800916a:	2300      	movs	r3, #0
 800916c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800916e:	f001 b96e 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009172:	f001 b96c 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8009176:	4b5e      	ldr	r3, [pc, #376]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009178:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800917c:	f003 0308 	and.w	r3, r3, #8
 8009180:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8009182:	4b5b      	ldr	r3, [pc, #364]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009184:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009188:	f003 0302 	and.w	r3, r3, #2
 800918c:	2b02      	cmp	r3, #2
 800918e:	d106      	bne.n	800919e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8009190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009192:	2b00      	cmp	r3, #0
 8009194:	d103      	bne.n	800919e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8009196:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800919a:	637b      	str	r3, [r7, #52]	@ 0x34
 800919c:	e012      	b.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800919e:	4b54      	ldr	r3, [pc, #336]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80091a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80091a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091ac:	d106      	bne.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 80091ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b0:	2b08      	cmp	r3, #8
 80091b2:	d103      	bne.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 80091b4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80091b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80091ba:	e003      	b.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80091bc:	2300      	movs	r3, #0
 80091be:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80091c0:	f001 b945 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80091c4:	f001 b943 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80091c8:	4b49      	ldr	r3, [pc, #292]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80091ca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80091ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80091d2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80091d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d104      	bne.n	80091e4 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80091da:	f7fc f9dd 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 80091de:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80091e0:	f001 b935 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 80091e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091ea:	d108      	bne.n	80091fe <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091ec:	f107 0308 	add.w	r3, r7, #8
 80091f0:	4618      	mov	r0, r3
 80091f2:	f7fe fc75 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091fa:	f001 b928 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80091fe:	4b3c      	ldr	r3, [pc, #240]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f003 0302 	and.w	r3, r3, #2
 8009206:	2b02      	cmp	r3, #2
 8009208:	d10d      	bne.n	8009226 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 800920a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800920c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009210:	d109      	bne.n	8009226 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009212:	4b37      	ldr	r3, [pc, #220]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	08db      	lsrs	r3, r3, #3
 8009218:	f003 0303 	and.w	r3, r3, #3
 800921c:	4a35      	ldr	r2, [pc, #212]	@ (80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800921e:	fa22 f303 	lsr.w	r3, r2, r3
 8009222:	637b      	str	r3, [r7, #52]	@ 0x34
 8009224:	e011      	b.n	800924a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8009226:	4b32      	ldr	r3, [pc, #200]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800922e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009232:	d106      	bne.n	8009242 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8009234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009236:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800923a:	d102      	bne.n	8009242 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 800923c:	4b2e      	ldr	r3, [pc, #184]	@ (80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800923e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009240:	e003      	b.n	800924a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8009242:	2300      	movs	r3, #0
 8009244:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009246:	f001 b902 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800924a:	f001 b900 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800924e:	4b28      	ldr	r3, [pc, #160]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009250:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009254:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8009258:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800925a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925c:	2b00      	cmp	r3, #0
 800925e:	d104      	bne.n	800926a <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009260:	f7fc f99a 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8009264:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8009266:	f001 b8f2 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800926a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009270:	d108      	bne.n	8009284 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009272:	f107 0308 	add.w	r3, r7, #8
 8009276:	4618      	mov	r0, r3
 8009278:	f7fe fc32 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009280:	f001 b8e5 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8009284:	4b1a      	ldr	r3, [pc, #104]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f003 0302 	and.w	r3, r3, #2
 800928c:	2b02      	cmp	r3, #2
 800928e:	d10d      	bne.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8009290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009292:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009296:	d109      	bne.n	80092ac <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009298:	4b15      	ldr	r3, [pc, #84]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	08db      	lsrs	r3, r3, #3
 800929e:	f003 0303 	and.w	r3, r3, #3
 80092a2:	4a14      	ldr	r2, [pc, #80]	@ (80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80092a4:	fa22 f303 	lsr.w	r3, r2, r3
 80092a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80092aa:	e011      	b.n	80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80092ac:	4b10      	ldr	r3, [pc, #64]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092b8:	d106      	bne.n	80092c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 80092ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80092c0:	d102      	bne.n	80092c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 80092c2:	4b0d      	ldr	r3, [pc, #52]	@ (80092f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80092c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80092c6:	e003      	b.n	80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 80092c8:	2300      	movs	r3, #0
 80092ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80092cc:	f001 b8bf 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80092d0:	f001 b8bd 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80092d4:	4b06      	ldr	r3, [pc, #24]	@ (80092f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80092d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80092da:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80092de:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 80092e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d10c      	bne.n	8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80092e6:	f7fc f983 	bl	80055f0 <HAL_RCC_GetPCLK3Freq>
 80092ea:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 80092ec:	f001 b8af 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80092f0:	44020c00 	.word	0x44020c00
 80092f4:	03d09000 	.word	0x03d09000
 80092f8:	003d0900 	.word	0x003d0900
 80092fc:	007a1200 	.word	0x007a1200
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8009300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009302:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009306:	d108      	bne.n	800931a <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009308:	f107 0308 	add.w	r3, r7, #8
 800930c:	4618      	mov	r0, r3
 800930e:	f7fe fbe7 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009316:	f001 b89a 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800931a:	4b9f      	ldr	r3, [pc, #636]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f003 0302 	and.w	r3, r3, #2
 8009322:	2b02      	cmp	r3, #2
 8009324:	d10d      	bne.n	8009342 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8009326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009328:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800932c:	d109      	bne.n	8009342 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800932e:	4b9a      	ldr	r3, [pc, #616]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	08db      	lsrs	r3, r3, #3
 8009334:	f003 0303 	and.w	r3, r3, #3
 8009338:	4a98      	ldr	r2, [pc, #608]	@ (800959c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800933a:	fa22 f303 	lsr.w	r3, r2, r3
 800933e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009340:	e011      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8009342:	4b95      	ldr	r3, [pc, #596]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800934a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800934e:	d106      	bne.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8009350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009352:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009356:	d102      	bne.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8009358:	4b91      	ldr	r3, [pc, #580]	@ (80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800935a:	637b      	str	r3, [r7, #52]	@ 0x34
 800935c:	e003      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800935e:	2300      	movs	r3, #0
 8009360:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009362:	f001 b874 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009366:	f001 b872 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800936a:	4b8b      	ldr	r3, [pc, #556]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800936c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009370:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8009374:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8009376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009378:	2b00      	cmp	r3, #0
 800937a:	d104      	bne.n	8009386 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800937c:	f7fc f938 	bl	80055f0 <HAL_RCC_GetPCLK3Freq>
 8009380:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8009382:	f001 b864 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8009386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009388:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800938c:	d108      	bne.n	80093a0 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800938e:	f107 0308 	add.w	r3, r7, #8
 8009392:	4618      	mov	r0, r3
 8009394:	f7fe fba4 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800939c:	f001 b857 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80093a0:	4b7d      	ldr	r3, [pc, #500]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 0302 	and.w	r3, r3, #2
 80093a8:	2b02      	cmp	r3, #2
 80093aa:	d10d      	bne.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 80093ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80093b2:	d109      	bne.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80093b4:	4b78      	ldr	r3, [pc, #480]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	08db      	lsrs	r3, r3, #3
 80093ba:	f003 0303 	and.w	r3, r3, #3
 80093be:	4a77      	ldr	r2, [pc, #476]	@ (800959c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80093c0:	fa22 f303 	lsr.w	r3, r2, r3
 80093c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80093c6:	e011      	b.n	80093ec <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 80093c8:	4b73      	ldr	r3, [pc, #460]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093d4:	d106      	bne.n	80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 80093d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80093dc:	d102      	bne.n	80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 80093de:	4b70      	ldr	r3, [pc, #448]	@ (80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80093e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80093e2:	e003      	b.n	80093ec <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 80093e4:	2300      	movs	r3, #0
 80093e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093e8:	f001 b831 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80093ec:	f001 b82f 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80093f0:	4b69      	ldr	r3, [pc, #420]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80093f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80093f6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80093fa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80093fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d104      	bne.n	800940c <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009402:	f7fc f8c9 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 8009406:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009408:	f001 b821 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800940c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800940e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009412:	d108      	bne.n	8009426 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009414:	f107 0308 	add.w	r3, r7, #8
 8009418:	4618      	mov	r0, r3
 800941a:	f7fe fb61 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009422:	f001 b814 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8009426:	4b5c      	ldr	r3, [pc, #368]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f003 0302 	and.w	r3, r3, #2
 800942e:	2b02      	cmp	r3, #2
 8009430:	d10e      	bne.n	8009450 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 8009432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009434:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009438:	d10a      	bne.n	8009450 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800943a:	4b57      	ldr	r3, [pc, #348]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	08db      	lsrs	r3, r3, #3
 8009440:	f003 0303 	and.w	r3, r3, #3
 8009444:	4a55      	ldr	r2, [pc, #340]	@ (800959c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009446:	fa22 f303 	lsr.w	r3, r2, r3
 800944a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800944c:	f000 bfff 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8009450:	2300      	movs	r3, #0
 8009452:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009454:	f000 bffb 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009458:	4b4f      	ldr	r3, [pc, #316]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800945a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800945e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009462:	633b      	str	r3, [r7, #48]	@ 0x30
 8009464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009466:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800946a:	d056      	beq.n	800951a <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 800946c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009472:	f200 808b 	bhi.w	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800947c:	d03e      	beq.n	80094fc <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800947e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009480:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009484:	f200 8082 	bhi.w	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800948a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800948e:	d027      	beq.n	80094e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8009490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009492:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009496:	d879      	bhi.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800949a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800949e:	d017      	beq.n	80094d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 80094a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094a6:	d871      	bhi.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 80094a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d004      	beq.n	80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 80094ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094b4:	d004      	beq.n	80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 80094b6:	e069      	b.n	800958c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80094b8:	f7fc f89a 	bl	80055f0 <HAL_RCC_GetPCLK3Freq>
 80094bc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80094be:	e068      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094c0:	f107 0314 	add.w	r3, r7, #20
 80094c4:	4618      	mov	r0, r3
 80094c6:	f7fe f99f 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094ce:	e060      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094d0:	f107 0308 	add.w	r3, r7, #8
 80094d4:	4618      	mov	r0, r3
 80094d6:	f7fe fb03 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094de:	e058      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80094e0:	4b2d      	ldr	r3, [pc, #180]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80094e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80094e6:	f003 0302 	and.w	r3, r3, #2
 80094ea:	2b02      	cmp	r3, #2
 80094ec:	d103      	bne.n	80094f6 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 80094ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094f2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80094f4:	e04d      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80094f6:	2300      	movs	r3, #0
 80094f8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094fa:	e04a      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80094fc:	4b26      	ldr	r3, [pc, #152]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80094fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009502:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009506:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800950a:	d103      	bne.n	8009514 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 800950c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009510:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009512:	e03e      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8009514:	2300      	movs	r3, #0
 8009516:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009518:	e03b      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800951a:	4b1f      	ldr	r3, [pc, #124]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800951c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009520:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009524:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009526:	4b1c      	ldr	r3, [pc, #112]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f003 0302 	and.w	r3, r3, #2
 800952e:	2b02      	cmp	r3, #2
 8009530:	d10c      	bne.n	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 8009532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009534:	2b00      	cmp	r3, #0
 8009536:	d109      	bne.n	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009538:	4b17      	ldr	r3, [pc, #92]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	08db      	lsrs	r3, r3, #3
 800953e:	f003 0303 	and.w	r3, r3, #3
 8009542:	4a16      	ldr	r2, [pc, #88]	@ (800959c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009544:	fa22 f303 	lsr.w	r3, r2, r3
 8009548:	637b      	str	r3, [r7, #52]	@ 0x34
 800954a:	e01e      	b.n	800958a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800954c:	4b12      	ldr	r3, [pc, #72]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009558:	d106      	bne.n	8009568 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800955a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800955c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009560:	d102      	bne.n	8009568 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009562:	4b0f      	ldr	r3, [pc, #60]	@ (80095a0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8009564:	637b      	str	r3, [r7, #52]	@ 0x34
 8009566:	e010      	b.n	800958a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009568:	4b0b      	ldr	r3, [pc, #44]	@ (8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009570:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009574:	d106      	bne.n	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8009576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009578:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800957c:	d102      	bne.n	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800957e:	4b09      	ldr	r3, [pc, #36]	@ (80095a4 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8009580:	637b      	str	r3, [r7, #52]	@ 0x34
 8009582:	e002      	b.n	800958a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009584:	2300      	movs	r3, #0
 8009586:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009588:	e003      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800958a:	e002      	b.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 800958c:	2300      	movs	r3, #0
 800958e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009590:	bf00      	nop
          }
        }
        break;
 8009592:	f000 bf5c 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009596:	bf00      	nop
 8009598:	44020c00 	.word	0x44020c00
 800959c:	03d09000 	.word	0x03d09000
 80095a0:	003d0900 	.word	0x003d0900
 80095a4:	007a1200 	.word	0x007a1200

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80095a8:	4b9e      	ldr	r3, [pc, #632]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80095aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80095ae:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80095b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80095b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80095ba:	d056      	beq.n	800966a <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 80095bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095be:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80095c2:	f200 808b 	bhi.w	80096dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80095c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80095cc:	d03e      	beq.n	800964c <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 80095ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80095d4:	f200 8082 	bhi.w	80096dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80095d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80095de:	d027      	beq.n	8009630 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 80095e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80095e6:	d879      	bhi.n	80096dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80095e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095ee:	d017      	beq.n	8009620 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 80095f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095f6:	d871      	bhi.n	80096dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80095f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d004      	beq.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 80095fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009600:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009604:	d004      	beq.n	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 8009606:	e069      	b.n	80096dc <HAL_RCCEx_GetPeriphCLKFreq+0x1924>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8009608:	f7fb ffc6 	bl	8005598 <HAL_RCC_GetPCLK1Freq>
 800960c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800960e:	e068      	b.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009610:	f107 0314 	add.w	r3, r7, #20
 8009614:	4618      	mov	r0, r3
 8009616:	f7fe f8f7 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800961e:	e060      	b.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009620:	f107 0308 	add.w	r3, r7, #8
 8009624:	4618      	mov	r0, r3
 8009626:	f7fe fa5b 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800962a:	693b      	ldr	r3, [r7, #16]
 800962c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800962e:	e058      	b.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009630:	4b7c      	ldr	r3, [pc, #496]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009632:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009636:	f003 0302 	and.w	r3, r3, #2
 800963a:	2b02      	cmp	r3, #2
 800963c:	d103      	bne.n	8009646 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800963e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009642:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009644:	e04d      	b.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8009646:	2300      	movs	r3, #0
 8009648:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800964a:	e04a      	b.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800964c:	4b75      	ldr	r3, [pc, #468]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800964e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009652:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009656:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800965a:	d103      	bne.n	8009664 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 800965c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009660:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009662:	e03e      	b.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8009664:	2300      	movs	r3, #0
 8009666:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009668:	e03b      	b.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800966a:	4b6e      	ldr	r3, [pc, #440]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800966c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009670:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009674:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009676:	4b6b      	ldr	r3, [pc, #428]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f003 0302 	and.w	r3, r3, #2
 800967e:	2b02      	cmp	r3, #2
 8009680:	d10c      	bne.n	800969c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8009682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009684:	2b00      	cmp	r3, #0
 8009686:	d109      	bne.n	800969c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009688:	4b66      	ldr	r3, [pc, #408]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	08db      	lsrs	r3, r3, #3
 800968e:	f003 0303 	and.w	r3, r3, #3
 8009692:	4a65      	ldr	r2, [pc, #404]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8009694:	fa22 f303 	lsr.w	r3, r2, r3
 8009698:	637b      	str	r3, [r7, #52]	@ 0x34
 800969a:	e01e      	b.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800969c:	4b61      	ldr	r3, [pc, #388]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096a8:	d106      	bne.n	80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 80096aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096b0:	d102      	bne.n	80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80096b2:	4b5e      	ldr	r3, [pc, #376]	@ (800982c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80096b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80096b6:	e010      	b.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80096b8:	4b5a      	ldr	r3, [pc, #360]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096c4:	d106      	bne.n	80096d4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 80096c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80096cc:	d102      	bne.n	80096d4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80096ce:	4b58      	ldr	r3, [pc, #352]	@ (8009830 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80096d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096d2:	e002      	b.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80096d4:	2300      	movs	r3, #0
 80096d6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80096d8:	e003      	b.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 80096da:	e002      	b.n	80096e2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 80096dc:	2300      	movs	r3, #0
 80096de:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096e0:	bf00      	nop
          }
        }
        break;
 80096e2:	f000 beb4 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 80096e6:	4b4f      	ldr	r3, [pc, #316]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80096e8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80096ec:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80096f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80096f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80096f8:	d056      	beq.n	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 80096fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009700:	f200 808b 	bhi.w	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009706:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800970a:	d03e      	beq.n	800978a <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 800970c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009712:	f200 8082 	bhi.w	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009718:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800971c:	d027      	beq.n	800976e <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800971e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009720:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009724:	d879      	bhi.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009728:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800972c:	d017      	beq.n	800975e <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800972e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009730:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009734:	d871      	bhi.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009738:	2b00      	cmp	r3, #0
 800973a:	d004      	beq.n	8009746 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 800973c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800973e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009742:	d004      	beq.n	800974e <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8009744:	e069      	b.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>

        switch (srcclk)
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009746:	f7fb ff53 	bl	80055f0 <HAL_RCC_GetPCLK3Freq>
 800974a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800974c:	e068      	b.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800974e:	f107 0314 	add.w	r3, r7, #20
 8009752:	4618      	mov	r0, r3
 8009754:	f7fe f858 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800975c:	e060      	b.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800975e:	f107 0308 	add.w	r3, r7, #8
 8009762:	4618      	mov	r0, r3
 8009764:	f7fe f9bc 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800976c:	e058      	b.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800976e:	4b2d      	ldr	r3, [pc, #180]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009770:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009774:	f003 0302 	and.w	r3, r3, #2
 8009778:	2b02      	cmp	r3, #2
 800977a:	d103      	bne.n	8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 800977c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009780:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009782:	e04d      	b.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8009784:	2300      	movs	r3, #0
 8009786:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009788:	e04a      	b.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800978a:	4b26      	ldr	r3, [pc, #152]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800978c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009790:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009794:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009798:	d103      	bne.n	80097a2 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800979a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800979e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80097a0:	e03e      	b.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 80097a2:	2300      	movs	r3, #0
 80097a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80097a6:	e03b      	b.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80097a8:	4b1e      	ldr	r3, [pc, #120]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80097aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80097ae:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80097b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80097b4:	4b1b      	ldr	r3, [pc, #108]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f003 0302 	and.w	r3, r3, #2
 80097bc:	2b02      	cmp	r3, #2
 80097be:	d10c      	bne.n	80097da <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 80097c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d109      	bne.n	80097da <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80097c6:	4b17      	ldr	r3, [pc, #92]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	08db      	lsrs	r3, r3, #3
 80097cc:	f003 0303 	and.w	r3, r3, #3
 80097d0:	4a15      	ldr	r2, [pc, #84]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 80097d2:	fa22 f303 	lsr.w	r3, r2, r3
 80097d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80097d8:	e01e      	b.n	8009818 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80097da:	4b12      	ldr	r3, [pc, #72]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097e6:	d106      	bne.n	80097f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 80097e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097ee:	d102      	bne.n	80097f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80097f0:	4b0e      	ldr	r3, [pc, #56]	@ (800982c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80097f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80097f4:	e010      	b.n	8009818 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80097f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009802:	d106      	bne.n	8009812 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8009804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009806:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800980a:	d102      	bne.n	8009812 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800980c:	4b08      	ldr	r3, [pc, #32]	@ (8009830 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800980e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009810:	e002      	b.n	8009818 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009812:	2300      	movs	r3, #0
 8009814:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009816:	e003      	b.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8009818:	e002      	b.n	8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800981a:	2300      	movs	r3, #0
 800981c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800981e:	bf00      	nop
          }
        }
        break;
 8009820:	f000 be15 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009824:	44020c00 	.word	0x44020c00
 8009828:	03d09000 	.word	0x03d09000
 800982c:	003d0900 	.word	0x003d0900
 8009830:	007a1200 	.word	0x007a1200
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8009834:	4b9e      	ldr	r3, [pc, #632]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009836:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800983a:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800983e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009842:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8009846:	d056      	beq.n	80098f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8009848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800984a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800984e:	f200 808b 	bhi.w	8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009854:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009858:	d03e      	beq.n	80098d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 800985a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800985c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009860:	f200 8082 	bhi.w	8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009866:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800986a:	d027      	beq.n	80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 800986c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800986e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009872:	d879      	bhi.n	8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009876:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800987a:	d017      	beq.n	80098ac <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 800987c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009882:	d871      	bhi.n	8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009886:	2b00      	cmp	r3, #0
 8009888:	d004      	beq.n	8009894 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800988a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800988c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009890:	d004      	beq.n	800989c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8009892:	e069      	b.n	8009968 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>

        switch (srcclk)
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009894:	f7fb feac 	bl	80055f0 <HAL_RCC_GetPCLK3Freq>
 8009898:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800989a:	e068      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800989c:	f107 0314 	add.w	r3, r7, #20
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7fd ffb1 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80098aa:	e060      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098ac:	f107 0308 	add.w	r3, r7, #8
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7fe f915 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80098ba:	e058      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80098bc:	4b7c      	ldr	r3, [pc, #496]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80098be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098c2:	f003 0302 	and.w	r3, r3, #2
 80098c6:	2b02      	cmp	r3, #2
 80098c8:	d103      	bne.n	80098d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 80098ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098ce:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80098d0:	e04d      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 80098d2:	2300      	movs	r3, #0
 80098d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80098d6:	e04a      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80098d8:	4b75      	ldr	r3, [pc, #468]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80098da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098e6:	d103      	bne.n	80098f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 80098e8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80098ec:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80098ee:	e03e      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 80098f0:	2300      	movs	r3, #0
 80098f2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80098f4:	e03b      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80098f6:	4b6e      	ldr	r3, [pc, #440]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80098f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80098fc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009900:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009902:	4b6b      	ldr	r3, [pc, #428]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f003 0302 	and.w	r3, r3, #2
 800990a:	2b02      	cmp	r3, #2
 800990c:	d10c      	bne.n	8009928 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800990e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009910:	2b00      	cmp	r3, #0
 8009912:	d109      	bne.n	8009928 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009914:	4b66      	ldr	r3, [pc, #408]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	08db      	lsrs	r3, r3, #3
 800991a:	f003 0303 	and.w	r3, r3, #3
 800991e:	4a65      	ldr	r2, [pc, #404]	@ (8009ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8009920:	fa22 f303 	lsr.w	r3, r2, r3
 8009924:	637b      	str	r3, [r7, #52]	@ 0x34
 8009926:	e01e      	b.n	8009966 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009928:	4b61      	ldr	r3, [pc, #388]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009934:	d106      	bne.n	8009944 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8009936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800993c:	d102      	bne.n	8009944 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800993e:	4b5e      	ldr	r3, [pc, #376]	@ (8009ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8009940:	637b      	str	r3, [r7, #52]	@ 0x34
 8009942:	e010      	b.n	8009966 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009944:	4b5a      	ldr	r3, [pc, #360]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800994c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009950:	d106      	bne.n	8009960 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 8009952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009954:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009958:	d102      	bne.n	8009960 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800995a:	4b58      	ldr	r3, [pc, #352]	@ (8009abc <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800995c:	637b      	str	r3, [r7, #52]	@ 0x34
 800995e:	e002      	b.n	8009966 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009960:	2300      	movs	r3, #0
 8009962:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009964:	e003      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8009966:	e002      	b.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8009968:	2300      	movs	r3, #0
 800996a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800996c:	bf00      	nop
          }
        }
        break;
 800996e:	f000 bd6e 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8009972:	4b4f      	ldr	r3, [pc, #316]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009974:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009978:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800997c:	633b      	str	r3, [r7, #48]	@ 0x30
 800997e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009980:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009984:	d056      	beq.n	8009a34 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8009986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009988:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800998c:	f200 808b 	bhi.w	8009aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8009990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009992:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009996:	d03e      	beq.n	8009a16 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8009998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800999a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800999e:	f200 8082 	bhi.w	8009aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80099a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80099a8:	d027      	beq.n	80099fa <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 80099aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80099b0:	d879      	bhi.n	8009aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80099b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80099b8:	d017      	beq.n	80099ea <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 80099ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80099c0:	d871      	bhi.n	8009aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 80099c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d004      	beq.n	80099d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 80099c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80099ce:	d004      	beq.n	80099da <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 80099d0:	e069      	b.n	8009aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>

        switch (srcclk)
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80099d2:	f7fb fe0d 	bl	80055f0 <HAL_RCC_GetPCLK3Freq>
 80099d6:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80099d8:	e068      	b.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099da:	f107 0314 	add.w	r3, r7, #20
 80099de:	4618      	mov	r0, r3
 80099e0:	f7fd ff12 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80099e8:	e060      	b.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099ea:	f107 0308 	add.w	r3, r7, #8
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7fe f876 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80099f8:	e058      	b.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80099fa:	4b2d      	ldr	r3, [pc, #180]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80099fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a00:	f003 0302 	and.w	r3, r3, #2
 8009a04:	2b02      	cmp	r3, #2
 8009a06:	d103      	bne.n	8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8009a08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a0c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009a0e:	e04d      	b.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8009a10:	2300      	movs	r3, #0
 8009a12:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009a14:	e04a      	b.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009a16:	4b26      	ldr	r3, [pc, #152]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a24:	d103      	bne.n	8009a2e <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8009a26:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009a2a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009a2c:	e03e      	b.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009a32:	e03b      	b.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009a34:	4b1e      	ldr	r3, [pc, #120]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009a3a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009a40:	4b1b      	ldr	r3, [pc, #108]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f003 0302 	and.w	r3, r3, #2
 8009a48:	2b02      	cmp	r3, #2
 8009a4a:	d10c      	bne.n	8009a66 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8009a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d109      	bne.n	8009a66 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009a52:	4b17      	ldr	r3, [pc, #92]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	08db      	lsrs	r3, r3, #3
 8009a58:	f003 0303 	and.w	r3, r3, #3
 8009a5c:	4a15      	ldr	r2, [pc, #84]	@ (8009ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8009a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8009a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a64:	e01e      	b.n	8009aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009a66:	4b12      	ldr	r3, [pc, #72]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a72:	d106      	bne.n	8009a82 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8009a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a7a:	d102      	bne.n	8009a82 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8009ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8009a7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a80:	e010      	b.n	8009aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009a82:	4b0b      	ldr	r3, [pc, #44]	@ (8009ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a8e:	d106      	bne.n	8009a9e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8009a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a96:	d102      	bne.n	8009a9e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009a98:	4b08      	ldr	r3, [pc, #32]	@ (8009abc <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8009a9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a9c:	e002      	b.n	8009aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009aa2:	e003      	b.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8009aa4:	e002      	b.n	8009aac <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009aaa:	bf00      	nop
          }
        }
        break;
 8009aac:	f000 bccf 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009ab0:	44020c00 	.word	0x44020c00
 8009ab4:	03d09000 	.word	0x03d09000
 8009ab8:	003d0900 	.word	0x003d0900
 8009abc:	007a1200 	.word	0x007a1200
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8009ac0:	4b9e      	ldr	r3, [pc, #632]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009ac2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009ac6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009aca:	633b      	str	r3, [r7, #48]	@ 0x30
 8009acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ace:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ad2:	d056      	beq.n	8009b82 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8009ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ada:	f200 808b 	bhi.w	8009bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ae4:	d03e      	beq.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8009ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009aec:	f200 8082 	bhi.w	8009bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009af6:	d027      	beq.n	8009b48 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8009af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009afe:	d879      	bhi.n	8009bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b06:	d017      	beq.n	8009b38 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8009b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b0e:	d871      	bhi.n	8009bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d004      	beq.n	8009b20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8009b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b1c:	d004      	beq.n	8009b28 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8009b1e:	e069      	b.n	8009bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>

        switch (srcclk)
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009b20:	f7fb fd66 	bl	80055f0 <HAL_RCC_GetPCLK3Freq>
 8009b24:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009b26:	e068      	b.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b28:	f107 0314 	add.w	r3, r7, #20
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f7fd fe6b 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009b36:	e060      	b.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b38:	f107 0308 	add.w	r3, r7, #8
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	f7fd ffcf 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009b46:	e058      	b.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009b48:	4b7c      	ldr	r3, [pc, #496]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b4e:	f003 0302 	and.w	r3, r3, #2
 8009b52:	2b02      	cmp	r3, #2
 8009b54:	d103      	bne.n	8009b5e <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 8009b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b5a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009b5c:	e04d      	b.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009b62:	e04a      	b.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009b64:	4b75      	ldr	r3, [pc, #468]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b72:	d103      	bne.n	8009b7c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8009b74:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009b78:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009b7a:	e03e      	b.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009b80:	e03b      	b.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009b82:	4b6e      	ldr	r3, [pc, #440]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009b88:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009b8e:	4b6b      	ldr	r3, [pc, #428]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f003 0302 	and.w	r3, r3, #2
 8009b96:	2b02      	cmp	r3, #2
 8009b98:	d10c      	bne.n	8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8009b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d109      	bne.n	8009bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009ba0:	4b66      	ldr	r3, [pc, #408]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	08db      	lsrs	r3, r3, #3
 8009ba6:	f003 0303 	and.w	r3, r3, #3
 8009baa:	4a65      	ldr	r2, [pc, #404]	@ (8009d40 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8009bac:	fa22 f303 	lsr.w	r3, r2, r3
 8009bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb2:	e01e      	b.n	8009bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009bb4:	4b61      	ldr	r3, [pc, #388]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bc0:	d106      	bne.n	8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8009bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bc8:	d102      	bne.n	8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009bca:	4b5e      	ldr	r3, [pc, #376]	@ (8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8009bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bce:	e010      	b.n	8009bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009bd0:	4b5a      	ldr	r3, [pc, #360]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009bdc:	d106      	bne.n	8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8009bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009be4:	d102      	bne.n	8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009be6:	4b58      	ldr	r3, [pc, #352]	@ (8009d48 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bea:	e002      	b.n	8009bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009bec:	2300      	movs	r3, #0
 8009bee:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009bf0:	e003      	b.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8009bf2:	e002      	b.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009bf8:	bf00      	nop
          }
        }
        break;
 8009bfa:	f000 bc28 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009bfe:	4b4f      	ldr	r3, [pc, #316]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009c00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009c04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c08:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8009c0a:	4b4c      	ldr	r3, [pc, #304]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c16:	d106      	bne.n	8009c26 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8009c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d103      	bne.n	8009c26 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8009c1e:	4b4a      	ldr	r3, [pc, #296]	@ (8009d48 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009c20:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8009c22:	f000 bc14 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8009c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c2c:	d108      	bne.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c2e:	f107 0320 	add.w	r3, r7, #32
 8009c32:	4618      	mov	r0, r3
 8009c34:	f7fd fc7c 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c3c:	f000 bc07 	b.w	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8009c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c46:	d107      	bne.n	8009c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c48:	f107 0314 	add.w	r3, r7, #20
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f7fd fddb 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c56:	e3fa      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c5c:	e3f7      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8009c5e:	4b37      	ldr	r3, [pc, #220]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009c60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009c64:	f003 0307 	and.w	r3, r3, #7
 8009c68:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6c:	2b04      	cmp	r3, #4
 8009c6e:	d861      	bhi.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8009c70:	a201      	add	r2, pc, #4	@ (adr r2, 8009c78 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8009c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c76:	bf00      	nop
 8009c78:	08009c8d 	.word	0x08009c8d
 8009c7c:	08009c9d 	.word	0x08009c9d
 8009c80:	08009cad 	.word	0x08009cad
 8009c84:	08009cbd 	.word	0x08009cbd
 8009c88:	08009cc3 	.word	0x08009cc3
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009c8c:	f107 0320 	add.w	r3, r7, #32
 8009c90:	4618      	mov	r0, r3
 8009c92:	f7fd fc4d 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009c9a:	e04e      	b.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c9c:	f107 0314 	add.w	r3, r7, #20
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	f7fd fdb1 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009caa:	e046      	b.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009cac:	f107 0308 	add.w	r3, r7, #8
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f7fd ff15 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009cba:	e03e      	b.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009cbc:	4b23      	ldr	r3, [pc, #140]	@ (8009d4c <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8009cbe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009cc0:	e03b      	b.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009cc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009cc8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009cce:	4b1b      	ldr	r3, [pc, #108]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f003 0302 	and.w	r3, r3, #2
 8009cd6:	2b02      	cmp	r3, #2
 8009cd8:	d10c      	bne.n	8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8009cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d109      	bne.n	8009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009ce0:	4b16      	ldr	r3, [pc, #88]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	08db      	lsrs	r3, r3, #3
 8009ce6:	f003 0303 	and.w	r3, r3, #3
 8009cea:	4a15      	ldr	r2, [pc, #84]	@ (8009d40 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8009cec:	fa22 f303 	lsr.w	r3, r2, r3
 8009cf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cf2:	e01e      	b.n	8009d32 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009cf4:	4b11      	ldr	r3, [pc, #68]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d00:	d106      	bne.n	8009d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8009d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d08:	d102      	bne.n	8009d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8009d0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d0e:	e010      	b.n	8009d32 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d10:	4b0a      	ldr	r3, [pc, #40]	@ (8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d1c:	d106      	bne.n	8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8009d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d24:	d102      	bne.n	8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009d26:	4b08      	ldr	r3, [pc, #32]	@ (8009d48 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009d28:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d2a:	e002      	b.n	8009d32 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009d30:	e003      	b.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8009d32:	e002      	b.n	8009d3a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8009d34:	2300      	movs	r3, #0
 8009d36:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d38:	bf00      	nop
          }
        }
        break;
 8009d3a:	e388      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009d3c:	44020c00 	.word	0x44020c00
 8009d40:	03d09000 	.word	0x03d09000
 8009d44:	003d0900 	.word	0x003d0900
 8009d48:	007a1200 	.word	0x007a1200
 8009d4c:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8009d50:	4ba9      	ldr	r3, [pc, #676]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009d56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5e:	2b20      	cmp	r3, #32
 8009d60:	f200 809a 	bhi.w	8009e98 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8009d64:	a201      	add	r2, pc, #4	@ (adr r2, 8009d6c <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8009d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d6a:	bf00      	nop
 8009d6c:	08009df1 	.word	0x08009df1
 8009d70:	08009e99 	.word	0x08009e99
 8009d74:	08009e99 	.word	0x08009e99
 8009d78:	08009e99 	.word	0x08009e99
 8009d7c:	08009e99 	.word	0x08009e99
 8009d80:	08009e99 	.word	0x08009e99
 8009d84:	08009e99 	.word	0x08009e99
 8009d88:	08009e99 	.word	0x08009e99
 8009d8c:	08009e01 	.word	0x08009e01
 8009d90:	08009e99 	.word	0x08009e99
 8009d94:	08009e99 	.word	0x08009e99
 8009d98:	08009e99 	.word	0x08009e99
 8009d9c:	08009e99 	.word	0x08009e99
 8009da0:	08009e99 	.word	0x08009e99
 8009da4:	08009e99 	.word	0x08009e99
 8009da8:	08009e99 	.word	0x08009e99
 8009dac:	08009e11 	.word	0x08009e11
 8009db0:	08009e99 	.word	0x08009e99
 8009db4:	08009e99 	.word	0x08009e99
 8009db8:	08009e99 	.word	0x08009e99
 8009dbc:	08009e99 	.word	0x08009e99
 8009dc0:	08009e99 	.word	0x08009e99
 8009dc4:	08009e99 	.word	0x08009e99
 8009dc8:	08009e99 	.word	0x08009e99
 8009dcc:	08009e21 	.word	0x08009e21
 8009dd0:	08009e99 	.word	0x08009e99
 8009dd4:	08009e99 	.word	0x08009e99
 8009dd8:	08009e99 	.word	0x08009e99
 8009ddc:	08009e99 	.word	0x08009e99
 8009de0:	08009e99 	.word	0x08009e99
 8009de4:	08009e99 	.word	0x08009e99
 8009de8:	08009e99 	.word	0x08009e99
 8009dec:	08009e27 	.word	0x08009e27
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009df0:	f107 0320 	add.w	r3, r7, #32
 8009df4:	4618      	mov	r0, r3
 8009df6:	f7fd fb9b 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009dfe:	e04e      	b.n	8009e9e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e00:	f107 0314 	add.w	r3, r7, #20
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7fd fcff 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e0e:	e046      	b.n	8009e9e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e10:	f107 0308 	add.w	r3, r7, #8
 8009e14:	4618      	mov	r0, r3
 8009e16:	f7fd fe63 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e1e:	e03e      	b.n	8009e9e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009e20:	4b76      	ldr	r3, [pc, #472]	@ (8009ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8009e22:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e24:	e03b      	b.n	8009e9e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009e26:	4b74      	ldr	r3, [pc, #464]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009e2c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009e30:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009e32:	4b71      	ldr	r3, [pc, #452]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f003 0302 	and.w	r3, r3, #2
 8009e3a:	2b02      	cmp	r3, #2
 8009e3c:	d10c      	bne.n	8009e58 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8009e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d109      	bne.n	8009e58 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009e44:	4b6c      	ldr	r3, [pc, #432]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	08db      	lsrs	r3, r3, #3
 8009e4a:	f003 0303 	and.w	r3, r3, #3
 8009e4e:	4a6c      	ldr	r2, [pc, #432]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8009e50:	fa22 f303 	lsr.w	r3, r2, r3
 8009e54:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e56:	e01e      	b.n	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009e58:	4b67      	ldr	r3, [pc, #412]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e64:	d106      	bne.n	8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8009e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e6c:	d102      	bne.n	8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009e6e:	4b65      	ldr	r3, [pc, #404]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8009e70:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e72:	e010      	b.n	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009e74:	4b60      	ldr	r3, [pc, #384]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e80:	d106      	bne.n	8009e90 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8009e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e88:	d102      	bne.n	8009e90 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009e8a:	4b5f      	ldr	r3, [pc, #380]	@ (800a008 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009e8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e8e:	e002      	b.n	8009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009e90:	2300      	movs	r3, #0
 8009e92:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009e94:	e003      	b.n	8009e9e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8009e96:	e002      	b.n	8009e9e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e9c:	bf00      	nop
          }
        }
        break;
 8009e9e:	e2d6      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009ea0:	4b55      	ldr	r3, [pc, #340]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009ea6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009eaa:	633b      	str	r3, [r7, #48]	@ 0x30
 8009eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009eb2:	d031      	beq.n	8009f18 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8009eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009eba:	d866      	bhi.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ebe:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ec0:	d027      	beq.n	8009f12 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8009ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec4:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ec6:	d860      	bhi.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eca:	2b80      	cmp	r3, #128	@ 0x80
 8009ecc:	d019      	beq.n	8009f02 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8009ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed0:	2b80      	cmp	r3, #128	@ 0x80
 8009ed2:	d85a      	bhi.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d003      	beq.n	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8009eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009edc:	2b40      	cmp	r3, #64	@ 0x40
 8009ede:	d008      	beq.n	8009ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8009ee0:	e053      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009ee2:	f107 0320 	add.w	r3, r7, #32
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f7fd fb22 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ef0:	e04e      	b.n	8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ef2:	f107 0314 	add.w	r3, r7, #20
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f7fd fc86 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f00:	e046      	b.n	8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f02:	f107 0308 	add.w	r3, r7, #8
 8009f06:	4618      	mov	r0, r3
 8009f08:	f7fd fdea 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f10:	e03e      	b.n	8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009f12:	4b3a      	ldr	r3, [pc, #232]	@ (8009ffc <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8009f14:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f16:	e03b      	b.n	8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009f18:	4b37      	ldr	r3, [pc, #220]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009f1e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009f22:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009f24:	4b34      	ldr	r3, [pc, #208]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f003 0302 	and.w	r3, r3, #2
 8009f2c:	2b02      	cmp	r3, #2
 8009f2e:	d10c      	bne.n	8009f4a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8009f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d109      	bne.n	8009f4a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f36:	4b30      	ldr	r3, [pc, #192]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	08db      	lsrs	r3, r3, #3
 8009f3c:	f003 0303 	and.w	r3, r3, #3
 8009f40:	4a2f      	ldr	r2, [pc, #188]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8009f42:	fa22 f303 	lsr.w	r3, r2, r3
 8009f46:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f48:	e01e      	b.n	8009f88 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009f4a:	4b2b      	ldr	r3, [pc, #172]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f56:	d106      	bne.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8009f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f5e:	d102      	bne.n	8009f66 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009f60:	4b28      	ldr	r3, [pc, #160]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8009f62:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f64:	e010      	b.n	8009f88 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009f66:	4b24      	ldr	r3, [pc, #144]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f72:	d106      	bne.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8009f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f7a:	d102      	bne.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009f7c:	4b22      	ldr	r3, [pc, #136]	@ (800a008 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009f7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f80:	e002      	b.n	8009f88 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009f82:	2300      	movs	r3, #0
 8009f84:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009f86:	e003      	b.n	8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8009f88:	e002      	b.n	8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f8e:	bf00      	nop
          }
        }
        break;
 8009f90:	e25d      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8009f92:	4b19      	ldr	r3, [pc, #100]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009f94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009f98:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8009f9c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8009f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d103      	bne.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8009fa4:	f7fb fb0e 	bl	80055c4 <HAL_RCC_GetPCLK2Freq>
 8009fa8:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009faa:	e250      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8009fac:	4b12      	ldr	r3, [pc, #72]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009fb8:	d10b      	bne.n	8009fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8009fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fc0:	d107      	bne.n	8009fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fc2:	f107 0314 	add.w	r3, r7, #20
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f7fd fc1e 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009fcc:	69bb      	ldr	r3, [r7, #24]
 8009fce:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fd0:	e04f      	b.n	800a072 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8009fd2:	4b09      	ldr	r3, [pc, #36]	@ (8009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009fda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009fde:	d115      	bne.n	800a00c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8009fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fe6:	d111      	bne.n	800a00c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009fe8:	f107 0308 	add.w	r3, r7, #8
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7fd fd77 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ff6:	e03c      	b.n	800a072 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8009ff8:	44020c00 	.word	0x44020c00
 8009ffc:	00bb8000 	.word	0x00bb8000
 800a000:	03d09000 	.word	0x03d09000
 800a004:	003d0900 	.word	0x003d0900
 800a008:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800a00c:	4b94      	ldr	r3, [pc, #592]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f003 0302 	and.w	r3, r3, #2
 800a014:	2b02      	cmp	r3, #2
 800a016:	d10d      	bne.n	800a034 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800a018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a01a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a01e:	d109      	bne.n	800a034 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a020:	4b8f      	ldr	r3, [pc, #572]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	08db      	lsrs	r3, r3, #3
 800a026:	f003 0303 	and.w	r3, r3, #3
 800a02a:	4a8e      	ldr	r2, [pc, #568]	@ (800a264 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a02c:	fa22 f303 	lsr.w	r3, r2, r3
 800a030:	637b      	str	r3, [r7, #52]	@ 0x34
 800a032:	e01e      	b.n	800a072 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800a034:	4b8a      	ldr	r3, [pc, #552]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a03c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a040:	d106      	bne.n	800a050 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800a042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a044:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a048:	d102      	bne.n	800a050 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800a04a:	4b87      	ldr	r3, [pc, #540]	@ (800a268 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a04c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a04e:	e010      	b.n	800a072 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800a050:	4b83      	ldr	r3, [pc, #524]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a058:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a05c:	d106      	bne.n	800a06c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800a05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a060:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a064:	d102      	bne.n	800a06c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800a066:	4b81      	ldr	r3, [pc, #516]	@ (800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a068:	637b      	str	r3, [r7, #52]	@ 0x34
 800a06a:	e002      	b.n	800a072 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800a06c:	2300      	movs	r3, #0
 800a06e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a070:	e1ed      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a072:	e1ec      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800a074:	4b7a      	ldr	r3, [pc, #488]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a07a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a07e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800a080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a082:	2b00      	cmp	r3, #0
 800a084:	d103      	bne.n	800a08e <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a086:	f7fb fab3 	bl	80055f0 <HAL_RCC_GetPCLK3Freq>
 800a08a:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800a08c:	e1df      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800a08e:	4b74      	ldr	r3, [pc, #464]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a096:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a09a:	d10b      	bne.n	800a0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800a09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0a2:	d107      	bne.n	800a0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0a4:	f107 0314 	add.w	r3, r7, #20
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f7fd fbad 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0b2:	e045      	b.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800a0b4:	4b6a      	ldr	r3, [pc, #424]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0c0:	d10b      	bne.n	800a0da <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800a0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0c8:	d107      	bne.n	800a0da <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0ca:	f107 0308 	add.w	r3, r7, #8
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f7fd fd06 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0d8:	e032      	b.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800a0da:	4b61      	ldr	r3, [pc, #388]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f003 0302 	and.w	r3, r3, #2
 800a0e2:	2b02      	cmp	r3, #2
 800a0e4:	d10d      	bne.n	800a102 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800a0e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a0ec:	d109      	bne.n	800a102 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a0ee:	4b5c      	ldr	r3, [pc, #368]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	08db      	lsrs	r3, r3, #3
 800a0f4:	f003 0303 	and.w	r3, r3, #3
 800a0f8:	4a5a      	ldr	r2, [pc, #360]	@ (800a264 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a0fa:	fa22 f303 	lsr.w	r3, r2, r3
 800a0fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800a100:	e01e      	b.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800a102:	4b57      	ldr	r3, [pc, #348]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a10a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a10e:	d106      	bne.n	800a11e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800a110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a112:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a116:	d102      	bne.n	800a11e <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800a118:	4b53      	ldr	r3, [pc, #332]	@ (800a268 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a11a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a11c:	e010      	b.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800a11e:	4b50      	ldr	r3, [pc, #320]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a126:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a12a:	d106      	bne.n	800a13a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800a12c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a12e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a132:	d102      	bne.n	800a13a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800a134:	4b4d      	ldr	r3, [pc, #308]	@ (800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a136:	637b      	str	r3, [r7, #52]	@ 0x34
 800a138:	e002      	b.n	800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800a13a:	2300      	movs	r3, #0
 800a13c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a13e:	e186      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a140:	e185      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a142:	4b47      	ldr	r3, [pc, #284]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a148:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800a14c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800a14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a150:	2b00      	cmp	r3, #0
 800a152:	d103      	bne.n	800a15c <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800a154:	f7fb fa36 	bl	80055c4 <HAL_RCC_GetPCLK2Freq>
 800a158:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800a15a:	e178      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800a15c:	4b40      	ldr	r3, [pc, #256]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a164:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a168:	d10b      	bne.n	800a182 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800a16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a170:	d107      	bne.n	800a182 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a172:	f107 0314 	add.w	r3, r7, #20
 800a176:	4618      	mov	r0, r3
 800a178:	f7fd fb46 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a17c:	69bb      	ldr	r3, [r7, #24]
 800a17e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a180:	e045      	b.n	800a20e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800a182:	4b37      	ldr	r3, [pc, #220]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a18a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a18e:	d10b      	bne.n	800a1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800a190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a192:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a196:	d107      	bne.n	800a1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a198:	f107 0308 	add.w	r3, r7, #8
 800a19c:	4618      	mov	r0, r3
 800a19e:	f7fd fc9f 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1a6:	e032      	b.n	800a20e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800a1a8:	4b2d      	ldr	r3, [pc, #180]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f003 0302 	and.w	r3, r3, #2
 800a1b0:	2b02      	cmp	r3, #2
 800a1b2:	d10d      	bne.n	800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800a1b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800a1ba:	d109      	bne.n	800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a1bc:	4b28      	ldr	r3, [pc, #160]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	08db      	lsrs	r3, r3, #3
 800a1c2:	f003 0303 	and.w	r3, r3, #3
 800a1c6:	4a27      	ldr	r2, [pc, #156]	@ (800a264 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a1c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a1cc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1ce:	e01e      	b.n	800a20e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800a1d0:	4b23      	ldr	r3, [pc, #140]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a1d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1dc:	d106      	bne.n	800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800a1de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a1e4:	d102      	bne.n	800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800a1e6:	4b20      	ldr	r3, [pc, #128]	@ (800a268 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a1e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1ea:	e010      	b.n	800a20e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800a1ec:	4b1c      	ldr	r3, [pc, #112]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a1f8:	d106      	bne.n	800a208 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800a1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1fc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800a200:	d102      	bne.n	800a208 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800a202:	4b1a      	ldr	r3, [pc, #104]	@ (800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a204:	637b      	str	r3, [r7, #52]	@ 0x34
 800a206:	e002      	b.n	800a20e <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800a208:	2300      	movs	r3, #0
 800a20a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a20c:	e11f      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a20e:	e11e      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800a210:	4b13      	ldr	r3, [pc, #76]	@ (800a260 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a212:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a216:	f003 0303 	and.w	r3, r3, #3
 800a21a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a21e:	2b03      	cmp	r3, #3
 800a220:	d85f      	bhi.n	800a2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800a222:	a201      	add	r2, pc, #4	@ (adr r2, 800a228 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800a224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a228:	0800a239 	.word	0x0800a239
 800a22c:	0800a241 	.word	0x0800a241
 800a230:	0800a251 	.word	0x0800a251
 800a234:	0800a271 	.word	0x0800a271

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800a238:	f7fb f992 	bl	8005560 <HAL_RCC_GetHCLKFreq>
 800a23c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a23e:	e053      	b.n	800a2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a240:	f107 0320 	add.w	r3, r7, #32
 800a244:	4618      	mov	r0, r3
 800a246:	f7fd f973 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a24c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a24e:	e04b      	b.n	800a2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a250:	f107 0314 	add.w	r3, r7, #20
 800a254:	4618      	mov	r0, r3
 800a256:	f7fd fad7 	bl	8007808 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800a25a:	69fb      	ldr	r3, [r7, #28]
 800a25c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a25e:	e043      	b.n	800a2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800a260:	44020c00 	.word	0x44020c00
 800a264:	03d09000 	.word	0x03d09000
 800a268:	003d0900 	.word	0x003d0900
 800a26c:	007a1200 	.word	0x007a1200
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a270:	4b79      	ldr	r3, [pc, #484]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a272:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a276:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a27a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a27c:	4b76      	ldr	r3, [pc, #472]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f003 0302 	and.w	r3, r3, #2
 800a284:	2b02      	cmp	r3, #2
 800a286:	d10c      	bne.n	800a2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800a288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d109      	bne.n	800a2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a28e:	4b72      	ldr	r3, [pc, #456]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	08db      	lsrs	r3, r3, #3
 800a294:	f003 0303 	and.w	r3, r3, #3
 800a298:	4a70      	ldr	r2, [pc, #448]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800a29a:	fa22 f303 	lsr.w	r3, r2, r3
 800a29e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2a0:	e01e      	b.n	800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a2a2:	4b6d      	ldr	r3, [pc, #436]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2ae:	d106      	bne.n	800a2be <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800a2b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2b6:	d102      	bne.n	800a2be <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a2b8:	4b69      	ldr	r3, [pc, #420]	@ (800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800a2ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2bc:	e010      	b.n	800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a2be:	4b66      	ldr	r3, [pc, #408]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2ca:	d106      	bne.n	800a2da <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800a2cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2d2:	d102      	bne.n	800a2da <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a2d4:	4b63      	ldr	r3, [pc, #396]	@ (800a464 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800a2d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2d8:	e002      	b.n	800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a2de:	e003      	b.n	800a2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800a2e0:	e002      	b.n	800a2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a2e6:	bf00      	nop
          }
        }
        break;
 800a2e8:	e0b1      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800a2ea:	4b5b      	ldr	r3, [pc, #364]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a2f0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a2f4:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800a2f6:	4b58      	ldr	r3, [pc, #352]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a2f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a2fc:	f003 0302 	and.w	r3, r3, #2
 800a300:	2b02      	cmp	r3, #2
 800a302:	d106      	bne.n	800a312 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800a304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a306:	2b00      	cmp	r3, #0
 800a308:	d103      	bne.n	800a312 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800a30a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a30e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a310:	e01f      	b.n	800a352 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800a312:	4b51      	ldr	r3, [pc, #324]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a314:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a318:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a31c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a320:	d106      	bne.n	800a330 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800a322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a324:	2b40      	cmp	r3, #64	@ 0x40
 800a326:	d103      	bne.n	800a330 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800a328:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a32c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a32e:	e010      	b.n	800a352 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800a330:	4b49      	ldr	r3, [pc, #292]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a338:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a33c:	d106      	bne.n	800a34c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800a33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a340:	2b80      	cmp	r3, #128	@ 0x80
 800a342:	d103      	bne.n	800a34c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800a344:	f248 0312 	movw	r3, #32786	@ 0x8012
 800a348:	637b      	str	r3, [r7, #52]	@ 0x34
 800a34a:	e002      	b.n	800a352 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800a34c:	2300      	movs	r3, #0
 800a34e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800a350:	e07d      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a352:	e07c      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800a354:	4b40      	ldr	r3, [pc, #256]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a356:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a35a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a35e:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800a360:	4b3d      	ldr	r3, [pc, #244]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a368:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a36c:	d105      	bne.n	800a37a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800a36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a370:	2b00      	cmp	r3, #0
 800a372:	d102      	bne.n	800a37a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800a374:	4b3c      	ldr	r3, [pc, #240]	@ (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800a376:	637b      	str	r3, [r7, #52]	@ 0x34
 800a378:	e031      	b.n	800a3de <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800a37a:	4b37      	ldr	r3, [pc, #220]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a382:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a386:	d10a      	bne.n	800a39e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800a388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38a:	2b10      	cmp	r3, #16
 800a38c:	d107      	bne.n	800a39e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a38e:	f107 0320 	add.w	r3, r7, #32
 800a392:	4618      	mov	r0, r3
 800a394:	f7fd f8cc 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a39a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a39c:	e01f      	b.n	800a3de <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800a39e:	4b2e      	ldr	r3, [pc, #184]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a3a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a3a4:	f003 0302 	and.w	r3, r3, #2
 800a3a8:	2b02      	cmp	r3, #2
 800a3aa:	d106      	bne.n	800a3ba <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800a3ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ae:	2b20      	cmp	r3, #32
 800a3b0:	d103      	bne.n	800a3ba <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800a3b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3b8:	e011      	b.n	800a3de <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800a3ba:	4b27      	ldr	r3, [pc, #156]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a3bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a3c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a3c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3c8:	d106      	bne.n	800a3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800a3ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3cc:	2b30      	cmp	r3, #48	@ 0x30
 800a3ce:	d103      	bne.n	800a3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800a3d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a3d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3d6:	e002      	b.n	800a3de <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800a3d8:	2300      	movs	r3, #0
 800a3da:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800a3dc:	e037      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a3de:	e036      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800a3e0:	4b1d      	ldr	r3, [pc, #116]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a3e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a3e6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a3ea:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800a3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ee:	2b10      	cmp	r3, #16
 800a3f0:	d107      	bne.n	800a402 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a3f2:	f107 0320 	add.w	r3, r7, #32
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f7fd f89a 	bl	8007530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a3fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3fe:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800a400:	e025      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800a402:	4b15      	ldr	r3, [pc, #84]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a40a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a40e:	d10a      	bne.n	800a426 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800a410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a412:	2b20      	cmp	r3, #32
 800a414:	d107      	bne.n	800a426 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a416:	f107 0308 	add.w	r3, r7, #8
 800a41a:	4618      	mov	r0, r3
 800a41c:	f7fd fb60 	bl	8007ae0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	637b      	str	r3, [r7, #52]	@ 0x34
 800a424:	e00f      	b.n	800a446 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800a426:	4b0c      	ldr	r3, [pc, #48]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a42e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a432:	d105      	bne.n	800a440 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800a434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a436:	2b30      	cmp	r3, #48	@ 0x30
 800a438:	d102      	bne.n	800a440 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800a43a:	4b0b      	ldr	r3, [pc, #44]	@ (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800a43c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a43e:	e002      	b.n	800a446 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800a440:	2300      	movs	r3, #0
 800a442:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800a444:	e003      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a446:	e002      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800a448:	2300      	movs	r3, #0
 800a44a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a44c:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800a44e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a450:	4618      	mov	r0, r3
 800a452:	373c      	adds	r7, #60	@ 0x3c
 800a454:	46bd      	mov	sp, r7
 800a456:	bd90      	pop	{r4, r7, pc}
 800a458:	44020c00 	.word	0x44020c00
 800a45c:	03d09000 	.word	0x03d09000
 800a460:	003d0900 	.word	0x003d0900
 800a464:	007a1200 	.word	0x007a1200
 800a468:	02dc6c00 	.word	0x02dc6c00

0800a46c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800a474:	4b48      	ldr	r3, [pc, #288]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4a47      	ldr	r2, [pc, #284]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a47a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a47e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a480:	f7f8 ff5e 	bl	8003340 <HAL_GetTick>
 800a484:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a486:	e008      	b.n	800a49a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a488:	f7f8 ff5a 	bl	8003340 <HAL_GetTick>
 800a48c:	4602      	mov	r2, r0
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	1ad3      	subs	r3, r2, r3
 800a492:	2b02      	cmp	r3, #2
 800a494:	d901      	bls.n	800a49a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800a496:	2303      	movs	r3, #3
 800a498:	e07a      	b.n	800a590 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a49a:	4b3f      	ldr	r3, [pc, #252]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d1f0      	bne.n	800a488 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800a4a6:	4b3c      	ldr	r3, [pc, #240]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a4a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4aa:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a4ae:	f023 0303 	bic.w	r3, r3, #3
 800a4b2:	687a      	ldr	r2, [r7, #4]
 800a4b4:	6811      	ldr	r1, [r2, #0]
 800a4b6:	687a      	ldr	r2, [r7, #4]
 800a4b8:	6852      	ldr	r2, [r2, #4]
 800a4ba:	0212      	lsls	r2, r2, #8
 800a4bc:	430a      	orrs	r2, r1
 800a4be:	4936      	ldr	r1, [pc, #216]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a4c0:	4313      	orrs	r3, r2
 800a4c2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	68db      	ldr	r3, [r3, #12]
 800a4d2:	3b01      	subs	r3, #1
 800a4d4:	025b      	lsls	r3, r3, #9
 800a4d6:	b29b      	uxth	r3, r3
 800a4d8:	431a      	orrs	r2, r3
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	691b      	ldr	r3, [r3, #16]
 800a4de:	3b01      	subs	r3, #1
 800a4e0:	041b      	lsls	r3, r3, #16
 800a4e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a4e6:	431a      	orrs	r2, r3
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	695b      	ldr	r3, [r3, #20]
 800a4ec:	3b01      	subs	r3, #1
 800a4ee:	061b      	lsls	r3, r3, #24
 800a4f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a4f4:	4928      	ldr	r1, [pc, #160]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800a4fa:	4b27      	ldr	r3, [pc, #156]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a4fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4fe:	f023 020c 	bic.w	r2, r3, #12
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	699b      	ldr	r3, [r3, #24]
 800a506:	4924      	ldr	r1, [pc, #144]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a508:	4313      	orrs	r3, r2
 800a50a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800a50c:	4b22      	ldr	r3, [pc, #136]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a50e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a510:	f023 0220 	bic.w	r2, r3, #32
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	69db      	ldr	r3, [r3, #28]
 800a518:	491f      	ldr	r1, [pc, #124]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a51a:	4313      	orrs	r3, r2
 800a51c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800a51e:	4b1e      	ldr	r3, [pc, #120]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a526:	491c      	ldr	r1, [pc, #112]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a528:	4313      	orrs	r3, r2
 800a52a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800a52c:	4b1a      	ldr	r3, [pc, #104]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a52e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a530:	4a19      	ldr	r2, [pc, #100]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a532:	f023 0310 	bic.w	r3, r3, #16
 800a536:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800a538:	4b17      	ldr	r3, [pc, #92]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a53a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a53c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a540:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a544:	687a      	ldr	r2, [r7, #4]
 800a546:	6a12      	ldr	r2, [r2, #32]
 800a548:	00d2      	lsls	r2, r2, #3
 800a54a:	4913      	ldr	r1, [pc, #76]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a54c:	4313      	orrs	r3, r2
 800a54e:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800a550:	4b11      	ldr	r3, [pc, #68]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a554:	4a10      	ldr	r2, [pc, #64]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a556:	f043 0310 	orr.w	r3, r3, #16
 800a55a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800a55c:	4b0e      	ldr	r3, [pc, #56]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	4a0d      	ldr	r2, [pc, #52]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a562:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a566:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a568:	f7f8 feea 	bl	8003340 <HAL_GetTick>
 800a56c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a56e:	e008      	b.n	800a582 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a570:	f7f8 fee6 	bl	8003340 <HAL_GetTick>
 800a574:	4602      	mov	r2, r0
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	1ad3      	subs	r3, r2, r3
 800a57a:	2b02      	cmp	r3, #2
 800a57c:	d901      	bls.n	800a582 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800a57e:	2303      	movs	r3, #3
 800a580:	e006      	b.n	800a590 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a582:	4b05      	ldr	r3, [pc, #20]	@ (800a598 <RCCEx_PLL2_Config+0x12c>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d0f0      	beq.n	800a570 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800a58e:	2300      	movs	r3, #0

}
 800a590:	4618      	mov	r0, r3
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}
 800a598:	44020c00 	.word	0x44020c00

0800a59c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800a5a4:	4b48      	ldr	r3, [pc, #288]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	4a47      	ldr	r2, [pc, #284]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a5aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a5ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a5b0:	f7f8 fec6 	bl	8003340 <HAL_GetTick>
 800a5b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a5b6:	e008      	b.n	800a5ca <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a5b8:	f7f8 fec2 	bl	8003340 <HAL_GetTick>
 800a5bc:	4602      	mov	r2, r0
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	1ad3      	subs	r3, r2, r3
 800a5c2:	2b02      	cmp	r3, #2
 800a5c4:	d901      	bls.n	800a5ca <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800a5c6:	2303      	movs	r3, #3
 800a5c8:	e07a      	b.n	800a6c0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a5ca:	4b3f      	ldr	r3, [pc, #252]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d1f0      	bne.n	800a5b8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800a5d6:	4b3c      	ldr	r3, [pc, #240]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a5d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5da:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a5de:	f023 0303 	bic.w	r3, r3, #3
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	6811      	ldr	r1, [r2, #0]
 800a5e6:	687a      	ldr	r2, [r7, #4]
 800a5e8:	6852      	ldr	r2, [r2, #4]
 800a5ea:	0212      	lsls	r2, r2, #8
 800a5ec:	430a      	orrs	r2, r1
 800a5ee:	4936      	ldr	r1, [pc, #216]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a5f0:	4313      	orrs	r3, r2
 800a5f2:	630b      	str	r3, [r1, #48]	@ 0x30
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	68db      	ldr	r3, [r3, #12]
 800a602:	3b01      	subs	r3, #1
 800a604:	025b      	lsls	r3, r3, #9
 800a606:	b29b      	uxth	r3, r3
 800a608:	431a      	orrs	r2, r3
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	691b      	ldr	r3, [r3, #16]
 800a60e:	3b01      	subs	r3, #1
 800a610:	041b      	lsls	r3, r3, #16
 800a612:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a616:	431a      	orrs	r2, r3
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	695b      	ldr	r3, [r3, #20]
 800a61c:	3b01      	subs	r3, #1
 800a61e:	061b      	lsls	r3, r3, #24
 800a620:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a624:	4928      	ldr	r1, [pc, #160]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a626:	4313      	orrs	r3, r2
 800a628:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a62a:	4b27      	ldr	r3, [pc, #156]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a62c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a62e:	f023 020c 	bic.w	r2, r3, #12
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	699b      	ldr	r3, [r3, #24]
 800a636:	4924      	ldr	r1, [pc, #144]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a638:	4313      	orrs	r3, r2
 800a63a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800a63c:	4b22      	ldr	r3, [pc, #136]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a63e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a640:	f023 0220 	bic.w	r2, r3, #32
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	69db      	ldr	r3, [r3, #28]
 800a648:	491f      	ldr	r1, [pc, #124]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a64a:	4313      	orrs	r3, r2
 800a64c:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800a64e:	4b1e      	ldr	r3, [pc, #120]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a650:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a656:	491c      	ldr	r1, [pc, #112]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a658:	4313      	orrs	r3, r2
 800a65a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800a65c:	4b1a      	ldr	r3, [pc, #104]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a65e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a660:	4a19      	ldr	r2, [pc, #100]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a662:	f023 0310 	bic.w	r3, r3, #16
 800a666:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800a668:	4b17      	ldr	r3, [pc, #92]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a66a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a66c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a670:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	6a12      	ldr	r2, [r2, #32]
 800a678:	00d2      	lsls	r2, r2, #3
 800a67a:	4913      	ldr	r1, [pc, #76]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a67c:	4313      	orrs	r3, r2
 800a67e:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800a680:	4b11      	ldr	r3, [pc, #68]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a684:	4a10      	ldr	r2, [pc, #64]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a686:	f043 0310 	orr.w	r3, r3, #16
 800a68a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800a68c:	4b0e      	ldr	r3, [pc, #56]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	4a0d      	ldr	r2, [pc, #52]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a696:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a698:	f7f8 fe52 	bl	8003340 <HAL_GetTick>
 800a69c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a69e:	e008      	b.n	800a6b2 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a6a0:	f7f8 fe4e 	bl	8003340 <HAL_GetTick>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	1ad3      	subs	r3, r2, r3
 800a6aa:	2b02      	cmp	r3, #2
 800a6ac:	d901      	bls.n	800a6b2 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	e006      	b.n	800a6c0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a6b2:	4b05      	ldr	r3, [pc, #20]	@ (800a6c8 <RCCEx_PLL3_Config+0x12c>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d0f0      	beq.n	800a6a0 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800a6be:	2300      	movs	r3, #0
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3710      	adds	r7, #16
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	44020c00 	.word	0x44020c00

0800a6cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d101      	bne.n	800a6de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a6da:	2301      	movs	r3, #1
 800a6dc:	e049      	b.n	800a772 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d106      	bne.n	800a6f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f7f8 fad8 	bl	8002ca8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2202      	movs	r2, #2
 800a6fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681a      	ldr	r2, [r3, #0]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	3304      	adds	r3, #4
 800a708:	4619      	mov	r1, r3
 800a70a:	4610      	mov	r0, r2
 800a70c:	f000 f94a 	bl	800a9a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2201      	movs	r2, #1
 800a714:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2201      	movs	r2, #1
 800a71c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2201      	movs	r2, #1
 800a724:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2201      	movs	r2, #1
 800a72c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2201      	movs	r2, #1
 800a734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2201      	movs	r2, #1
 800a73c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2201      	movs	r2, #1
 800a744:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2201      	movs	r2, #1
 800a74c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2201      	movs	r2, #1
 800a754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2201      	movs	r2, #1
 800a75c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2201      	movs	r2, #1
 800a764:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2201      	movs	r2, #1
 800a76c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a770:	2300      	movs	r3, #0
}
 800a772:	4618      	mov	r0, r3
 800a774:	3708      	adds	r7, #8
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}
	...

0800a77c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b086      	sub	sp, #24
 800a780:	af00      	add	r7, sp, #0
 800a782:	60f8      	str	r0, [r7, #12]
 800a784:	60b9      	str	r1, [r7, #8]
 800a786:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a788:	2300      	movs	r3, #0
 800a78a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a792:	2b01      	cmp	r3, #1
 800a794:	d101      	bne.n	800a79a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a796:	2302      	movs	r3, #2
 800a798:	e0ff      	b.n	800a99a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2201      	movs	r2, #1
 800a79e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2b14      	cmp	r3, #20
 800a7a6:	f200 80f0 	bhi.w	800a98a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a7aa:	a201      	add	r2, pc, #4	@ (adr r2, 800a7b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a7ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7b0:	0800a805 	.word	0x0800a805
 800a7b4:	0800a98b 	.word	0x0800a98b
 800a7b8:	0800a98b 	.word	0x0800a98b
 800a7bc:	0800a98b 	.word	0x0800a98b
 800a7c0:	0800a845 	.word	0x0800a845
 800a7c4:	0800a98b 	.word	0x0800a98b
 800a7c8:	0800a98b 	.word	0x0800a98b
 800a7cc:	0800a98b 	.word	0x0800a98b
 800a7d0:	0800a887 	.word	0x0800a887
 800a7d4:	0800a98b 	.word	0x0800a98b
 800a7d8:	0800a98b 	.word	0x0800a98b
 800a7dc:	0800a98b 	.word	0x0800a98b
 800a7e0:	0800a8c7 	.word	0x0800a8c7
 800a7e4:	0800a98b 	.word	0x0800a98b
 800a7e8:	0800a98b 	.word	0x0800a98b
 800a7ec:	0800a98b 	.word	0x0800a98b
 800a7f0:	0800a909 	.word	0x0800a909
 800a7f4:	0800a98b 	.word	0x0800a98b
 800a7f8:	0800a98b 	.word	0x0800a98b
 800a7fc:	0800a98b 	.word	0x0800a98b
 800a800:	0800a949 	.word	0x0800a949
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	68b9      	ldr	r1, [r7, #8]
 800a80a:	4618      	mov	r0, r3
 800a80c:	f000 f9f4 	bl	800abf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	699a      	ldr	r2, [r3, #24]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f042 0208 	orr.w	r2, r2, #8
 800a81e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	699a      	ldr	r2, [r3, #24]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f022 0204 	bic.w	r2, r2, #4
 800a82e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	6999      	ldr	r1, [r3, #24]
 800a836:	68bb      	ldr	r3, [r7, #8]
 800a838:	691a      	ldr	r2, [r3, #16]
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	430a      	orrs	r2, r1
 800a840:	619a      	str	r2, [r3, #24]
      break;
 800a842:	e0a5      	b.n	800a990 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	68b9      	ldr	r1, [r7, #8]
 800a84a:	4618      	mov	r0, r3
 800a84c:	f000 fa96 	bl	800ad7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	699a      	ldr	r2, [r3, #24]
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a85e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	699a      	ldr	r2, [r3, #24]
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a86e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	6999      	ldr	r1, [r3, #24]
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	691b      	ldr	r3, [r3, #16]
 800a87a:	021a      	lsls	r2, r3, #8
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	430a      	orrs	r2, r1
 800a882:	619a      	str	r2, [r3, #24]
      break;
 800a884:	e084      	b.n	800a990 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	68b9      	ldr	r1, [r7, #8]
 800a88c:	4618      	mov	r0, r3
 800a88e:	f000 fb25 	bl	800aedc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	69da      	ldr	r2, [r3, #28]
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f042 0208 	orr.w	r2, r2, #8
 800a8a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	69da      	ldr	r2, [r3, #28]
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f022 0204 	bic.w	r2, r2, #4
 800a8b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	69d9      	ldr	r1, [r3, #28]
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	691a      	ldr	r2, [r3, #16]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	430a      	orrs	r2, r1
 800a8c2:	61da      	str	r2, [r3, #28]
      break;
 800a8c4:	e064      	b.n	800a990 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	68b9      	ldr	r1, [r7, #8]
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f000 fbb3 	bl	800b038 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	69da      	ldr	r2, [r3, #28]
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a8e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	69da      	ldr	r2, [r3, #28]
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a8f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	69d9      	ldr	r1, [r3, #28]
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	691b      	ldr	r3, [r3, #16]
 800a8fc:	021a      	lsls	r2, r3, #8
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	430a      	orrs	r2, r1
 800a904:	61da      	str	r2, [r3, #28]
      break;
 800a906:	e043      	b.n	800a990 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	68b9      	ldr	r1, [r7, #8]
 800a90e:	4618      	mov	r0, r3
 800a910:	f000 fc42 	bl	800b198 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f042 0208 	orr.w	r2, r2, #8
 800a922:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f022 0204 	bic.w	r2, r2, #4
 800a932:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	691a      	ldr	r2, [r3, #16]
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	430a      	orrs	r2, r1
 800a944:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a946:	e023      	b.n	800a990 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	68b9      	ldr	r1, [r7, #8]
 800a94e:	4618      	mov	r0, r3
 800a950:	f000 fca4 	bl	800b29c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a962:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a972:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	691b      	ldr	r3, [r3, #16]
 800a97e:	021a      	lsls	r2, r3, #8
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	430a      	orrs	r2, r1
 800a986:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a988:	e002      	b.n	800a990 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a98a:	2301      	movs	r3, #1
 800a98c:	75fb      	strb	r3, [r7, #23]
      break;
 800a98e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	2200      	movs	r2, #0
 800a994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a998:	7dfb      	ldrb	r3, [r7, #23]
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3718      	adds	r7, #24
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}
 800a9a2:	bf00      	nop

0800a9a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b085      	sub	sp, #20
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	4a7a      	ldr	r2, [pc, #488]	@ (800aba0 <TIM_Base_SetConfig+0x1fc>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d02b      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	4a79      	ldr	r2, [pc, #484]	@ (800aba4 <TIM_Base_SetConfig+0x200>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d027      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9ca:	d023      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a9d2:	d01f      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	4a74      	ldr	r2, [pc, #464]	@ (800aba8 <TIM_Base_SetConfig+0x204>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d01b      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	4a73      	ldr	r2, [pc, #460]	@ (800abac <TIM_Base_SetConfig+0x208>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d017      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	4a72      	ldr	r2, [pc, #456]	@ (800abb0 <TIM_Base_SetConfig+0x20c>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d013      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	4a71      	ldr	r2, [pc, #452]	@ (800abb4 <TIM_Base_SetConfig+0x210>)
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d00f      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	4a70      	ldr	r2, [pc, #448]	@ (800abb8 <TIM_Base_SetConfig+0x214>)
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d00b      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	4a6f      	ldr	r2, [pc, #444]	@ (800abbc <TIM_Base_SetConfig+0x218>)
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d007      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	4a6e      	ldr	r2, [pc, #440]	@ (800abc0 <TIM_Base_SetConfig+0x21c>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d003      	beq.n	800aa14 <TIM_Base_SetConfig+0x70>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	4a6d      	ldr	r2, [pc, #436]	@ (800abc4 <TIM_Base_SetConfig+0x220>)
 800aa10:	4293      	cmp	r3, r2
 800aa12:	d108      	bne.n	800aa26 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	685b      	ldr	r3, [r3, #4]
 800aa20:	68fa      	ldr	r2, [r7, #12]
 800aa22:	4313      	orrs	r3, r2
 800aa24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	4a5d      	ldr	r2, [pc, #372]	@ (800aba0 <TIM_Base_SetConfig+0x1fc>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d05b      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	4a5c      	ldr	r2, [pc, #368]	@ (800aba4 <TIM_Base_SetConfig+0x200>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d057      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa3c:	d053      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aa44:	d04f      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	4a57      	ldr	r2, [pc, #348]	@ (800aba8 <TIM_Base_SetConfig+0x204>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d04b      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	4a56      	ldr	r2, [pc, #344]	@ (800abac <TIM_Base_SetConfig+0x208>)
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d047      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	4a55      	ldr	r2, [pc, #340]	@ (800abb0 <TIM_Base_SetConfig+0x20c>)
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d043      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	4a54      	ldr	r2, [pc, #336]	@ (800abb4 <TIM_Base_SetConfig+0x210>)
 800aa62:	4293      	cmp	r3, r2
 800aa64:	d03f      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	4a53      	ldr	r2, [pc, #332]	@ (800abb8 <TIM_Base_SetConfig+0x214>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d03b      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	4a52      	ldr	r2, [pc, #328]	@ (800abbc <TIM_Base_SetConfig+0x218>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d037      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	4a51      	ldr	r2, [pc, #324]	@ (800abc0 <TIM_Base_SetConfig+0x21c>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d033      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	4a50      	ldr	r2, [pc, #320]	@ (800abc4 <TIM_Base_SetConfig+0x220>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d02f      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	4a4f      	ldr	r2, [pc, #316]	@ (800abc8 <TIM_Base_SetConfig+0x224>)
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d02b      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	4a4e      	ldr	r2, [pc, #312]	@ (800abcc <TIM_Base_SetConfig+0x228>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d027      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	4a4d      	ldr	r2, [pc, #308]	@ (800abd0 <TIM_Base_SetConfig+0x22c>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d023      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	4a4c      	ldr	r2, [pc, #304]	@ (800abd4 <TIM_Base_SetConfig+0x230>)
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	d01f      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	4a4b      	ldr	r2, [pc, #300]	@ (800abd8 <TIM_Base_SetConfig+0x234>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d01b      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	4a4a      	ldr	r2, [pc, #296]	@ (800abdc <TIM_Base_SetConfig+0x238>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d017      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	4a49      	ldr	r2, [pc, #292]	@ (800abe0 <TIM_Base_SetConfig+0x23c>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d013      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	4a48      	ldr	r2, [pc, #288]	@ (800abe4 <TIM_Base_SetConfig+0x240>)
 800aac2:	4293      	cmp	r3, r2
 800aac4:	d00f      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	4a47      	ldr	r2, [pc, #284]	@ (800abe8 <TIM_Base_SetConfig+0x244>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d00b      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	4a46      	ldr	r2, [pc, #280]	@ (800abec <TIM_Base_SetConfig+0x248>)
 800aad2:	4293      	cmp	r3, r2
 800aad4:	d007      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	4a45      	ldr	r2, [pc, #276]	@ (800abf0 <TIM_Base_SetConfig+0x24c>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d003      	beq.n	800aae6 <TIM_Base_SetConfig+0x142>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	4a44      	ldr	r2, [pc, #272]	@ (800abf4 <TIM_Base_SetConfig+0x250>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d108      	bne.n	800aaf8 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aaec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	68db      	ldr	r3, [r3, #12]
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	4313      	orrs	r3, r2
 800aaf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	695b      	ldr	r3, [r3, #20]
 800ab02:	4313      	orrs	r3, r2
 800ab04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	68fa      	ldr	r2, [r7, #12]
 800ab0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	689a      	ldr	r2, [r3, #8]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	681a      	ldr	r2, [r3, #0]
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	4a20      	ldr	r2, [pc, #128]	@ (800aba0 <TIM_Base_SetConfig+0x1fc>)
 800ab20:	4293      	cmp	r3, r2
 800ab22:	d023      	beq.n	800ab6c <TIM_Base_SetConfig+0x1c8>
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	4a1f      	ldr	r2, [pc, #124]	@ (800aba4 <TIM_Base_SetConfig+0x200>)
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d01f      	beq.n	800ab6c <TIM_Base_SetConfig+0x1c8>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	4a24      	ldr	r2, [pc, #144]	@ (800abc0 <TIM_Base_SetConfig+0x21c>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d01b      	beq.n	800ab6c <TIM_Base_SetConfig+0x1c8>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	4a23      	ldr	r2, [pc, #140]	@ (800abc4 <TIM_Base_SetConfig+0x220>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d017      	beq.n	800ab6c <TIM_Base_SetConfig+0x1c8>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	4a28      	ldr	r2, [pc, #160]	@ (800abe0 <TIM_Base_SetConfig+0x23c>)
 800ab40:	4293      	cmp	r3, r2
 800ab42:	d013      	beq.n	800ab6c <TIM_Base_SetConfig+0x1c8>
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	4a27      	ldr	r2, [pc, #156]	@ (800abe4 <TIM_Base_SetConfig+0x240>)
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d00f      	beq.n	800ab6c <TIM_Base_SetConfig+0x1c8>
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	4a26      	ldr	r2, [pc, #152]	@ (800abe8 <TIM_Base_SetConfig+0x244>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d00b      	beq.n	800ab6c <TIM_Base_SetConfig+0x1c8>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	4a25      	ldr	r2, [pc, #148]	@ (800abec <TIM_Base_SetConfig+0x248>)
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d007      	beq.n	800ab6c <TIM_Base_SetConfig+0x1c8>
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	4a24      	ldr	r2, [pc, #144]	@ (800abf0 <TIM_Base_SetConfig+0x24c>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d003      	beq.n	800ab6c <TIM_Base_SetConfig+0x1c8>
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a23      	ldr	r2, [pc, #140]	@ (800abf4 <TIM_Base_SetConfig+0x250>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d103      	bne.n	800ab74 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	691a      	ldr	r2, [r3, #16]
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2201      	movs	r2, #1
 800ab78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	691b      	ldr	r3, [r3, #16]
 800ab7e:	f003 0301 	and.w	r3, r3, #1
 800ab82:	2b01      	cmp	r3, #1
 800ab84:	d105      	bne.n	800ab92 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	691b      	ldr	r3, [r3, #16]
 800ab8a:	f023 0201 	bic.w	r2, r3, #1
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	611a      	str	r2, [r3, #16]
  }
}
 800ab92:	bf00      	nop
 800ab94:	3714      	adds	r7, #20
 800ab96:	46bd      	mov	sp, r7
 800ab98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9c:	4770      	bx	lr
 800ab9e:	bf00      	nop
 800aba0:	40012c00 	.word	0x40012c00
 800aba4:	50012c00 	.word	0x50012c00
 800aba8:	40000400 	.word	0x40000400
 800abac:	50000400 	.word	0x50000400
 800abb0:	40000800 	.word	0x40000800
 800abb4:	50000800 	.word	0x50000800
 800abb8:	40000c00 	.word	0x40000c00
 800abbc:	50000c00 	.word	0x50000c00
 800abc0:	40013400 	.word	0x40013400
 800abc4:	50013400 	.word	0x50013400
 800abc8:	40001800 	.word	0x40001800
 800abcc:	50001800 	.word	0x50001800
 800abd0:	40001c00 	.word	0x40001c00
 800abd4:	50001c00 	.word	0x50001c00
 800abd8:	40002000 	.word	0x40002000
 800abdc:	50002000 	.word	0x50002000
 800abe0:	40014000 	.word	0x40014000
 800abe4:	50014000 	.word	0x50014000
 800abe8:	40014400 	.word	0x40014400
 800abec:	50014400 	.word	0x50014400
 800abf0:	40014800 	.word	0x40014800
 800abf4:	50014800 	.word	0x50014800

0800abf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b087      	sub	sp, #28
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6a1b      	ldr	r3, [r3, #32]
 800ac06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6a1b      	ldr	r3, [r3, #32]
 800ac0c:	f023 0201 	bic.w	r2, r3, #1
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	699b      	ldr	r3, [r3, #24]
 800ac1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ac26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	f023 0303 	bic.w	r3, r3, #3
 800ac32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	68fa      	ldr	r2, [r7, #12]
 800ac3a:	4313      	orrs	r3, r2
 800ac3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	f023 0302 	bic.w	r3, r3, #2
 800ac44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ac46:	683b      	ldr	r3, [r7, #0]
 800ac48:	689b      	ldr	r3, [r3, #8]
 800ac4a:	697a      	ldr	r2, [r7, #20]
 800ac4c:	4313      	orrs	r3, r2
 800ac4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	4a40      	ldr	r2, [pc, #256]	@ (800ad54 <TIM_OC1_SetConfig+0x15c>)
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d023      	beq.n	800aca0 <TIM_OC1_SetConfig+0xa8>
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	4a3f      	ldr	r2, [pc, #252]	@ (800ad58 <TIM_OC1_SetConfig+0x160>)
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d01f      	beq.n	800aca0 <TIM_OC1_SetConfig+0xa8>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	4a3e      	ldr	r2, [pc, #248]	@ (800ad5c <TIM_OC1_SetConfig+0x164>)
 800ac64:	4293      	cmp	r3, r2
 800ac66:	d01b      	beq.n	800aca0 <TIM_OC1_SetConfig+0xa8>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	4a3d      	ldr	r2, [pc, #244]	@ (800ad60 <TIM_OC1_SetConfig+0x168>)
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	d017      	beq.n	800aca0 <TIM_OC1_SetConfig+0xa8>
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	4a3c      	ldr	r2, [pc, #240]	@ (800ad64 <TIM_OC1_SetConfig+0x16c>)
 800ac74:	4293      	cmp	r3, r2
 800ac76:	d013      	beq.n	800aca0 <TIM_OC1_SetConfig+0xa8>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	4a3b      	ldr	r2, [pc, #236]	@ (800ad68 <TIM_OC1_SetConfig+0x170>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d00f      	beq.n	800aca0 <TIM_OC1_SetConfig+0xa8>
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	4a3a      	ldr	r2, [pc, #232]	@ (800ad6c <TIM_OC1_SetConfig+0x174>)
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d00b      	beq.n	800aca0 <TIM_OC1_SetConfig+0xa8>
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	4a39      	ldr	r2, [pc, #228]	@ (800ad70 <TIM_OC1_SetConfig+0x178>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d007      	beq.n	800aca0 <TIM_OC1_SetConfig+0xa8>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	4a38      	ldr	r2, [pc, #224]	@ (800ad74 <TIM_OC1_SetConfig+0x17c>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d003      	beq.n	800aca0 <TIM_OC1_SetConfig+0xa8>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	4a37      	ldr	r2, [pc, #220]	@ (800ad78 <TIM_OC1_SetConfig+0x180>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d10c      	bne.n	800acba <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	f023 0308 	bic.w	r3, r3, #8
 800aca6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	697a      	ldr	r2, [r7, #20]
 800acae:	4313      	orrs	r3, r2
 800acb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800acb2:	697b      	ldr	r3, [r7, #20]
 800acb4:	f023 0304 	bic.w	r3, r3, #4
 800acb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	4a25      	ldr	r2, [pc, #148]	@ (800ad54 <TIM_OC1_SetConfig+0x15c>)
 800acbe:	4293      	cmp	r3, r2
 800acc0:	d023      	beq.n	800ad0a <TIM_OC1_SetConfig+0x112>
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	4a24      	ldr	r2, [pc, #144]	@ (800ad58 <TIM_OC1_SetConfig+0x160>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d01f      	beq.n	800ad0a <TIM_OC1_SetConfig+0x112>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	4a23      	ldr	r2, [pc, #140]	@ (800ad5c <TIM_OC1_SetConfig+0x164>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	d01b      	beq.n	800ad0a <TIM_OC1_SetConfig+0x112>
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	4a22      	ldr	r2, [pc, #136]	@ (800ad60 <TIM_OC1_SetConfig+0x168>)
 800acd6:	4293      	cmp	r3, r2
 800acd8:	d017      	beq.n	800ad0a <TIM_OC1_SetConfig+0x112>
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	4a21      	ldr	r2, [pc, #132]	@ (800ad64 <TIM_OC1_SetConfig+0x16c>)
 800acde:	4293      	cmp	r3, r2
 800ace0:	d013      	beq.n	800ad0a <TIM_OC1_SetConfig+0x112>
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	4a20      	ldr	r2, [pc, #128]	@ (800ad68 <TIM_OC1_SetConfig+0x170>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d00f      	beq.n	800ad0a <TIM_OC1_SetConfig+0x112>
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	4a1f      	ldr	r2, [pc, #124]	@ (800ad6c <TIM_OC1_SetConfig+0x174>)
 800acee:	4293      	cmp	r3, r2
 800acf0:	d00b      	beq.n	800ad0a <TIM_OC1_SetConfig+0x112>
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	4a1e      	ldr	r2, [pc, #120]	@ (800ad70 <TIM_OC1_SetConfig+0x178>)
 800acf6:	4293      	cmp	r3, r2
 800acf8:	d007      	beq.n	800ad0a <TIM_OC1_SetConfig+0x112>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	4a1d      	ldr	r2, [pc, #116]	@ (800ad74 <TIM_OC1_SetConfig+0x17c>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d003      	beq.n	800ad0a <TIM_OC1_SetConfig+0x112>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	4a1c      	ldr	r2, [pc, #112]	@ (800ad78 <TIM_OC1_SetConfig+0x180>)
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d111      	bne.n	800ad2e <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad12:	693b      	ldr	r3, [r7, #16]
 800ad14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	695b      	ldr	r3, [r3, #20]
 800ad1e:	693a      	ldr	r2, [r7, #16]
 800ad20:	4313      	orrs	r3, r2
 800ad22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	699b      	ldr	r3, [r3, #24]
 800ad28:	693a      	ldr	r2, [r7, #16]
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	693a      	ldr	r2, [r7, #16]
 800ad32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	68fa      	ldr	r2, [r7, #12]
 800ad38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	685a      	ldr	r2, [r3, #4]
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	697a      	ldr	r2, [r7, #20]
 800ad46:	621a      	str	r2, [r3, #32]
}
 800ad48:	bf00      	nop
 800ad4a:	371c      	adds	r7, #28
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad52:	4770      	bx	lr
 800ad54:	40012c00 	.word	0x40012c00
 800ad58:	50012c00 	.word	0x50012c00
 800ad5c:	40013400 	.word	0x40013400
 800ad60:	50013400 	.word	0x50013400
 800ad64:	40014000 	.word	0x40014000
 800ad68:	50014000 	.word	0x50014000
 800ad6c:	40014400 	.word	0x40014400
 800ad70:	50014400 	.word	0x50014400
 800ad74:	40014800 	.word	0x40014800
 800ad78:	50014800 	.word	0x50014800

0800ad7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b087      	sub	sp, #28
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
 800ad84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6a1b      	ldr	r3, [r3, #32]
 800ad8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6a1b      	ldr	r3, [r3, #32]
 800ad90:	f023 0210 	bic.w	r2, r3, #16
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	685b      	ldr	r3, [r3, #4]
 800ad9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	699b      	ldr	r3, [r3, #24]
 800ada2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800adaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800adb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	021b      	lsls	r3, r3, #8
 800adbe:	68fa      	ldr	r2, [r7, #12]
 800adc0:	4313      	orrs	r3, r2
 800adc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	f023 0320 	bic.w	r3, r3, #32
 800adca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	011b      	lsls	r3, r3, #4
 800add2:	697a      	ldr	r2, [r7, #20]
 800add4:	4313      	orrs	r3, r2
 800add6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	4a36      	ldr	r2, [pc, #216]	@ (800aeb4 <TIM_OC2_SetConfig+0x138>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d00b      	beq.n	800adf8 <TIM_OC2_SetConfig+0x7c>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	4a35      	ldr	r2, [pc, #212]	@ (800aeb8 <TIM_OC2_SetConfig+0x13c>)
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d007      	beq.n	800adf8 <TIM_OC2_SetConfig+0x7c>
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	4a34      	ldr	r2, [pc, #208]	@ (800aebc <TIM_OC2_SetConfig+0x140>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d003      	beq.n	800adf8 <TIM_OC2_SetConfig+0x7c>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	4a33      	ldr	r2, [pc, #204]	@ (800aec0 <TIM_OC2_SetConfig+0x144>)
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d10d      	bne.n	800ae14 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800adfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	68db      	ldr	r3, [r3, #12]
 800ae04:	011b      	lsls	r3, r3, #4
 800ae06:	697a      	ldr	r2, [r7, #20]
 800ae08:	4313      	orrs	r3, r2
 800ae0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	4a27      	ldr	r2, [pc, #156]	@ (800aeb4 <TIM_OC2_SetConfig+0x138>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d023      	beq.n	800ae64 <TIM_OC2_SetConfig+0xe8>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4a26      	ldr	r2, [pc, #152]	@ (800aeb8 <TIM_OC2_SetConfig+0x13c>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d01f      	beq.n	800ae64 <TIM_OC2_SetConfig+0xe8>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	4a25      	ldr	r2, [pc, #148]	@ (800aebc <TIM_OC2_SetConfig+0x140>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d01b      	beq.n	800ae64 <TIM_OC2_SetConfig+0xe8>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	4a24      	ldr	r2, [pc, #144]	@ (800aec0 <TIM_OC2_SetConfig+0x144>)
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d017      	beq.n	800ae64 <TIM_OC2_SetConfig+0xe8>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	4a23      	ldr	r2, [pc, #140]	@ (800aec4 <TIM_OC2_SetConfig+0x148>)
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d013      	beq.n	800ae64 <TIM_OC2_SetConfig+0xe8>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	4a22      	ldr	r2, [pc, #136]	@ (800aec8 <TIM_OC2_SetConfig+0x14c>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d00f      	beq.n	800ae64 <TIM_OC2_SetConfig+0xe8>
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	4a21      	ldr	r2, [pc, #132]	@ (800aecc <TIM_OC2_SetConfig+0x150>)
 800ae48:	4293      	cmp	r3, r2
 800ae4a:	d00b      	beq.n	800ae64 <TIM_OC2_SetConfig+0xe8>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	4a20      	ldr	r2, [pc, #128]	@ (800aed0 <TIM_OC2_SetConfig+0x154>)
 800ae50:	4293      	cmp	r3, r2
 800ae52:	d007      	beq.n	800ae64 <TIM_OC2_SetConfig+0xe8>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	4a1f      	ldr	r2, [pc, #124]	@ (800aed4 <TIM_OC2_SetConfig+0x158>)
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	d003      	beq.n	800ae64 <TIM_OC2_SetConfig+0xe8>
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	4a1e      	ldr	r2, [pc, #120]	@ (800aed8 <TIM_OC2_SetConfig+0x15c>)
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d113      	bne.n	800ae8c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ae6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ae6c:	693b      	ldr	r3, [r7, #16]
 800ae6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ae72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	695b      	ldr	r3, [r3, #20]
 800ae78:	009b      	lsls	r3, r3, #2
 800ae7a:	693a      	ldr	r2, [r7, #16]
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	699b      	ldr	r3, [r3, #24]
 800ae84:	009b      	lsls	r3, r3, #2
 800ae86:	693a      	ldr	r2, [r7, #16]
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	693a      	ldr	r2, [r7, #16]
 800ae90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	68fa      	ldr	r2, [r7, #12]
 800ae96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	685a      	ldr	r2, [r3, #4]
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	697a      	ldr	r2, [r7, #20]
 800aea4:	621a      	str	r2, [r3, #32]
}
 800aea6:	bf00      	nop
 800aea8:	371c      	adds	r7, #28
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	40012c00 	.word	0x40012c00
 800aeb8:	50012c00 	.word	0x50012c00
 800aebc:	40013400 	.word	0x40013400
 800aec0:	50013400 	.word	0x50013400
 800aec4:	40014000 	.word	0x40014000
 800aec8:	50014000 	.word	0x50014000
 800aecc:	40014400 	.word	0x40014400
 800aed0:	50014400 	.word	0x50014400
 800aed4:	40014800 	.word	0x40014800
 800aed8:	50014800 	.word	0x50014800

0800aedc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aedc:	b480      	push	{r7}
 800aede:	b087      	sub	sp, #28
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6a1b      	ldr	r3, [r3, #32]
 800aeea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6a1b      	ldr	r3, [r3, #32]
 800aef0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	69db      	ldr	r3, [r3, #28]
 800af02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	f023 0303 	bic.w	r3, r3, #3
 800af16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	68fa      	ldr	r2, [r7, #12]
 800af1e:	4313      	orrs	r3, r2
 800af20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	689b      	ldr	r3, [r3, #8]
 800af2e:	021b      	lsls	r3, r3, #8
 800af30:	697a      	ldr	r2, [r7, #20]
 800af32:	4313      	orrs	r3, r2
 800af34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	4a35      	ldr	r2, [pc, #212]	@ (800b010 <TIM_OC3_SetConfig+0x134>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d00b      	beq.n	800af56 <TIM_OC3_SetConfig+0x7a>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	4a34      	ldr	r2, [pc, #208]	@ (800b014 <TIM_OC3_SetConfig+0x138>)
 800af42:	4293      	cmp	r3, r2
 800af44:	d007      	beq.n	800af56 <TIM_OC3_SetConfig+0x7a>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	4a33      	ldr	r2, [pc, #204]	@ (800b018 <TIM_OC3_SetConfig+0x13c>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d003      	beq.n	800af56 <TIM_OC3_SetConfig+0x7a>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	4a32      	ldr	r2, [pc, #200]	@ (800b01c <TIM_OC3_SetConfig+0x140>)
 800af52:	4293      	cmp	r3, r2
 800af54:	d10d      	bne.n	800af72 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800af5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	021b      	lsls	r3, r3, #8
 800af64:	697a      	ldr	r2, [r7, #20]
 800af66:	4313      	orrs	r3, r2
 800af68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800af70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	4a26      	ldr	r2, [pc, #152]	@ (800b010 <TIM_OC3_SetConfig+0x134>)
 800af76:	4293      	cmp	r3, r2
 800af78:	d023      	beq.n	800afc2 <TIM_OC3_SetConfig+0xe6>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a25      	ldr	r2, [pc, #148]	@ (800b014 <TIM_OC3_SetConfig+0x138>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d01f      	beq.n	800afc2 <TIM_OC3_SetConfig+0xe6>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a24      	ldr	r2, [pc, #144]	@ (800b018 <TIM_OC3_SetConfig+0x13c>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d01b      	beq.n	800afc2 <TIM_OC3_SetConfig+0xe6>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	4a23      	ldr	r2, [pc, #140]	@ (800b01c <TIM_OC3_SetConfig+0x140>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d017      	beq.n	800afc2 <TIM_OC3_SetConfig+0xe6>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4a22      	ldr	r2, [pc, #136]	@ (800b020 <TIM_OC3_SetConfig+0x144>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d013      	beq.n	800afc2 <TIM_OC3_SetConfig+0xe6>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	4a21      	ldr	r2, [pc, #132]	@ (800b024 <TIM_OC3_SetConfig+0x148>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d00f      	beq.n	800afc2 <TIM_OC3_SetConfig+0xe6>
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	4a20      	ldr	r2, [pc, #128]	@ (800b028 <TIM_OC3_SetConfig+0x14c>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d00b      	beq.n	800afc2 <TIM_OC3_SetConfig+0xe6>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	4a1f      	ldr	r2, [pc, #124]	@ (800b02c <TIM_OC3_SetConfig+0x150>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d007      	beq.n	800afc2 <TIM_OC3_SetConfig+0xe6>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	4a1e      	ldr	r2, [pc, #120]	@ (800b030 <TIM_OC3_SetConfig+0x154>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d003      	beq.n	800afc2 <TIM_OC3_SetConfig+0xe6>
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	4a1d      	ldr	r2, [pc, #116]	@ (800b034 <TIM_OC3_SetConfig+0x158>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d113      	bne.n	800afea <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800afc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800afca:	693b      	ldr	r3, [r7, #16]
 800afcc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800afd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	695b      	ldr	r3, [r3, #20]
 800afd6:	011b      	lsls	r3, r3, #4
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	4313      	orrs	r3, r2
 800afdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	699b      	ldr	r3, [r3, #24]
 800afe2:	011b      	lsls	r3, r3, #4
 800afe4:	693a      	ldr	r2, [r7, #16]
 800afe6:	4313      	orrs	r3, r2
 800afe8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	693a      	ldr	r2, [r7, #16]
 800afee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	68fa      	ldr	r2, [r7, #12]
 800aff4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	685a      	ldr	r2, [r3, #4]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	697a      	ldr	r2, [r7, #20]
 800b002:	621a      	str	r2, [r3, #32]
}
 800b004:	bf00      	nop
 800b006:	371c      	adds	r7, #28
 800b008:	46bd      	mov	sp, r7
 800b00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00e:	4770      	bx	lr
 800b010:	40012c00 	.word	0x40012c00
 800b014:	50012c00 	.word	0x50012c00
 800b018:	40013400 	.word	0x40013400
 800b01c:	50013400 	.word	0x50013400
 800b020:	40014000 	.word	0x40014000
 800b024:	50014000 	.word	0x50014000
 800b028:	40014400 	.word	0x40014400
 800b02c:	50014400 	.word	0x50014400
 800b030:	40014800 	.word	0x40014800
 800b034:	50014800 	.word	0x50014800

0800b038 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b038:	b480      	push	{r7}
 800b03a:	b087      	sub	sp, #28
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
 800b040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	6a1b      	ldr	r3, [r3, #32]
 800b046:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	6a1b      	ldr	r3, [r3, #32]
 800b04c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	69db      	ldr	r3, [r3, #28]
 800b05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b066:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b06a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b072:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	021b      	lsls	r3, r3, #8
 800b07a:	68fa      	ldr	r2, [r7, #12]
 800b07c:	4313      	orrs	r3, r2
 800b07e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b080:	697b      	ldr	r3, [r7, #20]
 800b082:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b086:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	031b      	lsls	r3, r3, #12
 800b08e:	697a      	ldr	r2, [r7, #20]
 800b090:	4313      	orrs	r3, r2
 800b092:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	4a36      	ldr	r2, [pc, #216]	@ (800b170 <TIM_OC4_SetConfig+0x138>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d00b      	beq.n	800b0b4 <TIM_OC4_SetConfig+0x7c>
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	4a35      	ldr	r2, [pc, #212]	@ (800b174 <TIM_OC4_SetConfig+0x13c>)
 800b0a0:	4293      	cmp	r3, r2
 800b0a2:	d007      	beq.n	800b0b4 <TIM_OC4_SetConfig+0x7c>
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	4a34      	ldr	r2, [pc, #208]	@ (800b178 <TIM_OC4_SetConfig+0x140>)
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d003      	beq.n	800b0b4 <TIM_OC4_SetConfig+0x7c>
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	4a33      	ldr	r2, [pc, #204]	@ (800b17c <TIM_OC4_SetConfig+0x144>)
 800b0b0:	4293      	cmp	r3, r2
 800b0b2:	d10d      	bne.n	800b0d0 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b0b4:	697b      	ldr	r3, [r7, #20]
 800b0b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b0ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	031b      	lsls	r3, r3, #12
 800b0c2:	697a      	ldr	r2, [r7, #20]
 800b0c4:	4313      	orrs	r3, r2
 800b0c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b0c8:	697b      	ldr	r3, [r7, #20]
 800b0ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b0ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	4a27      	ldr	r2, [pc, #156]	@ (800b170 <TIM_OC4_SetConfig+0x138>)
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d023      	beq.n	800b120 <TIM_OC4_SetConfig+0xe8>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	4a26      	ldr	r2, [pc, #152]	@ (800b174 <TIM_OC4_SetConfig+0x13c>)
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d01f      	beq.n	800b120 <TIM_OC4_SetConfig+0xe8>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	4a25      	ldr	r2, [pc, #148]	@ (800b178 <TIM_OC4_SetConfig+0x140>)
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d01b      	beq.n	800b120 <TIM_OC4_SetConfig+0xe8>
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	4a24      	ldr	r2, [pc, #144]	@ (800b17c <TIM_OC4_SetConfig+0x144>)
 800b0ec:	4293      	cmp	r3, r2
 800b0ee:	d017      	beq.n	800b120 <TIM_OC4_SetConfig+0xe8>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	4a23      	ldr	r2, [pc, #140]	@ (800b180 <TIM_OC4_SetConfig+0x148>)
 800b0f4:	4293      	cmp	r3, r2
 800b0f6:	d013      	beq.n	800b120 <TIM_OC4_SetConfig+0xe8>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	4a22      	ldr	r2, [pc, #136]	@ (800b184 <TIM_OC4_SetConfig+0x14c>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d00f      	beq.n	800b120 <TIM_OC4_SetConfig+0xe8>
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	4a21      	ldr	r2, [pc, #132]	@ (800b188 <TIM_OC4_SetConfig+0x150>)
 800b104:	4293      	cmp	r3, r2
 800b106:	d00b      	beq.n	800b120 <TIM_OC4_SetConfig+0xe8>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4a20      	ldr	r2, [pc, #128]	@ (800b18c <TIM_OC4_SetConfig+0x154>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d007      	beq.n	800b120 <TIM_OC4_SetConfig+0xe8>
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	4a1f      	ldr	r2, [pc, #124]	@ (800b190 <TIM_OC4_SetConfig+0x158>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d003      	beq.n	800b120 <TIM_OC4_SetConfig+0xe8>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	4a1e      	ldr	r2, [pc, #120]	@ (800b194 <TIM_OC4_SetConfig+0x15c>)
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d113      	bne.n	800b148 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b126:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b12e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	695b      	ldr	r3, [r3, #20]
 800b134:	019b      	lsls	r3, r3, #6
 800b136:	693a      	ldr	r2, [r7, #16]
 800b138:	4313      	orrs	r3, r2
 800b13a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	699b      	ldr	r3, [r3, #24]
 800b140:	019b      	lsls	r3, r3, #6
 800b142:	693a      	ldr	r2, [r7, #16]
 800b144:	4313      	orrs	r3, r2
 800b146:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	693a      	ldr	r2, [r7, #16]
 800b14c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	68fa      	ldr	r2, [r7, #12]
 800b152:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	685a      	ldr	r2, [r3, #4]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	697a      	ldr	r2, [r7, #20]
 800b160:	621a      	str	r2, [r3, #32]
}
 800b162:	bf00      	nop
 800b164:	371c      	adds	r7, #28
 800b166:	46bd      	mov	sp, r7
 800b168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16c:	4770      	bx	lr
 800b16e:	bf00      	nop
 800b170:	40012c00 	.word	0x40012c00
 800b174:	50012c00 	.word	0x50012c00
 800b178:	40013400 	.word	0x40013400
 800b17c:	50013400 	.word	0x50013400
 800b180:	40014000 	.word	0x40014000
 800b184:	50014000 	.word	0x50014000
 800b188:	40014400 	.word	0x40014400
 800b18c:	50014400 	.word	0x50014400
 800b190:	40014800 	.word	0x40014800
 800b194:	50014800 	.word	0x50014800

0800b198 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b198:	b480      	push	{r7}
 800b19a:	b087      	sub	sp, #28
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
 800b1a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6a1b      	ldr	r3, [r3, #32]
 800b1a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6a1b      	ldr	r3, [r3, #32]
 800b1ac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b1c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	68fa      	ldr	r2, [r7, #12]
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b1dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	689b      	ldr	r3, [r3, #8]
 800b1e2:	041b      	lsls	r3, r3, #16
 800b1e4:	693a      	ldr	r2, [r7, #16]
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	4a21      	ldr	r2, [pc, #132]	@ (800b274 <TIM_OC5_SetConfig+0xdc>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d023      	beq.n	800b23a <TIM_OC5_SetConfig+0xa2>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	4a20      	ldr	r2, [pc, #128]	@ (800b278 <TIM_OC5_SetConfig+0xe0>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d01f      	beq.n	800b23a <TIM_OC5_SetConfig+0xa2>
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	4a1f      	ldr	r2, [pc, #124]	@ (800b27c <TIM_OC5_SetConfig+0xe4>)
 800b1fe:	4293      	cmp	r3, r2
 800b200:	d01b      	beq.n	800b23a <TIM_OC5_SetConfig+0xa2>
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	4a1e      	ldr	r2, [pc, #120]	@ (800b280 <TIM_OC5_SetConfig+0xe8>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d017      	beq.n	800b23a <TIM_OC5_SetConfig+0xa2>
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4a1d      	ldr	r2, [pc, #116]	@ (800b284 <TIM_OC5_SetConfig+0xec>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d013      	beq.n	800b23a <TIM_OC5_SetConfig+0xa2>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	4a1c      	ldr	r2, [pc, #112]	@ (800b288 <TIM_OC5_SetConfig+0xf0>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d00f      	beq.n	800b23a <TIM_OC5_SetConfig+0xa2>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	4a1b      	ldr	r2, [pc, #108]	@ (800b28c <TIM_OC5_SetConfig+0xf4>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d00b      	beq.n	800b23a <TIM_OC5_SetConfig+0xa2>
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	4a1a      	ldr	r2, [pc, #104]	@ (800b290 <TIM_OC5_SetConfig+0xf8>)
 800b226:	4293      	cmp	r3, r2
 800b228:	d007      	beq.n	800b23a <TIM_OC5_SetConfig+0xa2>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	4a19      	ldr	r2, [pc, #100]	@ (800b294 <TIM_OC5_SetConfig+0xfc>)
 800b22e:	4293      	cmp	r3, r2
 800b230:	d003      	beq.n	800b23a <TIM_OC5_SetConfig+0xa2>
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	4a18      	ldr	r2, [pc, #96]	@ (800b298 <TIM_OC5_SetConfig+0x100>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d109      	bne.n	800b24e <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b240:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	695b      	ldr	r3, [r3, #20]
 800b246:	021b      	lsls	r3, r3, #8
 800b248:	697a      	ldr	r2, [r7, #20]
 800b24a:	4313      	orrs	r3, r2
 800b24c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	697a      	ldr	r2, [r7, #20]
 800b252:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	68fa      	ldr	r2, [r7, #12]
 800b258:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	685a      	ldr	r2, [r3, #4]
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	693a      	ldr	r2, [r7, #16]
 800b266:	621a      	str	r2, [r3, #32]
}
 800b268:	bf00      	nop
 800b26a:	371c      	adds	r7, #28
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr
 800b274:	40012c00 	.word	0x40012c00
 800b278:	50012c00 	.word	0x50012c00
 800b27c:	40013400 	.word	0x40013400
 800b280:	50013400 	.word	0x50013400
 800b284:	40014000 	.word	0x40014000
 800b288:	50014000 	.word	0x50014000
 800b28c:	40014400 	.word	0x40014400
 800b290:	50014400 	.word	0x50014400
 800b294:	40014800 	.word	0x40014800
 800b298:	50014800 	.word	0x50014800

0800b29c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b087      	sub	sp, #28
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	6a1b      	ldr	r3, [r3, #32]
 800b2aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6a1b      	ldr	r3, [r3, #32]
 800b2b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	685b      	ldr	r3, [r3, #4]
 800b2bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b2ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b2ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	021b      	lsls	r3, r3, #8
 800b2d6:	68fa      	ldr	r2, [r7, #12]
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b2e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	051b      	lsls	r3, r3, #20
 800b2ea:	693a      	ldr	r2, [r7, #16]
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	4a22      	ldr	r2, [pc, #136]	@ (800b37c <TIM_OC6_SetConfig+0xe0>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d023      	beq.n	800b340 <TIM_OC6_SetConfig+0xa4>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	4a21      	ldr	r2, [pc, #132]	@ (800b380 <TIM_OC6_SetConfig+0xe4>)
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	d01f      	beq.n	800b340 <TIM_OC6_SetConfig+0xa4>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	4a20      	ldr	r2, [pc, #128]	@ (800b384 <TIM_OC6_SetConfig+0xe8>)
 800b304:	4293      	cmp	r3, r2
 800b306:	d01b      	beq.n	800b340 <TIM_OC6_SetConfig+0xa4>
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	4a1f      	ldr	r2, [pc, #124]	@ (800b388 <TIM_OC6_SetConfig+0xec>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d017      	beq.n	800b340 <TIM_OC6_SetConfig+0xa4>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	4a1e      	ldr	r2, [pc, #120]	@ (800b38c <TIM_OC6_SetConfig+0xf0>)
 800b314:	4293      	cmp	r3, r2
 800b316:	d013      	beq.n	800b340 <TIM_OC6_SetConfig+0xa4>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	4a1d      	ldr	r2, [pc, #116]	@ (800b390 <TIM_OC6_SetConfig+0xf4>)
 800b31c:	4293      	cmp	r3, r2
 800b31e:	d00f      	beq.n	800b340 <TIM_OC6_SetConfig+0xa4>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	4a1c      	ldr	r2, [pc, #112]	@ (800b394 <TIM_OC6_SetConfig+0xf8>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d00b      	beq.n	800b340 <TIM_OC6_SetConfig+0xa4>
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	4a1b      	ldr	r2, [pc, #108]	@ (800b398 <TIM_OC6_SetConfig+0xfc>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d007      	beq.n	800b340 <TIM_OC6_SetConfig+0xa4>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	4a1a      	ldr	r2, [pc, #104]	@ (800b39c <TIM_OC6_SetConfig+0x100>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d003      	beq.n	800b340 <TIM_OC6_SetConfig+0xa4>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	4a19      	ldr	r2, [pc, #100]	@ (800b3a0 <TIM_OC6_SetConfig+0x104>)
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d109      	bne.n	800b354 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b340:	697b      	ldr	r3, [r7, #20]
 800b342:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b346:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	695b      	ldr	r3, [r3, #20]
 800b34c:	029b      	lsls	r3, r3, #10
 800b34e:	697a      	ldr	r2, [r7, #20]
 800b350:	4313      	orrs	r3, r2
 800b352:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	697a      	ldr	r2, [r7, #20]
 800b358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	68fa      	ldr	r2, [r7, #12]
 800b35e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	685a      	ldr	r2, [r3, #4]
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	693a      	ldr	r2, [r7, #16]
 800b36c:	621a      	str	r2, [r3, #32]
}
 800b36e:	bf00      	nop
 800b370:	371c      	adds	r7, #28
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr
 800b37a:	bf00      	nop
 800b37c:	40012c00 	.word	0x40012c00
 800b380:	50012c00 	.word	0x50012c00
 800b384:	40013400 	.word	0x40013400
 800b388:	50013400 	.word	0x50013400
 800b38c:	40014000 	.word	0x40014000
 800b390:	50014000 	.word	0x50014000
 800b394:	40014400 	.word	0x40014400
 800b398:	50014400 	.word	0x50014400
 800b39c:	40014800 	.word	0x40014800
 800b3a0:	50014800 	.word	0x50014800

0800b3a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	b085      	sub	sp, #20
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
 800b3ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b3b4:	2b01      	cmp	r3, #1
 800b3b6:	d101      	bne.n	800b3bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b3b8:	2302      	movs	r3, #2
 800b3ba:	e0a1      	b.n	800b500 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2201      	movs	r2, #1
 800b3c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2202      	movs	r2, #2
 800b3c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	685b      	ldr	r3, [r3, #4]
 800b3d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	689b      	ldr	r3, [r3, #8]
 800b3da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	4a4a      	ldr	r2, [pc, #296]	@ (800b50c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b3e2:	4293      	cmp	r3, r2
 800b3e4:	d00e      	beq.n	800b404 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	4a49      	ldr	r2, [pc, #292]	@ (800b510 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d009      	beq.n	800b404 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	4a47      	ldr	r2, [pc, #284]	@ (800b514 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d004      	beq.n	800b404 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	4a46      	ldr	r2, [pc, #280]	@ (800b518 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b400:	4293      	cmp	r3, r2
 800b402:	d108      	bne.n	800b416 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b40a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	685b      	ldr	r3, [r3, #4]
 800b410:	68fa      	ldr	r2, [r7, #12]
 800b412:	4313      	orrs	r3, r2
 800b414:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b41c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b420:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	68fa      	ldr	r2, [r7, #12]
 800b428:	4313      	orrs	r3, r2
 800b42a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	68fa      	ldr	r2, [r7, #12]
 800b432:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	4a34      	ldr	r2, [pc, #208]	@ (800b50c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b43a:	4293      	cmp	r3, r2
 800b43c:	d04a      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	4a33      	ldr	r2, [pc, #204]	@ (800b510 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b444:	4293      	cmp	r3, r2
 800b446:	d045      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b450:	d040      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b45a:	d03b      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	4a2e      	ldr	r2, [pc, #184]	@ (800b51c <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b462:	4293      	cmp	r3, r2
 800b464:	d036      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	4a2d      	ldr	r2, [pc, #180]	@ (800b520 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b46c:	4293      	cmp	r3, r2
 800b46e:	d031      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	4a2b      	ldr	r2, [pc, #172]	@ (800b524 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b476:	4293      	cmp	r3, r2
 800b478:	d02c      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	4a2a      	ldr	r2, [pc, #168]	@ (800b528 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800b480:	4293      	cmp	r3, r2
 800b482:	d027      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	4a28      	ldr	r2, [pc, #160]	@ (800b52c <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800b48a:	4293      	cmp	r3, r2
 800b48c:	d022      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	4a27      	ldr	r2, [pc, #156]	@ (800b530 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d01d      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4a1d      	ldr	r2, [pc, #116]	@ (800b514 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d018      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	4a1c      	ldr	r2, [pc, #112]	@ (800b518 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b4a8:	4293      	cmp	r3, r2
 800b4aa:	d013      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	4a20      	ldr	r2, [pc, #128]	@ (800b534 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d00e      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	4a1f      	ldr	r2, [pc, #124]	@ (800b538 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800b4bc:	4293      	cmp	r3, r2
 800b4be:	d009      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	4a1d      	ldr	r2, [pc, #116]	@ (800b53c <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	d004      	beq.n	800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	4a1c      	ldr	r2, [pc, #112]	@ (800b540 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d10c      	bne.n	800b4ee <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b4da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	689b      	ldr	r3, [r3, #8]
 800b4e0:	68ba      	ldr	r2, [r7, #8]
 800b4e2:	4313      	orrs	r3, r2
 800b4e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	68ba      	ldr	r2, [r7, #8]
 800b4ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b4fe:	2300      	movs	r3, #0
}
 800b500:	4618      	mov	r0, r3
 800b502:	3714      	adds	r7, #20
 800b504:	46bd      	mov	sp, r7
 800b506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50a:	4770      	bx	lr
 800b50c:	40012c00 	.word	0x40012c00
 800b510:	50012c00 	.word	0x50012c00
 800b514:	40013400 	.word	0x40013400
 800b518:	50013400 	.word	0x50013400
 800b51c:	40000400 	.word	0x40000400
 800b520:	50000400 	.word	0x50000400
 800b524:	40000800 	.word	0x40000800
 800b528:	50000800 	.word	0x50000800
 800b52c:	40000c00 	.word	0x40000c00
 800b530:	50000c00 	.word	0x50000c00
 800b534:	40001800 	.word	0x40001800
 800b538:	50001800 	.word	0x50001800
 800b53c:	40014000 	.word	0x40014000
 800b540:	50014000 	.word	0x50014000

0800b544 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b544:	b480      	push	{r7}
 800b546:	b085      	sub	sp, #20
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b54e:	2300      	movs	r3, #0
 800b550:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b558:	2b01      	cmp	r3, #1
 800b55a:	d101      	bne.n	800b560 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b55c:	2302      	movs	r3, #2
 800b55e:	e07d      	b.n	800b65c <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2201      	movs	r2, #1
 800b564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	68db      	ldr	r3, [r3, #12]
 800b572:	4313      	orrs	r3, r2
 800b574:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	689b      	ldr	r3, [r3, #8]
 800b580:	4313      	orrs	r3, r2
 800b582:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	4313      	orrs	r3, r2
 800b590:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4313      	orrs	r3, r2
 800b59e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	691b      	ldr	r3, [r3, #16]
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	695b      	ldr	r3, [r3, #20]
 800b5b8:	4313      	orrs	r3, r2
 800b5ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5c6:	4313      	orrs	r3, r2
 800b5c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	699b      	ldr	r3, [r3, #24]
 800b5d4:	041b      	lsls	r3, r3, #16
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	69db      	ldr	r3, [r3, #28]
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	4a1e      	ldr	r2, [pc, #120]	@ (800b668 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b5ee:	4293      	cmp	r3, r2
 800b5f0:	d00e      	beq.n	800b610 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4a1d      	ldr	r2, [pc, #116]	@ (800b66c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b5f8:	4293      	cmp	r3, r2
 800b5fa:	d009      	beq.n	800b610 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	4a1b      	ldr	r2, [pc, #108]	@ (800b670 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b602:	4293      	cmp	r3, r2
 800b604:	d004      	beq.n	800b610 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4a1a      	ldr	r2, [pc, #104]	@ (800b674 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d11c      	bne.n	800b64a <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b61a:	051b      	lsls	r3, r3, #20
 800b61c:	4313      	orrs	r3, r2
 800b61e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	6a1b      	ldr	r3, [r3, #32]
 800b62a:	4313      	orrs	r3, r2
 800b62c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b638:	4313      	orrs	r3, r2
 800b63a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b646:	4313      	orrs	r3, r2
 800b648:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	68fa      	ldr	r2, [r7, #12]
 800b650:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2200      	movs	r2, #0
 800b656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b65a:	2300      	movs	r3, #0
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3714      	adds	r7, #20
 800b660:	46bd      	mov	sp, r7
 800b662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b666:	4770      	bx	lr
 800b668:	40012c00 	.word	0x40012c00
 800b66c:	50012c00 	.word	0x50012c00
 800b670:	40013400 	.word	0x40013400
 800b674:	50013400 	.word	0x50013400

0800b678 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d101      	bne.n	800b68a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b686:	2301      	movs	r3, #1
 800b688:	e042      	b.n	800b710 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b690:	2b00      	cmp	r3, #0
 800b692:	d106      	bne.n	800b6a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2200      	movs	r2, #0
 800b698:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f7f7 fb61 	bl	8002d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2224      	movs	r2, #36	@ 0x24
 800b6a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	681a      	ldr	r2, [r3, #0]
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f022 0201 	bic.w	r2, r2, #1
 800b6b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d002      	beq.n	800b6c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f000 fe24 	bl	800c310 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 fc33 	bl	800bf34 <UART_SetConfig>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	d101      	bne.n	800b6d8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e01b      	b.n	800b710 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	685a      	ldr	r2, [r3, #4]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b6e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	689a      	ldr	r2, [r3, #8]
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b6f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	681a      	ldr	r2, [r3, #0]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	f042 0201 	orr.w	r2, r2, #1
 800b706:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f000 fea3 	bl	800c454 <UART_CheckIdleState>
 800b70e:	4603      	mov	r3, r0
}
 800b710:	4618      	mov	r0, r3
 800b712:	3708      	adds	r7, #8
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}

0800b718 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b08a      	sub	sp, #40	@ 0x28
 800b71c:	af02      	add	r7, sp, #8
 800b71e:	60f8      	str	r0, [r7, #12]
 800b720:	60b9      	str	r1, [r7, #8]
 800b722:	603b      	str	r3, [r7, #0]
 800b724:	4613      	mov	r3, r2
 800b726:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b72e:	2b20      	cmp	r3, #32
 800b730:	f040 808b 	bne.w	800b84a <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d002      	beq.n	800b740 <HAL_UART_Transmit+0x28>
 800b73a:	88fb      	ldrh	r3, [r7, #6]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d101      	bne.n	800b744 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b740:	2301      	movs	r3, #1
 800b742:	e083      	b.n	800b84c <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	689b      	ldr	r3, [r3, #8]
 800b74a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b74e:	2b80      	cmp	r3, #128	@ 0x80
 800b750:	d107      	bne.n	800b762 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	689a      	ldr	r2, [r3, #8]
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b760:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	2200      	movs	r2, #0
 800b766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	2221      	movs	r2, #33	@ 0x21
 800b76e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b772:	f7f7 fde5 	bl	8003340 <HAL_GetTick>
 800b776:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	88fa      	ldrh	r2, [r7, #6]
 800b77c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	88fa      	ldrh	r2, [r7, #6]
 800b784:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	689b      	ldr	r3, [r3, #8]
 800b78c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b790:	d108      	bne.n	800b7a4 <HAL_UART_Transmit+0x8c>
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	691b      	ldr	r3, [r3, #16]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d104      	bne.n	800b7a4 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800b79a:	2300      	movs	r3, #0
 800b79c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	61bb      	str	r3, [r7, #24]
 800b7a2:	e003      	b.n	800b7ac <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b7ac:	e030      	b.n	800b810 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	9300      	str	r3, [sp, #0]
 800b7b2:	697b      	ldr	r3, [r7, #20]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	2180      	movs	r1, #128	@ 0x80
 800b7b8:	68f8      	ldr	r0, [r7, #12]
 800b7ba:	f000 fef5 	bl	800c5a8 <UART_WaitOnFlagUntilTimeout>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d005      	beq.n	800b7d0 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2220      	movs	r2, #32
 800b7c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b7cc:	2303      	movs	r3, #3
 800b7ce:	e03d      	b.n	800b84c <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800b7d0:	69fb      	ldr	r3, [r7, #28]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d10b      	bne.n	800b7ee <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b7d6:	69bb      	ldr	r3, [r7, #24]
 800b7d8:	881b      	ldrh	r3, [r3, #0]
 800b7da:	461a      	mov	r2, r3
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b7e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b7e6:	69bb      	ldr	r3, [r7, #24]
 800b7e8:	3302      	adds	r3, #2
 800b7ea:	61bb      	str	r3, [r7, #24]
 800b7ec:	e007      	b.n	800b7fe <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b7ee:	69fb      	ldr	r3, [r7, #28]
 800b7f0:	781a      	ldrb	r2, [r3, #0]
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b7f8:	69fb      	ldr	r3, [r7, #28]
 800b7fa:	3301      	adds	r3, #1
 800b7fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b804:	b29b      	uxth	r3, r3
 800b806:	3b01      	subs	r3, #1
 800b808:	b29a      	uxth	r2, r3
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b816:	b29b      	uxth	r3, r3
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d1c8      	bne.n	800b7ae <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	9300      	str	r3, [sp, #0]
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	2200      	movs	r2, #0
 800b824:	2140      	movs	r1, #64	@ 0x40
 800b826:	68f8      	ldr	r0, [r7, #12]
 800b828:	f000 febe 	bl	800c5a8 <UART_WaitOnFlagUntilTimeout>
 800b82c:	4603      	mov	r3, r0
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d005      	beq.n	800b83e <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2220      	movs	r2, #32
 800b836:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b83a:	2303      	movs	r3, #3
 800b83c:	e006      	b.n	800b84c <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	2220      	movs	r2, #32
 800b842:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b846:	2300      	movs	r3, #0
 800b848:	e000      	b.n	800b84c <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800b84a:	2302      	movs	r3, #2
  }
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3720      	adds	r7, #32
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}

0800b854 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b08a      	sub	sp, #40	@ 0x28
 800b858:	af00      	add	r7, sp, #0
 800b85a:	60f8      	str	r0, [r7, #12]
 800b85c:	60b9      	str	r1, [r7, #8]
 800b85e:	4613      	mov	r3, r2
 800b860:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b868:	2b20      	cmp	r3, #32
 800b86a:	d14b      	bne.n	800b904 <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d002      	beq.n	800b878 <HAL_UART_Receive_IT+0x24>
 800b872:	88fb      	ldrh	r3, [r7, #6]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d101      	bne.n	800b87c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800b878:	2301      	movs	r3, #1
 800b87a:	e044      	b.n	800b906 <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	2200      	movs	r2, #0
 800b880:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	689b      	ldr	r3, [r3, #8]
 800b888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b88c:	2b40      	cmp	r3, #64	@ 0x40
 800b88e:	d107      	bne.n	800b8a0 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	689a      	ldr	r2, [r3, #8]
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b89e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	4a1a      	ldr	r2, [pc, #104]	@ (800b910 <HAL_UART_Receive_IT+0xbc>)
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d024      	beq.n	800b8f4 <HAL_UART_Receive_IT+0xa0>
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	4a19      	ldr	r2, [pc, #100]	@ (800b914 <HAL_UART_Receive_IT+0xc0>)
 800b8b0:	4293      	cmp	r3, r2
 800b8b2:	d01f      	beq.n	800b8f4 <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d018      	beq.n	800b8f4 <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	e853 3f00 	ldrex	r3, [r3]
 800b8ce:	613b      	str	r3, [r7, #16]
   return(result);
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b8d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	461a      	mov	r2, r3
 800b8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e0:	623b      	str	r3, [r7, #32]
 800b8e2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8e4:	69f9      	ldr	r1, [r7, #28]
 800b8e6:	6a3a      	ldr	r2, [r7, #32]
 800b8e8:	e841 2300 	strex	r3, r2, [r1]
 800b8ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800b8ee:	69bb      	ldr	r3, [r7, #24]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d1e6      	bne.n	800b8c2 <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b8f4:	88fb      	ldrh	r3, [r7, #6]
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	68b9      	ldr	r1, [r7, #8]
 800b8fa:	68f8      	ldr	r0, [r7, #12]
 800b8fc:	f000 fec2 	bl	800c684 <UART_Start_Receive_IT>
 800b900:	4603      	mov	r3, r0
 800b902:	e000      	b.n	800b906 <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800b904:	2302      	movs	r3, #2
  }
}
 800b906:	4618      	mov	r0, r3
 800b908:	3728      	adds	r7, #40	@ 0x28
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
 800b90e:	bf00      	nop
 800b910:	44002400 	.word	0x44002400
 800b914:	54002400 	.word	0x54002400

0800b918 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b0ae      	sub	sp, #184	@ 0xb8
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	69db      	ldr	r3, [r3, #28]
 800b926:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	689b      	ldr	r3, [r3, #8]
 800b93a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b93e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b942:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b946:	4013      	ands	r3, r2
 800b948:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800b94c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b950:	2b00      	cmp	r3, #0
 800b952:	d11b      	bne.n	800b98c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b954:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b958:	f003 0320 	and.w	r3, r3, #32
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d015      	beq.n	800b98c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b960:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b964:	f003 0320 	and.w	r3, r3, #32
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d105      	bne.n	800b978 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b96c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b970:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b974:	2b00      	cmp	r3, #0
 800b976:	d009      	beq.n	800b98c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f000 82ac 	beq.w	800beda <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	4798      	blx	r3
      }
      return;
 800b98a:	e2a6      	b.n	800beda <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b98c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b990:	2b00      	cmp	r3, #0
 800b992:	f000 80fd 	beq.w	800bb90 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b996:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b99a:	4b7a      	ldr	r3, [pc, #488]	@ (800bb84 <HAL_UART_IRQHandler+0x26c>)
 800b99c:	4013      	ands	r3, r2
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d106      	bne.n	800b9b0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b9a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b9a6:	4b78      	ldr	r3, [pc, #480]	@ (800bb88 <HAL_UART_IRQHandler+0x270>)
 800b9a8:	4013      	ands	r3, r2
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	f000 80f0 	beq.w	800bb90 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b9b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b9b4:	f003 0301 	and.w	r3, r3, #1
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d011      	beq.n	800b9e0 <HAL_UART_IRQHandler+0xc8>
 800b9bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b9c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d00b      	beq.n	800b9e0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9d6:	f043 0201 	orr.w	r2, r3, #1
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b9e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b9e4:	f003 0302 	and.w	r3, r3, #2
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d011      	beq.n	800ba10 <HAL_UART_IRQHandler+0xf8>
 800b9ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9f0:	f003 0301 	and.w	r3, r3, #1
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d00b      	beq.n	800ba10 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	2202      	movs	r2, #2
 800b9fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba06:	f043 0204 	orr.w	r2, r3, #4
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ba10:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ba14:	f003 0304 	and.w	r3, r3, #4
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d011      	beq.n	800ba40 <HAL_UART_IRQHandler+0x128>
 800ba1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba20:	f003 0301 	and.w	r3, r3, #1
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d00b      	beq.n	800ba40 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2204      	movs	r2, #4
 800ba2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba36:	f043 0202 	orr.w	r2, r3, #2
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ba40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ba44:	f003 0308 	and.w	r3, r3, #8
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d017      	beq.n	800ba7c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ba4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ba50:	f003 0320 	and.w	r3, r3, #32
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d105      	bne.n	800ba64 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ba58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ba5c:	4b49      	ldr	r3, [pc, #292]	@ (800bb84 <HAL_UART_IRQHandler+0x26c>)
 800ba5e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d00b      	beq.n	800ba7c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	2208      	movs	r2, #8
 800ba6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba72:	f043 0208 	orr.w	r2, r3, #8
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ba7c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ba80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d012      	beq.n	800baae <HAL_UART_IRQHandler+0x196>
 800ba88:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ba8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d00c      	beq.n	800baae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ba9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baa4:	f043 0220 	orr.w	r2, r3, #32
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	f000 8212 	beq.w	800bede <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800baba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800babe:	f003 0320 	and.w	r3, r3, #32
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d013      	beq.n	800baee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bac6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800baca:	f003 0320 	and.w	r3, r3, #32
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d105      	bne.n	800bade <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bada:	2b00      	cmp	r3, #0
 800badc:	d007      	beq.n	800baee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d003      	beq.n	800baee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800baea:	6878      	ldr	r0, [r7, #4]
 800baec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800baf4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	689b      	ldr	r3, [r3, #8]
 800bafe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb02:	2b40      	cmp	r3, #64	@ 0x40
 800bb04:	d005      	beq.n	800bb12 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bb06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bb0a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d02e      	beq.n	800bb70 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f000 fed8 	bl	800c8c8 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	689b      	ldr	r3, [r3, #8]
 800bb1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb22:	2b40      	cmp	r3, #64	@ 0x40
 800bb24:	d120      	bne.n	800bb68 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d017      	beq.n	800bb60 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb36:	4a15      	ldr	r2, [pc, #84]	@ (800bb8c <HAL_UART_IRQHandler+0x274>)
 800bb38:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb40:	4618      	mov	r0, r3
 800bb42:	f7f7 fe39 	bl	80037b8 <HAL_DMA_Abort_IT>
 800bb46:	4603      	mov	r3, r0
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d019      	beq.n	800bb80 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bb54:	687a      	ldr	r2, [r7, #4]
 800bb56:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800bb5a:	4610      	mov	r0, r2
 800bb5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb5e:	e00f      	b.n	800bb80 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f000 f9d1 	bl	800bf08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb66:	e00b      	b.n	800bb80 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f000 f9cd 	bl	800bf08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb6e:	e007      	b.n	800bb80 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bb70:	6878      	ldr	r0, [r7, #4]
 800bb72:	f000 f9c9 	bl	800bf08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2200      	movs	r2, #0
 800bb7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800bb7e:	e1ae      	b.n	800bede <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb80:	bf00      	nop
    return;
 800bb82:	e1ac      	b.n	800bede <HAL_UART_IRQHandler+0x5c6>
 800bb84:	10000001 	.word	0x10000001
 800bb88:	04000120 	.word	0x04000120
 800bb8c:	0800c995 	.word	0x0800c995

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	f040 8142 	bne.w	800be1e <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bb9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bb9e:	f003 0310 	and.w	r3, r3, #16
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	f000 813b 	beq.w	800be1e <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bba8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bbac:	f003 0310 	and.w	r3, r3, #16
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	f000 8134 	beq.w	800be1e <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	2210      	movs	r2, #16
 800bbbc:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	689b      	ldr	r3, [r3, #8]
 800bbc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbc8:	2b40      	cmp	r3, #64	@ 0x40
 800bbca:	f040 80aa 	bne.w	800bd22 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbd8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800bbdc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	f000 8084 	beq.w	800bcee <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bbec:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bbf0:	429a      	cmp	r2, r3
 800bbf2:	d27c      	bcs.n	800bcee <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bbfa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc06:	2b81      	cmp	r3, #129	@ 0x81
 800bc08:	d060      	beq.n	800bccc <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc12:	e853 3f00 	ldrex	r3, [r3]
 800bc16:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bc18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc1a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	461a      	mov	r2, r3
 800bc28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bc2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bc30:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc32:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bc34:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bc38:	e841 2300 	strex	r3, r2, [r1]
 800bc3c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bc3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d1e2      	bne.n	800bc0a <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	3308      	adds	r3, #8
 800bc4a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc4e:	e853 3f00 	ldrex	r3, [r3]
 800bc52:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bc54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc56:	f023 0301 	bic.w	r3, r3, #1
 800bc5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	3308      	adds	r3, #8
 800bc64:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bc68:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bc6a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc6c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bc6e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bc70:	e841 2300 	strex	r3, r2, [r1]
 800bc74:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bc76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d1e3      	bne.n	800bc44 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2220      	movs	r2, #32
 800bc80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2200      	movs	r2, #0
 800bc88:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc92:	e853 3f00 	ldrex	r3, [r3]
 800bc96:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bc98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc9a:	f023 0310 	bic.w	r3, r3, #16
 800bc9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	461a      	mov	r2, r3
 800bca8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bcac:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bcae:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bcb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bcb4:	e841 2300 	strex	r3, r2, [r1]
 800bcb8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bcba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d1e4      	bne.n	800bc8a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f7f7 fcfa 	bl	80036c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2202      	movs	r2, #2
 800bcd0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bcde:	b29b      	uxth	r3, r3
 800bce0:	1ad3      	subs	r3, r2, r3
 800bce2:	b29b      	uxth	r3, r3
 800bce4:	4619      	mov	r1, r3
 800bce6:	6878      	ldr	r0, [r7, #4]
 800bce8:	f000 f918 	bl	800bf1c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800bcec:	e0f9      	b.n	800bee2 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bcf4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bcf8:	429a      	cmp	r2, r3
 800bcfa:	f040 80f2 	bne.w	800bee2 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd06:	2b81      	cmp	r3, #129	@ 0x81
 800bd08:	f040 80eb 	bne.w	800bee2 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2202      	movs	r2, #2
 800bd10:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd18:	4619      	mov	r1, r3
 800bd1a:	6878      	ldr	r0, [r7, #4]
 800bd1c:	f000 f8fe 	bl	800bf1c <HAL_UARTEx_RxEventCallback>
      return;
 800bd20:	e0df      	b.n	800bee2 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd2e:	b29b      	uxth	r3, r3
 800bd30:	1ad3      	subs	r3, r2, r3
 800bd32:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd3c:	b29b      	uxth	r3, r3
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	f000 80d1 	beq.w	800bee6 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800bd44:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	f000 80cc 	beq.w	800bee6 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd56:	e853 3f00 	ldrex	r3, [r3]
 800bd5a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bd5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bd70:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd72:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bd76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bd78:	e841 2300 	strex	r3, r2, [r1]
 800bd7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bd7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d1e4      	bne.n	800bd4e <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	3308      	adds	r3, #8
 800bd8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd8e:	e853 3f00 	ldrex	r3, [r3]
 800bd92:	623b      	str	r3, [r7, #32]
   return(result);
 800bd94:	6a3b      	ldr	r3, [r7, #32]
 800bd96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bd9a:	f023 0301 	bic.w	r3, r3, #1
 800bd9e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	3308      	adds	r3, #8
 800bda8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800bdac:	633a      	str	r2, [r7, #48]	@ 0x30
 800bdae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bdb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdb4:	e841 2300 	strex	r3, r2, [r1]
 800bdb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bdba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d1e1      	bne.n	800bd84 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2220      	movs	r2, #32
 800bdc4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdda:	693b      	ldr	r3, [r7, #16]
 800bddc:	e853 3f00 	ldrex	r3, [r3]
 800bde0:	60fb      	str	r3, [r7, #12]
   return(result);
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	f023 0310 	bic.w	r3, r3, #16
 800bde8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	461a      	mov	r2, r3
 800bdf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bdf6:	61fb      	str	r3, [r7, #28]
 800bdf8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdfa:	69b9      	ldr	r1, [r7, #24]
 800bdfc:	69fa      	ldr	r2, [r7, #28]
 800bdfe:	e841 2300 	strex	r3, r2, [r1]
 800be02:	617b      	str	r3, [r7, #20]
   return(result);
 800be04:	697b      	ldr	r3, [r7, #20]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d1e4      	bne.n	800bdd4 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2202      	movs	r2, #2
 800be0e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800be10:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800be14:	4619      	mov	r1, r3
 800be16:	6878      	ldr	r0, [r7, #4]
 800be18:	f000 f880 	bl	800bf1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800be1c:	e063      	b.n	800bee6 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800be1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800be22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800be26:	2b00      	cmp	r3, #0
 800be28:	d00e      	beq.n	800be48 <HAL_UART_IRQHandler+0x530>
 800be2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800be32:	2b00      	cmp	r3, #0
 800be34:	d008      	beq.n	800be48 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800be3e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f001 fb1d 	bl	800d480 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800be46:	e051      	b.n	800beec <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800be48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800be4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be50:	2b00      	cmp	r3, #0
 800be52:	d014      	beq.n	800be7e <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800be54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800be58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d105      	bne.n	800be6c <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800be60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d008      	beq.n	800be7e <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800be70:	2b00      	cmp	r3, #0
 800be72:	d03a      	beq.n	800beea <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800be78:	6878      	ldr	r0, [r7, #4]
 800be7a:	4798      	blx	r3
    }
    return;
 800be7c:	e035      	b.n	800beea <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800be7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800be82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be86:	2b00      	cmp	r3, #0
 800be88:	d009      	beq.n	800be9e <HAL_UART_IRQHandler+0x586>
 800be8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800be8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be92:	2b00      	cmp	r3, #0
 800be94:	d003      	beq.n	800be9e <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f000 fd8e 	bl	800c9b8 <UART_EndTransmit_IT>
    return;
 800be9c:	e026      	b.n	800beec <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800be9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bea2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d009      	beq.n	800bebe <HAL_UART_IRQHandler+0x5a6>
 800beaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800beae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d003      	beq.n	800bebe <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f001 faf6 	bl	800d4a8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bebc:	e016      	b.n	800beec <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800bebe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bec2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d010      	beq.n	800beec <HAL_UART_IRQHandler+0x5d4>
 800beca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bece:	2b00      	cmp	r3, #0
 800bed0:	da0c      	bge.n	800beec <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	f001 fade 	bl	800d494 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bed8:	e008      	b.n	800beec <HAL_UART_IRQHandler+0x5d4>
      return;
 800beda:	bf00      	nop
 800bedc:	e006      	b.n	800beec <HAL_UART_IRQHandler+0x5d4>
    return;
 800bede:	bf00      	nop
 800bee0:	e004      	b.n	800beec <HAL_UART_IRQHandler+0x5d4>
      return;
 800bee2:	bf00      	nop
 800bee4:	e002      	b.n	800beec <HAL_UART_IRQHandler+0x5d4>
      return;
 800bee6:	bf00      	nop
 800bee8:	e000      	b.n	800beec <HAL_UART_IRQHandler+0x5d4>
    return;
 800beea:	bf00      	nop
  }
}
 800beec:	37b8      	adds	r7, #184	@ 0xb8
 800beee:	46bd      	mov	sp, r7
 800bef0:	bd80      	pop	{r7, pc}
 800bef2:	bf00      	nop

0800bef4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800befc:	bf00      	nop
 800befe:	370c      	adds	r7, #12
 800bf00:	46bd      	mov	sp, r7
 800bf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf06:	4770      	bx	lr

0800bf08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b083      	sub	sp, #12
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bf10:	bf00      	nop
 800bf12:	370c      	adds	r7, #12
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr

0800bf1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bf1c:	b480      	push	{r7}
 800bf1e:	b083      	sub	sp, #12
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
 800bf24:	460b      	mov	r3, r1
 800bf26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bf28:	bf00      	nop
 800bf2a:	370c      	adds	r7, #12
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf32:	4770      	bx	lr

0800bf34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bf34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bf38:	b094      	sub	sp, #80	@ 0x50
 800bf3a:	af00      	add	r7, sp, #0
 800bf3c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800bf44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	4b78      	ldr	r3, [pc, #480]	@ (800c12c <UART_SetConfig+0x1f8>)
 800bf4a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bf4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf4e:	689a      	ldr	r2, [r3, #8]
 800bf50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf52:	691b      	ldr	r3, [r3, #16]
 800bf54:	431a      	orrs	r2, r3
 800bf56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf58:	695b      	ldr	r3, [r3, #20]
 800bf5a:	431a      	orrs	r2, r3
 800bf5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf5e:	69db      	ldr	r3, [r3, #28]
 800bf60:	4313      	orrs	r3, r2
 800bf62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bf64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	4971      	ldr	r1, [pc, #452]	@ (800c130 <UART_SetConfig+0x1fc>)
 800bf6c:	4019      	ands	r1, r3
 800bf6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf70:	681a      	ldr	r2, [r3, #0]
 800bf72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf74:	430b      	orrs	r3, r1
 800bf76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bf78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	685b      	ldr	r3, [r3, #4]
 800bf7e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800bf82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf84:	68d9      	ldr	r1, [r3, #12]
 800bf86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf88:	681a      	ldr	r2, [r3, #0]
 800bf8a:	ea40 0301 	orr.w	r3, r0, r1
 800bf8e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bf90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf92:	699b      	ldr	r3, [r3, #24]
 800bf94:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bf96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf98:	681a      	ldr	r2, [r3, #0]
 800bf9a:	4b64      	ldr	r3, [pc, #400]	@ (800c12c <UART_SetConfig+0x1f8>)
 800bf9c:	429a      	cmp	r2, r3
 800bf9e:	d009      	beq.n	800bfb4 <UART_SetConfig+0x80>
 800bfa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfa2:	681a      	ldr	r2, [r3, #0]
 800bfa4:	4b63      	ldr	r3, [pc, #396]	@ (800c134 <UART_SetConfig+0x200>)
 800bfa6:	429a      	cmp	r2, r3
 800bfa8:	d004      	beq.n	800bfb4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bfaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfac:	6a1a      	ldr	r2, [r3, #32]
 800bfae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfb0:	4313      	orrs	r3, r2
 800bfb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bfb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	689b      	ldr	r3, [r3, #8]
 800bfba:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800bfbe:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800bfc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfc4:	681a      	ldr	r2, [r3, #0]
 800bfc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfc8:	430b      	orrs	r3, r1
 800bfca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bfcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfd2:	f023 000f 	bic.w	r0, r3, #15
 800bfd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfd8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800bfda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfdc:	681a      	ldr	r2, [r3, #0]
 800bfde:	ea40 0301 	orr.w	r3, r0, r1
 800bfe2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bfe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfe6:	681a      	ldr	r2, [r3, #0]
 800bfe8:	4b53      	ldr	r3, [pc, #332]	@ (800c138 <UART_SetConfig+0x204>)
 800bfea:	429a      	cmp	r2, r3
 800bfec:	d102      	bne.n	800bff4 <UART_SetConfig+0xc0>
 800bfee:	2301      	movs	r3, #1
 800bff0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bff2:	e066      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800bff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bff6:	681a      	ldr	r2, [r3, #0]
 800bff8:	4b50      	ldr	r3, [pc, #320]	@ (800c13c <UART_SetConfig+0x208>)
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d102      	bne.n	800c004 <UART_SetConfig+0xd0>
 800bffe:	2302      	movs	r3, #2
 800c000:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c002:	e05e      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c006:	681a      	ldr	r2, [r3, #0]
 800c008:	4b4d      	ldr	r3, [pc, #308]	@ (800c140 <UART_SetConfig+0x20c>)
 800c00a:	429a      	cmp	r2, r3
 800c00c:	d102      	bne.n	800c014 <UART_SetConfig+0xe0>
 800c00e:	2304      	movs	r3, #4
 800c010:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c012:	e056      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	4b4a      	ldr	r3, [pc, #296]	@ (800c144 <UART_SetConfig+0x210>)
 800c01a:	429a      	cmp	r2, r3
 800c01c:	d102      	bne.n	800c024 <UART_SetConfig+0xf0>
 800c01e:	2308      	movs	r3, #8
 800c020:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c022:	e04e      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c026:	681a      	ldr	r2, [r3, #0]
 800c028:	4b47      	ldr	r3, [pc, #284]	@ (800c148 <UART_SetConfig+0x214>)
 800c02a:	429a      	cmp	r2, r3
 800c02c:	d102      	bne.n	800c034 <UART_SetConfig+0x100>
 800c02e:	2310      	movs	r3, #16
 800c030:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c032:	e046      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c036:	681a      	ldr	r2, [r3, #0]
 800c038:	4b44      	ldr	r3, [pc, #272]	@ (800c14c <UART_SetConfig+0x218>)
 800c03a:	429a      	cmp	r2, r3
 800c03c:	d102      	bne.n	800c044 <UART_SetConfig+0x110>
 800c03e:	2320      	movs	r3, #32
 800c040:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c042:	e03e      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c046:	681a      	ldr	r2, [r3, #0]
 800c048:	4b41      	ldr	r3, [pc, #260]	@ (800c150 <UART_SetConfig+0x21c>)
 800c04a:	429a      	cmp	r2, r3
 800c04c:	d102      	bne.n	800c054 <UART_SetConfig+0x120>
 800c04e:	2340      	movs	r3, #64	@ 0x40
 800c050:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c052:	e036      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c056:	681a      	ldr	r2, [r3, #0]
 800c058:	4b3e      	ldr	r3, [pc, #248]	@ (800c154 <UART_SetConfig+0x220>)
 800c05a:	429a      	cmp	r2, r3
 800c05c:	d102      	bne.n	800c064 <UART_SetConfig+0x130>
 800c05e:	2380      	movs	r3, #128	@ 0x80
 800c060:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c062:	e02e      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c066:	681a      	ldr	r2, [r3, #0]
 800c068:	4b3b      	ldr	r3, [pc, #236]	@ (800c158 <UART_SetConfig+0x224>)
 800c06a:	429a      	cmp	r2, r3
 800c06c:	d103      	bne.n	800c076 <UART_SetConfig+0x142>
 800c06e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c072:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c074:	e025      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c078:	681a      	ldr	r2, [r3, #0]
 800c07a:	4b38      	ldr	r3, [pc, #224]	@ (800c15c <UART_SetConfig+0x228>)
 800c07c:	429a      	cmp	r2, r3
 800c07e:	d103      	bne.n	800c088 <UART_SetConfig+0x154>
 800c080:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c084:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c086:	e01c      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c08a:	681a      	ldr	r2, [r3, #0]
 800c08c:	4b34      	ldr	r3, [pc, #208]	@ (800c160 <UART_SetConfig+0x22c>)
 800c08e:	429a      	cmp	r2, r3
 800c090:	d103      	bne.n	800c09a <UART_SetConfig+0x166>
 800c092:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c096:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c098:	e013      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c09a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c09c:	681a      	ldr	r2, [r3, #0]
 800c09e:	4b31      	ldr	r3, [pc, #196]	@ (800c164 <UART_SetConfig+0x230>)
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d103      	bne.n	800c0ac <UART_SetConfig+0x178>
 800c0a4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c0a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0aa:	e00a      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ae:	681a      	ldr	r2, [r3, #0]
 800c0b0:	4b1e      	ldr	r3, [pc, #120]	@ (800c12c <UART_SetConfig+0x1f8>)
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d103      	bne.n	800c0be <UART_SetConfig+0x18a>
 800c0b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c0ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0bc:	e001      	b.n	800c0c2 <UART_SetConfig+0x18e>
 800c0be:	2300      	movs	r3, #0
 800c0c0:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c0c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0c4:	681a      	ldr	r2, [r3, #0]
 800c0c6:	4b19      	ldr	r3, [pc, #100]	@ (800c12c <UART_SetConfig+0x1f8>)
 800c0c8:	429a      	cmp	r2, r3
 800c0ca:	d005      	beq.n	800c0d8 <UART_SetConfig+0x1a4>
 800c0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ce:	681a      	ldr	r2, [r3, #0]
 800c0d0:	4b18      	ldr	r3, [pc, #96]	@ (800c134 <UART_SetConfig+0x200>)
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	f040 8094 	bne.w	800c200 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c0d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c0da:	2200      	movs	r2, #0
 800c0dc:	623b      	str	r3, [r7, #32]
 800c0de:	627a      	str	r2, [r7, #36]	@ 0x24
 800c0e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c0e4:	f7fb fe68 	bl	8007db8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c0e8:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800c0ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	f000 80f7 	beq.w	800c2e0 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0f6:	4a1c      	ldr	r2, [pc, #112]	@ (800c168 <UART_SetConfig+0x234>)
 800c0f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c0fc:	461a      	mov	r2, r3
 800c0fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c100:	fbb3 f3f2 	udiv	r3, r3, r2
 800c104:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c108:	685a      	ldr	r2, [r3, #4]
 800c10a:	4613      	mov	r3, r2
 800c10c:	005b      	lsls	r3, r3, #1
 800c10e:	4413      	add	r3, r2
 800c110:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c112:	429a      	cmp	r2, r3
 800c114:	d305      	bcc.n	800c122 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c118:	685b      	ldr	r3, [r3, #4]
 800c11a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c11c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c11e:	429a      	cmp	r2, r3
 800c120:	d924      	bls.n	800c16c <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800c122:	2301      	movs	r3, #1
 800c124:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c128:	e069      	b.n	800c1fe <UART_SetConfig+0x2ca>
 800c12a:	bf00      	nop
 800c12c:	44002400 	.word	0x44002400
 800c130:	cfff69f3 	.word	0xcfff69f3
 800c134:	54002400 	.word	0x54002400
 800c138:	40013800 	.word	0x40013800
 800c13c:	40004400 	.word	0x40004400
 800c140:	40004800 	.word	0x40004800
 800c144:	40004c00 	.word	0x40004c00
 800c148:	40005000 	.word	0x40005000
 800c14c:	40006400 	.word	0x40006400
 800c150:	40007800 	.word	0x40007800
 800c154:	40007c00 	.word	0x40007c00
 800c158:	40008000 	.word	0x40008000
 800c15c:	40006800 	.word	0x40006800
 800c160:	40006c00 	.word	0x40006c00
 800c164:	40008400 	.word	0x40008400
 800c168:	08010338 	.word	0x08010338
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c16c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c16e:	2200      	movs	r2, #0
 800c170:	61bb      	str	r3, [r7, #24]
 800c172:	61fa      	str	r2, [r7, #28]
 800c174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c178:	4a64      	ldr	r2, [pc, #400]	@ (800c30c <UART_SetConfig+0x3d8>)
 800c17a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c17e:	b29b      	uxth	r3, r3
 800c180:	2200      	movs	r2, #0
 800c182:	613b      	str	r3, [r7, #16]
 800c184:	617a      	str	r2, [r7, #20]
 800c186:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c18a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800c18e:	f7f4 fd1b 	bl	8000bc8 <__aeabi_uldivmod>
 800c192:	4602      	mov	r2, r0
 800c194:	460b      	mov	r3, r1
 800c196:	4610      	mov	r0, r2
 800c198:	4619      	mov	r1, r3
 800c19a:	f04f 0200 	mov.w	r2, #0
 800c19e:	f04f 0300 	mov.w	r3, #0
 800c1a2:	020b      	lsls	r3, r1, #8
 800c1a4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c1a8:	0202      	lsls	r2, r0, #8
 800c1aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c1ac:	6849      	ldr	r1, [r1, #4]
 800c1ae:	0849      	lsrs	r1, r1, #1
 800c1b0:	2000      	movs	r0, #0
 800c1b2:	460c      	mov	r4, r1
 800c1b4:	4605      	mov	r5, r0
 800c1b6:	eb12 0804 	adds.w	r8, r2, r4
 800c1ba:	eb43 0905 	adc.w	r9, r3, r5
 800c1be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1c0:	685b      	ldr	r3, [r3, #4]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	60bb      	str	r3, [r7, #8]
 800c1c6:	60fa      	str	r2, [r7, #12]
 800c1c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c1cc:	4640      	mov	r0, r8
 800c1ce:	4649      	mov	r1, r9
 800c1d0:	f7f4 fcfa 	bl	8000bc8 <__aeabi_uldivmod>
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	460b      	mov	r3, r1
 800c1d8:	4613      	mov	r3, r2
 800c1da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c1dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c1e2:	d308      	bcc.n	800c1f6 <UART_SetConfig+0x2c2>
 800c1e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c1ea:	d204      	bcs.n	800c1f6 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800c1ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c1f2:	60da      	str	r2, [r3, #12]
 800c1f4:	e003      	b.n	800c1fe <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800c1fc:	e070      	b.n	800c2e0 <UART_SetConfig+0x3ac>
 800c1fe:	e06f      	b.n	800c2e0 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c202:	69db      	ldr	r3, [r3, #28]
 800c204:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c208:	d13c      	bne.n	800c284 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c20a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c20c:	2200      	movs	r2, #0
 800c20e:	603b      	str	r3, [r7, #0]
 800c210:	607a      	str	r2, [r7, #4]
 800c212:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c216:	f7fb fdcf 	bl	8007db8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c21a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c21c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d05e      	beq.n	800c2e0 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c226:	4a39      	ldr	r2, [pc, #228]	@ (800c30c <UART_SetConfig+0x3d8>)
 800c228:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c22c:	461a      	mov	r2, r3
 800c22e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c230:	fbb3 f3f2 	udiv	r3, r3, r2
 800c234:	005a      	lsls	r2, r3, #1
 800c236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c238:	685b      	ldr	r3, [r3, #4]
 800c23a:	085b      	lsrs	r3, r3, #1
 800c23c:	441a      	add	r2, r3
 800c23e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c240:	685b      	ldr	r3, [r3, #4]
 800c242:	fbb2 f3f3 	udiv	r3, r2, r3
 800c246:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c248:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c24a:	2b0f      	cmp	r3, #15
 800c24c:	d916      	bls.n	800c27c <UART_SetConfig+0x348>
 800c24e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c254:	d212      	bcs.n	800c27c <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c258:	b29b      	uxth	r3, r3
 800c25a:	f023 030f 	bic.w	r3, r3, #15
 800c25e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c262:	085b      	lsrs	r3, r3, #1
 800c264:	b29b      	uxth	r3, r3
 800c266:	f003 0307 	and.w	r3, r3, #7
 800c26a:	b29a      	uxth	r2, r3
 800c26c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c26e:	4313      	orrs	r3, r2
 800c270:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800c272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800c278:	60da      	str	r2, [r3, #12]
 800c27a:	e031      	b.n	800c2e0 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800c27c:	2301      	movs	r3, #1
 800c27e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c282:	e02d      	b.n	800c2e0 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c284:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c286:	2200      	movs	r2, #0
 800c288:	469a      	mov	sl, r3
 800c28a:	4693      	mov	fp, r2
 800c28c:	4650      	mov	r0, sl
 800c28e:	4659      	mov	r1, fp
 800c290:	f7fb fd92 	bl	8007db8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c294:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800c296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d021      	beq.n	800c2e0 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c29c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c29e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2a0:	4a1a      	ldr	r2, [pc, #104]	@ (800c30c <UART_SetConfig+0x3d8>)
 800c2a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2a6:	461a      	mov	r2, r3
 800c2a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2aa:	fbb3 f2f2 	udiv	r2, r3, r2
 800c2ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2b0:	685b      	ldr	r3, [r3, #4]
 800c2b2:	085b      	lsrs	r3, r3, #1
 800c2b4:	441a      	add	r2, r3
 800c2b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2b8:	685b      	ldr	r3, [r3, #4]
 800c2ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c2c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2c2:	2b0f      	cmp	r3, #15
 800c2c4:	d909      	bls.n	800c2da <UART_SetConfig+0x3a6>
 800c2c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2cc:	d205      	bcs.n	800c2da <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c2ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2d0:	b29a      	uxth	r2, r3
 800c2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	60da      	str	r2, [r3, #12]
 800c2d8:	e002      	b.n	800c2e0 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800c2da:	2301      	movs	r3, #1
 800c2dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c2e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2e2:	2201      	movs	r2, #1
 800c2e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c2e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2ea:	2201      	movs	r2, #1
 800c2ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c2f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c2f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c2fc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c300:	4618      	mov	r0, r3
 800c302:	3750      	adds	r7, #80	@ 0x50
 800c304:	46bd      	mov	sp, r7
 800c306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c30a:	bf00      	nop
 800c30c:	08010338 	.word	0x08010338

0800c310 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c310:	b480      	push	{r7}
 800c312:	b083      	sub	sp, #12
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c31c:	f003 0308 	and.w	r3, r3, #8
 800c320:	2b00      	cmp	r3, #0
 800c322:	d00a      	beq.n	800c33a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	430a      	orrs	r2, r1
 800c338:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c33e:	f003 0301 	and.w	r3, r3, #1
 800c342:	2b00      	cmp	r3, #0
 800c344:	d00a      	beq.n	800c35c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	685b      	ldr	r3, [r3, #4]
 800c34c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	430a      	orrs	r2, r1
 800c35a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c360:	f003 0302 	and.w	r3, r3, #2
 800c364:	2b00      	cmp	r3, #0
 800c366:	d00a      	beq.n	800c37e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	685b      	ldr	r3, [r3, #4]
 800c36e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	430a      	orrs	r2, r1
 800c37c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c382:	f003 0304 	and.w	r3, r3, #4
 800c386:	2b00      	cmp	r3, #0
 800c388:	d00a      	beq.n	800c3a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	685b      	ldr	r3, [r3, #4]
 800c390:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	430a      	orrs	r2, r1
 800c39e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3a4:	f003 0310 	and.w	r3, r3, #16
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d00a      	beq.n	800c3c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	689b      	ldr	r3, [r3, #8]
 800c3b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	430a      	orrs	r2, r1
 800c3c0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3c6:	f003 0320 	and.w	r3, r3, #32
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d00a      	beq.n	800c3e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	689b      	ldr	r3, [r3, #8]
 800c3d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	430a      	orrs	r2, r1
 800c3e2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d01a      	beq.n	800c426 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	685b      	ldr	r3, [r3, #4]
 800c3f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	430a      	orrs	r2, r1
 800c404:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c40a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c40e:	d10a      	bne.n	800c426 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	685b      	ldr	r3, [r3, #4]
 800c416:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	430a      	orrs	r2, r1
 800c424:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c42a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d00a      	beq.n	800c448 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	685b      	ldr	r3, [r3, #4]
 800c438:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	430a      	orrs	r2, r1
 800c446:	605a      	str	r2, [r3, #4]
  }
}
 800c448:	bf00      	nop
 800c44a:	370c      	adds	r7, #12
 800c44c:	46bd      	mov	sp, r7
 800c44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c452:	4770      	bx	lr

0800c454 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b098      	sub	sp, #96	@ 0x60
 800c458:	af02      	add	r7, sp, #8
 800c45a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2200      	movs	r2, #0
 800c460:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c464:	f7f6 ff6c 	bl	8003340 <HAL_GetTick>
 800c468:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f003 0308 	and.w	r3, r3, #8
 800c474:	2b08      	cmp	r3, #8
 800c476:	d12f      	bne.n	800c4d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c478:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c47c:	9300      	str	r3, [sp, #0]
 800c47e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c480:	2200      	movs	r2, #0
 800c482:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f000 f88e 	bl	800c5a8 <UART_WaitOnFlagUntilTimeout>
 800c48c:	4603      	mov	r3, r0
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d022      	beq.n	800c4d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c49a:	e853 3f00 	ldrex	r3, [r3]
 800c49e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c4a6:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	461a      	mov	r2, r3
 800c4ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c4b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c4b8:	e841 2300 	strex	r3, r2, [r1]
 800c4bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c4be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d1e6      	bne.n	800c492 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2220      	movs	r2, #32
 800c4c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c4d4:	2303      	movs	r3, #3
 800c4d6:	e063      	b.n	800c5a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f003 0304 	and.w	r3, r3, #4
 800c4e2:	2b04      	cmp	r3, #4
 800c4e4:	d149      	bne.n	800c57a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c4e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c4ea:	9300      	str	r3, [sp, #0]
 800c4ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c4f4:	6878      	ldr	r0, [r7, #4]
 800c4f6:	f000 f857 	bl	800c5a8 <UART_WaitOnFlagUntilTimeout>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d03c      	beq.n	800c57a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c508:	e853 3f00 	ldrex	r3, [r3]
 800c50c:	623b      	str	r3, [r7, #32]
   return(result);
 800c50e:	6a3b      	ldr	r3, [r7, #32]
 800c510:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c514:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	461a      	mov	r2, r3
 800c51c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c51e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c520:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c522:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c524:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c526:	e841 2300 	strex	r3, r2, [r1]
 800c52a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c52c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d1e6      	bne.n	800c500 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	3308      	adds	r3, #8
 800c538:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c53a:	693b      	ldr	r3, [r7, #16]
 800c53c:	e853 3f00 	ldrex	r3, [r3]
 800c540:	60fb      	str	r3, [r7, #12]
   return(result);
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	f023 0301 	bic.w	r3, r3, #1
 800c548:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	3308      	adds	r3, #8
 800c550:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c552:	61fa      	str	r2, [r7, #28]
 800c554:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c556:	69b9      	ldr	r1, [r7, #24]
 800c558:	69fa      	ldr	r2, [r7, #28]
 800c55a:	e841 2300 	strex	r3, r2, [r1]
 800c55e:	617b      	str	r3, [r7, #20]
   return(result);
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d1e5      	bne.n	800c532 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2220      	movs	r2, #32
 800c56a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	2200      	movs	r2, #0
 800c572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c576:	2303      	movs	r3, #3
 800c578:	e012      	b.n	800c5a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	2220      	movs	r2, #32
 800c57e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2220      	movs	r2, #32
 800c586:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2200      	movs	r2, #0
 800c58e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2200      	movs	r2, #0
 800c594:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	2200      	movs	r2, #0
 800c59a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c59e:	2300      	movs	r3, #0
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3758      	adds	r7, #88	@ 0x58
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}

0800c5a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b084      	sub	sp, #16
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	60f8      	str	r0, [r7, #12]
 800c5b0:	60b9      	str	r1, [r7, #8]
 800c5b2:	603b      	str	r3, [r7, #0]
 800c5b4:	4613      	mov	r3, r2
 800c5b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c5b8:	e04f      	b.n	800c65a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c5ba:	69bb      	ldr	r3, [r7, #24]
 800c5bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5c0:	d04b      	beq.n	800c65a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c5c2:	f7f6 febd 	bl	8003340 <HAL_GetTick>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	1ad3      	subs	r3, r2, r3
 800c5cc:	69ba      	ldr	r2, [r7, #24]
 800c5ce:	429a      	cmp	r2, r3
 800c5d0:	d302      	bcc.n	800c5d8 <UART_WaitOnFlagUntilTimeout+0x30>
 800c5d2:	69bb      	ldr	r3, [r7, #24]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d101      	bne.n	800c5dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c5d8:	2303      	movs	r3, #3
 800c5da:	e04e      	b.n	800c67a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	f003 0304 	and.w	r3, r3, #4
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d037      	beq.n	800c65a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	2b80      	cmp	r3, #128	@ 0x80
 800c5ee:	d034      	beq.n	800c65a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	2b40      	cmp	r3, #64	@ 0x40
 800c5f4:	d031      	beq.n	800c65a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	69db      	ldr	r3, [r3, #28]
 800c5fc:	f003 0308 	and.w	r3, r3, #8
 800c600:	2b08      	cmp	r3, #8
 800c602:	d110      	bne.n	800c626 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	2208      	movs	r2, #8
 800c60a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c60c:	68f8      	ldr	r0, [r7, #12]
 800c60e:	f000 f95b 	bl	800c8c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	2208      	movs	r2, #8
 800c616:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	2200      	movs	r2, #0
 800c61e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c622:	2301      	movs	r3, #1
 800c624:	e029      	b.n	800c67a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	69db      	ldr	r3, [r3, #28]
 800c62c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c630:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c634:	d111      	bne.n	800c65a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c63e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c640:	68f8      	ldr	r0, [r7, #12]
 800c642:	f000 f941 	bl	800c8c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	2220      	movs	r2, #32
 800c64a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	2200      	movs	r2, #0
 800c652:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c656:	2303      	movs	r3, #3
 800c658:	e00f      	b.n	800c67a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	69da      	ldr	r2, [r3, #28]
 800c660:	68bb      	ldr	r3, [r7, #8]
 800c662:	4013      	ands	r3, r2
 800c664:	68ba      	ldr	r2, [r7, #8]
 800c666:	429a      	cmp	r2, r3
 800c668:	bf0c      	ite	eq
 800c66a:	2301      	moveq	r3, #1
 800c66c:	2300      	movne	r3, #0
 800c66e:	b2db      	uxtb	r3, r3
 800c670:	461a      	mov	r2, r3
 800c672:	79fb      	ldrb	r3, [r7, #7]
 800c674:	429a      	cmp	r2, r3
 800c676:	d0a0      	beq.n	800c5ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c678:	2300      	movs	r3, #0
}
 800c67a:	4618      	mov	r0, r3
 800c67c:	3710      	adds	r7, #16
 800c67e:	46bd      	mov	sp, r7
 800c680:	bd80      	pop	{r7, pc}
	...

0800c684 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c684:	b480      	push	{r7}
 800c686:	b0a3      	sub	sp, #140	@ 0x8c
 800c688:	af00      	add	r7, sp, #0
 800c68a:	60f8      	str	r0, [r7, #12]
 800c68c:	60b9      	str	r1, [r7, #8]
 800c68e:	4613      	mov	r3, r2
 800c690:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	68ba      	ldr	r2, [r7, #8]
 800c696:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	88fa      	ldrh	r2, [r7, #6]
 800c69c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	88fa      	ldrh	r2, [r7, #6]
 800c6a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	689b      	ldr	r3, [r3, #8]
 800c6b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c6b6:	d10e      	bne.n	800c6d6 <UART_Start_Receive_IT+0x52>
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	691b      	ldr	r3, [r3, #16]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d105      	bne.n	800c6cc <UART_Start_Receive_IT+0x48>
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c6c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c6ca:	e02d      	b.n	800c728 <UART_Start_Receive_IT+0xa4>
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	22ff      	movs	r2, #255	@ 0xff
 800c6d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c6d4:	e028      	b.n	800c728 <UART_Start_Receive_IT+0xa4>
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	689b      	ldr	r3, [r3, #8]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d10d      	bne.n	800c6fa <UART_Start_Receive_IT+0x76>
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	691b      	ldr	r3, [r3, #16]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d104      	bne.n	800c6f0 <UART_Start_Receive_IT+0x6c>
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	22ff      	movs	r2, #255	@ 0xff
 800c6ea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c6ee:	e01b      	b.n	800c728 <UART_Start_Receive_IT+0xa4>
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	227f      	movs	r2, #127	@ 0x7f
 800c6f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c6f8:	e016      	b.n	800c728 <UART_Start_Receive_IT+0xa4>
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	689b      	ldr	r3, [r3, #8]
 800c6fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c702:	d10d      	bne.n	800c720 <UART_Start_Receive_IT+0x9c>
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	691b      	ldr	r3, [r3, #16]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d104      	bne.n	800c716 <UART_Start_Receive_IT+0x92>
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	227f      	movs	r2, #127	@ 0x7f
 800c710:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c714:	e008      	b.n	800c728 <UART_Start_Receive_IT+0xa4>
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	223f      	movs	r2, #63	@ 0x3f
 800c71a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c71e:	e003      	b.n	800c728 <UART_Start_Receive_IT+0xa4>
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	2200      	movs	r2, #0
 800c724:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	2200      	movs	r2, #0
 800c72c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	2222      	movs	r2, #34	@ 0x22
 800c734:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	3308      	adds	r3, #8
 800c73e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c740:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c742:	e853 3f00 	ldrex	r3, [r3]
 800c746:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c748:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c74a:	f043 0301 	orr.w	r3, r3, #1
 800c74e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	3308      	adds	r3, #8
 800c758:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c75c:	673a      	str	r2, [r7, #112]	@ 0x70
 800c75e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c760:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c762:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c764:	e841 2300 	strex	r3, r2, [r1]
 800c768:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c76a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d1e3      	bne.n	800c738 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c774:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c778:	d14f      	bne.n	800c81a <UART_Start_Receive_IT+0x196>
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c780:	88fa      	ldrh	r2, [r7, #6]
 800c782:	429a      	cmp	r2, r3
 800c784:	d349      	bcc.n	800c81a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	689b      	ldr	r3, [r3, #8]
 800c78a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c78e:	d107      	bne.n	800c7a0 <UART_Start_Receive_IT+0x11c>
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	691b      	ldr	r3, [r3, #16]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d103      	bne.n	800c7a0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	4a47      	ldr	r2, [pc, #284]	@ (800c8b8 <UART_Start_Receive_IT+0x234>)
 800c79c:	675a      	str	r2, [r3, #116]	@ 0x74
 800c79e:	e002      	b.n	800c7a6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	4a46      	ldr	r2, [pc, #280]	@ (800c8bc <UART_Start_Receive_IT+0x238>)
 800c7a4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	691b      	ldr	r3, [r3, #16]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d01a      	beq.n	800c7e4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7b6:	e853 3f00 	ldrex	r3, [r3]
 800c7ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c7bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c7c2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	461a      	mov	r2, r3
 800c7cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c7d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c7d2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7d4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c7d6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c7d8:	e841 2300 	strex	r3, r2, [r1]
 800c7dc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c7de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d1e4      	bne.n	800c7ae <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	3308      	adds	r3, #8
 800c7ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7ee:	e853 3f00 	ldrex	r3, [r3]
 800c7f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c7fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	3308      	adds	r3, #8
 800c802:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c804:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c806:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c808:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c80a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c80c:	e841 2300 	strex	r3, r2, [r1]
 800c810:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c814:	2b00      	cmp	r3, #0
 800c816:	d1e5      	bne.n	800c7e4 <UART_Start_Receive_IT+0x160>
 800c818:	e046      	b.n	800c8a8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	689b      	ldr	r3, [r3, #8]
 800c81e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c822:	d107      	bne.n	800c834 <UART_Start_Receive_IT+0x1b0>
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	691b      	ldr	r3, [r3, #16]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d103      	bne.n	800c834 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	4a24      	ldr	r2, [pc, #144]	@ (800c8c0 <UART_Start_Receive_IT+0x23c>)
 800c830:	675a      	str	r2, [r3, #116]	@ 0x74
 800c832:	e002      	b.n	800c83a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	4a23      	ldr	r2, [pc, #140]	@ (800c8c4 <UART_Start_Receive_IT+0x240>)
 800c838:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	691b      	ldr	r3, [r3, #16]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d019      	beq.n	800c876 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c84a:	e853 3f00 	ldrex	r3, [r3]
 800c84e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c852:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c856:	677b      	str	r3, [r7, #116]	@ 0x74
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	461a      	mov	r2, r3
 800c85e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c860:	637b      	str	r3, [r7, #52]	@ 0x34
 800c862:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c864:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c866:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c868:	e841 2300 	strex	r3, r2, [r1]
 800c86c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c86e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c870:	2b00      	cmp	r3, #0
 800c872:	d1e6      	bne.n	800c842 <UART_Start_Receive_IT+0x1be>
 800c874:	e018      	b.n	800c8a8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c87c:	697b      	ldr	r3, [r7, #20]
 800c87e:	e853 3f00 	ldrex	r3, [r3]
 800c882:	613b      	str	r3, [r7, #16]
   return(result);
 800c884:	693b      	ldr	r3, [r7, #16]
 800c886:	f043 0320 	orr.w	r3, r3, #32
 800c88a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	461a      	mov	r2, r3
 800c892:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c894:	623b      	str	r3, [r7, #32]
 800c896:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c898:	69f9      	ldr	r1, [r7, #28]
 800c89a:	6a3a      	ldr	r2, [r7, #32]
 800c89c:	e841 2300 	strex	r3, r2, [r1]
 800c8a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800c8a2:	69bb      	ldr	r3, [r7, #24]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d1e6      	bne.n	800c876 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c8a8:	2300      	movs	r3, #0
}
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	378c      	adds	r7, #140	@ 0x8c
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b4:	4770      	bx	lr
 800c8b6:	bf00      	nop
 800c8b8:	0800d109 	.word	0x0800d109
 800c8bc:	0800cd99 	.word	0x0800cd99
 800c8c0:	0800cbd5 	.word	0x0800cbd5
 800c8c4:	0800ca11 	.word	0x0800ca11

0800c8c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	b095      	sub	sp, #84	@ 0x54
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8d8:	e853 3f00 	ldrex	r3, [r3]
 800c8dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c8de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c8e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	461a      	mov	r2, r3
 800c8ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8ee:	643b      	str	r3, [r7, #64]	@ 0x40
 800c8f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c8f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c8f6:	e841 2300 	strex	r3, r2, [r1]
 800c8fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c8fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d1e6      	bne.n	800c8d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	3308      	adds	r3, #8
 800c908:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c90a:	6a3b      	ldr	r3, [r7, #32]
 800c90c:	e853 3f00 	ldrex	r3, [r3]
 800c910:	61fb      	str	r3, [r7, #28]
   return(result);
 800c912:	69fb      	ldr	r3, [r7, #28]
 800c914:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c918:	f023 0301 	bic.w	r3, r3, #1
 800c91c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	3308      	adds	r3, #8
 800c924:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c926:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c928:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c92a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c92c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c92e:	e841 2300 	strex	r3, r2, [r1]
 800c932:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c936:	2b00      	cmp	r3, #0
 800c938:	d1e3      	bne.n	800c902 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c93e:	2b01      	cmp	r3, #1
 800c940:	d118      	bne.n	800c974 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	e853 3f00 	ldrex	r3, [r3]
 800c94e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c950:	68bb      	ldr	r3, [r7, #8]
 800c952:	f023 0310 	bic.w	r3, r3, #16
 800c956:	647b      	str	r3, [r7, #68]	@ 0x44
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	461a      	mov	r2, r3
 800c95e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c960:	61bb      	str	r3, [r7, #24]
 800c962:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c964:	6979      	ldr	r1, [r7, #20]
 800c966:	69ba      	ldr	r2, [r7, #24]
 800c968:	e841 2300 	strex	r3, r2, [r1]
 800c96c:	613b      	str	r3, [r7, #16]
   return(result);
 800c96e:	693b      	ldr	r3, [r7, #16]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d1e6      	bne.n	800c942 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2220      	movs	r2, #32
 800c978:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	2200      	movs	r2, #0
 800c980:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	2200      	movs	r2, #0
 800c986:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c988:	bf00      	nop
 800c98a:	3754      	adds	r7, #84	@ 0x54
 800c98c:	46bd      	mov	sp, r7
 800c98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c992:	4770      	bx	lr

0800c994 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c994:	b580      	push	{r7, lr}
 800c996:	b084      	sub	sp, #16
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c9a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c9aa:	68f8      	ldr	r0, [r7, #12]
 800c9ac:	f7ff faac 	bl	800bf08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c9b0:	bf00      	nop
 800c9b2:	3710      	adds	r7, #16
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	bd80      	pop	{r7, pc}

0800c9b8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b088      	sub	sp, #32
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	e853 3f00 	ldrex	r3, [r3]
 800c9cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9ce:	68bb      	ldr	r3, [r7, #8]
 800c9d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c9d4:	61fb      	str	r3, [r7, #28]
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	461a      	mov	r2, r3
 800c9dc:	69fb      	ldr	r3, [r7, #28]
 800c9de:	61bb      	str	r3, [r7, #24]
 800c9e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9e2:	6979      	ldr	r1, [r7, #20]
 800c9e4:	69ba      	ldr	r2, [r7, #24]
 800c9e6:	e841 2300 	strex	r3, r2, [r1]
 800c9ea:	613b      	str	r3, [r7, #16]
   return(result);
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d1e6      	bne.n	800c9c0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	2220      	movs	r2, #32
 800c9f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f7ff fa77 	bl	800bef4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ca06:	bf00      	nop
 800ca08:	3720      	adds	r7, #32
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}
	...

0800ca10 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b09c      	sub	sp, #112	@ 0x70
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ca1e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca28:	2b22      	cmp	r3, #34	@ 0x22
 800ca2a:	f040 80c3 	bne.w	800cbb4 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca34:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ca38:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ca3c:	b2d9      	uxtb	r1, r3
 800ca3e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ca42:	b2da      	uxtb	r2, r3
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca48:	400a      	ands	r2, r1
 800ca4a:	b2d2      	uxtb	r2, r2
 800ca4c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca52:	1c5a      	adds	r2, r3, #1
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca5e:	b29b      	uxth	r3, r3
 800ca60:	3b01      	subs	r3, #1
 800ca62:	b29a      	uxth	r2, r3
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca70:	b29b      	uxth	r3, r3
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	f040 80a6 	bne.w	800cbc4 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca80:	e853 3f00 	ldrex	r3, [r3]
 800ca84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ca86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ca8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	461a      	mov	r2, r3
 800ca94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca96:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ca98:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ca9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ca9e:	e841 2300 	strex	r3, r2, [r1]
 800caa2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800caa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d1e6      	bne.n	800ca78 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	3308      	adds	r3, #8
 800cab0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cab4:	e853 3f00 	ldrex	r3, [r3]
 800cab8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800caba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cabc:	f023 0301 	bic.w	r3, r3, #1
 800cac0:	667b      	str	r3, [r7, #100]	@ 0x64
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	3308      	adds	r3, #8
 800cac8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800caca:	647a      	str	r2, [r7, #68]	@ 0x44
 800cacc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cace:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cad0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cad2:	e841 2300 	strex	r3, r2, [r1]
 800cad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d1e5      	bne.n	800caaa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2220      	movs	r2, #32
 800cae2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	2200      	movs	r2, #0
 800caea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2200      	movs	r2, #0
 800caf0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	4a35      	ldr	r2, [pc, #212]	@ (800cbcc <UART_RxISR_8BIT+0x1bc>)
 800caf8:	4293      	cmp	r3, r2
 800cafa:	d024      	beq.n	800cb46 <UART_RxISR_8BIT+0x136>
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	4a33      	ldr	r2, [pc, #204]	@ (800cbd0 <UART_RxISR_8BIT+0x1c0>)
 800cb02:	4293      	cmp	r3, r2
 800cb04:	d01f      	beq.n	800cb46 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	685b      	ldr	r3, [r3, #4]
 800cb0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d018      	beq.n	800cb46 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb1c:	e853 3f00 	ldrex	r3, [r3]
 800cb20:	623b      	str	r3, [r7, #32]
   return(result);
 800cb22:	6a3b      	ldr	r3, [r7, #32]
 800cb24:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cb28:	663b      	str	r3, [r7, #96]	@ 0x60
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	461a      	mov	r2, r3
 800cb30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cb32:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb34:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb3a:	e841 2300 	strex	r3, r2, [r1]
 800cb3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cb40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d1e6      	bne.n	800cb14 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb4a:	2b01      	cmp	r3, #1
 800cb4c:	d12e      	bne.n	800cbac <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	2200      	movs	r2, #0
 800cb52:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb5a:	693b      	ldr	r3, [r7, #16]
 800cb5c:	e853 3f00 	ldrex	r3, [r3]
 800cb60:	60fb      	str	r3, [r7, #12]
   return(result);
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	f023 0310 	bic.w	r3, r3, #16
 800cb68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	461a      	mov	r2, r3
 800cb70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb72:	61fb      	str	r3, [r7, #28]
 800cb74:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb76:	69b9      	ldr	r1, [r7, #24]
 800cb78:	69fa      	ldr	r2, [r7, #28]
 800cb7a:	e841 2300 	strex	r3, r2, [r1]
 800cb7e:	617b      	str	r3, [r7, #20]
   return(result);
 800cb80:	697b      	ldr	r3, [r7, #20]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d1e6      	bne.n	800cb54 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	69db      	ldr	r3, [r3, #28]
 800cb8c:	f003 0310 	and.w	r3, r3, #16
 800cb90:	2b10      	cmp	r3, #16
 800cb92:	d103      	bne.n	800cb9c <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	2210      	movs	r2, #16
 800cb9a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cba2:	4619      	mov	r1, r3
 800cba4:	6878      	ldr	r0, [r7, #4]
 800cba6:	f7ff f9b9 	bl	800bf1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cbaa:	e00b      	b.n	800cbc4 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f7f4 fc29 	bl	8001404 <HAL_UART_RxCpltCallback>
}
 800cbb2:	e007      	b.n	800cbc4 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	699a      	ldr	r2, [r3, #24]
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	f042 0208 	orr.w	r2, r2, #8
 800cbc2:	619a      	str	r2, [r3, #24]
}
 800cbc4:	bf00      	nop
 800cbc6:	3770      	adds	r7, #112	@ 0x70
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	bd80      	pop	{r7, pc}
 800cbcc:	44002400 	.word	0x44002400
 800cbd0:	54002400 	.word	0x54002400

0800cbd4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b09c      	sub	sp, #112	@ 0x70
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cbe2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cbec:	2b22      	cmp	r3, #34	@ 0x22
 800cbee:	f040 80c3 	bne.w	800cd78 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbf8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc00:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800cc02:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800cc06:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800cc0a:	4013      	ands	r3, r2
 800cc0c:	b29a      	uxth	r2, r3
 800cc0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc10:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc16:	1c9a      	adds	r2, r3, #2
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc22:	b29b      	uxth	r3, r3
 800cc24:	3b01      	subs	r3, #1
 800cc26:	b29a      	uxth	r2, r3
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc34:	b29b      	uxth	r3, r3
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	f040 80a6 	bne.w	800cd88 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc44:	e853 3f00 	ldrex	r3, [r3]
 800cc48:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cc4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cc50:	667b      	str	r3, [r7, #100]	@ 0x64
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	461a      	mov	r2, r3
 800cc58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc5a:	657b      	str	r3, [r7, #84]	@ 0x54
 800cc5c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cc62:	e841 2300 	strex	r3, r2, [r1]
 800cc66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cc68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d1e6      	bne.n	800cc3c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	3308      	adds	r3, #8
 800cc74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc78:	e853 3f00 	ldrex	r3, [r3]
 800cc7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cc7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc80:	f023 0301 	bic.w	r3, r3, #1
 800cc84:	663b      	str	r3, [r7, #96]	@ 0x60
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	3308      	adds	r3, #8
 800cc8c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cc8e:	643a      	str	r2, [r7, #64]	@ 0x40
 800cc90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cc94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cc96:	e841 2300 	strex	r3, r2, [r1]
 800cc9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cc9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d1e5      	bne.n	800cc6e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	2220      	movs	r2, #32
 800cca6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	2200      	movs	r2, #0
 800ccae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	4a35      	ldr	r2, [pc, #212]	@ (800cd90 <UART_RxISR_16BIT+0x1bc>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d024      	beq.n	800cd0a <UART_RxISR_16BIT+0x136>
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	4a33      	ldr	r2, [pc, #204]	@ (800cd94 <UART_RxISR_16BIT+0x1c0>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d01f      	beq.n	800cd0a <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	685b      	ldr	r3, [r3, #4]
 800ccd0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d018      	beq.n	800cd0a <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccde:	6a3b      	ldr	r3, [r7, #32]
 800cce0:	e853 3f00 	ldrex	r3, [r3]
 800cce4:	61fb      	str	r3, [r7, #28]
   return(result);
 800cce6:	69fb      	ldr	r3, [r7, #28]
 800cce8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ccec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	461a      	mov	r2, r3
 800ccf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ccf8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ccfc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ccfe:	e841 2300 	strex	r3, r2, [r1]
 800cd02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cd04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d1e6      	bne.n	800ccd8 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd0e:	2b01      	cmp	r3, #1
 800cd10:	d12e      	bne.n	800cd70 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	2200      	movs	r2, #0
 800cd16:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	e853 3f00 	ldrex	r3, [r3]
 800cd24:	60bb      	str	r3, [r7, #8]
   return(result);
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	f023 0310 	bic.w	r3, r3, #16
 800cd2c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	461a      	mov	r2, r3
 800cd34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd36:	61bb      	str	r3, [r7, #24]
 800cd38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd3a:	6979      	ldr	r1, [r7, #20]
 800cd3c:	69ba      	ldr	r2, [r7, #24]
 800cd3e:	e841 2300 	strex	r3, r2, [r1]
 800cd42:	613b      	str	r3, [r7, #16]
   return(result);
 800cd44:	693b      	ldr	r3, [r7, #16]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d1e6      	bne.n	800cd18 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	69db      	ldr	r3, [r3, #28]
 800cd50:	f003 0310 	and.w	r3, r3, #16
 800cd54:	2b10      	cmp	r3, #16
 800cd56:	d103      	bne.n	800cd60 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	2210      	movs	r2, #16
 800cd5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cd66:	4619      	mov	r1, r3
 800cd68:	6878      	ldr	r0, [r7, #4]
 800cd6a:	f7ff f8d7 	bl	800bf1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cd6e:	e00b      	b.n	800cd88 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800cd70:	6878      	ldr	r0, [r7, #4]
 800cd72:	f7f4 fb47 	bl	8001404 <HAL_UART_RxCpltCallback>
}
 800cd76:	e007      	b.n	800cd88 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	699a      	ldr	r2, [r3, #24]
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	f042 0208 	orr.w	r2, r2, #8
 800cd86:	619a      	str	r2, [r3, #24]
}
 800cd88:	bf00      	nop
 800cd8a:	3770      	adds	r7, #112	@ 0x70
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	bd80      	pop	{r7, pc}
 800cd90:	44002400 	.word	0x44002400
 800cd94:	54002400 	.word	0x54002400

0800cd98 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b0ac      	sub	sp, #176	@ 0xb0
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cda6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	69db      	ldr	r3, [r3, #28]
 800cdb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	689b      	ldr	r3, [r3, #8]
 800cdc4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cdce:	2b22      	cmp	r3, #34	@ 0x22
 800cdd0:	f040 8188 	bne.w	800d0e4 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cdda:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cdde:	e12b      	b.n	800d038 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cde6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cdea:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800cdee:	b2d9      	uxtb	r1, r3
 800cdf0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800cdf4:	b2da      	uxtb	r2, r3
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdfa:	400a      	ands	r2, r1
 800cdfc:	b2d2      	uxtb	r2, r2
 800cdfe:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce04:	1c5a      	adds	r2, r3, #1
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ce10:	b29b      	uxth	r3, r3
 800ce12:	3b01      	subs	r3, #1
 800ce14:	b29a      	uxth	r2, r3
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	69db      	ldr	r3, [r3, #28]
 800ce22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ce26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce2a:	f003 0307 	and.w	r3, r3, #7
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d053      	beq.n	800ceda <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ce32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce36:	f003 0301 	and.w	r3, r3, #1
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d011      	beq.n	800ce62 <UART_RxISR_8BIT_FIFOEN+0xca>
 800ce3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ce42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d00b      	beq.n	800ce62 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	2201      	movs	r2, #1
 800ce50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce58:	f043 0201 	orr.w	r2, r3, #1
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ce62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce66:	f003 0302 	and.w	r3, r3, #2
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d011      	beq.n	800ce92 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ce6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ce72:	f003 0301 	and.w	r3, r3, #1
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d00b      	beq.n	800ce92 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	2202      	movs	r2, #2
 800ce80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce88:	f043 0204 	orr.w	r2, r3, #4
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ce92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce96:	f003 0304 	and.w	r3, r3, #4
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d011      	beq.n	800cec2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800ce9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cea2:	f003 0301 	and.w	r3, r3, #1
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d00b      	beq.n	800cec2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	2204      	movs	r2, #4
 800ceb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ceb8:	f043 0202 	orr.w	r2, r3, #2
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d006      	beq.n	800ceda <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cecc:	6878      	ldr	r0, [r7, #4]
 800cece:	f7ff f81b 	bl	800bf08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	2200      	movs	r2, #0
 800ced6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cee0:	b29b      	uxth	r3, r3
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	f040 80a8 	bne.w	800d038 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cef0:	e853 3f00 	ldrex	r3, [r3]
 800cef4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800cef6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cef8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cefc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	461a      	mov	r2, r3
 800cf06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cf0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cf0c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf0e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800cf10:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cf12:	e841 2300 	strex	r3, r2, [r1]
 800cf16:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800cf18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d1e4      	bne.n	800cee8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	3308      	adds	r3, #8
 800cf24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf28:	e853 3f00 	ldrex	r3, [r3]
 800cf2c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800cf2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cf34:	f023 0301 	bic.w	r3, r3, #1
 800cf38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	3308      	adds	r3, #8
 800cf42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cf46:	66ba      	str	r2, [r7, #104]	@ 0x68
 800cf48:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf4a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800cf4c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cf4e:	e841 2300 	strex	r3, r2, [r1]
 800cf52:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800cf54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d1e1      	bne.n	800cf1e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	2220      	movs	r2, #32
 800cf5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	2200      	movs	r2, #0
 800cf66:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	4a62      	ldr	r2, [pc, #392]	@ (800d0fc <UART_RxISR_8BIT_FIFOEN+0x364>)
 800cf74:	4293      	cmp	r3, r2
 800cf76:	d026      	beq.n	800cfc6 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	4a60      	ldr	r2, [pc, #384]	@ (800d100 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800cf7e:	4293      	cmp	r3, r2
 800cf80:	d021      	beq.n	800cfc6 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	685b      	ldr	r3, [r3, #4]
 800cf88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d01a      	beq.n	800cfc6 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf98:	e853 3f00 	ldrex	r3, [r3]
 800cf9c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cf9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cfa0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cfa4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	461a      	mov	r2, r3
 800cfae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cfb2:	657b      	str	r3, [r7, #84]	@ 0x54
 800cfb4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfb6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cfb8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cfba:	e841 2300 	strex	r3, r2, [r1]
 800cfbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cfc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d1e4      	bne.n	800cf90 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cfca:	2b01      	cmp	r3, #1
 800cfcc:	d130      	bne.n	800d030 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfdc:	e853 3f00 	ldrex	r3, [r3]
 800cfe0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cfe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfe4:	f023 0310 	bic.w	r3, r3, #16
 800cfe8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	461a      	mov	r2, r3
 800cff2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cff6:	643b      	str	r3, [r7, #64]	@ 0x40
 800cff8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cffa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cffc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cffe:	e841 2300 	strex	r3, r2, [r1]
 800d002:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d006:	2b00      	cmp	r3, #0
 800d008:	d1e4      	bne.n	800cfd4 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	69db      	ldr	r3, [r3, #28]
 800d010:	f003 0310 	and.w	r3, r3, #16
 800d014:	2b10      	cmp	r3, #16
 800d016:	d103      	bne.n	800d020 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	2210      	movs	r2, #16
 800d01e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d026:	4619      	mov	r1, r3
 800d028:	6878      	ldr	r0, [r7, #4]
 800d02a:	f7fe ff77 	bl	800bf1c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d02e:	e00e      	b.n	800d04e <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f7f4 f9e7 	bl	8001404 <HAL_UART_RxCpltCallback>
        break;
 800d036:	e00a      	b.n	800d04e <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d038:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d006      	beq.n	800d04e <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800d040:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d044:	f003 0320 	and.w	r3, r3, #32
 800d048:	2b00      	cmp	r3, #0
 800d04a:	f47f aec9 	bne.w	800cde0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d054:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d058:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d049      	beq.n	800d0f4 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d066:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800d06a:	429a      	cmp	r2, r3
 800d06c:	d242      	bcs.n	800d0f4 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	3308      	adds	r3, #8
 800d074:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d076:	6a3b      	ldr	r3, [r7, #32]
 800d078:	e853 3f00 	ldrex	r3, [r3]
 800d07c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d07e:	69fb      	ldr	r3, [r7, #28]
 800d080:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d084:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	3308      	adds	r3, #8
 800d08e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d092:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d094:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d096:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d098:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d09a:	e841 2300 	strex	r3, r2, [r1]
 800d09e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d1e3      	bne.n	800d06e <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	4a16      	ldr	r2, [pc, #88]	@ (800d104 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800d0aa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	e853 3f00 	ldrex	r3, [r3]
 800d0b8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d0ba:	68bb      	ldr	r3, [r7, #8]
 800d0bc:	f043 0320 	orr.w	r3, r3, #32
 800d0c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d0ce:	61bb      	str	r3, [r7, #24]
 800d0d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0d2:	6979      	ldr	r1, [r7, #20]
 800d0d4:	69ba      	ldr	r2, [r7, #24]
 800d0d6:	e841 2300 	strex	r3, r2, [r1]
 800d0da:	613b      	str	r3, [r7, #16]
   return(result);
 800d0dc:	693b      	ldr	r3, [r7, #16]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d1e4      	bne.n	800d0ac <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d0e2:	e007      	b.n	800d0f4 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	699a      	ldr	r2, [r3, #24]
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f042 0208 	orr.w	r2, r2, #8
 800d0f2:	619a      	str	r2, [r3, #24]
}
 800d0f4:	bf00      	nop
 800d0f6:	37b0      	adds	r7, #176	@ 0xb0
 800d0f8:	46bd      	mov	sp, r7
 800d0fa:	bd80      	pop	{r7, pc}
 800d0fc:	44002400 	.word	0x44002400
 800d100:	54002400 	.word	0x54002400
 800d104:	0800ca11 	.word	0x0800ca11

0800d108 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b0ae      	sub	sp, #184	@ 0xb8
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d116:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	69db      	ldr	r3, [r3, #28]
 800d120:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	689b      	ldr	r3, [r3, #8]
 800d134:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d13e:	2b22      	cmp	r3, #34	@ 0x22
 800d140:	f040 818c 	bne.w	800d45c <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d14a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d14e:	e12f      	b.n	800d3b0 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d156:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d15e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800d162:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800d166:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800d16a:	4013      	ands	r3, r2
 800d16c:	b29a      	uxth	r2, r3
 800d16e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d172:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d178:	1c9a      	adds	r2, r3, #2
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d184:	b29b      	uxth	r3, r3
 800d186:	3b01      	subs	r3, #1
 800d188:	b29a      	uxth	r2, r3
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	69db      	ldr	r3, [r3, #28]
 800d196:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d19a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d19e:	f003 0307 	and.w	r3, r3, #7
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d053      	beq.n	800d24e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d1a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d1aa:	f003 0301 	and.w	r3, r3, #1
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d011      	beq.n	800d1d6 <UART_RxISR_16BIT_FIFOEN+0xce>
 800d1b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d1b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d00b      	beq.n	800d1d6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	2201      	movs	r2, #1
 800d1c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1cc:	f043 0201 	orr.w	r2, r3, #1
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d1d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d1da:	f003 0302 	and.w	r3, r3, #2
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d011      	beq.n	800d206 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d1e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d1e6:	f003 0301 	and.w	r3, r3, #1
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d00b      	beq.n	800d206 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	2202      	movs	r2, #2
 800d1f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1fc:	f043 0204 	orr.w	r2, r3, #4
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d206:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d20a:	f003 0304 	and.w	r3, r3, #4
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d011      	beq.n	800d236 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d212:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d216:	f003 0301 	and.w	r3, r3, #1
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d00b      	beq.n	800d236 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	2204      	movs	r2, #4
 800d224:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d22c:	f043 0202 	orr.w	r2, r3, #2
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d006      	beq.n	800d24e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d240:	6878      	ldr	r0, [r7, #4]
 800d242:	f7fe fe61 	bl	800bf08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	2200      	movs	r2, #0
 800d24a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d254:	b29b      	uxth	r3, r3
 800d256:	2b00      	cmp	r3, #0
 800d258:	f040 80aa 	bne.w	800d3b0 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d262:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d264:	e853 3f00 	ldrex	r3, [r3]
 800d268:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d26a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d26c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d270:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	461a      	mov	r2, r3
 800d27a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d27e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d282:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d284:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d286:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d28a:	e841 2300 	strex	r3, r2, [r1]
 800d28e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d290:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d292:	2b00      	cmp	r3, #0
 800d294:	d1e2      	bne.n	800d25c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	3308      	adds	r3, #8
 800d29c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d29e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d2a0:	e853 3f00 	ldrex	r3, [r3]
 800d2a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d2a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d2a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d2ac:	f023 0301 	bic.w	r3, r3, #1
 800d2b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	3308      	adds	r3, #8
 800d2ba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d2be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d2c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d2c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d2c6:	e841 2300 	strex	r3, r2, [r1]
 800d2ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d2cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d1e1      	bne.n	800d296 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	2220      	movs	r2, #32
 800d2d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	2200      	movs	r2, #0
 800d2de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	4a62      	ldr	r2, [pc, #392]	@ (800d474 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d026      	beq.n	800d33e <UART_RxISR_16BIT_FIFOEN+0x236>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	4a60      	ldr	r2, [pc, #384]	@ (800d478 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800d2f6:	4293      	cmp	r3, r2
 800d2f8:	d021      	beq.n	800d33e <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	685b      	ldr	r3, [r3, #4]
 800d300:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d304:	2b00      	cmp	r3, #0
 800d306:	d01a      	beq.n	800d33e <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d30e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d310:	e853 3f00 	ldrex	r3, [r3]
 800d314:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d318:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d31c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	461a      	mov	r2, r3
 800d326:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d32a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d32c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d32e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d330:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d332:	e841 2300 	strex	r3, r2, [r1]
 800d336:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d338:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d1e4      	bne.n	800d308 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d342:	2b01      	cmp	r3, #1
 800d344:	d130      	bne.n	800d3a8 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2200      	movs	r2, #0
 800d34a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d354:	e853 3f00 	ldrex	r3, [r3]
 800d358:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d35a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d35c:	f023 0310 	bic.w	r3, r3, #16
 800d360:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	461a      	mov	r2, r3
 800d36a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d36e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d370:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d372:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d374:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d376:	e841 2300 	strex	r3, r2, [r1]
 800d37a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d37c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d1e4      	bne.n	800d34c <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	69db      	ldr	r3, [r3, #28]
 800d388:	f003 0310 	and.w	r3, r3, #16
 800d38c:	2b10      	cmp	r3, #16
 800d38e:	d103      	bne.n	800d398 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	2210      	movs	r2, #16
 800d396:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d39e:	4619      	mov	r1, r3
 800d3a0:	6878      	ldr	r0, [r7, #4]
 800d3a2:	f7fe fdbb 	bl	800bf1c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d3a6:	e00e      	b.n	800d3c6 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800d3a8:	6878      	ldr	r0, [r7, #4]
 800d3aa:	f7f4 f82b 	bl	8001404 <HAL_UART_RxCpltCallback>
        break;
 800d3ae:	e00a      	b.n	800d3c6 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d3b0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d006      	beq.n	800d3c6 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800d3b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d3bc:	f003 0320 	and.w	r3, r3, #32
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	f47f aec5 	bne.w	800d150 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d3cc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d3d0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d049      	beq.n	800d46c <UART_RxISR_16BIT_FIFOEN+0x364>
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d3de:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d3e2:	429a      	cmp	r2, r3
 800d3e4:	d242      	bcs.n	800d46c <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	3308      	adds	r3, #8
 800d3ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3f0:	e853 3f00 	ldrex	r3, [r3]
 800d3f4:	623b      	str	r3, [r7, #32]
   return(result);
 800d3f6:	6a3b      	ldr	r3, [r7, #32]
 800d3f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d3fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	3308      	adds	r3, #8
 800d406:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d40a:	633a      	str	r2, [r7, #48]	@ 0x30
 800d40c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d40e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d410:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d412:	e841 2300 	strex	r3, r2, [r1]
 800d416:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d1e3      	bne.n	800d3e6 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	4a16      	ldr	r2, [pc, #88]	@ (800d47c <UART_RxISR_16BIT_FIFOEN+0x374>)
 800d422:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d42a:	693b      	ldr	r3, [r7, #16]
 800d42c:	e853 3f00 	ldrex	r3, [r3]
 800d430:	60fb      	str	r3, [r7, #12]
   return(result);
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	f043 0320 	orr.w	r3, r3, #32
 800d438:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	461a      	mov	r2, r3
 800d442:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d446:	61fb      	str	r3, [r7, #28]
 800d448:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d44a:	69b9      	ldr	r1, [r7, #24]
 800d44c:	69fa      	ldr	r2, [r7, #28]
 800d44e:	e841 2300 	strex	r3, r2, [r1]
 800d452:	617b      	str	r3, [r7, #20]
   return(result);
 800d454:	697b      	ldr	r3, [r7, #20]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d1e4      	bne.n	800d424 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d45a:	e007      	b.n	800d46c <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	699a      	ldr	r2, [r3, #24]
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	f042 0208 	orr.w	r2, r2, #8
 800d46a:	619a      	str	r2, [r3, #24]
}
 800d46c:	bf00      	nop
 800d46e:	37b8      	adds	r7, #184	@ 0xb8
 800d470:	46bd      	mov	sp, r7
 800d472:	bd80      	pop	{r7, pc}
 800d474:	44002400 	.word	0x44002400
 800d478:	54002400 	.word	0x54002400
 800d47c:	0800cbd5 	.word	0x0800cbd5

0800d480 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d480:	b480      	push	{r7}
 800d482:	b083      	sub	sp, #12
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d488:	bf00      	nop
 800d48a:	370c      	adds	r7, #12
 800d48c:	46bd      	mov	sp, r7
 800d48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d492:	4770      	bx	lr

0800d494 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d494:	b480      	push	{r7}
 800d496:	b083      	sub	sp, #12
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d49c:	bf00      	nop
 800d49e:	370c      	adds	r7, #12
 800d4a0:	46bd      	mov	sp, r7
 800d4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a6:	4770      	bx	lr

0800d4a8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d4a8:	b480      	push	{r7}
 800d4aa:	b083      	sub	sp, #12
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d4b0:	bf00      	nop
 800d4b2:	370c      	adds	r7, #12
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ba:	4770      	bx	lr

0800d4bc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d4bc:	b480      	push	{r7}
 800d4be:	b085      	sub	sp, #20
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d4ca:	2b01      	cmp	r3, #1
 800d4cc:	d101      	bne.n	800d4d2 <HAL_UARTEx_DisableFifoMode+0x16>
 800d4ce:	2302      	movs	r3, #2
 800d4d0:	e027      	b.n	800d522 <HAL_UARTEx_DisableFifoMode+0x66>
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	2201      	movs	r2, #1
 800d4d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	2224      	movs	r2, #36	@ 0x24
 800d4de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	681a      	ldr	r2, [r3, #0]
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	f022 0201 	bic.w	r2, r2, #1
 800d4f8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d500:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2200      	movs	r2, #0
 800d506:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	68fa      	ldr	r2, [r7, #12]
 800d50e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2220      	movs	r2, #32
 800d514:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	2200      	movs	r2, #0
 800d51c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d520:	2300      	movs	r3, #0
}
 800d522:	4618      	mov	r0, r3
 800d524:	3714      	adds	r7, #20
 800d526:	46bd      	mov	sp, r7
 800d528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52c:	4770      	bx	lr

0800d52e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d52e:	b580      	push	{r7, lr}
 800d530:	b084      	sub	sp, #16
 800d532:	af00      	add	r7, sp, #0
 800d534:	6078      	str	r0, [r7, #4]
 800d536:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d53e:	2b01      	cmp	r3, #1
 800d540:	d101      	bne.n	800d546 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d542:	2302      	movs	r3, #2
 800d544:	e02d      	b.n	800d5a2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2201      	movs	r2, #1
 800d54a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	2224      	movs	r2, #36	@ 0x24
 800d552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	681a      	ldr	r2, [r3, #0]
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	f022 0201 	bic.w	r2, r2, #1
 800d56c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	689b      	ldr	r3, [r3, #8]
 800d574:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	683a      	ldr	r2, [r7, #0]
 800d57e:	430a      	orrs	r2, r1
 800d580:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d582:	6878      	ldr	r0, [r7, #4]
 800d584:	f000 f850 	bl	800d628 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	68fa      	ldr	r2, [r7, #12]
 800d58e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2220      	movs	r2, #32
 800d594:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	2200      	movs	r2, #0
 800d59c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d5a0:	2300      	movs	r3, #0
}
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	3710      	adds	r7, #16
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	bd80      	pop	{r7, pc}

0800d5aa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d5aa:	b580      	push	{r7, lr}
 800d5ac:	b084      	sub	sp, #16
 800d5ae:	af00      	add	r7, sp, #0
 800d5b0:	6078      	str	r0, [r7, #4]
 800d5b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d5ba:	2b01      	cmp	r3, #1
 800d5bc:	d101      	bne.n	800d5c2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d5be:	2302      	movs	r3, #2
 800d5c0:	e02d      	b.n	800d61e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2201      	movs	r2, #1
 800d5c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	2224      	movs	r2, #36	@ 0x24
 800d5ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	681a      	ldr	r2, [r3, #0]
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	f022 0201 	bic.w	r2, r2, #1
 800d5e8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	689b      	ldr	r3, [r3, #8]
 800d5f0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	683a      	ldr	r2, [r7, #0]
 800d5fa:	430a      	orrs	r2, r1
 800d5fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d5fe:	6878      	ldr	r0, [r7, #4]
 800d600:	f000 f812 	bl	800d628 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	68fa      	ldr	r2, [r7, #12]
 800d60a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2220      	movs	r2, #32
 800d610:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2200      	movs	r2, #0
 800d618:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d61c:	2300      	movs	r3, #0
}
 800d61e:	4618      	mov	r0, r3
 800d620:	3710      	adds	r7, #16
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
	...

0800d628 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d628:	b480      	push	{r7}
 800d62a:	b085      	sub	sp, #20
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d634:	2b00      	cmp	r3, #0
 800d636:	d108      	bne.n	800d64a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2201      	movs	r2, #1
 800d63c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2201      	movs	r2, #1
 800d644:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d648:	e031      	b.n	800d6ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d64a:	2308      	movs	r3, #8
 800d64c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d64e:	2308      	movs	r3, #8
 800d650:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	689b      	ldr	r3, [r3, #8]
 800d658:	0e5b      	lsrs	r3, r3, #25
 800d65a:	b2db      	uxtb	r3, r3
 800d65c:	f003 0307 	and.w	r3, r3, #7
 800d660:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	689b      	ldr	r3, [r3, #8]
 800d668:	0f5b      	lsrs	r3, r3, #29
 800d66a:	b2db      	uxtb	r3, r3
 800d66c:	f003 0307 	and.w	r3, r3, #7
 800d670:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d672:	7bbb      	ldrb	r3, [r7, #14]
 800d674:	7b3a      	ldrb	r2, [r7, #12]
 800d676:	4911      	ldr	r1, [pc, #68]	@ (800d6bc <UARTEx_SetNbDataToProcess+0x94>)
 800d678:	5c8a      	ldrb	r2, [r1, r2]
 800d67a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d67e:	7b3a      	ldrb	r2, [r7, #12]
 800d680:	490f      	ldr	r1, [pc, #60]	@ (800d6c0 <UARTEx_SetNbDataToProcess+0x98>)
 800d682:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d684:	fb93 f3f2 	sdiv	r3, r3, r2
 800d688:	b29a      	uxth	r2, r3
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d690:	7bfb      	ldrb	r3, [r7, #15]
 800d692:	7b7a      	ldrb	r2, [r7, #13]
 800d694:	4909      	ldr	r1, [pc, #36]	@ (800d6bc <UARTEx_SetNbDataToProcess+0x94>)
 800d696:	5c8a      	ldrb	r2, [r1, r2]
 800d698:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d69c:	7b7a      	ldrb	r2, [r7, #13]
 800d69e:	4908      	ldr	r1, [pc, #32]	@ (800d6c0 <UARTEx_SetNbDataToProcess+0x98>)
 800d6a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d6a2:	fb93 f3f2 	sdiv	r3, r3, r2
 800d6a6:	b29a      	uxth	r2, r3
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d6ae:	bf00      	nop
 800d6b0:	3714      	adds	r7, #20
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b8:	4770      	bx	lr
 800d6ba:	bf00      	nop
 800d6bc:	08010350 	.word	0x08010350
 800d6c0:	08010358 	.word	0x08010358

0800d6c4 <_ZdlPv>:
 800d6c4:	f000 b842 	b.w	800d74c <free>

0800d6c8 <_ZdlPvj>:
 800d6c8:	f7ff bffc 	b.w	800d6c4 <_ZdlPv>

0800d6cc <_ZdaPv>:
 800d6cc:	f7ff bffa 	b.w	800d6c4 <_ZdlPv>

0800d6d0 <_Znwj>:
 800d6d0:	2801      	cmp	r0, #1
 800d6d2:	bf38      	it	cc
 800d6d4:	2001      	movcc	r0, #1
 800d6d6:	b510      	push	{r4, lr}
 800d6d8:	4604      	mov	r4, r0
 800d6da:	4620      	mov	r0, r4
 800d6dc:	f000 f82e 	bl	800d73c <malloc>
 800d6e0:	b100      	cbz	r0, 800d6e4 <_Znwj+0x14>
 800d6e2:	bd10      	pop	{r4, pc}
 800d6e4:	f000 f818 	bl	800d718 <_ZSt15get_new_handlerv>
 800d6e8:	b908      	cbnz	r0, 800d6ee <_Znwj+0x1e>
 800d6ea:	f000 f81b 	bl	800d724 <abort>
 800d6ee:	4780      	blx	r0
 800d6f0:	e7f3      	b.n	800d6da <_Znwj+0xa>

0800d6f2 <_Znaj>:
 800d6f2:	f7ff bfed 	b.w	800d6d0 <_Znwj>

0800d6f6 <_ZNSaIcEC1Ev>:
 800d6f6:	4770      	bx	lr

0800d6f8 <_ZNSaIcEC1ERKS_>:
 800d6f8:	4770      	bx	lr

0800d6fa <_ZNSaIcED1Ev>:
 800d6fa:	4770      	bx	lr

0800d6fc <_ZSt17__throw_bad_allocv>:
 800d6fc:	b508      	push	{r3, lr}
 800d6fe:	f000 f811 	bl	800d724 <abort>

0800d702 <_ZSt28__throw_bad_array_new_lengthv>:
 800d702:	b508      	push	{r3, lr}
 800d704:	f000 f80e 	bl	800d724 <abort>

0800d708 <_ZSt20__throw_length_errorPKc>:
 800d708:	b508      	push	{r3, lr}
 800d70a:	f000 f80b 	bl	800d724 <abort>

0800d70e <_ZSt24__throw_out_of_range_fmtPKcz>:
 800d70e:	b40f      	push	{r0, r1, r2, r3}
 800d710:	b508      	push	{r3, lr}
 800d712:	f000 f807 	bl	800d724 <abort>
	...

0800d718 <_ZSt15get_new_handlerv>:
 800d718:	4b01      	ldr	r3, [pc, #4]	@ (800d720 <_ZSt15get_new_handlerv+0x8>)
 800d71a:	e8d3 0faf 	lda	r0, [r3]
 800d71e:	4770      	bx	lr
 800d720:	20000364 	.word	0x20000364

0800d724 <abort>:
 800d724:	2006      	movs	r0, #6
 800d726:	b508      	push	{r3, lr}
 800d728:	f000 fef4 	bl	800e514 <raise>
 800d72c:	2001      	movs	r0, #1
 800d72e:	f7f5 fc01 	bl	8002f34 <_exit>

0800d732 <atoi>:
 800d732:	220a      	movs	r2, #10
 800d734:	2100      	movs	r1, #0
 800d736:	f000 b939 	b.w	800d9ac <strtol>
	...

0800d73c <malloc>:
 800d73c:	4b02      	ldr	r3, [pc, #8]	@ (800d748 <malloc+0xc>)
 800d73e:	4601      	mov	r1, r0
 800d740:	6818      	ldr	r0, [r3, #0]
 800d742:	f000 b82d 	b.w	800d7a0 <_malloc_r>
 800d746:	bf00      	nop
 800d748:	20000018 	.word	0x20000018

0800d74c <free>:
 800d74c:	4b02      	ldr	r3, [pc, #8]	@ (800d758 <free+0xc>)
 800d74e:	4601      	mov	r1, r0
 800d750:	6818      	ldr	r0, [r3, #0]
 800d752:	f001 bdf1 	b.w	800f338 <_free_r>
 800d756:	bf00      	nop
 800d758:	20000018 	.word	0x20000018

0800d75c <sbrk_aligned>:
 800d75c:	b570      	push	{r4, r5, r6, lr}
 800d75e:	4e0f      	ldr	r6, [pc, #60]	@ (800d79c <sbrk_aligned+0x40>)
 800d760:	460c      	mov	r4, r1
 800d762:	4605      	mov	r5, r0
 800d764:	6831      	ldr	r1, [r6, #0]
 800d766:	b911      	cbnz	r1, 800d76e <sbrk_aligned+0x12>
 800d768:	f000 ff28 	bl	800e5bc <_sbrk_r>
 800d76c:	6030      	str	r0, [r6, #0]
 800d76e:	4621      	mov	r1, r4
 800d770:	4628      	mov	r0, r5
 800d772:	f000 ff23 	bl	800e5bc <_sbrk_r>
 800d776:	1c43      	adds	r3, r0, #1
 800d778:	d103      	bne.n	800d782 <sbrk_aligned+0x26>
 800d77a:	f04f 34ff 	mov.w	r4, #4294967295
 800d77e:	4620      	mov	r0, r4
 800d780:	bd70      	pop	{r4, r5, r6, pc}
 800d782:	1cc4      	adds	r4, r0, #3
 800d784:	f024 0403 	bic.w	r4, r4, #3
 800d788:	42a0      	cmp	r0, r4
 800d78a:	d0f8      	beq.n	800d77e <sbrk_aligned+0x22>
 800d78c:	1a21      	subs	r1, r4, r0
 800d78e:	4628      	mov	r0, r5
 800d790:	f000 ff14 	bl	800e5bc <_sbrk_r>
 800d794:	3001      	adds	r0, #1
 800d796:	d1f2      	bne.n	800d77e <sbrk_aligned+0x22>
 800d798:	e7ef      	b.n	800d77a <sbrk_aligned+0x1e>
 800d79a:	bf00      	nop
 800d79c:	20000368 	.word	0x20000368

0800d7a0 <_malloc_r>:
 800d7a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7a4:	1ccd      	adds	r5, r1, #3
 800d7a6:	4606      	mov	r6, r0
 800d7a8:	f025 0503 	bic.w	r5, r5, #3
 800d7ac:	3508      	adds	r5, #8
 800d7ae:	2d0c      	cmp	r5, #12
 800d7b0:	bf38      	it	cc
 800d7b2:	250c      	movcc	r5, #12
 800d7b4:	2d00      	cmp	r5, #0
 800d7b6:	db01      	blt.n	800d7bc <_malloc_r+0x1c>
 800d7b8:	42a9      	cmp	r1, r5
 800d7ba:	d904      	bls.n	800d7c6 <_malloc_r+0x26>
 800d7bc:	230c      	movs	r3, #12
 800d7be:	6033      	str	r3, [r6, #0]
 800d7c0:	2000      	movs	r0, #0
 800d7c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d89c <_malloc_r+0xfc>
 800d7ca:	f000 f869 	bl	800d8a0 <__malloc_lock>
 800d7ce:	f8d8 3000 	ldr.w	r3, [r8]
 800d7d2:	461c      	mov	r4, r3
 800d7d4:	bb44      	cbnz	r4, 800d828 <_malloc_r+0x88>
 800d7d6:	4629      	mov	r1, r5
 800d7d8:	4630      	mov	r0, r6
 800d7da:	f7ff ffbf 	bl	800d75c <sbrk_aligned>
 800d7de:	1c43      	adds	r3, r0, #1
 800d7e0:	4604      	mov	r4, r0
 800d7e2:	d158      	bne.n	800d896 <_malloc_r+0xf6>
 800d7e4:	f8d8 4000 	ldr.w	r4, [r8]
 800d7e8:	4627      	mov	r7, r4
 800d7ea:	2f00      	cmp	r7, #0
 800d7ec:	d143      	bne.n	800d876 <_malloc_r+0xd6>
 800d7ee:	2c00      	cmp	r4, #0
 800d7f0:	d04b      	beq.n	800d88a <_malloc_r+0xea>
 800d7f2:	6823      	ldr	r3, [r4, #0]
 800d7f4:	4639      	mov	r1, r7
 800d7f6:	4630      	mov	r0, r6
 800d7f8:	eb04 0903 	add.w	r9, r4, r3
 800d7fc:	f000 fede 	bl	800e5bc <_sbrk_r>
 800d800:	4581      	cmp	r9, r0
 800d802:	d142      	bne.n	800d88a <_malloc_r+0xea>
 800d804:	6821      	ldr	r1, [r4, #0]
 800d806:	4630      	mov	r0, r6
 800d808:	1a6d      	subs	r5, r5, r1
 800d80a:	4629      	mov	r1, r5
 800d80c:	f7ff ffa6 	bl	800d75c <sbrk_aligned>
 800d810:	3001      	adds	r0, #1
 800d812:	d03a      	beq.n	800d88a <_malloc_r+0xea>
 800d814:	6823      	ldr	r3, [r4, #0]
 800d816:	442b      	add	r3, r5
 800d818:	6023      	str	r3, [r4, #0]
 800d81a:	f8d8 3000 	ldr.w	r3, [r8]
 800d81e:	685a      	ldr	r2, [r3, #4]
 800d820:	bb62      	cbnz	r2, 800d87c <_malloc_r+0xdc>
 800d822:	f8c8 7000 	str.w	r7, [r8]
 800d826:	e00f      	b.n	800d848 <_malloc_r+0xa8>
 800d828:	6822      	ldr	r2, [r4, #0]
 800d82a:	1b52      	subs	r2, r2, r5
 800d82c:	d420      	bmi.n	800d870 <_malloc_r+0xd0>
 800d82e:	2a0b      	cmp	r2, #11
 800d830:	d917      	bls.n	800d862 <_malloc_r+0xc2>
 800d832:	1961      	adds	r1, r4, r5
 800d834:	42a3      	cmp	r3, r4
 800d836:	6025      	str	r5, [r4, #0]
 800d838:	bf18      	it	ne
 800d83a:	6059      	strne	r1, [r3, #4]
 800d83c:	6863      	ldr	r3, [r4, #4]
 800d83e:	bf08      	it	eq
 800d840:	f8c8 1000 	streq.w	r1, [r8]
 800d844:	5162      	str	r2, [r4, r5]
 800d846:	604b      	str	r3, [r1, #4]
 800d848:	4630      	mov	r0, r6
 800d84a:	f000 f82f 	bl	800d8ac <__malloc_unlock>
 800d84e:	f104 000b 	add.w	r0, r4, #11
 800d852:	1d23      	adds	r3, r4, #4
 800d854:	f020 0007 	bic.w	r0, r0, #7
 800d858:	1ac2      	subs	r2, r0, r3
 800d85a:	bf1c      	itt	ne
 800d85c:	1a1b      	subne	r3, r3, r0
 800d85e:	50a3      	strne	r3, [r4, r2]
 800d860:	e7af      	b.n	800d7c2 <_malloc_r+0x22>
 800d862:	6862      	ldr	r2, [r4, #4]
 800d864:	42a3      	cmp	r3, r4
 800d866:	bf0c      	ite	eq
 800d868:	f8c8 2000 	streq.w	r2, [r8]
 800d86c:	605a      	strne	r2, [r3, #4]
 800d86e:	e7eb      	b.n	800d848 <_malloc_r+0xa8>
 800d870:	4623      	mov	r3, r4
 800d872:	6864      	ldr	r4, [r4, #4]
 800d874:	e7ae      	b.n	800d7d4 <_malloc_r+0x34>
 800d876:	463c      	mov	r4, r7
 800d878:	687f      	ldr	r7, [r7, #4]
 800d87a:	e7b6      	b.n	800d7ea <_malloc_r+0x4a>
 800d87c:	461a      	mov	r2, r3
 800d87e:	685b      	ldr	r3, [r3, #4]
 800d880:	42a3      	cmp	r3, r4
 800d882:	d1fb      	bne.n	800d87c <_malloc_r+0xdc>
 800d884:	2300      	movs	r3, #0
 800d886:	6053      	str	r3, [r2, #4]
 800d888:	e7de      	b.n	800d848 <_malloc_r+0xa8>
 800d88a:	230c      	movs	r3, #12
 800d88c:	4630      	mov	r0, r6
 800d88e:	6033      	str	r3, [r6, #0]
 800d890:	f000 f80c 	bl	800d8ac <__malloc_unlock>
 800d894:	e794      	b.n	800d7c0 <_malloc_r+0x20>
 800d896:	6005      	str	r5, [r0, #0]
 800d898:	e7d6      	b.n	800d848 <_malloc_r+0xa8>
 800d89a:	bf00      	nop
 800d89c:	2000036c 	.word	0x2000036c

0800d8a0 <__malloc_lock>:
 800d8a0:	4801      	ldr	r0, [pc, #4]	@ (800d8a8 <__malloc_lock+0x8>)
 800d8a2:	f000 bed8 	b.w	800e656 <__retarget_lock_acquire_recursive>
 800d8a6:	bf00      	nop
 800d8a8:	200004b0 	.word	0x200004b0

0800d8ac <__malloc_unlock>:
 800d8ac:	4801      	ldr	r0, [pc, #4]	@ (800d8b4 <__malloc_unlock+0x8>)
 800d8ae:	f000 bed3 	b.w	800e658 <__retarget_lock_release_recursive>
 800d8b2:	bf00      	nop
 800d8b4:	200004b0 	.word	0x200004b0

0800d8b8 <_strtol_l.constprop.0>:
 800d8b8:	2b24      	cmp	r3, #36	@ 0x24
 800d8ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8be:	4686      	mov	lr, r0
 800d8c0:	4690      	mov	r8, r2
 800d8c2:	d801      	bhi.n	800d8c8 <_strtol_l.constprop.0+0x10>
 800d8c4:	2b01      	cmp	r3, #1
 800d8c6:	d106      	bne.n	800d8d6 <_strtol_l.constprop.0+0x1e>
 800d8c8:	f000 fe9a 	bl	800e600 <__errno>
 800d8cc:	2316      	movs	r3, #22
 800d8ce:	6003      	str	r3, [r0, #0]
 800d8d0:	2000      	movs	r0, #0
 800d8d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8d6:	460d      	mov	r5, r1
 800d8d8:	4833      	ldr	r0, [pc, #204]	@ (800d9a8 <_strtol_l.constprop.0+0xf0>)
 800d8da:	462a      	mov	r2, r5
 800d8dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d8e0:	5d06      	ldrb	r6, [r0, r4]
 800d8e2:	f016 0608 	ands.w	r6, r6, #8
 800d8e6:	d1f8      	bne.n	800d8da <_strtol_l.constprop.0+0x22>
 800d8e8:	2c2d      	cmp	r4, #45	@ 0x2d
 800d8ea:	d12d      	bne.n	800d948 <_strtol_l.constprop.0+0x90>
 800d8ec:	782c      	ldrb	r4, [r5, #0]
 800d8ee:	2601      	movs	r6, #1
 800d8f0:	1c95      	adds	r5, r2, #2
 800d8f2:	f033 0210 	bics.w	r2, r3, #16
 800d8f6:	d109      	bne.n	800d90c <_strtol_l.constprop.0+0x54>
 800d8f8:	2c30      	cmp	r4, #48	@ 0x30
 800d8fa:	d12a      	bne.n	800d952 <_strtol_l.constprop.0+0x9a>
 800d8fc:	782a      	ldrb	r2, [r5, #0]
 800d8fe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d902:	2a58      	cmp	r2, #88	@ 0x58
 800d904:	d125      	bne.n	800d952 <_strtol_l.constprop.0+0x9a>
 800d906:	786c      	ldrb	r4, [r5, #1]
 800d908:	2310      	movs	r3, #16
 800d90a:	3502      	adds	r5, #2
 800d90c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d910:	2200      	movs	r2, #0
 800d912:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d916:	4610      	mov	r0, r2
 800d918:	fbbc f9f3 	udiv	r9, ip, r3
 800d91c:	fb03 ca19 	mls	sl, r3, r9, ip
 800d920:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d924:	2f09      	cmp	r7, #9
 800d926:	d81b      	bhi.n	800d960 <_strtol_l.constprop.0+0xa8>
 800d928:	463c      	mov	r4, r7
 800d92a:	42a3      	cmp	r3, r4
 800d92c:	dd27      	ble.n	800d97e <_strtol_l.constprop.0+0xc6>
 800d92e:	1c57      	adds	r7, r2, #1
 800d930:	d007      	beq.n	800d942 <_strtol_l.constprop.0+0x8a>
 800d932:	4581      	cmp	r9, r0
 800d934:	d320      	bcc.n	800d978 <_strtol_l.constprop.0+0xc0>
 800d936:	d101      	bne.n	800d93c <_strtol_l.constprop.0+0x84>
 800d938:	45a2      	cmp	sl, r4
 800d93a:	db1d      	blt.n	800d978 <_strtol_l.constprop.0+0xc0>
 800d93c:	fb00 4003 	mla	r0, r0, r3, r4
 800d940:	2201      	movs	r2, #1
 800d942:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d946:	e7eb      	b.n	800d920 <_strtol_l.constprop.0+0x68>
 800d948:	2c2b      	cmp	r4, #43	@ 0x2b
 800d94a:	bf04      	itt	eq
 800d94c:	782c      	ldrbeq	r4, [r5, #0]
 800d94e:	1c95      	addeq	r5, r2, #2
 800d950:	e7cf      	b.n	800d8f2 <_strtol_l.constprop.0+0x3a>
 800d952:	2b00      	cmp	r3, #0
 800d954:	d1da      	bne.n	800d90c <_strtol_l.constprop.0+0x54>
 800d956:	2c30      	cmp	r4, #48	@ 0x30
 800d958:	bf0c      	ite	eq
 800d95a:	2308      	moveq	r3, #8
 800d95c:	230a      	movne	r3, #10
 800d95e:	e7d5      	b.n	800d90c <_strtol_l.constprop.0+0x54>
 800d960:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d964:	2f19      	cmp	r7, #25
 800d966:	d801      	bhi.n	800d96c <_strtol_l.constprop.0+0xb4>
 800d968:	3c37      	subs	r4, #55	@ 0x37
 800d96a:	e7de      	b.n	800d92a <_strtol_l.constprop.0+0x72>
 800d96c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d970:	2f19      	cmp	r7, #25
 800d972:	d804      	bhi.n	800d97e <_strtol_l.constprop.0+0xc6>
 800d974:	3c57      	subs	r4, #87	@ 0x57
 800d976:	e7d8      	b.n	800d92a <_strtol_l.constprop.0+0x72>
 800d978:	f04f 32ff 	mov.w	r2, #4294967295
 800d97c:	e7e1      	b.n	800d942 <_strtol_l.constprop.0+0x8a>
 800d97e:	1c53      	adds	r3, r2, #1
 800d980:	d108      	bne.n	800d994 <_strtol_l.constprop.0+0xdc>
 800d982:	2322      	movs	r3, #34	@ 0x22
 800d984:	4660      	mov	r0, ip
 800d986:	f8ce 3000 	str.w	r3, [lr]
 800d98a:	f1b8 0f00 	cmp.w	r8, #0
 800d98e:	d0a0      	beq.n	800d8d2 <_strtol_l.constprop.0+0x1a>
 800d990:	1e69      	subs	r1, r5, #1
 800d992:	e006      	b.n	800d9a2 <_strtol_l.constprop.0+0xea>
 800d994:	b106      	cbz	r6, 800d998 <_strtol_l.constprop.0+0xe0>
 800d996:	4240      	negs	r0, r0
 800d998:	f1b8 0f00 	cmp.w	r8, #0
 800d99c:	d099      	beq.n	800d8d2 <_strtol_l.constprop.0+0x1a>
 800d99e:	2a00      	cmp	r2, #0
 800d9a0:	d1f6      	bne.n	800d990 <_strtol_l.constprop.0+0xd8>
 800d9a2:	f8c8 1000 	str.w	r1, [r8]
 800d9a6:	e794      	b.n	800d8d2 <_strtol_l.constprop.0+0x1a>
 800d9a8:	08010361 	.word	0x08010361

0800d9ac <strtol>:
 800d9ac:	4613      	mov	r3, r2
 800d9ae:	460a      	mov	r2, r1
 800d9b0:	4601      	mov	r1, r0
 800d9b2:	4802      	ldr	r0, [pc, #8]	@ (800d9bc <strtol+0x10>)
 800d9b4:	6800      	ldr	r0, [r0, #0]
 800d9b6:	f7ff bf7f 	b.w	800d8b8 <_strtol_l.constprop.0>
 800d9ba:	bf00      	nop
 800d9bc:	20000018 	.word	0x20000018

0800d9c0 <__cvt>:
 800d9c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d9c4:	ec57 6b10 	vmov	r6, r7, d0
 800d9c8:	2f00      	cmp	r7, #0
 800d9ca:	460c      	mov	r4, r1
 800d9cc:	4619      	mov	r1, r3
 800d9ce:	463b      	mov	r3, r7
 800d9d0:	bfb4      	ite	lt
 800d9d2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d9d6:	2300      	movge	r3, #0
 800d9d8:	4691      	mov	r9, r2
 800d9da:	bfbf      	itttt	lt
 800d9dc:	4632      	movlt	r2, r6
 800d9de:	461f      	movlt	r7, r3
 800d9e0:	232d      	movlt	r3, #45	@ 0x2d
 800d9e2:	4616      	movlt	r6, r2
 800d9e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d9e8:	700b      	strb	r3, [r1, #0]
 800d9ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d9ec:	f023 0820 	bic.w	r8, r3, #32
 800d9f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d9f4:	d005      	beq.n	800da02 <__cvt+0x42>
 800d9f6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d9fa:	d100      	bne.n	800d9fe <__cvt+0x3e>
 800d9fc:	3401      	adds	r4, #1
 800d9fe:	2102      	movs	r1, #2
 800da00:	e000      	b.n	800da04 <__cvt+0x44>
 800da02:	2103      	movs	r1, #3
 800da04:	ab03      	add	r3, sp, #12
 800da06:	4622      	mov	r2, r4
 800da08:	9301      	str	r3, [sp, #4]
 800da0a:	ab02      	add	r3, sp, #8
 800da0c:	ec47 6b10 	vmov	d0, r6, r7
 800da10:	9300      	str	r3, [sp, #0]
 800da12:	4653      	mov	r3, sl
 800da14:	f000 fecc 	bl	800e7b0 <_dtoa_r>
 800da18:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800da1c:	4605      	mov	r5, r0
 800da1e:	d119      	bne.n	800da54 <__cvt+0x94>
 800da20:	f019 0f01 	tst.w	r9, #1
 800da24:	d00e      	beq.n	800da44 <__cvt+0x84>
 800da26:	eb00 0904 	add.w	r9, r0, r4
 800da2a:	2200      	movs	r2, #0
 800da2c:	2300      	movs	r3, #0
 800da2e:	4630      	mov	r0, r6
 800da30:	4639      	mov	r1, r7
 800da32:	f7f3 f859 	bl	8000ae8 <__aeabi_dcmpeq>
 800da36:	b108      	cbz	r0, 800da3c <__cvt+0x7c>
 800da38:	f8cd 900c 	str.w	r9, [sp, #12]
 800da3c:	2230      	movs	r2, #48	@ 0x30
 800da3e:	9b03      	ldr	r3, [sp, #12]
 800da40:	454b      	cmp	r3, r9
 800da42:	d31e      	bcc.n	800da82 <__cvt+0xc2>
 800da44:	9b03      	ldr	r3, [sp, #12]
 800da46:	4628      	mov	r0, r5
 800da48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800da4a:	1b5b      	subs	r3, r3, r5
 800da4c:	6013      	str	r3, [r2, #0]
 800da4e:	b004      	add	sp, #16
 800da50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800da58:	eb00 0904 	add.w	r9, r0, r4
 800da5c:	d1e5      	bne.n	800da2a <__cvt+0x6a>
 800da5e:	7803      	ldrb	r3, [r0, #0]
 800da60:	2b30      	cmp	r3, #48	@ 0x30
 800da62:	d10a      	bne.n	800da7a <__cvt+0xba>
 800da64:	2200      	movs	r2, #0
 800da66:	2300      	movs	r3, #0
 800da68:	4630      	mov	r0, r6
 800da6a:	4639      	mov	r1, r7
 800da6c:	f7f3 f83c 	bl	8000ae8 <__aeabi_dcmpeq>
 800da70:	b918      	cbnz	r0, 800da7a <__cvt+0xba>
 800da72:	f1c4 0401 	rsb	r4, r4, #1
 800da76:	f8ca 4000 	str.w	r4, [sl]
 800da7a:	f8da 3000 	ldr.w	r3, [sl]
 800da7e:	4499      	add	r9, r3
 800da80:	e7d3      	b.n	800da2a <__cvt+0x6a>
 800da82:	1c59      	adds	r1, r3, #1
 800da84:	9103      	str	r1, [sp, #12]
 800da86:	701a      	strb	r2, [r3, #0]
 800da88:	e7d9      	b.n	800da3e <__cvt+0x7e>

0800da8a <__exponent>:
 800da8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da8c:	2900      	cmp	r1, #0
 800da8e:	7002      	strb	r2, [r0, #0]
 800da90:	bfba      	itte	lt
 800da92:	4249      	neglt	r1, r1
 800da94:	232d      	movlt	r3, #45	@ 0x2d
 800da96:	232b      	movge	r3, #43	@ 0x2b
 800da98:	2909      	cmp	r1, #9
 800da9a:	7043      	strb	r3, [r0, #1]
 800da9c:	dd28      	ble.n	800daf0 <__exponent+0x66>
 800da9e:	f10d 0307 	add.w	r3, sp, #7
 800daa2:	270a      	movs	r7, #10
 800daa4:	461d      	mov	r5, r3
 800daa6:	461a      	mov	r2, r3
 800daa8:	3b01      	subs	r3, #1
 800daaa:	fbb1 f6f7 	udiv	r6, r1, r7
 800daae:	fb07 1416 	mls	r4, r7, r6, r1
 800dab2:	3430      	adds	r4, #48	@ 0x30
 800dab4:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dab8:	460c      	mov	r4, r1
 800daba:	4631      	mov	r1, r6
 800dabc:	2c63      	cmp	r4, #99	@ 0x63
 800dabe:	dcf2      	bgt.n	800daa6 <__exponent+0x1c>
 800dac0:	3130      	adds	r1, #48	@ 0x30
 800dac2:	1e94      	subs	r4, r2, #2
 800dac4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dac8:	1c41      	adds	r1, r0, #1
 800daca:	4623      	mov	r3, r4
 800dacc:	42ab      	cmp	r3, r5
 800dace:	d30a      	bcc.n	800dae6 <__exponent+0x5c>
 800dad0:	f10d 0309 	add.w	r3, sp, #9
 800dad4:	1a9b      	subs	r3, r3, r2
 800dad6:	42ac      	cmp	r4, r5
 800dad8:	bf88      	it	hi
 800dada:	2300      	movhi	r3, #0
 800dadc:	3302      	adds	r3, #2
 800dade:	4403      	add	r3, r0
 800dae0:	1a18      	subs	r0, r3, r0
 800dae2:	b003      	add	sp, #12
 800dae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dae6:	f813 6b01 	ldrb.w	r6, [r3], #1
 800daea:	f801 6f01 	strb.w	r6, [r1, #1]!
 800daee:	e7ed      	b.n	800dacc <__exponent+0x42>
 800daf0:	2330      	movs	r3, #48	@ 0x30
 800daf2:	3130      	adds	r1, #48	@ 0x30
 800daf4:	7083      	strb	r3, [r0, #2]
 800daf6:	1d03      	adds	r3, r0, #4
 800daf8:	70c1      	strb	r1, [r0, #3]
 800dafa:	e7f1      	b.n	800dae0 <__exponent+0x56>

0800dafc <_printf_float>:
 800dafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db00:	b08d      	sub	sp, #52	@ 0x34
 800db02:	460c      	mov	r4, r1
 800db04:	4616      	mov	r6, r2
 800db06:	461f      	mov	r7, r3
 800db08:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800db0c:	4605      	mov	r5, r0
 800db0e:	f000 fd09 	bl	800e524 <_localeconv_r>
 800db12:	6803      	ldr	r3, [r0, #0]
 800db14:	4618      	mov	r0, r3
 800db16:	9304      	str	r3, [sp, #16]
 800db18:	f7f2 fbba 	bl	8000290 <strlen>
 800db1c:	2300      	movs	r3, #0
 800db1e:	9005      	str	r0, [sp, #20]
 800db20:	930a      	str	r3, [sp, #40]	@ 0x28
 800db22:	f8d8 3000 	ldr.w	r3, [r8]
 800db26:	f894 a018 	ldrb.w	sl, [r4, #24]
 800db2a:	3307      	adds	r3, #7
 800db2c:	f8d4 b000 	ldr.w	fp, [r4]
 800db30:	f023 0307 	bic.w	r3, r3, #7
 800db34:	f103 0208 	add.w	r2, r3, #8
 800db38:	f8c8 2000 	str.w	r2, [r8]
 800db3c:	f04f 32ff 	mov.w	r2, #4294967295
 800db40:	e9d3 8900 	ldrd	r8, r9, [r3]
 800db44:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800db48:	f8cd 8018 	str.w	r8, [sp, #24]
 800db4c:	9307      	str	r3, [sp, #28]
 800db4e:	4b9d      	ldr	r3, [pc, #628]	@ (800ddc4 <_printf_float+0x2c8>)
 800db50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800db54:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800db58:	f7f2 fff8 	bl	8000b4c <__aeabi_dcmpun>
 800db5c:	bb70      	cbnz	r0, 800dbbc <_printf_float+0xc0>
 800db5e:	f04f 32ff 	mov.w	r2, #4294967295
 800db62:	4b98      	ldr	r3, [pc, #608]	@ (800ddc4 <_printf_float+0x2c8>)
 800db64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800db68:	f7f2 ffd2 	bl	8000b10 <__aeabi_dcmple>
 800db6c:	bb30      	cbnz	r0, 800dbbc <_printf_float+0xc0>
 800db6e:	2200      	movs	r2, #0
 800db70:	2300      	movs	r3, #0
 800db72:	4640      	mov	r0, r8
 800db74:	4649      	mov	r1, r9
 800db76:	f7f2 ffc1 	bl	8000afc <__aeabi_dcmplt>
 800db7a:	b110      	cbz	r0, 800db82 <_printf_float+0x86>
 800db7c:	232d      	movs	r3, #45	@ 0x2d
 800db7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db82:	4a91      	ldr	r2, [pc, #580]	@ (800ddc8 <_printf_float+0x2cc>)
 800db84:	4b91      	ldr	r3, [pc, #580]	@ (800ddcc <_printf_float+0x2d0>)
 800db86:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800db8a:	bf94      	ite	ls
 800db8c:	4690      	movls	r8, r2
 800db8e:	4698      	movhi	r8, r3
 800db90:	2303      	movs	r3, #3
 800db92:	f04f 0900 	mov.w	r9, #0
 800db96:	6123      	str	r3, [r4, #16]
 800db98:	f02b 0304 	bic.w	r3, fp, #4
 800db9c:	6023      	str	r3, [r4, #0]
 800db9e:	4633      	mov	r3, r6
 800dba0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dba2:	4621      	mov	r1, r4
 800dba4:	4628      	mov	r0, r5
 800dba6:	9700      	str	r7, [sp, #0]
 800dba8:	f000 f9d2 	bl	800df50 <_printf_common>
 800dbac:	3001      	adds	r0, #1
 800dbae:	f040 808d 	bne.w	800dccc <_printf_float+0x1d0>
 800dbb2:	f04f 30ff 	mov.w	r0, #4294967295
 800dbb6:	b00d      	add	sp, #52	@ 0x34
 800dbb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbbc:	4642      	mov	r2, r8
 800dbbe:	464b      	mov	r3, r9
 800dbc0:	4640      	mov	r0, r8
 800dbc2:	4649      	mov	r1, r9
 800dbc4:	f7f2 ffc2 	bl	8000b4c <__aeabi_dcmpun>
 800dbc8:	b140      	cbz	r0, 800dbdc <_printf_float+0xe0>
 800dbca:	464b      	mov	r3, r9
 800dbcc:	4a80      	ldr	r2, [pc, #512]	@ (800ddd0 <_printf_float+0x2d4>)
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	bfbc      	itt	lt
 800dbd2:	232d      	movlt	r3, #45	@ 0x2d
 800dbd4:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dbd8:	4b7e      	ldr	r3, [pc, #504]	@ (800ddd4 <_printf_float+0x2d8>)
 800dbda:	e7d4      	b.n	800db86 <_printf_float+0x8a>
 800dbdc:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800dbe0:	6863      	ldr	r3, [r4, #4]
 800dbe2:	9206      	str	r2, [sp, #24]
 800dbe4:	1c5a      	adds	r2, r3, #1
 800dbe6:	d13b      	bne.n	800dc60 <_printf_float+0x164>
 800dbe8:	2306      	movs	r3, #6
 800dbea:	6063      	str	r3, [r4, #4]
 800dbec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	4628      	mov	r0, r5
 800dbf4:	6022      	str	r2, [r4, #0]
 800dbf6:	9303      	str	r3, [sp, #12]
 800dbf8:	ab0a      	add	r3, sp, #40	@ 0x28
 800dbfa:	e9cd a301 	strd	sl, r3, [sp, #4]
 800dbfe:	ab09      	add	r3, sp, #36	@ 0x24
 800dc00:	ec49 8b10 	vmov	d0, r8, r9
 800dc04:	9300      	str	r3, [sp, #0]
 800dc06:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800dc0a:	6861      	ldr	r1, [r4, #4]
 800dc0c:	f7ff fed8 	bl	800d9c0 <__cvt>
 800dc10:	9b06      	ldr	r3, [sp, #24]
 800dc12:	4680      	mov	r8, r0
 800dc14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dc16:	2b47      	cmp	r3, #71	@ 0x47
 800dc18:	d129      	bne.n	800dc6e <_printf_float+0x172>
 800dc1a:	1cc8      	adds	r0, r1, #3
 800dc1c:	db02      	blt.n	800dc24 <_printf_float+0x128>
 800dc1e:	6863      	ldr	r3, [r4, #4]
 800dc20:	4299      	cmp	r1, r3
 800dc22:	dd41      	ble.n	800dca8 <_printf_float+0x1ac>
 800dc24:	f1aa 0a02 	sub.w	sl, sl, #2
 800dc28:	fa5f fa8a 	uxtb.w	sl, sl
 800dc2c:	3901      	subs	r1, #1
 800dc2e:	4652      	mov	r2, sl
 800dc30:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dc34:	9109      	str	r1, [sp, #36]	@ 0x24
 800dc36:	f7ff ff28 	bl	800da8a <__exponent>
 800dc3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dc3c:	4681      	mov	r9, r0
 800dc3e:	1813      	adds	r3, r2, r0
 800dc40:	2a01      	cmp	r2, #1
 800dc42:	6123      	str	r3, [r4, #16]
 800dc44:	dc02      	bgt.n	800dc4c <_printf_float+0x150>
 800dc46:	6822      	ldr	r2, [r4, #0]
 800dc48:	07d2      	lsls	r2, r2, #31
 800dc4a:	d501      	bpl.n	800dc50 <_printf_float+0x154>
 800dc4c:	3301      	adds	r3, #1
 800dc4e:	6123      	str	r3, [r4, #16]
 800dc50:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d0a2      	beq.n	800db9e <_printf_float+0xa2>
 800dc58:	232d      	movs	r3, #45	@ 0x2d
 800dc5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc5e:	e79e      	b.n	800db9e <_printf_float+0xa2>
 800dc60:	9a06      	ldr	r2, [sp, #24]
 800dc62:	2a47      	cmp	r2, #71	@ 0x47
 800dc64:	d1c2      	bne.n	800dbec <_printf_float+0xf0>
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d1c0      	bne.n	800dbec <_printf_float+0xf0>
 800dc6a:	2301      	movs	r3, #1
 800dc6c:	e7bd      	b.n	800dbea <_printf_float+0xee>
 800dc6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dc72:	d9db      	bls.n	800dc2c <_printf_float+0x130>
 800dc74:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800dc78:	d118      	bne.n	800dcac <_printf_float+0x1b0>
 800dc7a:	2900      	cmp	r1, #0
 800dc7c:	6863      	ldr	r3, [r4, #4]
 800dc7e:	dd0b      	ble.n	800dc98 <_printf_float+0x19c>
 800dc80:	6121      	str	r1, [r4, #16]
 800dc82:	b913      	cbnz	r3, 800dc8a <_printf_float+0x18e>
 800dc84:	6822      	ldr	r2, [r4, #0]
 800dc86:	07d0      	lsls	r0, r2, #31
 800dc88:	d502      	bpl.n	800dc90 <_printf_float+0x194>
 800dc8a:	3301      	adds	r3, #1
 800dc8c:	440b      	add	r3, r1
 800dc8e:	6123      	str	r3, [r4, #16]
 800dc90:	f04f 0900 	mov.w	r9, #0
 800dc94:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dc96:	e7db      	b.n	800dc50 <_printf_float+0x154>
 800dc98:	b913      	cbnz	r3, 800dca0 <_printf_float+0x1a4>
 800dc9a:	6822      	ldr	r2, [r4, #0]
 800dc9c:	07d2      	lsls	r2, r2, #31
 800dc9e:	d501      	bpl.n	800dca4 <_printf_float+0x1a8>
 800dca0:	3302      	adds	r3, #2
 800dca2:	e7f4      	b.n	800dc8e <_printf_float+0x192>
 800dca4:	2301      	movs	r3, #1
 800dca6:	e7f2      	b.n	800dc8e <_printf_float+0x192>
 800dca8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800dcac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcae:	4299      	cmp	r1, r3
 800dcb0:	db05      	blt.n	800dcbe <_printf_float+0x1c2>
 800dcb2:	6823      	ldr	r3, [r4, #0]
 800dcb4:	6121      	str	r1, [r4, #16]
 800dcb6:	07d8      	lsls	r0, r3, #31
 800dcb8:	d5ea      	bpl.n	800dc90 <_printf_float+0x194>
 800dcba:	1c4b      	adds	r3, r1, #1
 800dcbc:	e7e7      	b.n	800dc8e <_printf_float+0x192>
 800dcbe:	2900      	cmp	r1, #0
 800dcc0:	bfd4      	ite	le
 800dcc2:	f1c1 0202 	rsble	r2, r1, #2
 800dcc6:	2201      	movgt	r2, #1
 800dcc8:	4413      	add	r3, r2
 800dcca:	e7e0      	b.n	800dc8e <_printf_float+0x192>
 800dccc:	6823      	ldr	r3, [r4, #0]
 800dcce:	055a      	lsls	r2, r3, #21
 800dcd0:	d407      	bmi.n	800dce2 <_printf_float+0x1e6>
 800dcd2:	6923      	ldr	r3, [r4, #16]
 800dcd4:	4642      	mov	r2, r8
 800dcd6:	4631      	mov	r1, r6
 800dcd8:	4628      	mov	r0, r5
 800dcda:	47b8      	blx	r7
 800dcdc:	3001      	adds	r0, #1
 800dcde:	d12b      	bne.n	800dd38 <_printf_float+0x23c>
 800dce0:	e767      	b.n	800dbb2 <_printf_float+0xb6>
 800dce2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dce6:	f240 80dd 	bls.w	800dea4 <_printf_float+0x3a8>
 800dcea:	2200      	movs	r2, #0
 800dcec:	2300      	movs	r3, #0
 800dcee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dcf2:	f7f2 fef9 	bl	8000ae8 <__aeabi_dcmpeq>
 800dcf6:	2800      	cmp	r0, #0
 800dcf8:	d033      	beq.n	800dd62 <_printf_float+0x266>
 800dcfa:	2301      	movs	r3, #1
 800dcfc:	4a36      	ldr	r2, [pc, #216]	@ (800ddd8 <_printf_float+0x2dc>)
 800dcfe:	4631      	mov	r1, r6
 800dd00:	4628      	mov	r0, r5
 800dd02:	47b8      	blx	r7
 800dd04:	3001      	adds	r0, #1
 800dd06:	f43f af54 	beq.w	800dbb2 <_printf_float+0xb6>
 800dd0a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dd0e:	4543      	cmp	r3, r8
 800dd10:	db02      	blt.n	800dd18 <_printf_float+0x21c>
 800dd12:	6823      	ldr	r3, [r4, #0]
 800dd14:	07d8      	lsls	r0, r3, #31
 800dd16:	d50f      	bpl.n	800dd38 <_printf_float+0x23c>
 800dd18:	4631      	mov	r1, r6
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd20:	47b8      	blx	r7
 800dd22:	3001      	adds	r0, #1
 800dd24:	f43f af45 	beq.w	800dbb2 <_printf_float+0xb6>
 800dd28:	f04f 0900 	mov.w	r9, #0
 800dd2c:	f108 38ff 	add.w	r8, r8, #4294967295
 800dd30:	f104 0a1a 	add.w	sl, r4, #26
 800dd34:	45c8      	cmp	r8, r9
 800dd36:	dc09      	bgt.n	800dd4c <_printf_float+0x250>
 800dd38:	6823      	ldr	r3, [r4, #0]
 800dd3a:	079b      	lsls	r3, r3, #30
 800dd3c:	f100 8103 	bmi.w	800df46 <_printf_float+0x44a>
 800dd40:	68e0      	ldr	r0, [r4, #12]
 800dd42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd44:	4298      	cmp	r0, r3
 800dd46:	bfb8      	it	lt
 800dd48:	4618      	movlt	r0, r3
 800dd4a:	e734      	b.n	800dbb6 <_printf_float+0xba>
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	4652      	mov	r2, sl
 800dd50:	4631      	mov	r1, r6
 800dd52:	4628      	mov	r0, r5
 800dd54:	47b8      	blx	r7
 800dd56:	3001      	adds	r0, #1
 800dd58:	f43f af2b 	beq.w	800dbb2 <_printf_float+0xb6>
 800dd5c:	f109 0901 	add.w	r9, r9, #1
 800dd60:	e7e8      	b.n	800dd34 <_printf_float+0x238>
 800dd62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	dc39      	bgt.n	800dddc <_printf_float+0x2e0>
 800dd68:	2301      	movs	r3, #1
 800dd6a:	4a1b      	ldr	r2, [pc, #108]	@ (800ddd8 <_printf_float+0x2dc>)
 800dd6c:	4631      	mov	r1, r6
 800dd6e:	4628      	mov	r0, r5
 800dd70:	47b8      	blx	r7
 800dd72:	3001      	adds	r0, #1
 800dd74:	f43f af1d 	beq.w	800dbb2 <_printf_float+0xb6>
 800dd78:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dd7c:	ea59 0303 	orrs.w	r3, r9, r3
 800dd80:	d102      	bne.n	800dd88 <_printf_float+0x28c>
 800dd82:	6823      	ldr	r3, [r4, #0]
 800dd84:	07d9      	lsls	r1, r3, #31
 800dd86:	d5d7      	bpl.n	800dd38 <_printf_float+0x23c>
 800dd88:	4631      	mov	r1, r6
 800dd8a:	4628      	mov	r0, r5
 800dd8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd90:	47b8      	blx	r7
 800dd92:	3001      	adds	r0, #1
 800dd94:	f43f af0d 	beq.w	800dbb2 <_printf_float+0xb6>
 800dd98:	f04f 0a00 	mov.w	sl, #0
 800dd9c:	f104 0b1a 	add.w	fp, r4, #26
 800dda0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dda2:	425b      	negs	r3, r3
 800dda4:	4553      	cmp	r3, sl
 800dda6:	dc01      	bgt.n	800ddac <_printf_float+0x2b0>
 800dda8:	464b      	mov	r3, r9
 800ddaa:	e793      	b.n	800dcd4 <_printf_float+0x1d8>
 800ddac:	2301      	movs	r3, #1
 800ddae:	465a      	mov	r2, fp
 800ddb0:	4631      	mov	r1, r6
 800ddb2:	4628      	mov	r0, r5
 800ddb4:	47b8      	blx	r7
 800ddb6:	3001      	adds	r0, #1
 800ddb8:	f43f aefb 	beq.w	800dbb2 <_printf_float+0xb6>
 800ddbc:	f10a 0a01 	add.w	sl, sl, #1
 800ddc0:	e7ee      	b.n	800dda0 <_printf_float+0x2a4>
 800ddc2:	bf00      	nop
 800ddc4:	7fefffff 	.word	0x7fefffff
 800ddc8:	08010461 	.word	0x08010461
 800ddcc:	08010465 	.word	0x08010465
 800ddd0:	08010469 	.word	0x08010469
 800ddd4:	0801046d 	.word	0x0801046d
 800ddd8:	08010471 	.word	0x08010471
 800dddc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ddde:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dde2:	4553      	cmp	r3, sl
 800dde4:	bfa8      	it	ge
 800dde6:	4653      	movge	r3, sl
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	4699      	mov	r9, r3
 800ddec:	dc36      	bgt.n	800de5c <_printf_float+0x360>
 800ddee:	f04f 0b00 	mov.w	fp, #0
 800ddf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ddf6:	f104 021a 	add.w	r2, r4, #26
 800ddfa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ddfc:	9306      	str	r3, [sp, #24]
 800ddfe:	eba3 0309 	sub.w	r3, r3, r9
 800de02:	455b      	cmp	r3, fp
 800de04:	dc31      	bgt.n	800de6a <_printf_float+0x36e>
 800de06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de08:	459a      	cmp	sl, r3
 800de0a:	dc3a      	bgt.n	800de82 <_printf_float+0x386>
 800de0c:	6823      	ldr	r3, [r4, #0]
 800de0e:	07da      	lsls	r2, r3, #31
 800de10:	d437      	bmi.n	800de82 <_printf_float+0x386>
 800de12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de14:	ebaa 0903 	sub.w	r9, sl, r3
 800de18:	9b06      	ldr	r3, [sp, #24]
 800de1a:	ebaa 0303 	sub.w	r3, sl, r3
 800de1e:	4599      	cmp	r9, r3
 800de20:	bfa8      	it	ge
 800de22:	4699      	movge	r9, r3
 800de24:	f1b9 0f00 	cmp.w	r9, #0
 800de28:	dc33      	bgt.n	800de92 <_printf_float+0x396>
 800de2a:	f04f 0800 	mov.w	r8, #0
 800de2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800de32:	f104 0b1a 	add.w	fp, r4, #26
 800de36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de38:	ebaa 0303 	sub.w	r3, sl, r3
 800de3c:	eba3 0309 	sub.w	r3, r3, r9
 800de40:	4543      	cmp	r3, r8
 800de42:	f77f af79 	ble.w	800dd38 <_printf_float+0x23c>
 800de46:	2301      	movs	r3, #1
 800de48:	465a      	mov	r2, fp
 800de4a:	4631      	mov	r1, r6
 800de4c:	4628      	mov	r0, r5
 800de4e:	47b8      	blx	r7
 800de50:	3001      	adds	r0, #1
 800de52:	f43f aeae 	beq.w	800dbb2 <_printf_float+0xb6>
 800de56:	f108 0801 	add.w	r8, r8, #1
 800de5a:	e7ec      	b.n	800de36 <_printf_float+0x33a>
 800de5c:	4642      	mov	r2, r8
 800de5e:	4631      	mov	r1, r6
 800de60:	4628      	mov	r0, r5
 800de62:	47b8      	blx	r7
 800de64:	3001      	adds	r0, #1
 800de66:	d1c2      	bne.n	800ddee <_printf_float+0x2f2>
 800de68:	e6a3      	b.n	800dbb2 <_printf_float+0xb6>
 800de6a:	2301      	movs	r3, #1
 800de6c:	4631      	mov	r1, r6
 800de6e:	4628      	mov	r0, r5
 800de70:	9206      	str	r2, [sp, #24]
 800de72:	47b8      	blx	r7
 800de74:	3001      	adds	r0, #1
 800de76:	f43f ae9c 	beq.w	800dbb2 <_printf_float+0xb6>
 800de7a:	f10b 0b01 	add.w	fp, fp, #1
 800de7e:	9a06      	ldr	r2, [sp, #24]
 800de80:	e7bb      	b.n	800ddfa <_printf_float+0x2fe>
 800de82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de86:	4631      	mov	r1, r6
 800de88:	4628      	mov	r0, r5
 800de8a:	47b8      	blx	r7
 800de8c:	3001      	adds	r0, #1
 800de8e:	d1c0      	bne.n	800de12 <_printf_float+0x316>
 800de90:	e68f      	b.n	800dbb2 <_printf_float+0xb6>
 800de92:	9a06      	ldr	r2, [sp, #24]
 800de94:	464b      	mov	r3, r9
 800de96:	4631      	mov	r1, r6
 800de98:	4628      	mov	r0, r5
 800de9a:	4442      	add	r2, r8
 800de9c:	47b8      	blx	r7
 800de9e:	3001      	adds	r0, #1
 800dea0:	d1c3      	bne.n	800de2a <_printf_float+0x32e>
 800dea2:	e686      	b.n	800dbb2 <_printf_float+0xb6>
 800dea4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dea8:	f1ba 0f01 	cmp.w	sl, #1
 800deac:	dc01      	bgt.n	800deb2 <_printf_float+0x3b6>
 800deae:	07db      	lsls	r3, r3, #31
 800deb0:	d536      	bpl.n	800df20 <_printf_float+0x424>
 800deb2:	2301      	movs	r3, #1
 800deb4:	4642      	mov	r2, r8
 800deb6:	4631      	mov	r1, r6
 800deb8:	4628      	mov	r0, r5
 800deba:	47b8      	blx	r7
 800debc:	3001      	adds	r0, #1
 800debe:	f43f ae78 	beq.w	800dbb2 <_printf_float+0xb6>
 800dec2:	4631      	mov	r1, r6
 800dec4:	4628      	mov	r0, r5
 800dec6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800deca:	47b8      	blx	r7
 800decc:	3001      	adds	r0, #1
 800dece:	f43f ae70 	beq.w	800dbb2 <_printf_float+0xb6>
 800ded2:	2200      	movs	r2, #0
 800ded4:	2300      	movs	r3, #0
 800ded6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800deda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dede:	f7f2 fe03 	bl	8000ae8 <__aeabi_dcmpeq>
 800dee2:	b9c0      	cbnz	r0, 800df16 <_printf_float+0x41a>
 800dee4:	4653      	mov	r3, sl
 800dee6:	f108 0201 	add.w	r2, r8, #1
 800deea:	4631      	mov	r1, r6
 800deec:	4628      	mov	r0, r5
 800deee:	47b8      	blx	r7
 800def0:	3001      	adds	r0, #1
 800def2:	d10c      	bne.n	800df0e <_printf_float+0x412>
 800def4:	e65d      	b.n	800dbb2 <_printf_float+0xb6>
 800def6:	2301      	movs	r3, #1
 800def8:	465a      	mov	r2, fp
 800defa:	4631      	mov	r1, r6
 800defc:	4628      	mov	r0, r5
 800defe:	47b8      	blx	r7
 800df00:	3001      	adds	r0, #1
 800df02:	f43f ae56 	beq.w	800dbb2 <_printf_float+0xb6>
 800df06:	f108 0801 	add.w	r8, r8, #1
 800df0a:	45d0      	cmp	r8, sl
 800df0c:	dbf3      	blt.n	800def6 <_printf_float+0x3fa>
 800df0e:	464b      	mov	r3, r9
 800df10:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800df14:	e6df      	b.n	800dcd6 <_printf_float+0x1da>
 800df16:	f04f 0800 	mov.w	r8, #0
 800df1a:	f104 0b1a 	add.w	fp, r4, #26
 800df1e:	e7f4      	b.n	800df0a <_printf_float+0x40e>
 800df20:	2301      	movs	r3, #1
 800df22:	4642      	mov	r2, r8
 800df24:	e7e1      	b.n	800deea <_printf_float+0x3ee>
 800df26:	2301      	movs	r3, #1
 800df28:	464a      	mov	r2, r9
 800df2a:	4631      	mov	r1, r6
 800df2c:	4628      	mov	r0, r5
 800df2e:	47b8      	blx	r7
 800df30:	3001      	adds	r0, #1
 800df32:	f43f ae3e 	beq.w	800dbb2 <_printf_float+0xb6>
 800df36:	f108 0801 	add.w	r8, r8, #1
 800df3a:	68e3      	ldr	r3, [r4, #12]
 800df3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800df3e:	1a5b      	subs	r3, r3, r1
 800df40:	4543      	cmp	r3, r8
 800df42:	dcf0      	bgt.n	800df26 <_printf_float+0x42a>
 800df44:	e6fc      	b.n	800dd40 <_printf_float+0x244>
 800df46:	f04f 0800 	mov.w	r8, #0
 800df4a:	f104 0919 	add.w	r9, r4, #25
 800df4e:	e7f4      	b.n	800df3a <_printf_float+0x43e>

0800df50 <_printf_common>:
 800df50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df54:	4616      	mov	r6, r2
 800df56:	4698      	mov	r8, r3
 800df58:	688a      	ldr	r2, [r1, #8]
 800df5a:	4607      	mov	r7, r0
 800df5c:	690b      	ldr	r3, [r1, #16]
 800df5e:	460c      	mov	r4, r1
 800df60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800df64:	4293      	cmp	r3, r2
 800df66:	bfb8      	it	lt
 800df68:	4613      	movlt	r3, r2
 800df6a:	6033      	str	r3, [r6, #0]
 800df6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800df70:	b10a      	cbz	r2, 800df76 <_printf_common+0x26>
 800df72:	3301      	adds	r3, #1
 800df74:	6033      	str	r3, [r6, #0]
 800df76:	6823      	ldr	r3, [r4, #0]
 800df78:	0699      	lsls	r1, r3, #26
 800df7a:	bf42      	ittt	mi
 800df7c:	6833      	ldrmi	r3, [r6, #0]
 800df7e:	3302      	addmi	r3, #2
 800df80:	6033      	strmi	r3, [r6, #0]
 800df82:	6825      	ldr	r5, [r4, #0]
 800df84:	f015 0506 	ands.w	r5, r5, #6
 800df88:	d106      	bne.n	800df98 <_printf_common+0x48>
 800df8a:	f104 0a19 	add.w	sl, r4, #25
 800df8e:	68e3      	ldr	r3, [r4, #12]
 800df90:	6832      	ldr	r2, [r6, #0]
 800df92:	1a9b      	subs	r3, r3, r2
 800df94:	42ab      	cmp	r3, r5
 800df96:	dc2b      	bgt.n	800dff0 <_printf_common+0xa0>
 800df98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800df9c:	6822      	ldr	r2, [r4, #0]
 800df9e:	3b00      	subs	r3, #0
 800dfa0:	bf18      	it	ne
 800dfa2:	2301      	movne	r3, #1
 800dfa4:	0692      	lsls	r2, r2, #26
 800dfa6:	d430      	bmi.n	800e00a <_printf_common+0xba>
 800dfa8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dfac:	4641      	mov	r1, r8
 800dfae:	4638      	mov	r0, r7
 800dfb0:	47c8      	blx	r9
 800dfb2:	3001      	adds	r0, #1
 800dfb4:	d023      	beq.n	800dffe <_printf_common+0xae>
 800dfb6:	6823      	ldr	r3, [r4, #0]
 800dfb8:	341a      	adds	r4, #26
 800dfba:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800dfbe:	f003 0306 	and.w	r3, r3, #6
 800dfc2:	2b04      	cmp	r3, #4
 800dfc4:	bf0a      	itet	eq
 800dfc6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800dfca:	2500      	movne	r5, #0
 800dfcc:	6833      	ldreq	r3, [r6, #0]
 800dfce:	f04f 0600 	mov.w	r6, #0
 800dfd2:	bf08      	it	eq
 800dfd4:	1aed      	subeq	r5, r5, r3
 800dfd6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800dfda:	bf08      	it	eq
 800dfdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dfe0:	4293      	cmp	r3, r2
 800dfe2:	bfc4      	itt	gt
 800dfe4:	1a9b      	subgt	r3, r3, r2
 800dfe6:	18ed      	addgt	r5, r5, r3
 800dfe8:	42b5      	cmp	r5, r6
 800dfea:	d11a      	bne.n	800e022 <_printf_common+0xd2>
 800dfec:	2000      	movs	r0, #0
 800dfee:	e008      	b.n	800e002 <_printf_common+0xb2>
 800dff0:	2301      	movs	r3, #1
 800dff2:	4652      	mov	r2, sl
 800dff4:	4641      	mov	r1, r8
 800dff6:	4638      	mov	r0, r7
 800dff8:	47c8      	blx	r9
 800dffa:	3001      	adds	r0, #1
 800dffc:	d103      	bne.n	800e006 <_printf_common+0xb6>
 800dffe:	f04f 30ff 	mov.w	r0, #4294967295
 800e002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e006:	3501      	adds	r5, #1
 800e008:	e7c1      	b.n	800df8e <_printf_common+0x3e>
 800e00a:	18e1      	adds	r1, r4, r3
 800e00c:	1c5a      	adds	r2, r3, #1
 800e00e:	2030      	movs	r0, #48	@ 0x30
 800e010:	3302      	adds	r3, #2
 800e012:	4422      	add	r2, r4
 800e014:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e018:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e01c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e020:	e7c2      	b.n	800dfa8 <_printf_common+0x58>
 800e022:	2301      	movs	r3, #1
 800e024:	4622      	mov	r2, r4
 800e026:	4641      	mov	r1, r8
 800e028:	4638      	mov	r0, r7
 800e02a:	47c8      	blx	r9
 800e02c:	3001      	adds	r0, #1
 800e02e:	d0e6      	beq.n	800dffe <_printf_common+0xae>
 800e030:	3601      	adds	r6, #1
 800e032:	e7d9      	b.n	800dfe8 <_printf_common+0x98>

0800e034 <_printf_i>:
 800e034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e038:	7e0f      	ldrb	r7, [r1, #24]
 800e03a:	4691      	mov	r9, r2
 800e03c:	4680      	mov	r8, r0
 800e03e:	460c      	mov	r4, r1
 800e040:	2f78      	cmp	r7, #120	@ 0x78
 800e042:	469a      	mov	sl, r3
 800e044:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e046:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e04a:	d807      	bhi.n	800e05c <_printf_i+0x28>
 800e04c:	2f62      	cmp	r7, #98	@ 0x62
 800e04e:	d80a      	bhi.n	800e066 <_printf_i+0x32>
 800e050:	2f00      	cmp	r7, #0
 800e052:	f000 80d2 	beq.w	800e1fa <_printf_i+0x1c6>
 800e056:	2f58      	cmp	r7, #88	@ 0x58
 800e058:	f000 80b9 	beq.w	800e1ce <_printf_i+0x19a>
 800e05c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e060:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e064:	e03a      	b.n	800e0dc <_printf_i+0xa8>
 800e066:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e06a:	2b15      	cmp	r3, #21
 800e06c:	d8f6      	bhi.n	800e05c <_printf_i+0x28>
 800e06e:	a101      	add	r1, pc, #4	@ (adr r1, 800e074 <_printf_i+0x40>)
 800e070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e074:	0800e0cd 	.word	0x0800e0cd
 800e078:	0800e0e1 	.word	0x0800e0e1
 800e07c:	0800e05d 	.word	0x0800e05d
 800e080:	0800e05d 	.word	0x0800e05d
 800e084:	0800e05d 	.word	0x0800e05d
 800e088:	0800e05d 	.word	0x0800e05d
 800e08c:	0800e0e1 	.word	0x0800e0e1
 800e090:	0800e05d 	.word	0x0800e05d
 800e094:	0800e05d 	.word	0x0800e05d
 800e098:	0800e05d 	.word	0x0800e05d
 800e09c:	0800e05d 	.word	0x0800e05d
 800e0a0:	0800e1e1 	.word	0x0800e1e1
 800e0a4:	0800e10b 	.word	0x0800e10b
 800e0a8:	0800e19b 	.word	0x0800e19b
 800e0ac:	0800e05d 	.word	0x0800e05d
 800e0b0:	0800e05d 	.word	0x0800e05d
 800e0b4:	0800e203 	.word	0x0800e203
 800e0b8:	0800e05d 	.word	0x0800e05d
 800e0bc:	0800e10b 	.word	0x0800e10b
 800e0c0:	0800e05d 	.word	0x0800e05d
 800e0c4:	0800e05d 	.word	0x0800e05d
 800e0c8:	0800e1a3 	.word	0x0800e1a3
 800e0cc:	6833      	ldr	r3, [r6, #0]
 800e0ce:	1d1a      	adds	r2, r3, #4
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	6032      	str	r2, [r6, #0]
 800e0d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e0d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e0dc:	2301      	movs	r3, #1
 800e0de:	e09d      	b.n	800e21c <_printf_i+0x1e8>
 800e0e0:	6833      	ldr	r3, [r6, #0]
 800e0e2:	6820      	ldr	r0, [r4, #0]
 800e0e4:	1d19      	adds	r1, r3, #4
 800e0e6:	6031      	str	r1, [r6, #0]
 800e0e8:	0606      	lsls	r6, r0, #24
 800e0ea:	d501      	bpl.n	800e0f0 <_printf_i+0xbc>
 800e0ec:	681d      	ldr	r5, [r3, #0]
 800e0ee:	e003      	b.n	800e0f8 <_printf_i+0xc4>
 800e0f0:	0645      	lsls	r5, r0, #25
 800e0f2:	d5fb      	bpl.n	800e0ec <_printf_i+0xb8>
 800e0f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e0f8:	2d00      	cmp	r5, #0
 800e0fa:	da03      	bge.n	800e104 <_printf_i+0xd0>
 800e0fc:	232d      	movs	r3, #45	@ 0x2d
 800e0fe:	426d      	negs	r5, r5
 800e100:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e104:	4859      	ldr	r0, [pc, #356]	@ (800e26c <_printf_i+0x238>)
 800e106:	230a      	movs	r3, #10
 800e108:	e011      	b.n	800e12e <_printf_i+0xfa>
 800e10a:	6821      	ldr	r1, [r4, #0]
 800e10c:	6833      	ldr	r3, [r6, #0]
 800e10e:	0608      	lsls	r0, r1, #24
 800e110:	f853 5b04 	ldr.w	r5, [r3], #4
 800e114:	d402      	bmi.n	800e11c <_printf_i+0xe8>
 800e116:	0649      	lsls	r1, r1, #25
 800e118:	bf48      	it	mi
 800e11a:	b2ad      	uxthmi	r5, r5
 800e11c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e11e:	6033      	str	r3, [r6, #0]
 800e120:	4852      	ldr	r0, [pc, #328]	@ (800e26c <_printf_i+0x238>)
 800e122:	bf14      	ite	ne
 800e124:	230a      	movne	r3, #10
 800e126:	2308      	moveq	r3, #8
 800e128:	2100      	movs	r1, #0
 800e12a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e12e:	6866      	ldr	r6, [r4, #4]
 800e130:	2e00      	cmp	r6, #0
 800e132:	60a6      	str	r6, [r4, #8]
 800e134:	bfa2      	ittt	ge
 800e136:	6821      	ldrge	r1, [r4, #0]
 800e138:	f021 0104 	bicge.w	r1, r1, #4
 800e13c:	6021      	strge	r1, [r4, #0]
 800e13e:	b90d      	cbnz	r5, 800e144 <_printf_i+0x110>
 800e140:	2e00      	cmp	r6, #0
 800e142:	d04b      	beq.n	800e1dc <_printf_i+0x1a8>
 800e144:	4616      	mov	r6, r2
 800e146:	fbb5 f1f3 	udiv	r1, r5, r3
 800e14a:	fb03 5711 	mls	r7, r3, r1, r5
 800e14e:	5dc7      	ldrb	r7, [r0, r7]
 800e150:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e154:	462f      	mov	r7, r5
 800e156:	460d      	mov	r5, r1
 800e158:	42bb      	cmp	r3, r7
 800e15a:	d9f4      	bls.n	800e146 <_printf_i+0x112>
 800e15c:	2b08      	cmp	r3, #8
 800e15e:	d10b      	bne.n	800e178 <_printf_i+0x144>
 800e160:	6823      	ldr	r3, [r4, #0]
 800e162:	07df      	lsls	r7, r3, #31
 800e164:	d508      	bpl.n	800e178 <_printf_i+0x144>
 800e166:	6923      	ldr	r3, [r4, #16]
 800e168:	6861      	ldr	r1, [r4, #4]
 800e16a:	4299      	cmp	r1, r3
 800e16c:	bfde      	ittt	le
 800e16e:	2330      	movle	r3, #48	@ 0x30
 800e170:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e174:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e178:	1b92      	subs	r2, r2, r6
 800e17a:	6122      	str	r2, [r4, #16]
 800e17c:	464b      	mov	r3, r9
 800e17e:	aa03      	add	r2, sp, #12
 800e180:	4621      	mov	r1, r4
 800e182:	4640      	mov	r0, r8
 800e184:	f8cd a000 	str.w	sl, [sp]
 800e188:	f7ff fee2 	bl	800df50 <_printf_common>
 800e18c:	3001      	adds	r0, #1
 800e18e:	d14a      	bne.n	800e226 <_printf_i+0x1f2>
 800e190:	f04f 30ff 	mov.w	r0, #4294967295
 800e194:	b004      	add	sp, #16
 800e196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e19a:	6823      	ldr	r3, [r4, #0]
 800e19c:	f043 0320 	orr.w	r3, r3, #32
 800e1a0:	6023      	str	r3, [r4, #0]
 800e1a2:	2778      	movs	r7, #120	@ 0x78
 800e1a4:	4832      	ldr	r0, [pc, #200]	@ (800e270 <_printf_i+0x23c>)
 800e1a6:	6823      	ldr	r3, [r4, #0]
 800e1a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e1ac:	061f      	lsls	r7, r3, #24
 800e1ae:	6831      	ldr	r1, [r6, #0]
 800e1b0:	f851 5b04 	ldr.w	r5, [r1], #4
 800e1b4:	d402      	bmi.n	800e1bc <_printf_i+0x188>
 800e1b6:	065f      	lsls	r7, r3, #25
 800e1b8:	bf48      	it	mi
 800e1ba:	b2ad      	uxthmi	r5, r5
 800e1bc:	6031      	str	r1, [r6, #0]
 800e1be:	07d9      	lsls	r1, r3, #31
 800e1c0:	bf44      	itt	mi
 800e1c2:	f043 0320 	orrmi.w	r3, r3, #32
 800e1c6:	6023      	strmi	r3, [r4, #0]
 800e1c8:	b11d      	cbz	r5, 800e1d2 <_printf_i+0x19e>
 800e1ca:	2310      	movs	r3, #16
 800e1cc:	e7ac      	b.n	800e128 <_printf_i+0xf4>
 800e1ce:	4827      	ldr	r0, [pc, #156]	@ (800e26c <_printf_i+0x238>)
 800e1d0:	e7e9      	b.n	800e1a6 <_printf_i+0x172>
 800e1d2:	6823      	ldr	r3, [r4, #0]
 800e1d4:	f023 0320 	bic.w	r3, r3, #32
 800e1d8:	6023      	str	r3, [r4, #0]
 800e1da:	e7f6      	b.n	800e1ca <_printf_i+0x196>
 800e1dc:	4616      	mov	r6, r2
 800e1de:	e7bd      	b.n	800e15c <_printf_i+0x128>
 800e1e0:	6833      	ldr	r3, [r6, #0]
 800e1e2:	6825      	ldr	r5, [r4, #0]
 800e1e4:	1d18      	adds	r0, r3, #4
 800e1e6:	6961      	ldr	r1, [r4, #20]
 800e1e8:	6030      	str	r0, [r6, #0]
 800e1ea:	062e      	lsls	r6, r5, #24
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	d501      	bpl.n	800e1f4 <_printf_i+0x1c0>
 800e1f0:	6019      	str	r1, [r3, #0]
 800e1f2:	e002      	b.n	800e1fa <_printf_i+0x1c6>
 800e1f4:	0668      	lsls	r0, r5, #25
 800e1f6:	d5fb      	bpl.n	800e1f0 <_printf_i+0x1bc>
 800e1f8:	8019      	strh	r1, [r3, #0]
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	4616      	mov	r6, r2
 800e1fe:	6123      	str	r3, [r4, #16]
 800e200:	e7bc      	b.n	800e17c <_printf_i+0x148>
 800e202:	6833      	ldr	r3, [r6, #0]
 800e204:	2100      	movs	r1, #0
 800e206:	1d1a      	adds	r2, r3, #4
 800e208:	6032      	str	r2, [r6, #0]
 800e20a:	681e      	ldr	r6, [r3, #0]
 800e20c:	6862      	ldr	r2, [r4, #4]
 800e20e:	4630      	mov	r0, r6
 800e210:	f000 fa23 	bl	800e65a <memchr>
 800e214:	b108      	cbz	r0, 800e21a <_printf_i+0x1e6>
 800e216:	1b80      	subs	r0, r0, r6
 800e218:	6060      	str	r0, [r4, #4]
 800e21a:	6863      	ldr	r3, [r4, #4]
 800e21c:	6123      	str	r3, [r4, #16]
 800e21e:	2300      	movs	r3, #0
 800e220:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e224:	e7aa      	b.n	800e17c <_printf_i+0x148>
 800e226:	6923      	ldr	r3, [r4, #16]
 800e228:	4632      	mov	r2, r6
 800e22a:	4649      	mov	r1, r9
 800e22c:	4640      	mov	r0, r8
 800e22e:	47d0      	blx	sl
 800e230:	3001      	adds	r0, #1
 800e232:	d0ad      	beq.n	800e190 <_printf_i+0x15c>
 800e234:	6823      	ldr	r3, [r4, #0]
 800e236:	079b      	lsls	r3, r3, #30
 800e238:	d413      	bmi.n	800e262 <_printf_i+0x22e>
 800e23a:	68e0      	ldr	r0, [r4, #12]
 800e23c:	9b03      	ldr	r3, [sp, #12]
 800e23e:	4298      	cmp	r0, r3
 800e240:	bfb8      	it	lt
 800e242:	4618      	movlt	r0, r3
 800e244:	e7a6      	b.n	800e194 <_printf_i+0x160>
 800e246:	2301      	movs	r3, #1
 800e248:	4632      	mov	r2, r6
 800e24a:	4649      	mov	r1, r9
 800e24c:	4640      	mov	r0, r8
 800e24e:	47d0      	blx	sl
 800e250:	3001      	adds	r0, #1
 800e252:	d09d      	beq.n	800e190 <_printf_i+0x15c>
 800e254:	3501      	adds	r5, #1
 800e256:	68e3      	ldr	r3, [r4, #12]
 800e258:	9903      	ldr	r1, [sp, #12]
 800e25a:	1a5b      	subs	r3, r3, r1
 800e25c:	42ab      	cmp	r3, r5
 800e25e:	dcf2      	bgt.n	800e246 <_printf_i+0x212>
 800e260:	e7eb      	b.n	800e23a <_printf_i+0x206>
 800e262:	2500      	movs	r5, #0
 800e264:	f104 0619 	add.w	r6, r4, #25
 800e268:	e7f5      	b.n	800e256 <_printf_i+0x222>
 800e26a:	bf00      	nop
 800e26c:	08010473 	.word	0x08010473
 800e270:	08010484 	.word	0x08010484

0800e274 <std>:
 800e274:	2300      	movs	r3, #0
 800e276:	b510      	push	{r4, lr}
 800e278:	4604      	mov	r4, r0
 800e27a:	6083      	str	r3, [r0, #8]
 800e27c:	8181      	strh	r1, [r0, #12]
 800e27e:	4619      	mov	r1, r3
 800e280:	6643      	str	r3, [r0, #100]	@ 0x64
 800e282:	81c2      	strh	r2, [r0, #14]
 800e284:	2208      	movs	r2, #8
 800e286:	6183      	str	r3, [r0, #24]
 800e288:	e9c0 3300 	strd	r3, r3, [r0]
 800e28c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e290:	305c      	adds	r0, #92	@ 0x5c
 800e292:	f000 f90e 	bl	800e4b2 <memset>
 800e296:	4b0d      	ldr	r3, [pc, #52]	@ (800e2cc <std+0x58>)
 800e298:	6224      	str	r4, [r4, #32]
 800e29a:	6263      	str	r3, [r4, #36]	@ 0x24
 800e29c:	4b0c      	ldr	r3, [pc, #48]	@ (800e2d0 <std+0x5c>)
 800e29e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e2a0:	4b0c      	ldr	r3, [pc, #48]	@ (800e2d4 <std+0x60>)
 800e2a2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e2a4:	4b0c      	ldr	r3, [pc, #48]	@ (800e2d8 <std+0x64>)
 800e2a6:	6323      	str	r3, [r4, #48]	@ 0x30
 800e2a8:	4b0c      	ldr	r3, [pc, #48]	@ (800e2dc <std+0x68>)
 800e2aa:	429c      	cmp	r4, r3
 800e2ac:	d006      	beq.n	800e2bc <std+0x48>
 800e2ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e2b2:	4294      	cmp	r4, r2
 800e2b4:	d002      	beq.n	800e2bc <std+0x48>
 800e2b6:	33d0      	adds	r3, #208	@ 0xd0
 800e2b8:	429c      	cmp	r4, r3
 800e2ba:	d105      	bne.n	800e2c8 <std+0x54>
 800e2bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e2c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2c4:	f000 b9c6 	b.w	800e654 <__retarget_lock_init_recursive>
 800e2c8:	bd10      	pop	{r4, pc}
 800e2ca:	bf00      	nop
 800e2cc:	0800e3f9 	.word	0x0800e3f9
 800e2d0:	0800e41b 	.word	0x0800e41b
 800e2d4:	0800e453 	.word	0x0800e453
 800e2d8:	0800e477 	.word	0x0800e477
 800e2dc:	20000370 	.word	0x20000370

0800e2e0 <stdio_exit_handler>:
 800e2e0:	4a02      	ldr	r2, [pc, #8]	@ (800e2ec <stdio_exit_handler+0xc>)
 800e2e2:	4903      	ldr	r1, [pc, #12]	@ (800e2f0 <stdio_exit_handler+0x10>)
 800e2e4:	4803      	ldr	r0, [pc, #12]	@ (800e2f4 <stdio_exit_handler+0x14>)
 800e2e6:	f000 b869 	b.w	800e3bc <_fwalk_sglue>
 800e2ea:	bf00      	nop
 800e2ec:	2000000c 	.word	0x2000000c
 800e2f0:	0800fbe5 	.word	0x0800fbe5
 800e2f4:	2000001c 	.word	0x2000001c

0800e2f8 <cleanup_stdio>:
 800e2f8:	6841      	ldr	r1, [r0, #4]
 800e2fa:	4b0c      	ldr	r3, [pc, #48]	@ (800e32c <cleanup_stdio+0x34>)
 800e2fc:	4299      	cmp	r1, r3
 800e2fe:	b510      	push	{r4, lr}
 800e300:	4604      	mov	r4, r0
 800e302:	d001      	beq.n	800e308 <cleanup_stdio+0x10>
 800e304:	f001 fc6e 	bl	800fbe4 <_fflush_r>
 800e308:	68a1      	ldr	r1, [r4, #8]
 800e30a:	4b09      	ldr	r3, [pc, #36]	@ (800e330 <cleanup_stdio+0x38>)
 800e30c:	4299      	cmp	r1, r3
 800e30e:	d002      	beq.n	800e316 <cleanup_stdio+0x1e>
 800e310:	4620      	mov	r0, r4
 800e312:	f001 fc67 	bl	800fbe4 <_fflush_r>
 800e316:	68e1      	ldr	r1, [r4, #12]
 800e318:	4b06      	ldr	r3, [pc, #24]	@ (800e334 <cleanup_stdio+0x3c>)
 800e31a:	4299      	cmp	r1, r3
 800e31c:	d004      	beq.n	800e328 <cleanup_stdio+0x30>
 800e31e:	4620      	mov	r0, r4
 800e320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e324:	f001 bc5e 	b.w	800fbe4 <_fflush_r>
 800e328:	bd10      	pop	{r4, pc}
 800e32a:	bf00      	nop
 800e32c:	20000370 	.word	0x20000370
 800e330:	200003d8 	.word	0x200003d8
 800e334:	20000440 	.word	0x20000440

0800e338 <global_stdio_init.part.0>:
 800e338:	b510      	push	{r4, lr}
 800e33a:	4b0b      	ldr	r3, [pc, #44]	@ (800e368 <global_stdio_init.part.0+0x30>)
 800e33c:	2104      	movs	r1, #4
 800e33e:	4c0b      	ldr	r4, [pc, #44]	@ (800e36c <global_stdio_init.part.0+0x34>)
 800e340:	4a0b      	ldr	r2, [pc, #44]	@ (800e370 <global_stdio_init.part.0+0x38>)
 800e342:	4620      	mov	r0, r4
 800e344:	601a      	str	r2, [r3, #0]
 800e346:	2200      	movs	r2, #0
 800e348:	f7ff ff94 	bl	800e274 <std>
 800e34c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e350:	2201      	movs	r2, #1
 800e352:	2109      	movs	r1, #9
 800e354:	f7ff ff8e 	bl	800e274 <std>
 800e358:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e35c:	2202      	movs	r2, #2
 800e35e:	2112      	movs	r1, #18
 800e360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e364:	f7ff bf86 	b.w	800e274 <std>
 800e368:	200004a8 	.word	0x200004a8
 800e36c:	20000370 	.word	0x20000370
 800e370:	0800e2e1 	.word	0x0800e2e1

0800e374 <__sfp_lock_acquire>:
 800e374:	4801      	ldr	r0, [pc, #4]	@ (800e37c <__sfp_lock_acquire+0x8>)
 800e376:	f000 b96e 	b.w	800e656 <__retarget_lock_acquire_recursive>
 800e37a:	bf00      	nop
 800e37c:	200004b1 	.word	0x200004b1

0800e380 <__sfp_lock_release>:
 800e380:	4801      	ldr	r0, [pc, #4]	@ (800e388 <__sfp_lock_release+0x8>)
 800e382:	f000 b969 	b.w	800e658 <__retarget_lock_release_recursive>
 800e386:	bf00      	nop
 800e388:	200004b1 	.word	0x200004b1

0800e38c <__sinit>:
 800e38c:	b510      	push	{r4, lr}
 800e38e:	4604      	mov	r4, r0
 800e390:	f7ff fff0 	bl	800e374 <__sfp_lock_acquire>
 800e394:	6a23      	ldr	r3, [r4, #32]
 800e396:	b11b      	cbz	r3, 800e3a0 <__sinit+0x14>
 800e398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e39c:	f7ff bff0 	b.w	800e380 <__sfp_lock_release>
 800e3a0:	4b04      	ldr	r3, [pc, #16]	@ (800e3b4 <__sinit+0x28>)
 800e3a2:	6223      	str	r3, [r4, #32]
 800e3a4:	4b04      	ldr	r3, [pc, #16]	@ (800e3b8 <__sinit+0x2c>)
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d1f5      	bne.n	800e398 <__sinit+0xc>
 800e3ac:	f7ff ffc4 	bl	800e338 <global_stdio_init.part.0>
 800e3b0:	e7f2      	b.n	800e398 <__sinit+0xc>
 800e3b2:	bf00      	nop
 800e3b4:	0800e2f9 	.word	0x0800e2f9
 800e3b8:	200004a8 	.word	0x200004a8

0800e3bc <_fwalk_sglue>:
 800e3bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3c0:	4607      	mov	r7, r0
 800e3c2:	4688      	mov	r8, r1
 800e3c4:	4614      	mov	r4, r2
 800e3c6:	2600      	movs	r6, #0
 800e3c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e3cc:	f1b9 0901 	subs.w	r9, r9, #1
 800e3d0:	d505      	bpl.n	800e3de <_fwalk_sglue+0x22>
 800e3d2:	6824      	ldr	r4, [r4, #0]
 800e3d4:	2c00      	cmp	r4, #0
 800e3d6:	d1f7      	bne.n	800e3c8 <_fwalk_sglue+0xc>
 800e3d8:	4630      	mov	r0, r6
 800e3da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3de:	89ab      	ldrh	r3, [r5, #12]
 800e3e0:	2b01      	cmp	r3, #1
 800e3e2:	d907      	bls.n	800e3f4 <_fwalk_sglue+0x38>
 800e3e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e3e8:	3301      	adds	r3, #1
 800e3ea:	d003      	beq.n	800e3f4 <_fwalk_sglue+0x38>
 800e3ec:	4629      	mov	r1, r5
 800e3ee:	4638      	mov	r0, r7
 800e3f0:	47c0      	blx	r8
 800e3f2:	4306      	orrs	r6, r0
 800e3f4:	3568      	adds	r5, #104	@ 0x68
 800e3f6:	e7e9      	b.n	800e3cc <_fwalk_sglue+0x10>

0800e3f8 <__sread>:
 800e3f8:	b510      	push	{r4, lr}
 800e3fa:	460c      	mov	r4, r1
 800e3fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e400:	f000 f8b6 	bl	800e570 <_read_r>
 800e404:	2800      	cmp	r0, #0
 800e406:	bfab      	itete	ge
 800e408:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e40a:	89a3      	ldrhlt	r3, [r4, #12]
 800e40c:	181b      	addge	r3, r3, r0
 800e40e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e412:	bfac      	ite	ge
 800e414:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e416:	81a3      	strhlt	r3, [r4, #12]
 800e418:	bd10      	pop	{r4, pc}

0800e41a <__swrite>:
 800e41a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e41e:	461f      	mov	r7, r3
 800e420:	898b      	ldrh	r3, [r1, #12]
 800e422:	4605      	mov	r5, r0
 800e424:	460c      	mov	r4, r1
 800e426:	05db      	lsls	r3, r3, #23
 800e428:	4616      	mov	r6, r2
 800e42a:	d505      	bpl.n	800e438 <__swrite+0x1e>
 800e42c:	2302      	movs	r3, #2
 800e42e:	2200      	movs	r2, #0
 800e430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e434:	f000 f88a 	bl	800e54c <_lseek_r>
 800e438:	89a3      	ldrh	r3, [r4, #12]
 800e43a:	4632      	mov	r2, r6
 800e43c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e440:	4628      	mov	r0, r5
 800e442:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e446:	81a3      	strh	r3, [r4, #12]
 800e448:	463b      	mov	r3, r7
 800e44a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e44e:	f000 b8c5 	b.w	800e5dc <_write_r>

0800e452 <__sseek>:
 800e452:	b510      	push	{r4, lr}
 800e454:	460c      	mov	r4, r1
 800e456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e45a:	f000 f877 	bl	800e54c <_lseek_r>
 800e45e:	1c43      	adds	r3, r0, #1
 800e460:	89a3      	ldrh	r3, [r4, #12]
 800e462:	bf15      	itete	ne
 800e464:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e466:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e46a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e46e:	81a3      	strheq	r3, [r4, #12]
 800e470:	bf18      	it	ne
 800e472:	81a3      	strhne	r3, [r4, #12]
 800e474:	bd10      	pop	{r4, pc}

0800e476 <__sclose>:
 800e476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e47a:	f000 b857 	b.w	800e52c <_close_r>

0800e47e <memmove>:
 800e47e:	4288      	cmp	r0, r1
 800e480:	b510      	push	{r4, lr}
 800e482:	eb01 0402 	add.w	r4, r1, r2
 800e486:	d902      	bls.n	800e48e <memmove+0x10>
 800e488:	4284      	cmp	r4, r0
 800e48a:	4623      	mov	r3, r4
 800e48c:	d807      	bhi.n	800e49e <memmove+0x20>
 800e48e:	1e43      	subs	r3, r0, #1
 800e490:	42a1      	cmp	r1, r4
 800e492:	d008      	beq.n	800e4a6 <memmove+0x28>
 800e494:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e498:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e49c:	e7f8      	b.n	800e490 <memmove+0x12>
 800e49e:	4402      	add	r2, r0
 800e4a0:	4601      	mov	r1, r0
 800e4a2:	428a      	cmp	r2, r1
 800e4a4:	d100      	bne.n	800e4a8 <memmove+0x2a>
 800e4a6:	bd10      	pop	{r4, pc}
 800e4a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e4ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e4b0:	e7f7      	b.n	800e4a2 <memmove+0x24>

0800e4b2 <memset>:
 800e4b2:	4402      	add	r2, r0
 800e4b4:	4603      	mov	r3, r0
 800e4b6:	4293      	cmp	r3, r2
 800e4b8:	d100      	bne.n	800e4bc <memset+0xa>
 800e4ba:	4770      	bx	lr
 800e4bc:	f803 1b01 	strb.w	r1, [r3], #1
 800e4c0:	e7f9      	b.n	800e4b6 <memset+0x4>

0800e4c2 <_raise_r>:
 800e4c2:	291f      	cmp	r1, #31
 800e4c4:	b538      	push	{r3, r4, r5, lr}
 800e4c6:	4605      	mov	r5, r0
 800e4c8:	460c      	mov	r4, r1
 800e4ca:	d904      	bls.n	800e4d6 <_raise_r+0x14>
 800e4cc:	2316      	movs	r3, #22
 800e4ce:	6003      	str	r3, [r0, #0]
 800e4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e4d4:	bd38      	pop	{r3, r4, r5, pc}
 800e4d6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e4d8:	b112      	cbz	r2, 800e4e0 <_raise_r+0x1e>
 800e4da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e4de:	b94b      	cbnz	r3, 800e4f4 <_raise_r+0x32>
 800e4e0:	4628      	mov	r0, r5
 800e4e2:	f000 f869 	bl	800e5b8 <_getpid_r>
 800e4e6:	4622      	mov	r2, r4
 800e4e8:	4601      	mov	r1, r0
 800e4ea:	4628      	mov	r0, r5
 800e4ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4f0:	f000 b850 	b.w	800e594 <_kill_r>
 800e4f4:	2b01      	cmp	r3, #1
 800e4f6:	d00a      	beq.n	800e50e <_raise_r+0x4c>
 800e4f8:	1c59      	adds	r1, r3, #1
 800e4fa:	d103      	bne.n	800e504 <_raise_r+0x42>
 800e4fc:	2316      	movs	r3, #22
 800e4fe:	6003      	str	r3, [r0, #0]
 800e500:	2001      	movs	r0, #1
 800e502:	e7e7      	b.n	800e4d4 <_raise_r+0x12>
 800e504:	2100      	movs	r1, #0
 800e506:	4620      	mov	r0, r4
 800e508:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e50c:	4798      	blx	r3
 800e50e:	2000      	movs	r0, #0
 800e510:	e7e0      	b.n	800e4d4 <_raise_r+0x12>
	...

0800e514 <raise>:
 800e514:	4b02      	ldr	r3, [pc, #8]	@ (800e520 <raise+0xc>)
 800e516:	4601      	mov	r1, r0
 800e518:	6818      	ldr	r0, [r3, #0]
 800e51a:	f7ff bfd2 	b.w	800e4c2 <_raise_r>
 800e51e:	bf00      	nop
 800e520:	20000018 	.word	0x20000018

0800e524 <_localeconv_r>:
 800e524:	4800      	ldr	r0, [pc, #0]	@ (800e528 <_localeconv_r+0x4>)
 800e526:	4770      	bx	lr
 800e528:	20000158 	.word	0x20000158

0800e52c <_close_r>:
 800e52c:	b538      	push	{r3, r4, r5, lr}
 800e52e:	2300      	movs	r3, #0
 800e530:	4d05      	ldr	r5, [pc, #20]	@ (800e548 <_close_r+0x1c>)
 800e532:	4604      	mov	r4, r0
 800e534:	4608      	mov	r0, r1
 800e536:	602b      	str	r3, [r5, #0]
 800e538:	f7f4 fd40 	bl	8002fbc <_close>
 800e53c:	1c43      	adds	r3, r0, #1
 800e53e:	d102      	bne.n	800e546 <_close_r+0x1a>
 800e540:	682b      	ldr	r3, [r5, #0]
 800e542:	b103      	cbz	r3, 800e546 <_close_r+0x1a>
 800e544:	6023      	str	r3, [r4, #0]
 800e546:	bd38      	pop	{r3, r4, r5, pc}
 800e548:	200004ac 	.word	0x200004ac

0800e54c <_lseek_r>:
 800e54c:	b538      	push	{r3, r4, r5, lr}
 800e54e:	4604      	mov	r4, r0
 800e550:	4d06      	ldr	r5, [pc, #24]	@ (800e56c <_lseek_r+0x20>)
 800e552:	4608      	mov	r0, r1
 800e554:	4611      	mov	r1, r2
 800e556:	2200      	movs	r2, #0
 800e558:	602a      	str	r2, [r5, #0]
 800e55a:	461a      	mov	r2, r3
 800e55c:	f7f4 fd55 	bl	800300a <_lseek>
 800e560:	1c43      	adds	r3, r0, #1
 800e562:	d102      	bne.n	800e56a <_lseek_r+0x1e>
 800e564:	682b      	ldr	r3, [r5, #0]
 800e566:	b103      	cbz	r3, 800e56a <_lseek_r+0x1e>
 800e568:	6023      	str	r3, [r4, #0]
 800e56a:	bd38      	pop	{r3, r4, r5, pc}
 800e56c:	200004ac 	.word	0x200004ac

0800e570 <_read_r>:
 800e570:	b538      	push	{r3, r4, r5, lr}
 800e572:	4604      	mov	r4, r0
 800e574:	4d06      	ldr	r5, [pc, #24]	@ (800e590 <_read_r+0x20>)
 800e576:	4608      	mov	r0, r1
 800e578:	4611      	mov	r1, r2
 800e57a:	2200      	movs	r2, #0
 800e57c:	602a      	str	r2, [r5, #0]
 800e57e:	461a      	mov	r2, r3
 800e580:	f7f4 fce3 	bl	8002f4a <_read>
 800e584:	1c43      	adds	r3, r0, #1
 800e586:	d102      	bne.n	800e58e <_read_r+0x1e>
 800e588:	682b      	ldr	r3, [r5, #0]
 800e58a:	b103      	cbz	r3, 800e58e <_read_r+0x1e>
 800e58c:	6023      	str	r3, [r4, #0]
 800e58e:	bd38      	pop	{r3, r4, r5, pc}
 800e590:	200004ac 	.word	0x200004ac

0800e594 <_kill_r>:
 800e594:	b538      	push	{r3, r4, r5, lr}
 800e596:	2300      	movs	r3, #0
 800e598:	4d06      	ldr	r5, [pc, #24]	@ (800e5b4 <_kill_r+0x20>)
 800e59a:	4604      	mov	r4, r0
 800e59c:	4608      	mov	r0, r1
 800e59e:	4611      	mov	r1, r2
 800e5a0:	602b      	str	r3, [r5, #0]
 800e5a2:	f7f4 fcb7 	bl	8002f14 <_kill>
 800e5a6:	1c43      	adds	r3, r0, #1
 800e5a8:	d102      	bne.n	800e5b0 <_kill_r+0x1c>
 800e5aa:	682b      	ldr	r3, [r5, #0]
 800e5ac:	b103      	cbz	r3, 800e5b0 <_kill_r+0x1c>
 800e5ae:	6023      	str	r3, [r4, #0]
 800e5b0:	bd38      	pop	{r3, r4, r5, pc}
 800e5b2:	bf00      	nop
 800e5b4:	200004ac 	.word	0x200004ac

0800e5b8 <_getpid_r>:
 800e5b8:	f7f4 bca4 	b.w	8002f04 <_getpid>

0800e5bc <_sbrk_r>:
 800e5bc:	b538      	push	{r3, r4, r5, lr}
 800e5be:	2300      	movs	r3, #0
 800e5c0:	4d05      	ldr	r5, [pc, #20]	@ (800e5d8 <_sbrk_r+0x1c>)
 800e5c2:	4604      	mov	r4, r0
 800e5c4:	4608      	mov	r0, r1
 800e5c6:	602b      	str	r3, [r5, #0]
 800e5c8:	f7f4 fd2c 	bl	8003024 <_sbrk>
 800e5cc:	1c43      	adds	r3, r0, #1
 800e5ce:	d102      	bne.n	800e5d6 <_sbrk_r+0x1a>
 800e5d0:	682b      	ldr	r3, [r5, #0]
 800e5d2:	b103      	cbz	r3, 800e5d6 <_sbrk_r+0x1a>
 800e5d4:	6023      	str	r3, [r4, #0]
 800e5d6:	bd38      	pop	{r3, r4, r5, pc}
 800e5d8:	200004ac 	.word	0x200004ac

0800e5dc <_write_r>:
 800e5dc:	b538      	push	{r3, r4, r5, lr}
 800e5de:	4604      	mov	r4, r0
 800e5e0:	4d06      	ldr	r5, [pc, #24]	@ (800e5fc <_write_r+0x20>)
 800e5e2:	4608      	mov	r0, r1
 800e5e4:	4611      	mov	r1, r2
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	602a      	str	r2, [r5, #0]
 800e5ea:	461a      	mov	r2, r3
 800e5ec:	f7f4 fcca 	bl	8002f84 <_write>
 800e5f0:	1c43      	adds	r3, r0, #1
 800e5f2:	d102      	bne.n	800e5fa <_write_r+0x1e>
 800e5f4:	682b      	ldr	r3, [r5, #0]
 800e5f6:	b103      	cbz	r3, 800e5fa <_write_r+0x1e>
 800e5f8:	6023      	str	r3, [r4, #0]
 800e5fa:	bd38      	pop	{r3, r4, r5, pc}
 800e5fc:	200004ac 	.word	0x200004ac

0800e600 <__errno>:
 800e600:	4b01      	ldr	r3, [pc, #4]	@ (800e608 <__errno+0x8>)
 800e602:	6818      	ldr	r0, [r3, #0]
 800e604:	4770      	bx	lr
 800e606:	bf00      	nop
 800e608:	20000018 	.word	0x20000018

0800e60c <__libc_init_array>:
 800e60c:	b570      	push	{r4, r5, r6, lr}
 800e60e:	4d0d      	ldr	r5, [pc, #52]	@ (800e644 <__libc_init_array+0x38>)
 800e610:	2600      	movs	r6, #0
 800e612:	4c0d      	ldr	r4, [pc, #52]	@ (800e648 <__libc_init_array+0x3c>)
 800e614:	1b64      	subs	r4, r4, r5
 800e616:	10a4      	asrs	r4, r4, #2
 800e618:	42a6      	cmp	r6, r4
 800e61a:	d109      	bne.n	800e630 <__libc_init_array+0x24>
 800e61c:	4d0b      	ldr	r5, [pc, #44]	@ (800e64c <__libc_init_array+0x40>)
 800e61e:	2600      	movs	r6, #0
 800e620:	4c0b      	ldr	r4, [pc, #44]	@ (800e650 <__libc_init_array+0x44>)
 800e622:	f001 fdc5 	bl	80101b0 <_init>
 800e626:	1b64      	subs	r4, r4, r5
 800e628:	10a4      	asrs	r4, r4, #2
 800e62a:	42a6      	cmp	r6, r4
 800e62c:	d105      	bne.n	800e63a <__libc_init_array+0x2e>
 800e62e:	bd70      	pop	{r4, r5, r6, pc}
 800e630:	f855 3b04 	ldr.w	r3, [r5], #4
 800e634:	3601      	adds	r6, #1
 800e636:	4798      	blx	r3
 800e638:	e7ee      	b.n	800e618 <__libc_init_array+0xc>
 800e63a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e63e:	3601      	adds	r6, #1
 800e640:	4798      	blx	r3
 800e642:	e7f2      	b.n	800e62a <__libc_init_array+0x1e>
 800e644:	080106d8 	.word	0x080106d8
 800e648:	080106d8 	.word	0x080106d8
 800e64c:	080106d8 	.word	0x080106d8
 800e650:	080106dc 	.word	0x080106dc

0800e654 <__retarget_lock_init_recursive>:
 800e654:	4770      	bx	lr

0800e656 <__retarget_lock_acquire_recursive>:
 800e656:	4770      	bx	lr

0800e658 <__retarget_lock_release_recursive>:
 800e658:	4770      	bx	lr

0800e65a <memchr>:
 800e65a:	b2c9      	uxtb	r1, r1
 800e65c:	4603      	mov	r3, r0
 800e65e:	4402      	add	r2, r0
 800e660:	b510      	push	{r4, lr}
 800e662:	4293      	cmp	r3, r2
 800e664:	4618      	mov	r0, r3
 800e666:	d101      	bne.n	800e66c <memchr+0x12>
 800e668:	2000      	movs	r0, #0
 800e66a:	e003      	b.n	800e674 <memchr+0x1a>
 800e66c:	7804      	ldrb	r4, [r0, #0]
 800e66e:	3301      	adds	r3, #1
 800e670:	428c      	cmp	r4, r1
 800e672:	d1f6      	bne.n	800e662 <memchr+0x8>
 800e674:	bd10      	pop	{r4, pc}

0800e676 <memcpy>:
 800e676:	440a      	add	r2, r1
 800e678:	1e43      	subs	r3, r0, #1
 800e67a:	4291      	cmp	r1, r2
 800e67c:	d100      	bne.n	800e680 <memcpy+0xa>
 800e67e:	4770      	bx	lr
 800e680:	b510      	push	{r4, lr}
 800e682:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e686:	4291      	cmp	r1, r2
 800e688:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e68c:	d1f9      	bne.n	800e682 <memcpy+0xc>
 800e68e:	bd10      	pop	{r4, pc}

0800e690 <quorem>:
 800e690:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e694:	6903      	ldr	r3, [r0, #16]
 800e696:	4607      	mov	r7, r0
 800e698:	690c      	ldr	r4, [r1, #16]
 800e69a:	42a3      	cmp	r3, r4
 800e69c:	f2c0 8083 	blt.w	800e7a6 <quorem+0x116>
 800e6a0:	3c01      	subs	r4, #1
 800e6a2:	f100 0514 	add.w	r5, r0, #20
 800e6a6:	f101 0814 	add.w	r8, r1, #20
 800e6aa:	00a3      	lsls	r3, r4, #2
 800e6ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e6b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e6b4:	9300      	str	r3, [sp, #0]
 800e6b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e6ba:	9301      	str	r3, [sp, #4]
 800e6bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e6c0:	3301      	adds	r3, #1
 800e6c2:	429a      	cmp	r2, r3
 800e6c4:	fbb2 f6f3 	udiv	r6, r2, r3
 800e6c8:	d331      	bcc.n	800e72e <quorem+0x9e>
 800e6ca:	f04f 0a00 	mov.w	sl, #0
 800e6ce:	46c4      	mov	ip, r8
 800e6d0:	46ae      	mov	lr, r5
 800e6d2:	46d3      	mov	fp, sl
 800e6d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e6d8:	b298      	uxth	r0, r3
 800e6da:	45e1      	cmp	r9, ip
 800e6dc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800e6e0:	fb06 a000 	mla	r0, r6, r0, sl
 800e6e4:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800e6e8:	b280      	uxth	r0, r0
 800e6ea:	fb06 2303 	mla	r3, r6, r3, r2
 800e6ee:	f8de 2000 	ldr.w	r2, [lr]
 800e6f2:	b292      	uxth	r2, r2
 800e6f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e6f8:	eba2 0200 	sub.w	r2, r2, r0
 800e6fc:	b29b      	uxth	r3, r3
 800e6fe:	f8de 0000 	ldr.w	r0, [lr]
 800e702:	445a      	add	r2, fp
 800e704:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e708:	b292      	uxth	r2, r2
 800e70a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e70e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e712:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e716:	f84e 2b04 	str.w	r2, [lr], #4
 800e71a:	d2db      	bcs.n	800e6d4 <quorem+0x44>
 800e71c:	9b00      	ldr	r3, [sp, #0]
 800e71e:	58eb      	ldr	r3, [r5, r3]
 800e720:	b92b      	cbnz	r3, 800e72e <quorem+0x9e>
 800e722:	9b01      	ldr	r3, [sp, #4]
 800e724:	3b04      	subs	r3, #4
 800e726:	429d      	cmp	r5, r3
 800e728:	461a      	mov	r2, r3
 800e72a:	d330      	bcc.n	800e78e <quorem+0xfe>
 800e72c:	613c      	str	r4, [r7, #16]
 800e72e:	4638      	mov	r0, r7
 800e730:	f001 f8c8 	bl	800f8c4 <__mcmp>
 800e734:	2800      	cmp	r0, #0
 800e736:	db26      	blt.n	800e786 <quorem+0xf6>
 800e738:	4629      	mov	r1, r5
 800e73a:	2000      	movs	r0, #0
 800e73c:	f858 2b04 	ldr.w	r2, [r8], #4
 800e740:	f8d1 c000 	ldr.w	ip, [r1]
 800e744:	fa1f fe82 	uxth.w	lr, r2
 800e748:	45c1      	cmp	r9, r8
 800e74a:	fa1f f38c 	uxth.w	r3, ip
 800e74e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800e752:	eba3 030e 	sub.w	r3, r3, lr
 800e756:	4403      	add	r3, r0
 800e758:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e75c:	b29b      	uxth	r3, r3
 800e75e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e762:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e766:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e76a:	f841 3b04 	str.w	r3, [r1], #4
 800e76e:	d2e5      	bcs.n	800e73c <quorem+0xac>
 800e770:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e774:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e778:	b922      	cbnz	r2, 800e784 <quorem+0xf4>
 800e77a:	3b04      	subs	r3, #4
 800e77c:	429d      	cmp	r5, r3
 800e77e:	461a      	mov	r2, r3
 800e780:	d30b      	bcc.n	800e79a <quorem+0x10a>
 800e782:	613c      	str	r4, [r7, #16]
 800e784:	3601      	adds	r6, #1
 800e786:	4630      	mov	r0, r6
 800e788:	b003      	add	sp, #12
 800e78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e78e:	6812      	ldr	r2, [r2, #0]
 800e790:	3b04      	subs	r3, #4
 800e792:	2a00      	cmp	r2, #0
 800e794:	d1ca      	bne.n	800e72c <quorem+0x9c>
 800e796:	3c01      	subs	r4, #1
 800e798:	e7c5      	b.n	800e726 <quorem+0x96>
 800e79a:	6812      	ldr	r2, [r2, #0]
 800e79c:	3b04      	subs	r3, #4
 800e79e:	2a00      	cmp	r2, #0
 800e7a0:	d1ef      	bne.n	800e782 <quorem+0xf2>
 800e7a2:	3c01      	subs	r4, #1
 800e7a4:	e7ea      	b.n	800e77c <quorem+0xec>
 800e7a6:	2000      	movs	r0, #0
 800e7a8:	e7ee      	b.n	800e788 <quorem+0xf8>
 800e7aa:	0000      	movs	r0, r0
 800e7ac:	0000      	movs	r0, r0
	...

0800e7b0 <_dtoa_r>:
 800e7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7b4:	69c7      	ldr	r7, [r0, #28]
 800e7b6:	b099      	sub	sp, #100	@ 0x64
 800e7b8:	4683      	mov	fp, r0
 800e7ba:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800e7bc:	9109      	str	r1, [sp, #36]	@ 0x24
 800e7be:	920e      	str	r2, [sp, #56]	@ 0x38
 800e7c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e7c2:	ec55 4b10 	vmov	r4, r5, d0
 800e7c6:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e7ca:	b97f      	cbnz	r7, 800e7ec <_dtoa_r+0x3c>
 800e7cc:	2010      	movs	r0, #16
 800e7ce:	f7fe ffb5 	bl	800d73c <malloc>
 800e7d2:	4602      	mov	r2, r0
 800e7d4:	f8cb 001c 	str.w	r0, [fp, #28]
 800e7d8:	b920      	cbnz	r0, 800e7e4 <_dtoa_r+0x34>
 800e7da:	4ba7      	ldr	r3, [pc, #668]	@ (800ea78 <_dtoa_r+0x2c8>)
 800e7dc:	21ef      	movs	r1, #239	@ 0xef
 800e7de:	48a7      	ldr	r0, [pc, #668]	@ (800ea7c <_dtoa_r+0x2cc>)
 800e7e0:	f001 fa28 	bl	800fc34 <__assert_func>
 800e7e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e7e8:	6007      	str	r7, [r0, #0]
 800e7ea:	60c7      	str	r7, [r0, #12]
 800e7ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e7f0:	6819      	ldr	r1, [r3, #0]
 800e7f2:	b159      	cbz	r1, 800e80c <_dtoa_r+0x5c>
 800e7f4:	685a      	ldr	r2, [r3, #4]
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	4658      	mov	r0, fp
 800e7fa:	4093      	lsls	r3, r2
 800e7fc:	604a      	str	r2, [r1, #4]
 800e7fe:	608b      	str	r3, [r1, #8]
 800e800:	f000 fe24 	bl	800f44c <_Bfree>
 800e804:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e808:	2200      	movs	r2, #0
 800e80a:	601a      	str	r2, [r3, #0]
 800e80c:	1e2b      	subs	r3, r5, #0
 800e80e:	bfb7      	itett	lt
 800e810:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e814:	2300      	movge	r3, #0
 800e816:	2201      	movlt	r2, #1
 800e818:	9303      	strlt	r3, [sp, #12]
 800e81a:	bfa8      	it	ge
 800e81c:	6033      	strge	r3, [r6, #0]
 800e81e:	9f03      	ldr	r7, [sp, #12]
 800e820:	4b97      	ldr	r3, [pc, #604]	@ (800ea80 <_dtoa_r+0x2d0>)
 800e822:	bfb8      	it	lt
 800e824:	6032      	strlt	r2, [r6, #0]
 800e826:	43bb      	bics	r3, r7
 800e828:	d112      	bne.n	800e850 <_dtoa_r+0xa0>
 800e82a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e82e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e830:	6013      	str	r3, [r2, #0]
 800e832:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e836:	4323      	orrs	r3, r4
 800e838:	f000 854c 	beq.w	800f2d4 <_dtoa_r+0xb24>
 800e83c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e83e:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ea94 <_dtoa_r+0x2e4>
 800e842:	2b00      	cmp	r3, #0
 800e844:	f000 854e 	beq.w	800f2e4 <_dtoa_r+0xb34>
 800e848:	f10a 0303 	add.w	r3, sl, #3
 800e84c:	f000 bd48 	b.w	800f2e0 <_dtoa_r+0xb30>
 800e850:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e854:	2200      	movs	r2, #0
 800e856:	2300      	movs	r3, #0
 800e858:	ec51 0b17 	vmov	r0, r1, d7
 800e85c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800e860:	f7f2 f942 	bl	8000ae8 <__aeabi_dcmpeq>
 800e864:	4680      	mov	r8, r0
 800e866:	b158      	cbz	r0, 800e880 <_dtoa_r+0xd0>
 800e868:	2301      	movs	r3, #1
 800e86a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e86c:	6013      	str	r3, [r2, #0]
 800e86e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e870:	b113      	cbz	r3, 800e878 <_dtoa_r+0xc8>
 800e872:	4b84      	ldr	r3, [pc, #528]	@ (800ea84 <_dtoa_r+0x2d4>)
 800e874:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e876:	6013      	str	r3, [r2, #0]
 800e878:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800ea98 <_dtoa_r+0x2e8>
 800e87c:	f000 bd32 	b.w	800f2e4 <_dtoa_r+0xb34>
 800e880:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e884:	aa16      	add	r2, sp, #88	@ 0x58
 800e886:	a917      	add	r1, sp, #92	@ 0x5c
 800e888:	4658      	mov	r0, fp
 800e88a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e88e:	f001 f8cd 	bl	800fa2c <__d2b>
 800e892:	4681      	mov	r9, r0
 800e894:	2e00      	cmp	r6, #0
 800e896:	d075      	beq.n	800e984 <_dtoa_r+0x1d4>
 800e898:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e89a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e89e:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800e8a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e8a6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e8aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e8ae:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e8b2:	4619      	mov	r1, r3
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	4b74      	ldr	r3, [pc, #464]	@ (800ea88 <_dtoa_r+0x2d8>)
 800e8b8:	f7f1 fcf6 	bl	80002a8 <__aeabi_dsub>
 800e8bc:	a368      	add	r3, pc, #416	@ (adr r3, 800ea60 <_dtoa_r+0x2b0>)
 800e8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8c2:	f7f1 fea9 	bl	8000618 <__aeabi_dmul>
 800e8c6:	a368      	add	r3, pc, #416	@ (adr r3, 800ea68 <_dtoa_r+0x2b8>)
 800e8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8cc:	f7f1 fcee 	bl	80002ac <__adddf3>
 800e8d0:	4604      	mov	r4, r0
 800e8d2:	460d      	mov	r5, r1
 800e8d4:	4630      	mov	r0, r6
 800e8d6:	f7f1 fe35 	bl	8000544 <__aeabi_i2d>
 800e8da:	a365      	add	r3, pc, #404	@ (adr r3, 800ea70 <_dtoa_r+0x2c0>)
 800e8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8e0:	f7f1 fe9a 	bl	8000618 <__aeabi_dmul>
 800e8e4:	4602      	mov	r2, r0
 800e8e6:	460b      	mov	r3, r1
 800e8e8:	4620      	mov	r0, r4
 800e8ea:	4629      	mov	r1, r5
 800e8ec:	f7f1 fcde 	bl	80002ac <__adddf3>
 800e8f0:	4604      	mov	r4, r0
 800e8f2:	460d      	mov	r5, r1
 800e8f4:	f7f2 f940 	bl	8000b78 <__aeabi_d2iz>
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	4607      	mov	r7, r0
 800e8fc:	2300      	movs	r3, #0
 800e8fe:	4620      	mov	r0, r4
 800e900:	4629      	mov	r1, r5
 800e902:	f7f2 f8fb 	bl	8000afc <__aeabi_dcmplt>
 800e906:	b140      	cbz	r0, 800e91a <_dtoa_r+0x16a>
 800e908:	4638      	mov	r0, r7
 800e90a:	f7f1 fe1b 	bl	8000544 <__aeabi_i2d>
 800e90e:	4622      	mov	r2, r4
 800e910:	462b      	mov	r3, r5
 800e912:	f7f2 f8e9 	bl	8000ae8 <__aeabi_dcmpeq>
 800e916:	b900      	cbnz	r0, 800e91a <_dtoa_r+0x16a>
 800e918:	3f01      	subs	r7, #1
 800e91a:	2f16      	cmp	r7, #22
 800e91c:	d851      	bhi.n	800e9c2 <_dtoa_r+0x212>
 800e91e:	4b5b      	ldr	r3, [pc, #364]	@ (800ea8c <_dtoa_r+0x2dc>)
 800e920:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e924:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e92c:	f7f2 f8e6 	bl	8000afc <__aeabi_dcmplt>
 800e930:	2800      	cmp	r0, #0
 800e932:	d048      	beq.n	800e9c6 <_dtoa_r+0x216>
 800e934:	3f01      	subs	r7, #1
 800e936:	2300      	movs	r3, #0
 800e938:	9312      	str	r3, [sp, #72]	@ 0x48
 800e93a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e93c:	1b9b      	subs	r3, r3, r6
 800e93e:	1e5a      	subs	r2, r3, #1
 800e940:	bf46      	itte	mi
 800e942:	f1c3 0801 	rsbmi	r8, r3, #1
 800e946:	2300      	movmi	r3, #0
 800e948:	f04f 0800 	movpl.w	r8, #0
 800e94c:	9208      	str	r2, [sp, #32]
 800e94e:	bf48      	it	mi
 800e950:	9308      	strmi	r3, [sp, #32]
 800e952:	2f00      	cmp	r7, #0
 800e954:	db39      	blt.n	800e9ca <_dtoa_r+0x21a>
 800e956:	9b08      	ldr	r3, [sp, #32]
 800e958:	970f      	str	r7, [sp, #60]	@ 0x3c
 800e95a:	443b      	add	r3, r7
 800e95c:	9308      	str	r3, [sp, #32]
 800e95e:	2300      	movs	r3, #0
 800e960:	930a      	str	r3, [sp, #40]	@ 0x28
 800e962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e964:	2b09      	cmp	r3, #9
 800e966:	d864      	bhi.n	800ea32 <_dtoa_r+0x282>
 800e968:	2b05      	cmp	r3, #5
 800e96a:	bfc5      	ittet	gt
 800e96c:	3b04      	subgt	r3, #4
 800e96e:	2400      	movgt	r4, #0
 800e970:	2401      	movle	r4, #1
 800e972:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800e974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e976:	3b02      	subs	r3, #2
 800e978:	2b03      	cmp	r3, #3
 800e97a:	d865      	bhi.n	800ea48 <_dtoa_r+0x298>
 800e97c:	e8df f003 	tbb	[pc, r3]
 800e980:	5737392c 	.word	0x5737392c
 800e984:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800e988:	441e      	add	r6, r3
 800e98a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e98e:	2b20      	cmp	r3, #32
 800e990:	bfc9      	itett	gt
 800e992:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e996:	f1c3 0320 	rsble	r3, r3, #32
 800e99a:	409f      	lslgt	r7, r3
 800e99c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e9a0:	bfd8      	it	le
 800e9a2:	fa04 f003 	lslle.w	r0, r4, r3
 800e9a6:	f106 36ff 	add.w	r6, r6, #4294967295
 800e9aa:	bfc4      	itt	gt
 800e9ac:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e9b0:	ea47 0003 	orrgt.w	r0, r7, r3
 800e9b4:	f7f1 fdb6 	bl	8000524 <__aeabi_ui2d>
 800e9b8:	2201      	movs	r2, #1
 800e9ba:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e9be:	9214      	str	r2, [sp, #80]	@ 0x50
 800e9c0:	e777      	b.n	800e8b2 <_dtoa_r+0x102>
 800e9c2:	2301      	movs	r3, #1
 800e9c4:	e7b8      	b.n	800e938 <_dtoa_r+0x188>
 800e9c6:	9012      	str	r0, [sp, #72]	@ 0x48
 800e9c8:	e7b7      	b.n	800e93a <_dtoa_r+0x18a>
 800e9ca:	427b      	negs	r3, r7
 800e9cc:	eba8 0807 	sub.w	r8, r8, r7
 800e9d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e9d6:	e7c4      	b.n	800e962 <_dtoa_r+0x1b2>
 800e9d8:	2300      	movs	r3, #0
 800e9da:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e9dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	dc35      	bgt.n	800ea4e <_dtoa_r+0x29e>
 800e9e2:	2301      	movs	r3, #1
 800e9e4:	461a      	mov	r2, r3
 800e9e6:	9300      	str	r3, [sp, #0]
 800e9e8:	9307      	str	r3, [sp, #28]
 800e9ea:	920e      	str	r2, [sp, #56]	@ 0x38
 800e9ec:	e00b      	b.n	800ea06 <_dtoa_r+0x256>
 800e9ee:	2301      	movs	r3, #1
 800e9f0:	e7f3      	b.n	800e9da <_dtoa_r+0x22a>
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e9f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e9f8:	18fb      	adds	r3, r7, r3
 800e9fa:	9300      	str	r3, [sp, #0]
 800e9fc:	3301      	adds	r3, #1
 800e9fe:	2b01      	cmp	r3, #1
 800ea00:	9307      	str	r3, [sp, #28]
 800ea02:	bfb8      	it	lt
 800ea04:	2301      	movlt	r3, #1
 800ea06:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ea0a:	2100      	movs	r1, #0
 800ea0c:	2204      	movs	r2, #4
 800ea0e:	f102 0514 	add.w	r5, r2, #20
 800ea12:	429d      	cmp	r5, r3
 800ea14:	d91f      	bls.n	800ea56 <_dtoa_r+0x2a6>
 800ea16:	6041      	str	r1, [r0, #4]
 800ea18:	4658      	mov	r0, fp
 800ea1a:	f000 fcd7 	bl	800f3cc <_Balloc>
 800ea1e:	4682      	mov	sl, r0
 800ea20:	2800      	cmp	r0, #0
 800ea22:	d13b      	bne.n	800ea9c <_dtoa_r+0x2ec>
 800ea24:	4b1a      	ldr	r3, [pc, #104]	@ (800ea90 <_dtoa_r+0x2e0>)
 800ea26:	4602      	mov	r2, r0
 800ea28:	f240 11af 	movw	r1, #431	@ 0x1af
 800ea2c:	e6d7      	b.n	800e7de <_dtoa_r+0x2e>
 800ea2e:	2301      	movs	r3, #1
 800ea30:	e7e0      	b.n	800e9f4 <_dtoa_r+0x244>
 800ea32:	2401      	movs	r4, #1
 800ea34:	2300      	movs	r3, #0
 800ea36:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ea38:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea3a:	f04f 33ff 	mov.w	r3, #4294967295
 800ea3e:	2200      	movs	r2, #0
 800ea40:	9300      	str	r3, [sp, #0]
 800ea42:	9307      	str	r3, [sp, #28]
 800ea44:	2312      	movs	r3, #18
 800ea46:	e7d0      	b.n	800e9ea <_dtoa_r+0x23a>
 800ea48:	2301      	movs	r3, #1
 800ea4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ea4c:	e7f5      	b.n	800ea3a <_dtoa_r+0x28a>
 800ea4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea50:	9300      	str	r3, [sp, #0]
 800ea52:	9307      	str	r3, [sp, #28]
 800ea54:	e7d7      	b.n	800ea06 <_dtoa_r+0x256>
 800ea56:	3101      	adds	r1, #1
 800ea58:	0052      	lsls	r2, r2, #1
 800ea5a:	e7d8      	b.n	800ea0e <_dtoa_r+0x25e>
 800ea5c:	f3af 8000 	nop.w
 800ea60:	636f4361 	.word	0x636f4361
 800ea64:	3fd287a7 	.word	0x3fd287a7
 800ea68:	8b60c8b3 	.word	0x8b60c8b3
 800ea6c:	3fc68a28 	.word	0x3fc68a28
 800ea70:	509f79fb 	.word	0x509f79fb
 800ea74:	3fd34413 	.word	0x3fd34413
 800ea78:	080104a2 	.word	0x080104a2
 800ea7c:	080104b9 	.word	0x080104b9
 800ea80:	7ff00000 	.word	0x7ff00000
 800ea84:	08010472 	.word	0x08010472
 800ea88:	3ff80000 	.word	0x3ff80000
 800ea8c:	080105b0 	.word	0x080105b0
 800ea90:	08010511 	.word	0x08010511
 800ea94:	0801049e 	.word	0x0801049e
 800ea98:	08010471 	.word	0x08010471
 800ea9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800eaa0:	6018      	str	r0, [r3, #0]
 800eaa2:	9b07      	ldr	r3, [sp, #28]
 800eaa4:	2b0e      	cmp	r3, #14
 800eaa6:	f200 80a4 	bhi.w	800ebf2 <_dtoa_r+0x442>
 800eaaa:	2c00      	cmp	r4, #0
 800eaac:	f000 80a1 	beq.w	800ebf2 <_dtoa_r+0x442>
 800eab0:	2f00      	cmp	r7, #0
 800eab2:	dd33      	ble.n	800eb1c <_dtoa_r+0x36c>
 800eab4:	f007 020f 	and.w	r2, r7, #15
 800eab8:	4bac      	ldr	r3, [pc, #688]	@ (800ed6c <_dtoa_r+0x5bc>)
 800eaba:	05f8      	lsls	r0, r7, #23
 800eabc:	ea4f 1427 	mov.w	r4, r7, asr #4
 800eac0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eac4:	ed93 7b00 	vldr	d7, [r3]
 800eac8:	ed8d 7b04 	vstr	d7, [sp, #16]
 800eacc:	d516      	bpl.n	800eafc <_dtoa_r+0x34c>
 800eace:	4ba8      	ldr	r3, [pc, #672]	@ (800ed70 <_dtoa_r+0x5c0>)
 800ead0:	f004 040f 	and.w	r4, r4, #15
 800ead4:	2603      	movs	r6, #3
 800ead6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eada:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eade:	f7f1 fec5 	bl	800086c <__aeabi_ddiv>
 800eae2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eae6:	4da2      	ldr	r5, [pc, #648]	@ (800ed70 <_dtoa_r+0x5c0>)
 800eae8:	b954      	cbnz	r4, 800eb00 <_dtoa_r+0x350>
 800eaea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eaee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eaf2:	f7f1 febb 	bl	800086c <__aeabi_ddiv>
 800eaf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eafa:	e028      	b.n	800eb4e <_dtoa_r+0x39e>
 800eafc:	2602      	movs	r6, #2
 800eafe:	e7f2      	b.n	800eae6 <_dtoa_r+0x336>
 800eb00:	07e1      	lsls	r1, r4, #31
 800eb02:	d508      	bpl.n	800eb16 <_dtoa_r+0x366>
 800eb04:	3601      	adds	r6, #1
 800eb06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eb0a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eb0e:	f7f1 fd83 	bl	8000618 <__aeabi_dmul>
 800eb12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eb16:	1064      	asrs	r4, r4, #1
 800eb18:	3508      	adds	r5, #8
 800eb1a:	e7e5      	b.n	800eae8 <_dtoa_r+0x338>
 800eb1c:	f000 80d2 	beq.w	800ecc4 <_dtoa_r+0x514>
 800eb20:	427c      	negs	r4, r7
 800eb22:	4b92      	ldr	r3, [pc, #584]	@ (800ed6c <_dtoa_r+0x5bc>)
 800eb24:	4d92      	ldr	r5, [pc, #584]	@ (800ed70 <_dtoa_r+0x5c0>)
 800eb26:	2602      	movs	r6, #2
 800eb28:	f004 020f 	and.w	r2, r4, #15
 800eb2c:	1124      	asrs	r4, r4, #4
 800eb2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eb36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb3a:	f7f1 fd6d 	bl	8000618 <__aeabi_dmul>
 800eb3e:	2300      	movs	r3, #0
 800eb40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb44:	2c00      	cmp	r4, #0
 800eb46:	f040 80b2 	bne.w	800ecae <_dtoa_r+0x4fe>
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d1d3      	bne.n	800eaf6 <_dtoa_r+0x346>
 800eb4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800eb50:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	f000 80b7 	beq.w	800ecc8 <_dtoa_r+0x518>
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	4b85      	ldr	r3, [pc, #532]	@ (800ed74 <_dtoa_r+0x5c4>)
 800eb5e:	4620      	mov	r0, r4
 800eb60:	4629      	mov	r1, r5
 800eb62:	f7f1 ffcb 	bl	8000afc <__aeabi_dcmplt>
 800eb66:	2800      	cmp	r0, #0
 800eb68:	f000 80ae 	beq.w	800ecc8 <_dtoa_r+0x518>
 800eb6c:	9b07      	ldr	r3, [sp, #28]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	f000 80aa 	beq.w	800ecc8 <_dtoa_r+0x518>
 800eb74:	9b00      	ldr	r3, [sp, #0]
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	dd37      	ble.n	800ebea <_dtoa_r+0x43a>
 800eb7a:	1e7b      	subs	r3, r7, #1
 800eb7c:	4620      	mov	r0, r4
 800eb7e:	2200      	movs	r2, #0
 800eb80:	4629      	mov	r1, r5
 800eb82:	9304      	str	r3, [sp, #16]
 800eb84:	3601      	adds	r6, #1
 800eb86:	4b7c      	ldr	r3, [pc, #496]	@ (800ed78 <_dtoa_r+0x5c8>)
 800eb88:	f7f1 fd46 	bl	8000618 <__aeabi_dmul>
 800eb8c:	9c00      	ldr	r4, [sp, #0]
 800eb8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb92:	4630      	mov	r0, r6
 800eb94:	f7f1 fcd6 	bl	8000544 <__aeabi_i2d>
 800eb98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eb9c:	f7f1 fd3c 	bl	8000618 <__aeabi_dmul>
 800eba0:	2200      	movs	r2, #0
 800eba2:	4b76      	ldr	r3, [pc, #472]	@ (800ed7c <_dtoa_r+0x5cc>)
 800eba4:	f7f1 fb82 	bl	80002ac <__adddf3>
 800eba8:	4605      	mov	r5, r0
 800ebaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ebae:	2c00      	cmp	r4, #0
 800ebb0:	f040 808d 	bne.w	800ecce <_dtoa_r+0x51e>
 800ebb4:	2200      	movs	r2, #0
 800ebb6:	4b72      	ldr	r3, [pc, #456]	@ (800ed80 <_dtoa_r+0x5d0>)
 800ebb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebbc:	f7f1 fb74 	bl	80002a8 <__aeabi_dsub>
 800ebc0:	4602      	mov	r2, r0
 800ebc2:	460b      	mov	r3, r1
 800ebc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ebc8:	462a      	mov	r2, r5
 800ebca:	4633      	mov	r3, r6
 800ebcc:	f7f1 ffb4 	bl	8000b38 <__aeabi_dcmpgt>
 800ebd0:	2800      	cmp	r0, #0
 800ebd2:	f040 828b 	bne.w	800f0ec <_dtoa_r+0x93c>
 800ebd6:	462a      	mov	r2, r5
 800ebd8:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ebdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebe0:	f7f1 ff8c 	bl	8000afc <__aeabi_dcmplt>
 800ebe4:	2800      	cmp	r0, #0
 800ebe6:	f040 8128 	bne.w	800ee3a <_dtoa_r+0x68a>
 800ebea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ebee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ebf2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	f2c0 815a 	blt.w	800eeae <_dtoa_r+0x6fe>
 800ebfa:	2f0e      	cmp	r7, #14
 800ebfc:	f300 8157 	bgt.w	800eeae <_dtoa_r+0x6fe>
 800ec00:	4b5a      	ldr	r3, [pc, #360]	@ (800ed6c <_dtoa_r+0x5bc>)
 800ec02:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ec06:	ed93 7b00 	vldr	d7, [r3]
 800ec0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	ed8d 7b00 	vstr	d7, [sp]
 800ec12:	da03      	bge.n	800ec1c <_dtoa_r+0x46c>
 800ec14:	9b07      	ldr	r3, [sp, #28]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	f340 8101 	ble.w	800ee1e <_dtoa_r+0x66e>
 800ec1c:	4656      	mov	r6, sl
 800ec1e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ec22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec26:	4620      	mov	r0, r4
 800ec28:	4629      	mov	r1, r5
 800ec2a:	f7f1 fe1f 	bl	800086c <__aeabi_ddiv>
 800ec2e:	f7f1 ffa3 	bl	8000b78 <__aeabi_d2iz>
 800ec32:	4680      	mov	r8, r0
 800ec34:	f7f1 fc86 	bl	8000544 <__aeabi_i2d>
 800ec38:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec3c:	f7f1 fcec 	bl	8000618 <__aeabi_dmul>
 800ec40:	4602      	mov	r2, r0
 800ec42:	4620      	mov	r0, r4
 800ec44:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ec48:	460b      	mov	r3, r1
 800ec4a:	4629      	mov	r1, r5
 800ec4c:	f7f1 fb2c 	bl	80002a8 <__aeabi_dsub>
 800ec50:	9d07      	ldr	r5, [sp, #28]
 800ec52:	f806 4b01 	strb.w	r4, [r6], #1
 800ec56:	eba6 040a 	sub.w	r4, r6, sl
 800ec5a:	4602      	mov	r2, r0
 800ec5c:	460b      	mov	r3, r1
 800ec5e:	42a5      	cmp	r5, r4
 800ec60:	f040 8117 	bne.w	800ee92 <_dtoa_r+0x6e2>
 800ec64:	f7f1 fb22 	bl	80002ac <__adddf3>
 800ec68:	4604      	mov	r4, r0
 800ec6a:	460d      	mov	r5, r1
 800ec6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec70:	f7f1 ff62 	bl	8000b38 <__aeabi_dcmpgt>
 800ec74:	2800      	cmp	r0, #0
 800ec76:	f040 80f9 	bne.w	800ee6c <_dtoa_r+0x6bc>
 800ec7a:	4620      	mov	r0, r4
 800ec7c:	4629      	mov	r1, r5
 800ec7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec82:	f7f1 ff31 	bl	8000ae8 <__aeabi_dcmpeq>
 800ec86:	b118      	cbz	r0, 800ec90 <_dtoa_r+0x4e0>
 800ec88:	f018 0f01 	tst.w	r8, #1
 800ec8c:	f040 80ee 	bne.w	800ee6c <_dtoa_r+0x6bc>
 800ec90:	4649      	mov	r1, r9
 800ec92:	4658      	mov	r0, fp
 800ec94:	f000 fbda 	bl	800f44c <_Bfree>
 800ec98:	2300      	movs	r3, #0
 800ec9a:	3701      	adds	r7, #1
 800ec9c:	7033      	strb	r3, [r6, #0]
 800ec9e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800eca0:	601f      	str	r7, [r3, #0]
 800eca2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	f000 831d 	beq.w	800f2e4 <_dtoa_r+0xb34>
 800ecaa:	601e      	str	r6, [r3, #0]
 800ecac:	e31a      	b.n	800f2e4 <_dtoa_r+0xb34>
 800ecae:	07e2      	lsls	r2, r4, #31
 800ecb0:	d505      	bpl.n	800ecbe <_dtoa_r+0x50e>
 800ecb2:	3601      	adds	r6, #1
 800ecb4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ecb8:	f7f1 fcae 	bl	8000618 <__aeabi_dmul>
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	1064      	asrs	r4, r4, #1
 800ecc0:	3508      	adds	r5, #8
 800ecc2:	e73f      	b.n	800eb44 <_dtoa_r+0x394>
 800ecc4:	2602      	movs	r6, #2
 800ecc6:	e742      	b.n	800eb4e <_dtoa_r+0x39e>
 800ecc8:	9c07      	ldr	r4, [sp, #28]
 800ecca:	9704      	str	r7, [sp, #16]
 800eccc:	e761      	b.n	800eb92 <_dtoa_r+0x3e2>
 800ecce:	4b27      	ldr	r3, [pc, #156]	@ (800ed6c <_dtoa_r+0x5bc>)
 800ecd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ecd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ecd6:	4454      	add	r4, sl
 800ecd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ecdc:	2900      	cmp	r1, #0
 800ecde:	d053      	beq.n	800ed88 <_dtoa_r+0x5d8>
 800ece0:	2000      	movs	r0, #0
 800ece2:	4928      	ldr	r1, [pc, #160]	@ (800ed84 <_dtoa_r+0x5d4>)
 800ece4:	f7f1 fdc2 	bl	800086c <__aeabi_ddiv>
 800ece8:	4633      	mov	r3, r6
 800ecea:	4656      	mov	r6, sl
 800ecec:	462a      	mov	r2, r5
 800ecee:	f7f1 fadb 	bl	80002a8 <__aeabi_dsub>
 800ecf2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ecf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ecfa:	f7f1 ff3d 	bl	8000b78 <__aeabi_d2iz>
 800ecfe:	4605      	mov	r5, r0
 800ed00:	f7f1 fc20 	bl	8000544 <__aeabi_i2d>
 800ed04:	4602      	mov	r2, r0
 800ed06:	460b      	mov	r3, r1
 800ed08:	3530      	adds	r5, #48	@ 0x30
 800ed0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed0e:	f7f1 facb 	bl	80002a8 <__aeabi_dsub>
 800ed12:	4602      	mov	r2, r0
 800ed14:	460b      	mov	r3, r1
 800ed16:	f806 5b01 	strb.w	r5, [r6], #1
 800ed1a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ed1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ed22:	f7f1 feeb 	bl	8000afc <__aeabi_dcmplt>
 800ed26:	2800      	cmp	r0, #0
 800ed28:	d171      	bne.n	800ee0e <_dtoa_r+0x65e>
 800ed2a:	2000      	movs	r0, #0
 800ed2c:	4911      	ldr	r1, [pc, #68]	@ (800ed74 <_dtoa_r+0x5c4>)
 800ed2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ed32:	f7f1 fab9 	bl	80002a8 <__aeabi_dsub>
 800ed36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ed3a:	f7f1 fedf 	bl	8000afc <__aeabi_dcmplt>
 800ed3e:	2800      	cmp	r0, #0
 800ed40:	f040 8095 	bne.w	800ee6e <_dtoa_r+0x6be>
 800ed44:	42a6      	cmp	r6, r4
 800ed46:	f43f af50 	beq.w	800ebea <_dtoa_r+0x43a>
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	4b0a      	ldr	r3, [pc, #40]	@ (800ed78 <_dtoa_r+0x5c8>)
 800ed4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ed52:	f7f1 fc61 	bl	8000618 <__aeabi_dmul>
 800ed56:	2200      	movs	r2, #0
 800ed58:	4b07      	ldr	r3, [pc, #28]	@ (800ed78 <_dtoa_r+0x5c8>)
 800ed5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ed5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed62:	f7f1 fc59 	bl	8000618 <__aeabi_dmul>
 800ed66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed6a:	e7c4      	b.n	800ecf6 <_dtoa_r+0x546>
 800ed6c:	080105b0 	.word	0x080105b0
 800ed70:	08010588 	.word	0x08010588
 800ed74:	3ff00000 	.word	0x3ff00000
 800ed78:	40240000 	.word	0x40240000
 800ed7c:	401c0000 	.word	0x401c0000
 800ed80:	40140000 	.word	0x40140000
 800ed84:	3fe00000 	.word	0x3fe00000
 800ed88:	4631      	mov	r1, r6
 800ed8a:	4656      	mov	r6, sl
 800ed8c:	4628      	mov	r0, r5
 800ed8e:	f7f1 fc43 	bl	8000618 <__aeabi_dmul>
 800ed92:	9415      	str	r4, [sp, #84]	@ 0x54
 800ed94:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ed98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed9c:	f7f1 feec 	bl	8000b78 <__aeabi_d2iz>
 800eda0:	4605      	mov	r5, r0
 800eda2:	f7f1 fbcf 	bl	8000544 <__aeabi_i2d>
 800eda6:	4602      	mov	r2, r0
 800eda8:	3530      	adds	r5, #48	@ 0x30
 800edaa:	460b      	mov	r3, r1
 800edac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800edb0:	f7f1 fa7a 	bl	80002a8 <__aeabi_dsub>
 800edb4:	f806 5b01 	strb.w	r5, [r6], #1
 800edb8:	4602      	mov	r2, r0
 800edba:	460b      	mov	r3, r1
 800edbc:	42a6      	cmp	r6, r4
 800edbe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800edc2:	f04f 0200 	mov.w	r2, #0
 800edc6:	d124      	bne.n	800ee12 <_dtoa_r+0x662>
 800edc8:	4bac      	ldr	r3, [pc, #688]	@ (800f07c <_dtoa_r+0x8cc>)
 800edca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800edce:	f7f1 fa6d 	bl	80002ac <__adddf3>
 800edd2:	4602      	mov	r2, r0
 800edd4:	460b      	mov	r3, r1
 800edd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800edda:	f7f1 fead 	bl	8000b38 <__aeabi_dcmpgt>
 800edde:	2800      	cmp	r0, #0
 800ede0:	d145      	bne.n	800ee6e <_dtoa_r+0x6be>
 800ede2:	2000      	movs	r0, #0
 800ede4:	49a5      	ldr	r1, [pc, #660]	@ (800f07c <_dtoa_r+0x8cc>)
 800ede6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800edea:	f7f1 fa5d 	bl	80002a8 <__aeabi_dsub>
 800edee:	4602      	mov	r2, r0
 800edf0:	460b      	mov	r3, r1
 800edf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800edf6:	f7f1 fe81 	bl	8000afc <__aeabi_dcmplt>
 800edfa:	2800      	cmp	r0, #0
 800edfc:	f43f aef5 	beq.w	800ebea <_dtoa_r+0x43a>
 800ee00:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ee02:	1e73      	subs	r3, r6, #1
 800ee04:	9315      	str	r3, [sp, #84]	@ 0x54
 800ee06:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ee0a:	2b30      	cmp	r3, #48	@ 0x30
 800ee0c:	d0f8      	beq.n	800ee00 <_dtoa_r+0x650>
 800ee0e:	9f04      	ldr	r7, [sp, #16]
 800ee10:	e73e      	b.n	800ec90 <_dtoa_r+0x4e0>
 800ee12:	4b9b      	ldr	r3, [pc, #620]	@ (800f080 <_dtoa_r+0x8d0>)
 800ee14:	f7f1 fc00 	bl	8000618 <__aeabi_dmul>
 800ee18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee1c:	e7bc      	b.n	800ed98 <_dtoa_r+0x5e8>
 800ee1e:	d10c      	bne.n	800ee3a <_dtoa_r+0x68a>
 800ee20:	2200      	movs	r2, #0
 800ee22:	4b98      	ldr	r3, [pc, #608]	@ (800f084 <_dtoa_r+0x8d4>)
 800ee24:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee28:	f7f1 fbf6 	bl	8000618 <__aeabi_dmul>
 800ee2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ee30:	f7f1 fe78 	bl	8000b24 <__aeabi_dcmpge>
 800ee34:	2800      	cmp	r0, #0
 800ee36:	f000 8157 	beq.w	800f0e8 <_dtoa_r+0x938>
 800ee3a:	2400      	movs	r4, #0
 800ee3c:	4625      	mov	r5, r4
 800ee3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ee40:	4656      	mov	r6, sl
 800ee42:	43db      	mvns	r3, r3
 800ee44:	9304      	str	r3, [sp, #16]
 800ee46:	2700      	movs	r7, #0
 800ee48:	4621      	mov	r1, r4
 800ee4a:	4658      	mov	r0, fp
 800ee4c:	f000 fafe 	bl	800f44c <_Bfree>
 800ee50:	2d00      	cmp	r5, #0
 800ee52:	d0dc      	beq.n	800ee0e <_dtoa_r+0x65e>
 800ee54:	b12f      	cbz	r7, 800ee62 <_dtoa_r+0x6b2>
 800ee56:	42af      	cmp	r7, r5
 800ee58:	d003      	beq.n	800ee62 <_dtoa_r+0x6b2>
 800ee5a:	4639      	mov	r1, r7
 800ee5c:	4658      	mov	r0, fp
 800ee5e:	f000 faf5 	bl	800f44c <_Bfree>
 800ee62:	4629      	mov	r1, r5
 800ee64:	4658      	mov	r0, fp
 800ee66:	f000 faf1 	bl	800f44c <_Bfree>
 800ee6a:	e7d0      	b.n	800ee0e <_dtoa_r+0x65e>
 800ee6c:	9704      	str	r7, [sp, #16]
 800ee6e:	4633      	mov	r3, r6
 800ee70:	461e      	mov	r6, r3
 800ee72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ee76:	2a39      	cmp	r2, #57	@ 0x39
 800ee78:	d107      	bne.n	800ee8a <_dtoa_r+0x6da>
 800ee7a:	459a      	cmp	sl, r3
 800ee7c:	d1f8      	bne.n	800ee70 <_dtoa_r+0x6c0>
 800ee7e:	9a04      	ldr	r2, [sp, #16]
 800ee80:	3201      	adds	r2, #1
 800ee82:	9204      	str	r2, [sp, #16]
 800ee84:	2230      	movs	r2, #48	@ 0x30
 800ee86:	f88a 2000 	strb.w	r2, [sl]
 800ee8a:	781a      	ldrb	r2, [r3, #0]
 800ee8c:	3201      	adds	r2, #1
 800ee8e:	701a      	strb	r2, [r3, #0]
 800ee90:	e7bd      	b.n	800ee0e <_dtoa_r+0x65e>
 800ee92:	2200      	movs	r2, #0
 800ee94:	4b7a      	ldr	r3, [pc, #488]	@ (800f080 <_dtoa_r+0x8d0>)
 800ee96:	f7f1 fbbf 	bl	8000618 <__aeabi_dmul>
 800ee9a:	2200      	movs	r2, #0
 800ee9c:	2300      	movs	r3, #0
 800ee9e:	4604      	mov	r4, r0
 800eea0:	460d      	mov	r5, r1
 800eea2:	f7f1 fe21 	bl	8000ae8 <__aeabi_dcmpeq>
 800eea6:	2800      	cmp	r0, #0
 800eea8:	f43f aebb 	beq.w	800ec22 <_dtoa_r+0x472>
 800eeac:	e6f0      	b.n	800ec90 <_dtoa_r+0x4e0>
 800eeae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800eeb0:	2a00      	cmp	r2, #0
 800eeb2:	f000 80db 	beq.w	800f06c <_dtoa_r+0x8bc>
 800eeb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eeb8:	2a01      	cmp	r2, #1
 800eeba:	f300 80bf 	bgt.w	800f03c <_dtoa_r+0x88c>
 800eebe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800eec0:	2a00      	cmp	r2, #0
 800eec2:	f000 80b7 	beq.w	800f034 <_dtoa_r+0x884>
 800eec6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800eeca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800eecc:	4646      	mov	r6, r8
 800eece:	9a08      	ldr	r2, [sp, #32]
 800eed0:	2101      	movs	r1, #1
 800eed2:	4658      	mov	r0, fp
 800eed4:	4498      	add	r8, r3
 800eed6:	441a      	add	r2, r3
 800eed8:	9208      	str	r2, [sp, #32]
 800eeda:	f000 fb6d 	bl	800f5b8 <__i2b>
 800eede:	4605      	mov	r5, r0
 800eee0:	b15e      	cbz	r6, 800eefa <_dtoa_r+0x74a>
 800eee2:	9b08      	ldr	r3, [sp, #32]
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	dd08      	ble.n	800eefa <_dtoa_r+0x74a>
 800eee8:	42b3      	cmp	r3, r6
 800eeea:	9a08      	ldr	r2, [sp, #32]
 800eeec:	bfa8      	it	ge
 800eeee:	4633      	movge	r3, r6
 800eef0:	eba8 0803 	sub.w	r8, r8, r3
 800eef4:	1af6      	subs	r6, r6, r3
 800eef6:	1ad3      	subs	r3, r2, r3
 800eef8:	9308      	str	r3, [sp, #32]
 800eefa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eefc:	b1f3      	cbz	r3, 800ef3c <_dtoa_r+0x78c>
 800eefe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	f000 80b7 	beq.w	800f074 <_dtoa_r+0x8c4>
 800ef06:	b18c      	cbz	r4, 800ef2c <_dtoa_r+0x77c>
 800ef08:	4629      	mov	r1, r5
 800ef0a:	4622      	mov	r2, r4
 800ef0c:	4658      	mov	r0, fp
 800ef0e:	f000 fc13 	bl	800f738 <__pow5mult>
 800ef12:	464a      	mov	r2, r9
 800ef14:	4601      	mov	r1, r0
 800ef16:	4605      	mov	r5, r0
 800ef18:	4658      	mov	r0, fp
 800ef1a:	f000 fb63 	bl	800f5e4 <__multiply>
 800ef1e:	4649      	mov	r1, r9
 800ef20:	9004      	str	r0, [sp, #16]
 800ef22:	4658      	mov	r0, fp
 800ef24:	f000 fa92 	bl	800f44c <_Bfree>
 800ef28:	9b04      	ldr	r3, [sp, #16]
 800ef2a:	4699      	mov	r9, r3
 800ef2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef2e:	1b1a      	subs	r2, r3, r4
 800ef30:	d004      	beq.n	800ef3c <_dtoa_r+0x78c>
 800ef32:	4649      	mov	r1, r9
 800ef34:	4658      	mov	r0, fp
 800ef36:	f000 fbff 	bl	800f738 <__pow5mult>
 800ef3a:	4681      	mov	r9, r0
 800ef3c:	2101      	movs	r1, #1
 800ef3e:	4658      	mov	r0, fp
 800ef40:	f000 fb3a 	bl	800f5b8 <__i2b>
 800ef44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef46:	4604      	mov	r4, r0
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	f000 81cf 	beq.w	800f2ec <_dtoa_r+0xb3c>
 800ef4e:	461a      	mov	r2, r3
 800ef50:	4601      	mov	r1, r0
 800ef52:	4658      	mov	r0, fp
 800ef54:	f000 fbf0 	bl	800f738 <__pow5mult>
 800ef58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef5a:	4604      	mov	r4, r0
 800ef5c:	2b01      	cmp	r3, #1
 800ef5e:	f300 8095 	bgt.w	800f08c <_dtoa_r+0x8dc>
 800ef62:	9b02      	ldr	r3, [sp, #8]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	f040 8087 	bne.w	800f078 <_dtoa_r+0x8c8>
 800ef6a:	9b03      	ldr	r3, [sp, #12]
 800ef6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	f040 8089 	bne.w	800f088 <_dtoa_r+0x8d8>
 800ef76:	9b03      	ldr	r3, [sp, #12]
 800ef78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ef7c:	0d1b      	lsrs	r3, r3, #20
 800ef7e:	051b      	lsls	r3, r3, #20
 800ef80:	b12b      	cbz	r3, 800ef8e <_dtoa_r+0x7de>
 800ef82:	9b08      	ldr	r3, [sp, #32]
 800ef84:	f108 0801 	add.w	r8, r8, #1
 800ef88:	3301      	adds	r3, #1
 800ef8a:	9308      	str	r3, [sp, #32]
 800ef8c:	2301      	movs	r3, #1
 800ef8e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	f000 81b0 	beq.w	800f2f8 <_dtoa_r+0xb48>
 800ef98:	6923      	ldr	r3, [r4, #16]
 800ef9a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ef9e:	6918      	ldr	r0, [r3, #16]
 800efa0:	f000 fabe 	bl	800f520 <__hi0bits>
 800efa4:	f1c0 0020 	rsb	r0, r0, #32
 800efa8:	9b08      	ldr	r3, [sp, #32]
 800efaa:	4418      	add	r0, r3
 800efac:	f010 001f 	ands.w	r0, r0, #31
 800efb0:	d077      	beq.n	800f0a2 <_dtoa_r+0x8f2>
 800efb2:	f1c0 0320 	rsb	r3, r0, #32
 800efb6:	2b04      	cmp	r3, #4
 800efb8:	dd6b      	ble.n	800f092 <_dtoa_r+0x8e2>
 800efba:	f1c0 001c 	rsb	r0, r0, #28
 800efbe:	9b08      	ldr	r3, [sp, #32]
 800efc0:	4480      	add	r8, r0
 800efc2:	4403      	add	r3, r0
 800efc4:	4406      	add	r6, r0
 800efc6:	9308      	str	r3, [sp, #32]
 800efc8:	f1b8 0f00 	cmp.w	r8, #0
 800efcc:	dd05      	ble.n	800efda <_dtoa_r+0x82a>
 800efce:	4649      	mov	r1, r9
 800efd0:	4642      	mov	r2, r8
 800efd2:	4658      	mov	r0, fp
 800efd4:	f000 fc0a 	bl	800f7ec <__lshift>
 800efd8:	4681      	mov	r9, r0
 800efda:	9b08      	ldr	r3, [sp, #32]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	dd05      	ble.n	800efec <_dtoa_r+0x83c>
 800efe0:	4621      	mov	r1, r4
 800efe2:	461a      	mov	r2, r3
 800efe4:	4658      	mov	r0, fp
 800efe6:	f000 fc01 	bl	800f7ec <__lshift>
 800efea:	4604      	mov	r4, r0
 800efec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d059      	beq.n	800f0a6 <_dtoa_r+0x8f6>
 800eff2:	4621      	mov	r1, r4
 800eff4:	4648      	mov	r0, r9
 800eff6:	f000 fc65 	bl	800f8c4 <__mcmp>
 800effa:	2800      	cmp	r0, #0
 800effc:	da53      	bge.n	800f0a6 <_dtoa_r+0x8f6>
 800effe:	1e7b      	subs	r3, r7, #1
 800f000:	4649      	mov	r1, r9
 800f002:	220a      	movs	r2, #10
 800f004:	4658      	mov	r0, fp
 800f006:	9304      	str	r3, [sp, #16]
 800f008:	2300      	movs	r3, #0
 800f00a:	f000 fa41 	bl	800f490 <__multadd>
 800f00e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f010:	4681      	mov	r9, r0
 800f012:	2b00      	cmp	r3, #0
 800f014:	f000 8172 	beq.w	800f2fc <_dtoa_r+0xb4c>
 800f018:	2300      	movs	r3, #0
 800f01a:	4629      	mov	r1, r5
 800f01c:	220a      	movs	r2, #10
 800f01e:	4658      	mov	r0, fp
 800f020:	f000 fa36 	bl	800f490 <__multadd>
 800f024:	9b00      	ldr	r3, [sp, #0]
 800f026:	4605      	mov	r5, r0
 800f028:	2b00      	cmp	r3, #0
 800f02a:	dc67      	bgt.n	800f0fc <_dtoa_r+0x94c>
 800f02c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f02e:	2b02      	cmp	r3, #2
 800f030:	dc41      	bgt.n	800f0b6 <_dtoa_r+0x906>
 800f032:	e063      	b.n	800f0fc <_dtoa_r+0x94c>
 800f034:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f036:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f03a:	e746      	b.n	800eeca <_dtoa_r+0x71a>
 800f03c:	9b07      	ldr	r3, [sp, #28]
 800f03e:	1e5c      	subs	r4, r3, #1
 800f040:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f042:	42a3      	cmp	r3, r4
 800f044:	bfb7      	itett	lt
 800f046:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800f048:	1b1c      	subge	r4, r3, r4
 800f04a:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800f04c:	1ae3      	sublt	r3, r4, r3
 800f04e:	bfbe      	ittt	lt
 800f050:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800f052:	2400      	movlt	r4, #0
 800f054:	18d2      	addlt	r2, r2, r3
 800f056:	9b07      	ldr	r3, [sp, #28]
 800f058:	bfb8      	it	lt
 800f05a:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	bfb5      	itete	lt
 800f060:	eba8 0603 	sublt.w	r6, r8, r3
 800f064:	4646      	movge	r6, r8
 800f066:	2300      	movlt	r3, #0
 800f068:	9b07      	ldrge	r3, [sp, #28]
 800f06a:	e730      	b.n	800eece <_dtoa_r+0x71e>
 800f06c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f06e:	4646      	mov	r6, r8
 800f070:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f072:	e735      	b.n	800eee0 <_dtoa_r+0x730>
 800f074:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f076:	e75c      	b.n	800ef32 <_dtoa_r+0x782>
 800f078:	2300      	movs	r3, #0
 800f07a:	e788      	b.n	800ef8e <_dtoa_r+0x7de>
 800f07c:	3fe00000 	.word	0x3fe00000
 800f080:	40240000 	.word	0x40240000
 800f084:	40140000 	.word	0x40140000
 800f088:	9b02      	ldr	r3, [sp, #8]
 800f08a:	e780      	b.n	800ef8e <_dtoa_r+0x7de>
 800f08c:	2300      	movs	r3, #0
 800f08e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f090:	e782      	b.n	800ef98 <_dtoa_r+0x7e8>
 800f092:	d099      	beq.n	800efc8 <_dtoa_r+0x818>
 800f094:	331c      	adds	r3, #28
 800f096:	9a08      	ldr	r2, [sp, #32]
 800f098:	441a      	add	r2, r3
 800f09a:	4498      	add	r8, r3
 800f09c:	441e      	add	r6, r3
 800f09e:	9208      	str	r2, [sp, #32]
 800f0a0:	e792      	b.n	800efc8 <_dtoa_r+0x818>
 800f0a2:	4603      	mov	r3, r0
 800f0a4:	e7f6      	b.n	800f094 <_dtoa_r+0x8e4>
 800f0a6:	9b07      	ldr	r3, [sp, #28]
 800f0a8:	9704      	str	r7, [sp, #16]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	dc20      	bgt.n	800f0f0 <_dtoa_r+0x940>
 800f0ae:	9300      	str	r3, [sp, #0]
 800f0b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0b2:	2b02      	cmp	r3, #2
 800f0b4:	dd1e      	ble.n	800f0f4 <_dtoa_r+0x944>
 800f0b6:	9b00      	ldr	r3, [sp, #0]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	f47f aec0 	bne.w	800ee3e <_dtoa_r+0x68e>
 800f0be:	4621      	mov	r1, r4
 800f0c0:	2205      	movs	r2, #5
 800f0c2:	4658      	mov	r0, fp
 800f0c4:	f000 f9e4 	bl	800f490 <__multadd>
 800f0c8:	4601      	mov	r1, r0
 800f0ca:	4604      	mov	r4, r0
 800f0cc:	4648      	mov	r0, r9
 800f0ce:	f000 fbf9 	bl	800f8c4 <__mcmp>
 800f0d2:	2800      	cmp	r0, #0
 800f0d4:	f77f aeb3 	ble.w	800ee3e <_dtoa_r+0x68e>
 800f0d8:	2331      	movs	r3, #49	@ 0x31
 800f0da:	4656      	mov	r6, sl
 800f0dc:	f806 3b01 	strb.w	r3, [r6], #1
 800f0e0:	9b04      	ldr	r3, [sp, #16]
 800f0e2:	3301      	adds	r3, #1
 800f0e4:	9304      	str	r3, [sp, #16]
 800f0e6:	e6ae      	b.n	800ee46 <_dtoa_r+0x696>
 800f0e8:	9c07      	ldr	r4, [sp, #28]
 800f0ea:	9704      	str	r7, [sp, #16]
 800f0ec:	4625      	mov	r5, r4
 800f0ee:	e7f3      	b.n	800f0d8 <_dtoa_r+0x928>
 800f0f0:	9b07      	ldr	r3, [sp, #28]
 800f0f2:	9300      	str	r3, [sp, #0]
 800f0f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	f000 8104 	beq.w	800f304 <_dtoa_r+0xb54>
 800f0fc:	2e00      	cmp	r6, #0
 800f0fe:	dd05      	ble.n	800f10c <_dtoa_r+0x95c>
 800f100:	4629      	mov	r1, r5
 800f102:	4632      	mov	r2, r6
 800f104:	4658      	mov	r0, fp
 800f106:	f000 fb71 	bl	800f7ec <__lshift>
 800f10a:	4605      	mov	r5, r0
 800f10c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d05a      	beq.n	800f1c8 <_dtoa_r+0xa18>
 800f112:	6869      	ldr	r1, [r5, #4]
 800f114:	4658      	mov	r0, fp
 800f116:	f000 f959 	bl	800f3cc <_Balloc>
 800f11a:	4606      	mov	r6, r0
 800f11c:	b928      	cbnz	r0, 800f12a <_dtoa_r+0x97a>
 800f11e:	4b84      	ldr	r3, [pc, #528]	@ (800f330 <_dtoa_r+0xb80>)
 800f120:	4602      	mov	r2, r0
 800f122:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f126:	f7ff bb5a 	b.w	800e7de <_dtoa_r+0x2e>
 800f12a:	692a      	ldr	r2, [r5, #16]
 800f12c:	f105 010c 	add.w	r1, r5, #12
 800f130:	300c      	adds	r0, #12
 800f132:	3202      	adds	r2, #2
 800f134:	0092      	lsls	r2, r2, #2
 800f136:	f7ff fa9e 	bl	800e676 <memcpy>
 800f13a:	2201      	movs	r2, #1
 800f13c:	4631      	mov	r1, r6
 800f13e:	4658      	mov	r0, fp
 800f140:	f000 fb54 	bl	800f7ec <__lshift>
 800f144:	f10a 0301 	add.w	r3, sl, #1
 800f148:	462f      	mov	r7, r5
 800f14a:	4605      	mov	r5, r0
 800f14c:	9307      	str	r3, [sp, #28]
 800f14e:	9b00      	ldr	r3, [sp, #0]
 800f150:	4453      	add	r3, sl
 800f152:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f154:	9b02      	ldr	r3, [sp, #8]
 800f156:	f003 0301 	and.w	r3, r3, #1
 800f15a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f15c:	9b07      	ldr	r3, [sp, #28]
 800f15e:	4621      	mov	r1, r4
 800f160:	4648      	mov	r0, r9
 800f162:	3b01      	subs	r3, #1
 800f164:	9300      	str	r3, [sp, #0]
 800f166:	f7ff fa93 	bl	800e690 <quorem>
 800f16a:	4639      	mov	r1, r7
 800f16c:	9002      	str	r0, [sp, #8]
 800f16e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f172:	4648      	mov	r0, r9
 800f174:	f000 fba6 	bl	800f8c4 <__mcmp>
 800f178:	462a      	mov	r2, r5
 800f17a:	9008      	str	r0, [sp, #32]
 800f17c:	4621      	mov	r1, r4
 800f17e:	4658      	mov	r0, fp
 800f180:	f000 fbbc 	bl	800f8fc <__mdiff>
 800f184:	68c2      	ldr	r2, [r0, #12]
 800f186:	4606      	mov	r6, r0
 800f188:	bb02      	cbnz	r2, 800f1cc <_dtoa_r+0xa1c>
 800f18a:	4601      	mov	r1, r0
 800f18c:	4648      	mov	r0, r9
 800f18e:	f000 fb99 	bl	800f8c4 <__mcmp>
 800f192:	4602      	mov	r2, r0
 800f194:	4631      	mov	r1, r6
 800f196:	4658      	mov	r0, fp
 800f198:	920e      	str	r2, [sp, #56]	@ 0x38
 800f19a:	f000 f957 	bl	800f44c <_Bfree>
 800f19e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f1a2:	9e07      	ldr	r6, [sp, #28]
 800f1a4:	ea43 0102 	orr.w	r1, r3, r2
 800f1a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f1aa:	4319      	orrs	r1, r3
 800f1ac:	d110      	bne.n	800f1d0 <_dtoa_r+0xa20>
 800f1ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f1b2:	d029      	beq.n	800f208 <_dtoa_r+0xa58>
 800f1b4:	9b08      	ldr	r3, [sp, #32]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	dd02      	ble.n	800f1c0 <_dtoa_r+0xa10>
 800f1ba:	9b02      	ldr	r3, [sp, #8]
 800f1bc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800f1c0:	9b00      	ldr	r3, [sp, #0]
 800f1c2:	f883 8000 	strb.w	r8, [r3]
 800f1c6:	e63f      	b.n	800ee48 <_dtoa_r+0x698>
 800f1c8:	4628      	mov	r0, r5
 800f1ca:	e7bb      	b.n	800f144 <_dtoa_r+0x994>
 800f1cc:	2201      	movs	r2, #1
 800f1ce:	e7e1      	b.n	800f194 <_dtoa_r+0x9e4>
 800f1d0:	9b08      	ldr	r3, [sp, #32]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	db04      	blt.n	800f1e0 <_dtoa_r+0xa30>
 800f1d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f1d8:	430b      	orrs	r3, r1
 800f1da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f1dc:	430b      	orrs	r3, r1
 800f1de:	d120      	bne.n	800f222 <_dtoa_r+0xa72>
 800f1e0:	2a00      	cmp	r2, #0
 800f1e2:	dded      	ble.n	800f1c0 <_dtoa_r+0xa10>
 800f1e4:	4649      	mov	r1, r9
 800f1e6:	2201      	movs	r2, #1
 800f1e8:	4658      	mov	r0, fp
 800f1ea:	f000 faff 	bl	800f7ec <__lshift>
 800f1ee:	4621      	mov	r1, r4
 800f1f0:	4681      	mov	r9, r0
 800f1f2:	f000 fb67 	bl	800f8c4 <__mcmp>
 800f1f6:	2800      	cmp	r0, #0
 800f1f8:	dc03      	bgt.n	800f202 <_dtoa_r+0xa52>
 800f1fa:	d1e1      	bne.n	800f1c0 <_dtoa_r+0xa10>
 800f1fc:	f018 0f01 	tst.w	r8, #1
 800f200:	d0de      	beq.n	800f1c0 <_dtoa_r+0xa10>
 800f202:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f206:	d1d8      	bne.n	800f1ba <_dtoa_r+0xa0a>
 800f208:	2339      	movs	r3, #57	@ 0x39
 800f20a:	9a00      	ldr	r2, [sp, #0]
 800f20c:	7013      	strb	r3, [r2, #0]
 800f20e:	4633      	mov	r3, r6
 800f210:	461e      	mov	r6, r3
 800f212:	3b01      	subs	r3, #1
 800f214:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f218:	2a39      	cmp	r2, #57	@ 0x39
 800f21a:	d052      	beq.n	800f2c2 <_dtoa_r+0xb12>
 800f21c:	3201      	adds	r2, #1
 800f21e:	701a      	strb	r2, [r3, #0]
 800f220:	e612      	b.n	800ee48 <_dtoa_r+0x698>
 800f222:	2a00      	cmp	r2, #0
 800f224:	dd07      	ble.n	800f236 <_dtoa_r+0xa86>
 800f226:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f22a:	d0ed      	beq.n	800f208 <_dtoa_r+0xa58>
 800f22c:	f108 0301 	add.w	r3, r8, #1
 800f230:	9a00      	ldr	r2, [sp, #0]
 800f232:	7013      	strb	r3, [r2, #0]
 800f234:	e608      	b.n	800ee48 <_dtoa_r+0x698>
 800f236:	9b07      	ldr	r3, [sp, #28]
 800f238:	9a07      	ldr	r2, [sp, #28]
 800f23a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800f23e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f240:	4293      	cmp	r3, r2
 800f242:	d028      	beq.n	800f296 <_dtoa_r+0xae6>
 800f244:	4649      	mov	r1, r9
 800f246:	2300      	movs	r3, #0
 800f248:	220a      	movs	r2, #10
 800f24a:	4658      	mov	r0, fp
 800f24c:	f000 f920 	bl	800f490 <__multadd>
 800f250:	42af      	cmp	r7, r5
 800f252:	4681      	mov	r9, r0
 800f254:	f04f 0300 	mov.w	r3, #0
 800f258:	f04f 020a 	mov.w	r2, #10
 800f25c:	4639      	mov	r1, r7
 800f25e:	4658      	mov	r0, fp
 800f260:	d107      	bne.n	800f272 <_dtoa_r+0xac2>
 800f262:	f000 f915 	bl	800f490 <__multadd>
 800f266:	4607      	mov	r7, r0
 800f268:	4605      	mov	r5, r0
 800f26a:	9b07      	ldr	r3, [sp, #28]
 800f26c:	3301      	adds	r3, #1
 800f26e:	9307      	str	r3, [sp, #28]
 800f270:	e774      	b.n	800f15c <_dtoa_r+0x9ac>
 800f272:	f000 f90d 	bl	800f490 <__multadd>
 800f276:	4629      	mov	r1, r5
 800f278:	4607      	mov	r7, r0
 800f27a:	2300      	movs	r3, #0
 800f27c:	220a      	movs	r2, #10
 800f27e:	4658      	mov	r0, fp
 800f280:	f000 f906 	bl	800f490 <__multadd>
 800f284:	4605      	mov	r5, r0
 800f286:	e7f0      	b.n	800f26a <_dtoa_r+0xaba>
 800f288:	9b00      	ldr	r3, [sp, #0]
 800f28a:	2700      	movs	r7, #0
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	bfcc      	ite	gt
 800f290:	461e      	movgt	r6, r3
 800f292:	2601      	movle	r6, #1
 800f294:	4456      	add	r6, sl
 800f296:	4649      	mov	r1, r9
 800f298:	2201      	movs	r2, #1
 800f29a:	4658      	mov	r0, fp
 800f29c:	f000 faa6 	bl	800f7ec <__lshift>
 800f2a0:	4621      	mov	r1, r4
 800f2a2:	4681      	mov	r9, r0
 800f2a4:	f000 fb0e 	bl	800f8c4 <__mcmp>
 800f2a8:	2800      	cmp	r0, #0
 800f2aa:	dcb0      	bgt.n	800f20e <_dtoa_r+0xa5e>
 800f2ac:	d102      	bne.n	800f2b4 <_dtoa_r+0xb04>
 800f2ae:	f018 0f01 	tst.w	r8, #1
 800f2b2:	d1ac      	bne.n	800f20e <_dtoa_r+0xa5e>
 800f2b4:	4633      	mov	r3, r6
 800f2b6:	461e      	mov	r6, r3
 800f2b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f2bc:	2a30      	cmp	r2, #48	@ 0x30
 800f2be:	d0fa      	beq.n	800f2b6 <_dtoa_r+0xb06>
 800f2c0:	e5c2      	b.n	800ee48 <_dtoa_r+0x698>
 800f2c2:	459a      	cmp	sl, r3
 800f2c4:	d1a4      	bne.n	800f210 <_dtoa_r+0xa60>
 800f2c6:	9b04      	ldr	r3, [sp, #16]
 800f2c8:	3301      	adds	r3, #1
 800f2ca:	9304      	str	r3, [sp, #16]
 800f2cc:	2331      	movs	r3, #49	@ 0x31
 800f2ce:	f88a 3000 	strb.w	r3, [sl]
 800f2d2:	e5b9      	b.n	800ee48 <_dtoa_r+0x698>
 800f2d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f2d6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800f334 <_dtoa_r+0xb84>
 800f2da:	b11b      	cbz	r3, 800f2e4 <_dtoa_r+0xb34>
 800f2dc:	f10a 0308 	add.w	r3, sl, #8
 800f2e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f2e2:	6013      	str	r3, [r2, #0]
 800f2e4:	4650      	mov	r0, sl
 800f2e6:	b019      	add	sp, #100	@ 0x64
 800f2e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2ee:	2b01      	cmp	r3, #1
 800f2f0:	f77f ae37 	ble.w	800ef62 <_dtoa_r+0x7b2>
 800f2f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f2f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f2f8:	2001      	movs	r0, #1
 800f2fa:	e655      	b.n	800efa8 <_dtoa_r+0x7f8>
 800f2fc:	9b00      	ldr	r3, [sp, #0]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	f77f aed6 	ble.w	800f0b0 <_dtoa_r+0x900>
 800f304:	4656      	mov	r6, sl
 800f306:	4621      	mov	r1, r4
 800f308:	4648      	mov	r0, r9
 800f30a:	f7ff f9c1 	bl	800e690 <quorem>
 800f30e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f312:	9b00      	ldr	r3, [sp, #0]
 800f314:	f806 8b01 	strb.w	r8, [r6], #1
 800f318:	eba6 020a 	sub.w	r2, r6, sl
 800f31c:	4293      	cmp	r3, r2
 800f31e:	ddb3      	ble.n	800f288 <_dtoa_r+0xad8>
 800f320:	4649      	mov	r1, r9
 800f322:	2300      	movs	r3, #0
 800f324:	220a      	movs	r2, #10
 800f326:	4658      	mov	r0, fp
 800f328:	f000 f8b2 	bl	800f490 <__multadd>
 800f32c:	4681      	mov	r9, r0
 800f32e:	e7ea      	b.n	800f306 <_dtoa_r+0xb56>
 800f330:	08010511 	.word	0x08010511
 800f334:	08010495 	.word	0x08010495

0800f338 <_free_r>:
 800f338:	b538      	push	{r3, r4, r5, lr}
 800f33a:	4605      	mov	r5, r0
 800f33c:	2900      	cmp	r1, #0
 800f33e:	d041      	beq.n	800f3c4 <_free_r+0x8c>
 800f340:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f344:	1f0c      	subs	r4, r1, #4
 800f346:	2b00      	cmp	r3, #0
 800f348:	bfb8      	it	lt
 800f34a:	18e4      	addlt	r4, r4, r3
 800f34c:	f7fe faa8 	bl	800d8a0 <__malloc_lock>
 800f350:	4a1d      	ldr	r2, [pc, #116]	@ (800f3c8 <_free_r+0x90>)
 800f352:	6813      	ldr	r3, [r2, #0]
 800f354:	b933      	cbnz	r3, 800f364 <_free_r+0x2c>
 800f356:	6063      	str	r3, [r4, #4]
 800f358:	6014      	str	r4, [r2, #0]
 800f35a:	4628      	mov	r0, r5
 800f35c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f360:	f7fe baa4 	b.w	800d8ac <__malloc_unlock>
 800f364:	42a3      	cmp	r3, r4
 800f366:	d908      	bls.n	800f37a <_free_r+0x42>
 800f368:	6820      	ldr	r0, [r4, #0]
 800f36a:	1821      	adds	r1, r4, r0
 800f36c:	428b      	cmp	r3, r1
 800f36e:	bf01      	itttt	eq
 800f370:	6819      	ldreq	r1, [r3, #0]
 800f372:	685b      	ldreq	r3, [r3, #4]
 800f374:	1809      	addeq	r1, r1, r0
 800f376:	6021      	streq	r1, [r4, #0]
 800f378:	e7ed      	b.n	800f356 <_free_r+0x1e>
 800f37a:	461a      	mov	r2, r3
 800f37c:	685b      	ldr	r3, [r3, #4]
 800f37e:	b10b      	cbz	r3, 800f384 <_free_r+0x4c>
 800f380:	42a3      	cmp	r3, r4
 800f382:	d9fa      	bls.n	800f37a <_free_r+0x42>
 800f384:	6811      	ldr	r1, [r2, #0]
 800f386:	1850      	adds	r0, r2, r1
 800f388:	42a0      	cmp	r0, r4
 800f38a:	d10b      	bne.n	800f3a4 <_free_r+0x6c>
 800f38c:	6820      	ldr	r0, [r4, #0]
 800f38e:	4401      	add	r1, r0
 800f390:	1850      	adds	r0, r2, r1
 800f392:	6011      	str	r1, [r2, #0]
 800f394:	4283      	cmp	r3, r0
 800f396:	d1e0      	bne.n	800f35a <_free_r+0x22>
 800f398:	6818      	ldr	r0, [r3, #0]
 800f39a:	685b      	ldr	r3, [r3, #4]
 800f39c:	4408      	add	r0, r1
 800f39e:	6053      	str	r3, [r2, #4]
 800f3a0:	6010      	str	r0, [r2, #0]
 800f3a2:	e7da      	b.n	800f35a <_free_r+0x22>
 800f3a4:	d902      	bls.n	800f3ac <_free_r+0x74>
 800f3a6:	230c      	movs	r3, #12
 800f3a8:	602b      	str	r3, [r5, #0]
 800f3aa:	e7d6      	b.n	800f35a <_free_r+0x22>
 800f3ac:	6820      	ldr	r0, [r4, #0]
 800f3ae:	1821      	adds	r1, r4, r0
 800f3b0:	428b      	cmp	r3, r1
 800f3b2:	bf02      	ittt	eq
 800f3b4:	6819      	ldreq	r1, [r3, #0]
 800f3b6:	685b      	ldreq	r3, [r3, #4]
 800f3b8:	1809      	addeq	r1, r1, r0
 800f3ba:	6063      	str	r3, [r4, #4]
 800f3bc:	bf08      	it	eq
 800f3be:	6021      	streq	r1, [r4, #0]
 800f3c0:	6054      	str	r4, [r2, #4]
 800f3c2:	e7ca      	b.n	800f35a <_free_r+0x22>
 800f3c4:	bd38      	pop	{r3, r4, r5, pc}
 800f3c6:	bf00      	nop
 800f3c8:	2000036c 	.word	0x2000036c

0800f3cc <_Balloc>:
 800f3cc:	b570      	push	{r4, r5, r6, lr}
 800f3ce:	69c6      	ldr	r6, [r0, #28]
 800f3d0:	4604      	mov	r4, r0
 800f3d2:	460d      	mov	r5, r1
 800f3d4:	b976      	cbnz	r6, 800f3f4 <_Balloc+0x28>
 800f3d6:	2010      	movs	r0, #16
 800f3d8:	f7fe f9b0 	bl	800d73c <malloc>
 800f3dc:	4602      	mov	r2, r0
 800f3de:	61e0      	str	r0, [r4, #28]
 800f3e0:	b920      	cbnz	r0, 800f3ec <_Balloc+0x20>
 800f3e2:	4b18      	ldr	r3, [pc, #96]	@ (800f444 <_Balloc+0x78>)
 800f3e4:	216b      	movs	r1, #107	@ 0x6b
 800f3e6:	4818      	ldr	r0, [pc, #96]	@ (800f448 <_Balloc+0x7c>)
 800f3e8:	f000 fc24 	bl	800fc34 <__assert_func>
 800f3ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f3f0:	6006      	str	r6, [r0, #0]
 800f3f2:	60c6      	str	r6, [r0, #12]
 800f3f4:	69e6      	ldr	r6, [r4, #28]
 800f3f6:	68f3      	ldr	r3, [r6, #12]
 800f3f8:	b183      	cbz	r3, 800f41c <_Balloc+0x50>
 800f3fa:	69e3      	ldr	r3, [r4, #28]
 800f3fc:	68db      	ldr	r3, [r3, #12]
 800f3fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f402:	b9b8      	cbnz	r0, 800f434 <_Balloc+0x68>
 800f404:	2101      	movs	r1, #1
 800f406:	4620      	mov	r0, r4
 800f408:	fa01 f605 	lsl.w	r6, r1, r5
 800f40c:	1d72      	adds	r2, r6, #5
 800f40e:	0092      	lsls	r2, r2, #2
 800f410:	f000 fc2e 	bl	800fc70 <_calloc_r>
 800f414:	b160      	cbz	r0, 800f430 <_Balloc+0x64>
 800f416:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f41a:	e00e      	b.n	800f43a <_Balloc+0x6e>
 800f41c:	2221      	movs	r2, #33	@ 0x21
 800f41e:	2104      	movs	r1, #4
 800f420:	4620      	mov	r0, r4
 800f422:	f000 fc25 	bl	800fc70 <_calloc_r>
 800f426:	69e3      	ldr	r3, [r4, #28]
 800f428:	60f0      	str	r0, [r6, #12]
 800f42a:	68db      	ldr	r3, [r3, #12]
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d1e4      	bne.n	800f3fa <_Balloc+0x2e>
 800f430:	2000      	movs	r0, #0
 800f432:	bd70      	pop	{r4, r5, r6, pc}
 800f434:	6802      	ldr	r2, [r0, #0]
 800f436:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f43a:	2300      	movs	r3, #0
 800f43c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f440:	e7f7      	b.n	800f432 <_Balloc+0x66>
 800f442:	bf00      	nop
 800f444:	080104a2 	.word	0x080104a2
 800f448:	08010522 	.word	0x08010522

0800f44c <_Bfree>:
 800f44c:	b570      	push	{r4, r5, r6, lr}
 800f44e:	69c6      	ldr	r6, [r0, #28]
 800f450:	4605      	mov	r5, r0
 800f452:	460c      	mov	r4, r1
 800f454:	b976      	cbnz	r6, 800f474 <_Bfree+0x28>
 800f456:	2010      	movs	r0, #16
 800f458:	f7fe f970 	bl	800d73c <malloc>
 800f45c:	4602      	mov	r2, r0
 800f45e:	61e8      	str	r0, [r5, #28]
 800f460:	b920      	cbnz	r0, 800f46c <_Bfree+0x20>
 800f462:	4b09      	ldr	r3, [pc, #36]	@ (800f488 <_Bfree+0x3c>)
 800f464:	218f      	movs	r1, #143	@ 0x8f
 800f466:	4809      	ldr	r0, [pc, #36]	@ (800f48c <_Bfree+0x40>)
 800f468:	f000 fbe4 	bl	800fc34 <__assert_func>
 800f46c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f470:	6006      	str	r6, [r0, #0]
 800f472:	60c6      	str	r6, [r0, #12]
 800f474:	b13c      	cbz	r4, 800f486 <_Bfree+0x3a>
 800f476:	69eb      	ldr	r3, [r5, #28]
 800f478:	6862      	ldr	r2, [r4, #4]
 800f47a:	68db      	ldr	r3, [r3, #12]
 800f47c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f480:	6021      	str	r1, [r4, #0]
 800f482:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f486:	bd70      	pop	{r4, r5, r6, pc}
 800f488:	080104a2 	.word	0x080104a2
 800f48c:	08010522 	.word	0x08010522

0800f490 <__multadd>:
 800f490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f494:	f101 0c14 	add.w	ip, r1, #20
 800f498:	4607      	mov	r7, r0
 800f49a:	460c      	mov	r4, r1
 800f49c:	461e      	mov	r6, r3
 800f49e:	690d      	ldr	r5, [r1, #16]
 800f4a0:	2000      	movs	r0, #0
 800f4a2:	f8dc 3000 	ldr.w	r3, [ip]
 800f4a6:	3001      	adds	r0, #1
 800f4a8:	b299      	uxth	r1, r3
 800f4aa:	4285      	cmp	r5, r0
 800f4ac:	fb02 6101 	mla	r1, r2, r1, r6
 800f4b0:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f4b4:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800f4b8:	b289      	uxth	r1, r1
 800f4ba:	fb02 3306 	mla	r3, r2, r6, r3
 800f4be:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f4c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f4c6:	f84c 1b04 	str.w	r1, [ip], #4
 800f4ca:	dcea      	bgt.n	800f4a2 <__multadd+0x12>
 800f4cc:	b30e      	cbz	r6, 800f512 <__multadd+0x82>
 800f4ce:	68a3      	ldr	r3, [r4, #8]
 800f4d0:	42ab      	cmp	r3, r5
 800f4d2:	dc19      	bgt.n	800f508 <__multadd+0x78>
 800f4d4:	6861      	ldr	r1, [r4, #4]
 800f4d6:	4638      	mov	r0, r7
 800f4d8:	3101      	adds	r1, #1
 800f4da:	f7ff ff77 	bl	800f3cc <_Balloc>
 800f4de:	4680      	mov	r8, r0
 800f4e0:	b928      	cbnz	r0, 800f4ee <__multadd+0x5e>
 800f4e2:	4602      	mov	r2, r0
 800f4e4:	4b0c      	ldr	r3, [pc, #48]	@ (800f518 <__multadd+0x88>)
 800f4e6:	21ba      	movs	r1, #186	@ 0xba
 800f4e8:	480c      	ldr	r0, [pc, #48]	@ (800f51c <__multadd+0x8c>)
 800f4ea:	f000 fba3 	bl	800fc34 <__assert_func>
 800f4ee:	6922      	ldr	r2, [r4, #16]
 800f4f0:	f104 010c 	add.w	r1, r4, #12
 800f4f4:	300c      	adds	r0, #12
 800f4f6:	3202      	adds	r2, #2
 800f4f8:	0092      	lsls	r2, r2, #2
 800f4fa:	f7ff f8bc 	bl	800e676 <memcpy>
 800f4fe:	4621      	mov	r1, r4
 800f500:	4644      	mov	r4, r8
 800f502:	4638      	mov	r0, r7
 800f504:	f7ff ffa2 	bl	800f44c <_Bfree>
 800f508:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f50c:	3501      	adds	r5, #1
 800f50e:	615e      	str	r6, [r3, #20]
 800f510:	6125      	str	r5, [r4, #16]
 800f512:	4620      	mov	r0, r4
 800f514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f518:	08010511 	.word	0x08010511
 800f51c:	08010522 	.word	0x08010522

0800f520 <__hi0bits>:
 800f520:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f524:	4603      	mov	r3, r0
 800f526:	bf36      	itet	cc
 800f528:	0403      	lslcc	r3, r0, #16
 800f52a:	2000      	movcs	r0, #0
 800f52c:	2010      	movcc	r0, #16
 800f52e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f532:	bf3c      	itt	cc
 800f534:	021b      	lslcc	r3, r3, #8
 800f536:	3008      	addcc	r0, #8
 800f538:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f53c:	bf3c      	itt	cc
 800f53e:	011b      	lslcc	r3, r3, #4
 800f540:	3004      	addcc	r0, #4
 800f542:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f546:	bf3c      	itt	cc
 800f548:	009b      	lslcc	r3, r3, #2
 800f54a:	3002      	addcc	r0, #2
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	db05      	blt.n	800f55c <__hi0bits+0x3c>
 800f550:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f554:	f100 0001 	add.w	r0, r0, #1
 800f558:	bf08      	it	eq
 800f55a:	2020      	moveq	r0, #32
 800f55c:	4770      	bx	lr

0800f55e <__lo0bits>:
 800f55e:	6803      	ldr	r3, [r0, #0]
 800f560:	4602      	mov	r2, r0
 800f562:	f013 0007 	ands.w	r0, r3, #7
 800f566:	d00b      	beq.n	800f580 <__lo0bits+0x22>
 800f568:	07d9      	lsls	r1, r3, #31
 800f56a:	d421      	bmi.n	800f5b0 <__lo0bits+0x52>
 800f56c:	0798      	lsls	r0, r3, #30
 800f56e:	bf47      	ittee	mi
 800f570:	085b      	lsrmi	r3, r3, #1
 800f572:	2001      	movmi	r0, #1
 800f574:	089b      	lsrpl	r3, r3, #2
 800f576:	2002      	movpl	r0, #2
 800f578:	bf4c      	ite	mi
 800f57a:	6013      	strmi	r3, [r2, #0]
 800f57c:	6013      	strpl	r3, [r2, #0]
 800f57e:	4770      	bx	lr
 800f580:	b299      	uxth	r1, r3
 800f582:	b909      	cbnz	r1, 800f588 <__lo0bits+0x2a>
 800f584:	0c1b      	lsrs	r3, r3, #16
 800f586:	2010      	movs	r0, #16
 800f588:	b2d9      	uxtb	r1, r3
 800f58a:	b909      	cbnz	r1, 800f590 <__lo0bits+0x32>
 800f58c:	3008      	adds	r0, #8
 800f58e:	0a1b      	lsrs	r3, r3, #8
 800f590:	0719      	lsls	r1, r3, #28
 800f592:	bf04      	itt	eq
 800f594:	091b      	lsreq	r3, r3, #4
 800f596:	3004      	addeq	r0, #4
 800f598:	0799      	lsls	r1, r3, #30
 800f59a:	bf04      	itt	eq
 800f59c:	089b      	lsreq	r3, r3, #2
 800f59e:	3002      	addeq	r0, #2
 800f5a0:	07d9      	lsls	r1, r3, #31
 800f5a2:	d403      	bmi.n	800f5ac <__lo0bits+0x4e>
 800f5a4:	085b      	lsrs	r3, r3, #1
 800f5a6:	f100 0001 	add.w	r0, r0, #1
 800f5aa:	d003      	beq.n	800f5b4 <__lo0bits+0x56>
 800f5ac:	6013      	str	r3, [r2, #0]
 800f5ae:	4770      	bx	lr
 800f5b0:	2000      	movs	r0, #0
 800f5b2:	4770      	bx	lr
 800f5b4:	2020      	movs	r0, #32
 800f5b6:	4770      	bx	lr

0800f5b8 <__i2b>:
 800f5b8:	b510      	push	{r4, lr}
 800f5ba:	460c      	mov	r4, r1
 800f5bc:	2101      	movs	r1, #1
 800f5be:	f7ff ff05 	bl	800f3cc <_Balloc>
 800f5c2:	4602      	mov	r2, r0
 800f5c4:	b928      	cbnz	r0, 800f5d2 <__i2b+0x1a>
 800f5c6:	4b05      	ldr	r3, [pc, #20]	@ (800f5dc <__i2b+0x24>)
 800f5c8:	f240 1145 	movw	r1, #325	@ 0x145
 800f5cc:	4804      	ldr	r0, [pc, #16]	@ (800f5e0 <__i2b+0x28>)
 800f5ce:	f000 fb31 	bl	800fc34 <__assert_func>
 800f5d2:	2301      	movs	r3, #1
 800f5d4:	6144      	str	r4, [r0, #20]
 800f5d6:	6103      	str	r3, [r0, #16]
 800f5d8:	bd10      	pop	{r4, pc}
 800f5da:	bf00      	nop
 800f5dc:	08010511 	.word	0x08010511
 800f5e0:	08010522 	.word	0x08010522

0800f5e4 <__multiply>:
 800f5e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5e8:	4614      	mov	r4, r2
 800f5ea:	690a      	ldr	r2, [r1, #16]
 800f5ec:	460f      	mov	r7, r1
 800f5ee:	b085      	sub	sp, #20
 800f5f0:	6923      	ldr	r3, [r4, #16]
 800f5f2:	429a      	cmp	r2, r3
 800f5f4:	bfa2      	ittt	ge
 800f5f6:	4623      	movge	r3, r4
 800f5f8:	460c      	movge	r4, r1
 800f5fa:	461f      	movge	r7, r3
 800f5fc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f600:	68a3      	ldr	r3, [r4, #8]
 800f602:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f606:	6861      	ldr	r1, [r4, #4]
 800f608:	eb0a 0609 	add.w	r6, sl, r9
 800f60c:	42b3      	cmp	r3, r6
 800f60e:	bfb8      	it	lt
 800f610:	3101      	addlt	r1, #1
 800f612:	f7ff fedb 	bl	800f3cc <_Balloc>
 800f616:	b930      	cbnz	r0, 800f626 <__multiply+0x42>
 800f618:	4602      	mov	r2, r0
 800f61a:	4b45      	ldr	r3, [pc, #276]	@ (800f730 <__multiply+0x14c>)
 800f61c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f620:	4844      	ldr	r0, [pc, #272]	@ (800f734 <__multiply+0x150>)
 800f622:	f000 fb07 	bl	800fc34 <__assert_func>
 800f626:	f100 0514 	add.w	r5, r0, #20
 800f62a:	2200      	movs	r2, #0
 800f62c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f630:	462b      	mov	r3, r5
 800f632:	4543      	cmp	r3, r8
 800f634:	d321      	bcc.n	800f67a <__multiply+0x96>
 800f636:	f107 0114 	add.w	r1, r7, #20
 800f63a:	f104 0214 	add.w	r2, r4, #20
 800f63e:	f104 0715 	add.w	r7, r4, #21
 800f642:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f646:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f64a:	9302      	str	r3, [sp, #8]
 800f64c:	1b13      	subs	r3, r2, r4
 800f64e:	3b15      	subs	r3, #21
 800f650:	f023 0303 	bic.w	r3, r3, #3
 800f654:	3304      	adds	r3, #4
 800f656:	42ba      	cmp	r2, r7
 800f658:	bf38      	it	cc
 800f65a:	2304      	movcc	r3, #4
 800f65c:	9301      	str	r3, [sp, #4]
 800f65e:	9b02      	ldr	r3, [sp, #8]
 800f660:	9103      	str	r1, [sp, #12]
 800f662:	428b      	cmp	r3, r1
 800f664:	d80c      	bhi.n	800f680 <__multiply+0x9c>
 800f666:	2e00      	cmp	r6, #0
 800f668:	dd03      	ble.n	800f672 <__multiply+0x8e>
 800f66a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d05b      	beq.n	800f72a <__multiply+0x146>
 800f672:	6106      	str	r6, [r0, #16]
 800f674:	b005      	add	sp, #20
 800f676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f67a:	f843 2b04 	str.w	r2, [r3], #4
 800f67e:	e7d8      	b.n	800f632 <__multiply+0x4e>
 800f680:	f8b1 a000 	ldrh.w	sl, [r1]
 800f684:	f1ba 0f00 	cmp.w	sl, #0
 800f688:	d024      	beq.n	800f6d4 <__multiply+0xf0>
 800f68a:	f104 0e14 	add.w	lr, r4, #20
 800f68e:	46a9      	mov	r9, r5
 800f690:	f04f 0c00 	mov.w	ip, #0
 800f694:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f698:	f8d9 3000 	ldr.w	r3, [r9]
 800f69c:	fa1f fb87 	uxth.w	fp, r7
 800f6a0:	4572      	cmp	r2, lr
 800f6a2:	b29b      	uxth	r3, r3
 800f6a4:	fb0a 330b 	mla	r3, sl, fp, r3
 800f6a8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f6ac:	f8d9 7000 	ldr.w	r7, [r9]
 800f6b0:	4463      	add	r3, ip
 800f6b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f6b6:	fb0a c70b 	mla	r7, sl, fp, ip
 800f6ba:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f6be:	b29b      	uxth	r3, r3
 800f6c0:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f6c4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f6c8:	f849 3b04 	str.w	r3, [r9], #4
 800f6cc:	d8e2      	bhi.n	800f694 <__multiply+0xb0>
 800f6ce:	9b01      	ldr	r3, [sp, #4]
 800f6d0:	f845 c003 	str.w	ip, [r5, r3]
 800f6d4:	9b03      	ldr	r3, [sp, #12]
 800f6d6:	3104      	adds	r1, #4
 800f6d8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f6dc:	f1b9 0f00 	cmp.w	r9, #0
 800f6e0:	d021      	beq.n	800f726 <__multiply+0x142>
 800f6e2:	682b      	ldr	r3, [r5, #0]
 800f6e4:	f104 0c14 	add.w	ip, r4, #20
 800f6e8:	46ae      	mov	lr, r5
 800f6ea:	f04f 0a00 	mov.w	sl, #0
 800f6ee:	f8bc b000 	ldrh.w	fp, [ip]
 800f6f2:	b29b      	uxth	r3, r3
 800f6f4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f6f8:	fb09 770b 	mla	r7, r9, fp, r7
 800f6fc:	4457      	add	r7, sl
 800f6fe:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f702:	f84e 3b04 	str.w	r3, [lr], #4
 800f706:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f70a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f70e:	f8be 3000 	ldrh.w	r3, [lr]
 800f712:	4562      	cmp	r2, ip
 800f714:	fb09 330a 	mla	r3, r9, sl, r3
 800f718:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f71c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f720:	d8e5      	bhi.n	800f6ee <__multiply+0x10a>
 800f722:	9f01      	ldr	r7, [sp, #4]
 800f724:	51eb      	str	r3, [r5, r7]
 800f726:	3504      	adds	r5, #4
 800f728:	e799      	b.n	800f65e <__multiply+0x7a>
 800f72a:	3e01      	subs	r6, #1
 800f72c:	e79b      	b.n	800f666 <__multiply+0x82>
 800f72e:	bf00      	nop
 800f730:	08010511 	.word	0x08010511
 800f734:	08010522 	.word	0x08010522

0800f738 <__pow5mult>:
 800f738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f73c:	4615      	mov	r5, r2
 800f73e:	f012 0203 	ands.w	r2, r2, #3
 800f742:	4607      	mov	r7, r0
 800f744:	460e      	mov	r6, r1
 800f746:	d007      	beq.n	800f758 <__pow5mult+0x20>
 800f748:	3a01      	subs	r2, #1
 800f74a:	4c25      	ldr	r4, [pc, #148]	@ (800f7e0 <__pow5mult+0xa8>)
 800f74c:	2300      	movs	r3, #0
 800f74e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f752:	f7ff fe9d 	bl	800f490 <__multadd>
 800f756:	4606      	mov	r6, r0
 800f758:	10ad      	asrs	r5, r5, #2
 800f75a:	d03d      	beq.n	800f7d8 <__pow5mult+0xa0>
 800f75c:	69fc      	ldr	r4, [r7, #28]
 800f75e:	b97c      	cbnz	r4, 800f780 <__pow5mult+0x48>
 800f760:	2010      	movs	r0, #16
 800f762:	f7fd ffeb 	bl	800d73c <malloc>
 800f766:	4602      	mov	r2, r0
 800f768:	61f8      	str	r0, [r7, #28]
 800f76a:	b928      	cbnz	r0, 800f778 <__pow5mult+0x40>
 800f76c:	4b1d      	ldr	r3, [pc, #116]	@ (800f7e4 <__pow5mult+0xac>)
 800f76e:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f772:	481d      	ldr	r0, [pc, #116]	@ (800f7e8 <__pow5mult+0xb0>)
 800f774:	f000 fa5e 	bl	800fc34 <__assert_func>
 800f778:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f77c:	6004      	str	r4, [r0, #0]
 800f77e:	60c4      	str	r4, [r0, #12]
 800f780:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f784:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f788:	b94c      	cbnz	r4, 800f79e <__pow5mult+0x66>
 800f78a:	f240 2171 	movw	r1, #625	@ 0x271
 800f78e:	4638      	mov	r0, r7
 800f790:	f7ff ff12 	bl	800f5b8 <__i2b>
 800f794:	2300      	movs	r3, #0
 800f796:	4604      	mov	r4, r0
 800f798:	f8c8 0008 	str.w	r0, [r8, #8]
 800f79c:	6003      	str	r3, [r0, #0]
 800f79e:	f04f 0900 	mov.w	r9, #0
 800f7a2:	07eb      	lsls	r3, r5, #31
 800f7a4:	d50a      	bpl.n	800f7bc <__pow5mult+0x84>
 800f7a6:	4631      	mov	r1, r6
 800f7a8:	4622      	mov	r2, r4
 800f7aa:	4638      	mov	r0, r7
 800f7ac:	f7ff ff1a 	bl	800f5e4 <__multiply>
 800f7b0:	4680      	mov	r8, r0
 800f7b2:	4631      	mov	r1, r6
 800f7b4:	4638      	mov	r0, r7
 800f7b6:	4646      	mov	r6, r8
 800f7b8:	f7ff fe48 	bl	800f44c <_Bfree>
 800f7bc:	106d      	asrs	r5, r5, #1
 800f7be:	d00b      	beq.n	800f7d8 <__pow5mult+0xa0>
 800f7c0:	6820      	ldr	r0, [r4, #0]
 800f7c2:	b938      	cbnz	r0, 800f7d4 <__pow5mult+0x9c>
 800f7c4:	4622      	mov	r2, r4
 800f7c6:	4621      	mov	r1, r4
 800f7c8:	4638      	mov	r0, r7
 800f7ca:	f7ff ff0b 	bl	800f5e4 <__multiply>
 800f7ce:	6020      	str	r0, [r4, #0]
 800f7d0:	f8c0 9000 	str.w	r9, [r0]
 800f7d4:	4604      	mov	r4, r0
 800f7d6:	e7e4      	b.n	800f7a2 <__pow5mult+0x6a>
 800f7d8:	4630      	mov	r0, r6
 800f7da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7de:	bf00      	nop
 800f7e0:	0801057c 	.word	0x0801057c
 800f7e4:	080104a2 	.word	0x080104a2
 800f7e8:	08010522 	.word	0x08010522

0800f7ec <__lshift>:
 800f7ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7f0:	460c      	mov	r4, r1
 800f7f2:	4607      	mov	r7, r0
 800f7f4:	4691      	mov	r9, r2
 800f7f6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f7fa:	6923      	ldr	r3, [r4, #16]
 800f7fc:	6849      	ldr	r1, [r1, #4]
 800f7fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f802:	68a3      	ldr	r3, [r4, #8]
 800f804:	f108 0601 	add.w	r6, r8, #1
 800f808:	42b3      	cmp	r3, r6
 800f80a:	db0b      	blt.n	800f824 <__lshift+0x38>
 800f80c:	4638      	mov	r0, r7
 800f80e:	f7ff fddd 	bl	800f3cc <_Balloc>
 800f812:	4605      	mov	r5, r0
 800f814:	b948      	cbnz	r0, 800f82a <__lshift+0x3e>
 800f816:	4602      	mov	r2, r0
 800f818:	4b28      	ldr	r3, [pc, #160]	@ (800f8bc <__lshift+0xd0>)
 800f81a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f81e:	4828      	ldr	r0, [pc, #160]	@ (800f8c0 <__lshift+0xd4>)
 800f820:	f000 fa08 	bl	800fc34 <__assert_func>
 800f824:	3101      	adds	r1, #1
 800f826:	005b      	lsls	r3, r3, #1
 800f828:	e7ee      	b.n	800f808 <__lshift+0x1c>
 800f82a:	2300      	movs	r3, #0
 800f82c:	f100 0114 	add.w	r1, r0, #20
 800f830:	f100 0210 	add.w	r2, r0, #16
 800f834:	4618      	mov	r0, r3
 800f836:	4553      	cmp	r3, sl
 800f838:	db33      	blt.n	800f8a2 <__lshift+0xb6>
 800f83a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f83e:	f104 0314 	add.w	r3, r4, #20
 800f842:	6920      	ldr	r0, [r4, #16]
 800f844:	f019 091f 	ands.w	r9, r9, #31
 800f848:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f84c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f850:	d02b      	beq.n	800f8aa <__lshift+0xbe>
 800f852:	f1c9 0e20 	rsb	lr, r9, #32
 800f856:	468a      	mov	sl, r1
 800f858:	2200      	movs	r2, #0
 800f85a:	6818      	ldr	r0, [r3, #0]
 800f85c:	fa00 f009 	lsl.w	r0, r0, r9
 800f860:	4310      	orrs	r0, r2
 800f862:	f84a 0b04 	str.w	r0, [sl], #4
 800f866:	f853 2b04 	ldr.w	r2, [r3], #4
 800f86a:	459c      	cmp	ip, r3
 800f86c:	fa22 f20e 	lsr.w	r2, r2, lr
 800f870:	d8f3      	bhi.n	800f85a <__lshift+0x6e>
 800f872:	ebac 0304 	sub.w	r3, ip, r4
 800f876:	f104 0015 	add.w	r0, r4, #21
 800f87a:	3b15      	subs	r3, #21
 800f87c:	f023 0303 	bic.w	r3, r3, #3
 800f880:	3304      	adds	r3, #4
 800f882:	4584      	cmp	ip, r0
 800f884:	bf38      	it	cc
 800f886:	2304      	movcc	r3, #4
 800f888:	50ca      	str	r2, [r1, r3]
 800f88a:	b10a      	cbz	r2, 800f890 <__lshift+0xa4>
 800f88c:	f108 0602 	add.w	r6, r8, #2
 800f890:	3e01      	subs	r6, #1
 800f892:	4638      	mov	r0, r7
 800f894:	4621      	mov	r1, r4
 800f896:	612e      	str	r6, [r5, #16]
 800f898:	f7ff fdd8 	bl	800f44c <_Bfree>
 800f89c:	4628      	mov	r0, r5
 800f89e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8a2:	3301      	adds	r3, #1
 800f8a4:	f842 0f04 	str.w	r0, [r2, #4]!
 800f8a8:	e7c5      	b.n	800f836 <__lshift+0x4a>
 800f8aa:	3904      	subs	r1, #4
 800f8ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8b0:	459c      	cmp	ip, r3
 800f8b2:	f841 2f04 	str.w	r2, [r1, #4]!
 800f8b6:	d8f9      	bhi.n	800f8ac <__lshift+0xc0>
 800f8b8:	e7ea      	b.n	800f890 <__lshift+0xa4>
 800f8ba:	bf00      	nop
 800f8bc:	08010511 	.word	0x08010511
 800f8c0:	08010522 	.word	0x08010522

0800f8c4 <__mcmp>:
 800f8c4:	4603      	mov	r3, r0
 800f8c6:	690a      	ldr	r2, [r1, #16]
 800f8c8:	6900      	ldr	r0, [r0, #16]
 800f8ca:	1a80      	subs	r0, r0, r2
 800f8cc:	b530      	push	{r4, r5, lr}
 800f8ce:	d10e      	bne.n	800f8ee <__mcmp+0x2a>
 800f8d0:	3314      	adds	r3, #20
 800f8d2:	3114      	adds	r1, #20
 800f8d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f8d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f8dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f8e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f8e4:	4295      	cmp	r5, r2
 800f8e6:	d003      	beq.n	800f8f0 <__mcmp+0x2c>
 800f8e8:	d205      	bcs.n	800f8f6 <__mcmp+0x32>
 800f8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800f8ee:	bd30      	pop	{r4, r5, pc}
 800f8f0:	42a3      	cmp	r3, r4
 800f8f2:	d3f3      	bcc.n	800f8dc <__mcmp+0x18>
 800f8f4:	e7fb      	b.n	800f8ee <__mcmp+0x2a>
 800f8f6:	2001      	movs	r0, #1
 800f8f8:	e7f9      	b.n	800f8ee <__mcmp+0x2a>
	...

0800f8fc <__mdiff>:
 800f8fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f900:	4689      	mov	r9, r1
 800f902:	4606      	mov	r6, r0
 800f904:	4611      	mov	r1, r2
 800f906:	4614      	mov	r4, r2
 800f908:	4648      	mov	r0, r9
 800f90a:	f7ff ffdb 	bl	800f8c4 <__mcmp>
 800f90e:	1e05      	subs	r5, r0, #0
 800f910:	d112      	bne.n	800f938 <__mdiff+0x3c>
 800f912:	4629      	mov	r1, r5
 800f914:	4630      	mov	r0, r6
 800f916:	f7ff fd59 	bl	800f3cc <_Balloc>
 800f91a:	4602      	mov	r2, r0
 800f91c:	b928      	cbnz	r0, 800f92a <__mdiff+0x2e>
 800f91e:	4b41      	ldr	r3, [pc, #260]	@ (800fa24 <__mdiff+0x128>)
 800f920:	f240 2137 	movw	r1, #567	@ 0x237
 800f924:	4840      	ldr	r0, [pc, #256]	@ (800fa28 <__mdiff+0x12c>)
 800f926:	f000 f985 	bl	800fc34 <__assert_func>
 800f92a:	2301      	movs	r3, #1
 800f92c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f930:	4610      	mov	r0, r2
 800f932:	b003      	add	sp, #12
 800f934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f938:	bfbc      	itt	lt
 800f93a:	464b      	movlt	r3, r9
 800f93c:	46a1      	movlt	r9, r4
 800f93e:	4630      	mov	r0, r6
 800f940:	bfb8      	it	lt
 800f942:	2501      	movlt	r5, #1
 800f944:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f948:	bfb4      	ite	lt
 800f94a:	461c      	movlt	r4, r3
 800f94c:	2500      	movge	r5, #0
 800f94e:	f7ff fd3d 	bl	800f3cc <_Balloc>
 800f952:	4602      	mov	r2, r0
 800f954:	b918      	cbnz	r0, 800f95e <__mdiff+0x62>
 800f956:	4b33      	ldr	r3, [pc, #204]	@ (800fa24 <__mdiff+0x128>)
 800f958:	f240 2145 	movw	r1, #581	@ 0x245
 800f95c:	e7e2      	b.n	800f924 <__mdiff+0x28>
 800f95e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f962:	f104 0e14 	add.w	lr, r4, #20
 800f966:	6926      	ldr	r6, [r4, #16]
 800f968:	f100 0b14 	add.w	fp, r0, #20
 800f96c:	60c5      	str	r5, [r0, #12]
 800f96e:	f109 0514 	add.w	r5, r9, #20
 800f972:	f109 0310 	add.w	r3, r9, #16
 800f976:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f97a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f97e:	46d9      	mov	r9, fp
 800f980:	f04f 0c00 	mov.w	ip, #0
 800f984:	9301      	str	r3, [sp, #4]
 800f986:	9b01      	ldr	r3, [sp, #4]
 800f988:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f98c:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f990:	4576      	cmp	r6, lr
 800f992:	9301      	str	r3, [sp, #4]
 800f994:	fa1f f38a 	uxth.w	r3, sl
 800f998:	4619      	mov	r1, r3
 800f99a:	b283      	uxth	r3, r0
 800f99c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800f9a0:	eba1 0303 	sub.w	r3, r1, r3
 800f9a4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f9a8:	4463      	add	r3, ip
 800f9aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f9ae:	b29b      	uxth	r3, r3
 800f9b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f9b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f9b8:	f849 3b04 	str.w	r3, [r9], #4
 800f9bc:	d8e3      	bhi.n	800f986 <__mdiff+0x8a>
 800f9be:	1b33      	subs	r3, r6, r4
 800f9c0:	3415      	adds	r4, #21
 800f9c2:	3b15      	subs	r3, #21
 800f9c4:	f023 0303 	bic.w	r3, r3, #3
 800f9c8:	3304      	adds	r3, #4
 800f9ca:	42a6      	cmp	r6, r4
 800f9cc:	bf38      	it	cc
 800f9ce:	2304      	movcc	r3, #4
 800f9d0:	441d      	add	r5, r3
 800f9d2:	445b      	add	r3, fp
 800f9d4:	462c      	mov	r4, r5
 800f9d6:	461e      	mov	r6, r3
 800f9d8:	4544      	cmp	r4, r8
 800f9da:	d30e      	bcc.n	800f9fa <__mdiff+0xfe>
 800f9dc:	f108 0103 	add.w	r1, r8, #3
 800f9e0:	1b49      	subs	r1, r1, r5
 800f9e2:	3d03      	subs	r5, #3
 800f9e4:	f021 0103 	bic.w	r1, r1, #3
 800f9e8:	45a8      	cmp	r8, r5
 800f9ea:	bf38      	it	cc
 800f9ec:	2100      	movcc	r1, #0
 800f9ee:	440b      	add	r3, r1
 800f9f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f9f4:	b199      	cbz	r1, 800fa1e <__mdiff+0x122>
 800f9f6:	6117      	str	r7, [r2, #16]
 800f9f8:	e79a      	b.n	800f930 <__mdiff+0x34>
 800f9fa:	f854 1b04 	ldr.w	r1, [r4], #4
 800f9fe:	46e6      	mov	lr, ip
 800fa00:	fa1f fc81 	uxth.w	ip, r1
 800fa04:	0c08      	lsrs	r0, r1, #16
 800fa06:	4471      	add	r1, lr
 800fa08:	44f4      	add	ip, lr
 800fa0a:	b289      	uxth	r1, r1
 800fa0c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fa10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fa14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fa18:	f846 1b04 	str.w	r1, [r6], #4
 800fa1c:	e7dc      	b.n	800f9d8 <__mdiff+0xdc>
 800fa1e:	3f01      	subs	r7, #1
 800fa20:	e7e6      	b.n	800f9f0 <__mdiff+0xf4>
 800fa22:	bf00      	nop
 800fa24:	08010511 	.word	0x08010511
 800fa28:	08010522 	.word	0x08010522

0800fa2c <__d2b>:
 800fa2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fa30:	460f      	mov	r7, r1
 800fa32:	2101      	movs	r1, #1
 800fa34:	4616      	mov	r6, r2
 800fa36:	ec59 8b10 	vmov	r8, r9, d0
 800fa3a:	f7ff fcc7 	bl	800f3cc <_Balloc>
 800fa3e:	4604      	mov	r4, r0
 800fa40:	b930      	cbnz	r0, 800fa50 <__d2b+0x24>
 800fa42:	4602      	mov	r2, r0
 800fa44:	4b23      	ldr	r3, [pc, #140]	@ (800fad4 <__d2b+0xa8>)
 800fa46:	f240 310f 	movw	r1, #783	@ 0x30f
 800fa4a:	4823      	ldr	r0, [pc, #140]	@ (800fad8 <__d2b+0xac>)
 800fa4c:	f000 f8f2 	bl	800fc34 <__assert_func>
 800fa50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fa54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fa58:	b10d      	cbz	r5, 800fa5e <__d2b+0x32>
 800fa5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fa5e:	9301      	str	r3, [sp, #4]
 800fa60:	f1b8 0300 	subs.w	r3, r8, #0
 800fa64:	d023      	beq.n	800faae <__d2b+0x82>
 800fa66:	4668      	mov	r0, sp
 800fa68:	9300      	str	r3, [sp, #0]
 800fa6a:	f7ff fd78 	bl	800f55e <__lo0bits>
 800fa6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fa72:	b1d0      	cbz	r0, 800faaa <__d2b+0x7e>
 800fa74:	f1c0 0320 	rsb	r3, r0, #32
 800fa78:	fa02 f303 	lsl.w	r3, r2, r3
 800fa7c:	40c2      	lsrs	r2, r0
 800fa7e:	430b      	orrs	r3, r1
 800fa80:	9201      	str	r2, [sp, #4]
 800fa82:	6163      	str	r3, [r4, #20]
 800fa84:	9b01      	ldr	r3, [sp, #4]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	61a3      	str	r3, [r4, #24]
 800fa8a:	bf0c      	ite	eq
 800fa8c:	2201      	moveq	r2, #1
 800fa8e:	2202      	movne	r2, #2
 800fa90:	6122      	str	r2, [r4, #16]
 800fa92:	b1a5      	cbz	r5, 800fabe <__d2b+0x92>
 800fa94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fa98:	4405      	add	r5, r0
 800fa9a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fa9e:	603d      	str	r5, [r7, #0]
 800faa0:	6030      	str	r0, [r6, #0]
 800faa2:	4620      	mov	r0, r4
 800faa4:	b003      	add	sp, #12
 800faa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800faaa:	6161      	str	r1, [r4, #20]
 800faac:	e7ea      	b.n	800fa84 <__d2b+0x58>
 800faae:	a801      	add	r0, sp, #4
 800fab0:	f7ff fd55 	bl	800f55e <__lo0bits>
 800fab4:	9b01      	ldr	r3, [sp, #4]
 800fab6:	3020      	adds	r0, #32
 800fab8:	2201      	movs	r2, #1
 800faba:	6163      	str	r3, [r4, #20]
 800fabc:	e7e8      	b.n	800fa90 <__d2b+0x64>
 800fabe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fac2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fac6:	6038      	str	r0, [r7, #0]
 800fac8:	6918      	ldr	r0, [r3, #16]
 800faca:	f7ff fd29 	bl	800f520 <__hi0bits>
 800face:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fad2:	e7e5      	b.n	800faa0 <__d2b+0x74>
 800fad4:	08010511 	.word	0x08010511
 800fad8:	08010522 	.word	0x08010522

0800fadc <__sflush_r>:
 800fadc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fae4:	0716      	lsls	r6, r2, #28
 800fae6:	4605      	mov	r5, r0
 800fae8:	460c      	mov	r4, r1
 800faea:	d454      	bmi.n	800fb96 <__sflush_r+0xba>
 800faec:	684b      	ldr	r3, [r1, #4]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	dc02      	bgt.n	800faf8 <__sflush_r+0x1c>
 800faf2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	dd48      	ble.n	800fb8a <__sflush_r+0xae>
 800faf8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fafa:	2e00      	cmp	r6, #0
 800fafc:	d045      	beq.n	800fb8a <__sflush_r+0xae>
 800fafe:	2300      	movs	r3, #0
 800fb00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fb04:	682f      	ldr	r7, [r5, #0]
 800fb06:	6a21      	ldr	r1, [r4, #32]
 800fb08:	602b      	str	r3, [r5, #0]
 800fb0a:	d030      	beq.n	800fb6e <__sflush_r+0x92>
 800fb0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fb0e:	89a3      	ldrh	r3, [r4, #12]
 800fb10:	0759      	lsls	r1, r3, #29
 800fb12:	d505      	bpl.n	800fb20 <__sflush_r+0x44>
 800fb14:	6863      	ldr	r3, [r4, #4]
 800fb16:	1ad2      	subs	r2, r2, r3
 800fb18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fb1a:	b10b      	cbz	r3, 800fb20 <__sflush_r+0x44>
 800fb1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fb1e:	1ad2      	subs	r2, r2, r3
 800fb20:	2300      	movs	r3, #0
 800fb22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fb24:	6a21      	ldr	r1, [r4, #32]
 800fb26:	4628      	mov	r0, r5
 800fb28:	47b0      	blx	r6
 800fb2a:	1c43      	adds	r3, r0, #1
 800fb2c:	89a3      	ldrh	r3, [r4, #12]
 800fb2e:	d106      	bne.n	800fb3e <__sflush_r+0x62>
 800fb30:	6829      	ldr	r1, [r5, #0]
 800fb32:	291d      	cmp	r1, #29
 800fb34:	d82b      	bhi.n	800fb8e <__sflush_r+0xb2>
 800fb36:	4a2a      	ldr	r2, [pc, #168]	@ (800fbe0 <__sflush_r+0x104>)
 800fb38:	410a      	asrs	r2, r1
 800fb3a:	07d6      	lsls	r6, r2, #31
 800fb3c:	d427      	bmi.n	800fb8e <__sflush_r+0xb2>
 800fb3e:	2200      	movs	r2, #0
 800fb40:	04d9      	lsls	r1, r3, #19
 800fb42:	6062      	str	r2, [r4, #4]
 800fb44:	6922      	ldr	r2, [r4, #16]
 800fb46:	6022      	str	r2, [r4, #0]
 800fb48:	d504      	bpl.n	800fb54 <__sflush_r+0x78>
 800fb4a:	1c42      	adds	r2, r0, #1
 800fb4c:	d101      	bne.n	800fb52 <__sflush_r+0x76>
 800fb4e:	682b      	ldr	r3, [r5, #0]
 800fb50:	b903      	cbnz	r3, 800fb54 <__sflush_r+0x78>
 800fb52:	6560      	str	r0, [r4, #84]	@ 0x54
 800fb54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fb56:	602f      	str	r7, [r5, #0]
 800fb58:	b1b9      	cbz	r1, 800fb8a <__sflush_r+0xae>
 800fb5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fb5e:	4299      	cmp	r1, r3
 800fb60:	d002      	beq.n	800fb68 <__sflush_r+0x8c>
 800fb62:	4628      	mov	r0, r5
 800fb64:	f7ff fbe8 	bl	800f338 <_free_r>
 800fb68:	2300      	movs	r3, #0
 800fb6a:	6363      	str	r3, [r4, #52]	@ 0x34
 800fb6c:	e00d      	b.n	800fb8a <__sflush_r+0xae>
 800fb6e:	2301      	movs	r3, #1
 800fb70:	4628      	mov	r0, r5
 800fb72:	47b0      	blx	r6
 800fb74:	4602      	mov	r2, r0
 800fb76:	1c50      	adds	r0, r2, #1
 800fb78:	d1c9      	bne.n	800fb0e <__sflush_r+0x32>
 800fb7a:	682b      	ldr	r3, [r5, #0]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d0c6      	beq.n	800fb0e <__sflush_r+0x32>
 800fb80:	2b1d      	cmp	r3, #29
 800fb82:	d001      	beq.n	800fb88 <__sflush_r+0xac>
 800fb84:	2b16      	cmp	r3, #22
 800fb86:	d11d      	bne.n	800fbc4 <__sflush_r+0xe8>
 800fb88:	602f      	str	r7, [r5, #0]
 800fb8a:	2000      	movs	r0, #0
 800fb8c:	e021      	b.n	800fbd2 <__sflush_r+0xf6>
 800fb8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb92:	b21b      	sxth	r3, r3
 800fb94:	e01a      	b.n	800fbcc <__sflush_r+0xf0>
 800fb96:	690f      	ldr	r7, [r1, #16]
 800fb98:	2f00      	cmp	r7, #0
 800fb9a:	d0f6      	beq.n	800fb8a <__sflush_r+0xae>
 800fb9c:	0793      	lsls	r3, r2, #30
 800fb9e:	680e      	ldr	r6, [r1, #0]
 800fba0:	600f      	str	r7, [r1, #0]
 800fba2:	bf0c      	ite	eq
 800fba4:	694b      	ldreq	r3, [r1, #20]
 800fba6:	2300      	movne	r3, #0
 800fba8:	eba6 0807 	sub.w	r8, r6, r7
 800fbac:	608b      	str	r3, [r1, #8]
 800fbae:	f1b8 0f00 	cmp.w	r8, #0
 800fbb2:	ddea      	ble.n	800fb8a <__sflush_r+0xae>
 800fbb4:	4643      	mov	r3, r8
 800fbb6:	463a      	mov	r2, r7
 800fbb8:	6a21      	ldr	r1, [r4, #32]
 800fbba:	4628      	mov	r0, r5
 800fbbc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fbbe:	47b0      	blx	r6
 800fbc0:	2800      	cmp	r0, #0
 800fbc2:	dc08      	bgt.n	800fbd6 <__sflush_r+0xfa>
 800fbc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbcc:	f04f 30ff 	mov.w	r0, #4294967295
 800fbd0:	81a3      	strh	r3, [r4, #12]
 800fbd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbd6:	4407      	add	r7, r0
 800fbd8:	eba8 0800 	sub.w	r8, r8, r0
 800fbdc:	e7e7      	b.n	800fbae <__sflush_r+0xd2>
 800fbde:	bf00      	nop
 800fbe0:	dfbffffe 	.word	0xdfbffffe

0800fbe4 <_fflush_r>:
 800fbe4:	b538      	push	{r3, r4, r5, lr}
 800fbe6:	690b      	ldr	r3, [r1, #16]
 800fbe8:	4605      	mov	r5, r0
 800fbea:	460c      	mov	r4, r1
 800fbec:	b913      	cbnz	r3, 800fbf4 <_fflush_r+0x10>
 800fbee:	2500      	movs	r5, #0
 800fbf0:	4628      	mov	r0, r5
 800fbf2:	bd38      	pop	{r3, r4, r5, pc}
 800fbf4:	b118      	cbz	r0, 800fbfe <_fflush_r+0x1a>
 800fbf6:	6a03      	ldr	r3, [r0, #32]
 800fbf8:	b90b      	cbnz	r3, 800fbfe <_fflush_r+0x1a>
 800fbfa:	f7fe fbc7 	bl	800e38c <__sinit>
 800fbfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d0f3      	beq.n	800fbee <_fflush_r+0xa>
 800fc06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fc08:	07d0      	lsls	r0, r2, #31
 800fc0a:	d404      	bmi.n	800fc16 <_fflush_r+0x32>
 800fc0c:	0599      	lsls	r1, r3, #22
 800fc0e:	d402      	bmi.n	800fc16 <_fflush_r+0x32>
 800fc10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc12:	f7fe fd20 	bl	800e656 <__retarget_lock_acquire_recursive>
 800fc16:	4628      	mov	r0, r5
 800fc18:	4621      	mov	r1, r4
 800fc1a:	f7ff ff5f 	bl	800fadc <__sflush_r>
 800fc1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fc20:	4605      	mov	r5, r0
 800fc22:	07da      	lsls	r2, r3, #31
 800fc24:	d4e4      	bmi.n	800fbf0 <_fflush_r+0xc>
 800fc26:	89a3      	ldrh	r3, [r4, #12]
 800fc28:	059b      	lsls	r3, r3, #22
 800fc2a:	d4e1      	bmi.n	800fbf0 <_fflush_r+0xc>
 800fc2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc2e:	f7fe fd13 	bl	800e658 <__retarget_lock_release_recursive>
 800fc32:	e7dd      	b.n	800fbf0 <_fflush_r+0xc>

0800fc34 <__assert_func>:
 800fc34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fc36:	4614      	mov	r4, r2
 800fc38:	461a      	mov	r2, r3
 800fc3a:	4b09      	ldr	r3, [pc, #36]	@ (800fc60 <__assert_func+0x2c>)
 800fc3c:	4605      	mov	r5, r0
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	68d8      	ldr	r0, [r3, #12]
 800fc42:	b954      	cbnz	r4, 800fc5a <__assert_func+0x26>
 800fc44:	4b07      	ldr	r3, [pc, #28]	@ (800fc64 <__assert_func+0x30>)
 800fc46:	461c      	mov	r4, r3
 800fc48:	9100      	str	r1, [sp, #0]
 800fc4a:	4907      	ldr	r1, [pc, #28]	@ (800fc68 <__assert_func+0x34>)
 800fc4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fc50:	462b      	mov	r3, r5
 800fc52:	f000 f841 	bl	800fcd8 <fiprintf>
 800fc56:	f7fd fd65 	bl	800d724 <abort>
 800fc5a:	4b04      	ldr	r3, [pc, #16]	@ (800fc6c <__assert_func+0x38>)
 800fc5c:	e7f4      	b.n	800fc48 <__assert_func+0x14>
 800fc5e:	bf00      	nop
 800fc60:	20000018 	.word	0x20000018
 800fc64:	080106bd 	.word	0x080106bd
 800fc68:	0801068f 	.word	0x0801068f
 800fc6c:	08010682 	.word	0x08010682

0800fc70 <_calloc_r>:
 800fc70:	b570      	push	{r4, r5, r6, lr}
 800fc72:	fba1 5402 	umull	r5, r4, r1, r2
 800fc76:	b93c      	cbnz	r4, 800fc88 <_calloc_r+0x18>
 800fc78:	4629      	mov	r1, r5
 800fc7a:	f7fd fd91 	bl	800d7a0 <_malloc_r>
 800fc7e:	4606      	mov	r6, r0
 800fc80:	b928      	cbnz	r0, 800fc8e <_calloc_r+0x1e>
 800fc82:	2600      	movs	r6, #0
 800fc84:	4630      	mov	r0, r6
 800fc86:	bd70      	pop	{r4, r5, r6, pc}
 800fc88:	220c      	movs	r2, #12
 800fc8a:	6002      	str	r2, [r0, #0]
 800fc8c:	e7f9      	b.n	800fc82 <_calloc_r+0x12>
 800fc8e:	462a      	mov	r2, r5
 800fc90:	4621      	mov	r1, r4
 800fc92:	f7fe fc0e 	bl	800e4b2 <memset>
 800fc96:	e7f5      	b.n	800fc84 <_calloc_r+0x14>

0800fc98 <__ascii_mbtowc>:
 800fc98:	b082      	sub	sp, #8
 800fc9a:	b901      	cbnz	r1, 800fc9e <__ascii_mbtowc+0x6>
 800fc9c:	a901      	add	r1, sp, #4
 800fc9e:	b142      	cbz	r2, 800fcb2 <__ascii_mbtowc+0x1a>
 800fca0:	b14b      	cbz	r3, 800fcb6 <__ascii_mbtowc+0x1e>
 800fca2:	7813      	ldrb	r3, [r2, #0]
 800fca4:	600b      	str	r3, [r1, #0]
 800fca6:	7812      	ldrb	r2, [r2, #0]
 800fca8:	1e10      	subs	r0, r2, #0
 800fcaa:	bf18      	it	ne
 800fcac:	2001      	movne	r0, #1
 800fcae:	b002      	add	sp, #8
 800fcb0:	4770      	bx	lr
 800fcb2:	4610      	mov	r0, r2
 800fcb4:	e7fb      	b.n	800fcae <__ascii_mbtowc+0x16>
 800fcb6:	f06f 0001 	mvn.w	r0, #1
 800fcba:	e7f8      	b.n	800fcae <__ascii_mbtowc+0x16>

0800fcbc <__ascii_wctomb>:
 800fcbc:	4603      	mov	r3, r0
 800fcbe:	4608      	mov	r0, r1
 800fcc0:	b141      	cbz	r1, 800fcd4 <__ascii_wctomb+0x18>
 800fcc2:	2aff      	cmp	r2, #255	@ 0xff
 800fcc4:	d904      	bls.n	800fcd0 <__ascii_wctomb+0x14>
 800fcc6:	228a      	movs	r2, #138	@ 0x8a
 800fcc8:	f04f 30ff 	mov.w	r0, #4294967295
 800fccc:	601a      	str	r2, [r3, #0]
 800fcce:	4770      	bx	lr
 800fcd0:	2001      	movs	r0, #1
 800fcd2:	700a      	strb	r2, [r1, #0]
 800fcd4:	4770      	bx	lr
	...

0800fcd8 <fiprintf>:
 800fcd8:	b40e      	push	{r1, r2, r3}
 800fcda:	b503      	push	{r0, r1, lr}
 800fcdc:	ab03      	add	r3, sp, #12
 800fcde:	4601      	mov	r1, r0
 800fce0:	4805      	ldr	r0, [pc, #20]	@ (800fcf8 <fiprintf+0x20>)
 800fce2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fce6:	6800      	ldr	r0, [r0, #0]
 800fce8:	9301      	str	r3, [sp, #4]
 800fcea:	f000 f831 	bl	800fd50 <_vfiprintf_r>
 800fcee:	b002      	add	sp, #8
 800fcf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fcf4:	b003      	add	sp, #12
 800fcf6:	4770      	bx	lr
 800fcf8:	20000018 	.word	0x20000018

0800fcfc <__sfputc_r>:
 800fcfc:	6893      	ldr	r3, [r2, #8]
 800fcfe:	3b01      	subs	r3, #1
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	6093      	str	r3, [r2, #8]
 800fd04:	b410      	push	{r4}
 800fd06:	da08      	bge.n	800fd1a <__sfputc_r+0x1e>
 800fd08:	6994      	ldr	r4, [r2, #24]
 800fd0a:	42a3      	cmp	r3, r4
 800fd0c:	db01      	blt.n	800fd12 <__sfputc_r+0x16>
 800fd0e:	290a      	cmp	r1, #10
 800fd10:	d103      	bne.n	800fd1a <__sfputc_r+0x1e>
 800fd12:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd16:	f000 b933 	b.w	800ff80 <__swbuf_r>
 800fd1a:	6813      	ldr	r3, [r2, #0]
 800fd1c:	1c58      	adds	r0, r3, #1
 800fd1e:	6010      	str	r0, [r2, #0]
 800fd20:	4608      	mov	r0, r1
 800fd22:	7019      	strb	r1, [r3, #0]
 800fd24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd28:	4770      	bx	lr

0800fd2a <__sfputs_r>:
 800fd2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd2c:	4606      	mov	r6, r0
 800fd2e:	460f      	mov	r7, r1
 800fd30:	4614      	mov	r4, r2
 800fd32:	18d5      	adds	r5, r2, r3
 800fd34:	42ac      	cmp	r4, r5
 800fd36:	d101      	bne.n	800fd3c <__sfputs_r+0x12>
 800fd38:	2000      	movs	r0, #0
 800fd3a:	e007      	b.n	800fd4c <__sfputs_r+0x22>
 800fd3c:	463a      	mov	r2, r7
 800fd3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd42:	4630      	mov	r0, r6
 800fd44:	f7ff ffda 	bl	800fcfc <__sfputc_r>
 800fd48:	1c43      	adds	r3, r0, #1
 800fd4a:	d1f3      	bne.n	800fd34 <__sfputs_r+0xa>
 800fd4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fd50 <_vfiprintf_r>:
 800fd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd54:	460d      	mov	r5, r1
 800fd56:	b09d      	sub	sp, #116	@ 0x74
 800fd58:	4614      	mov	r4, r2
 800fd5a:	4698      	mov	r8, r3
 800fd5c:	4606      	mov	r6, r0
 800fd5e:	b118      	cbz	r0, 800fd68 <_vfiprintf_r+0x18>
 800fd60:	6a03      	ldr	r3, [r0, #32]
 800fd62:	b90b      	cbnz	r3, 800fd68 <_vfiprintf_r+0x18>
 800fd64:	f7fe fb12 	bl	800e38c <__sinit>
 800fd68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fd6a:	07d9      	lsls	r1, r3, #31
 800fd6c:	d405      	bmi.n	800fd7a <_vfiprintf_r+0x2a>
 800fd6e:	89ab      	ldrh	r3, [r5, #12]
 800fd70:	059a      	lsls	r2, r3, #22
 800fd72:	d402      	bmi.n	800fd7a <_vfiprintf_r+0x2a>
 800fd74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fd76:	f7fe fc6e 	bl	800e656 <__retarget_lock_acquire_recursive>
 800fd7a:	89ab      	ldrh	r3, [r5, #12]
 800fd7c:	071b      	lsls	r3, r3, #28
 800fd7e:	d501      	bpl.n	800fd84 <_vfiprintf_r+0x34>
 800fd80:	692b      	ldr	r3, [r5, #16]
 800fd82:	b99b      	cbnz	r3, 800fdac <_vfiprintf_r+0x5c>
 800fd84:	4629      	mov	r1, r5
 800fd86:	4630      	mov	r0, r6
 800fd88:	f000 f938 	bl	800fffc <__swsetup_r>
 800fd8c:	b170      	cbz	r0, 800fdac <_vfiprintf_r+0x5c>
 800fd8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fd90:	07dc      	lsls	r4, r3, #31
 800fd92:	d504      	bpl.n	800fd9e <_vfiprintf_r+0x4e>
 800fd94:	f04f 30ff 	mov.w	r0, #4294967295
 800fd98:	b01d      	add	sp, #116	@ 0x74
 800fd9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd9e:	89ab      	ldrh	r3, [r5, #12]
 800fda0:	0598      	lsls	r0, r3, #22
 800fda2:	d4f7      	bmi.n	800fd94 <_vfiprintf_r+0x44>
 800fda4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fda6:	f7fe fc57 	bl	800e658 <__retarget_lock_release_recursive>
 800fdaa:	e7f3      	b.n	800fd94 <_vfiprintf_r+0x44>
 800fdac:	2300      	movs	r3, #0
 800fdae:	f8cd 800c 	str.w	r8, [sp, #12]
 800fdb2:	f04f 0901 	mov.w	r9, #1
 800fdb6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800ff6c <_vfiprintf_r+0x21c>
 800fdba:	9309      	str	r3, [sp, #36]	@ 0x24
 800fdbc:	2320      	movs	r3, #32
 800fdbe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fdc2:	2330      	movs	r3, #48	@ 0x30
 800fdc4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fdc8:	4623      	mov	r3, r4
 800fdca:	469a      	mov	sl, r3
 800fdcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fdd0:	b10a      	cbz	r2, 800fdd6 <_vfiprintf_r+0x86>
 800fdd2:	2a25      	cmp	r2, #37	@ 0x25
 800fdd4:	d1f9      	bne.n	800fdca <_vfiprintf_r+0x7a>
 800fdd6:	ebba 0b04 	subs.w	fp, sl, r4
 800fdda:	d00b      	beq.n	800fdf4 <_vfiprintf_r+0xa4>
 800fddc:	465b      	mov	r3, fp
 800fdde:	4622      	mov	r2, r4
 800fde0:	4629      	mov	r1, r5
 800fde2:	4630      	mov	r0, r6
 800fde4:	f7ff ffa1 	bl	800fd2a <__sfputs_r>
 800fde8:	3001      	adds	r0, #1
 800fdea:	f000 80a7 	beq.w	800ff3c <_vfiprintf_r+0x1ec>
 800fdee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fdf0:	445a      	add	r2, fp
 800fdf2:	9209      	str	r2, [sp, #36]	@ 0x24
 800fdf4:	f89a 3000 	ldrb.w	r3, [sl]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	f000 809f 	beq.w	800ff3c <_vfiprintf_r+0x1ec>
 800fdfe:	2300      	movs	r3, #0
 800fe00:	f04f 32ff 	mov.w	r2, #4294967295
 800fe04:	f10a 0a01 	add.w	sl, sl, #1
 800fe08:	9304      	str	r3, [sp, #16]
 800fe0a:	9307      	str	r3, [sp, #28]
 800fe0c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fe10:	931a      	str	r3, [sp, #104]	@ 0x68
 800fe12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fe16:	4654      	mov	r4, sl
 800fe18:	2205      	movs	r2, #5
 800fe1a:	4854      	ldr	r0, [pc, #336]	@ (800ff6c <_vfiprintf_r+0x21c>)
 800fe1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe20:	f7fe fc1b 	bl	800e65a <memchr>
 800fe24:	9a04      	ldr	r2, [sp, #16]
 800fe26:	b9d8      	cbnz	r0, 800fe60 <_vfiprintf_r+0x110>
 800fe28:	06d1      	lsls	r1, r2, #27
 800fe2a:	bf44      	itt	mi
 800fe2c:	2320      	movmi	r3, #32
 800fe2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe32:	0713      	lsls	r3, r2, #28
 800fe34:	bf44      	itt	mi
 800fe36:	232b      	movmi	r3, #43	@ 0x2b
 800fe38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe3c:	f89a 3000 	ldrb.w	r3, [sl]
 800fe40:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe42:	d015      	beq.n	800fe70 <_vfiprintf_r+0x120>
 800fe44:	9a07      	ldr	r2, [sp, #28]
 800fe46:	4654      	mov	r4, sl
 800fe48:	2000      	movs	r0, #0
 800fe4a:	f04f 0c0a 	mov.w	ip, #10
 800fe4e:	4621      	mov	r1, r4
 800fe50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe54:	3b30      	subs	r3, #48	@ 0x30
 800fe56:	2b09      	cmp	r3, #9
 800fe58:	d94b      	bls.n	800fef2 <_vfiprintf_r+0x1a2>
 800fe5a:	b1b0      	cbz	r0, 800fe8a <_vfiprintf_r+0x13a>
 800fe5c:	9207      	str	r2, [sp, #28]
 800fe5e:	e014      	b.n	800fe8a <_vfiprintf_r+0x13a>
 800fe60:	eba0 0308 	sub.w	r3, r0, r8
 800fe64:	46a2      	mov	sl, r4
 800fe66:	fa09 f303 	lsl.w	r3, r9, r3
 800fe6a:	4313      	orrs	r3, r2
 800fe6c:	9304      	str	r3, [sp, #16]
 800fe6e:	e7d2      	b.n	800fe16 <_vfiprintf_r+0xc6>
 800fe70:	9b03      	ldr	r3, [sp, #12]
 800fe72:	1d19      	adds	r1, r3, #4
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	9103      	str	r1, [sp, #12]
 800fe7a:	bfbb      	ittet	lt
 800fe7c:	425b      	neglt	r3, r3
 800fe7e:	f042 0202 	orrlt.w	r2, r2, #2
 800fe82:	9307      	strge	r3, [sp, #28]
 800fe84:	9307      	strlt	r3, [sp, #28]
 800fe86:	bfb8      	it	lt
 800fe88:	9204      	strlt	r2, [sp, #16]
 800fe8a:	7823      	ldrb	r3, [r4, #0]
 800fe8c:	2b2e      	cmp	r3, #46	@ 0x2e
 800fe8e:	d10a      	bne.n	800fea6 <_vfiprintf_r+0x156>
 800fe90:	7863      	ldrb	r3, [r4, #1]
 800fe92:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe94:	d132      	bne.n	800fefc <_vfiprintf_r+0x1ac>
 800fe96:	9b03      	ldr	r3, [sp, #12]
 800fe98:	3402      	adds	r4, #2
 800fe9a:	1d1a      	adds	r2, r3, #4
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fea2:	9203      	str	r2, [sp, #12]
 800fea4:	9305      	str	r3, [sp, #20]
 800fea6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ff7c <_vfiprintf_r+0x22c>
 800feaa:	2203      	movs	r2, #3
 800feac:	7821      	ldrb	r1, [r4, #0]
 800feae:	4650      	mov	r0, sl
 800feb0:	f7fe fbd3 	bl	800e65a <memchr>
 800feb4:	b138      	cbz	r0, 800fec6 <_vfiprintf_r+0x176>
 800feb6:	eba0 000a 	sub.w	r0, r0, sl
 800feba:	2240      	movs	r2, #64	@ 0x40
 800febc:	9b04      	ldr	r3, [sp, #16]
 800febe:	3401      	adds	r4, #1
 800fec0:	4082      	lsls	r2, r0
 800fec2:	4313      	orrs	r3, r2
 800fec4:	9304      	str	r3, [sp, #16]
 800fec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800feca:	2206      	movs	r2, #6
 800fecc:	4828      	ldr	r0, [pc, #160]	@ (800ff70 <_vfiprintf_r+0x220>)
 800fece:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fed2:	f7fe fbc2 	bl	800e65a <memchr>
 800fed6:	2800      	cmp	r0, #0
 800fed8:	d03f      	beq.n	800ff5a <_vfiprintf_r+0x20a>
 800feda:	4b26      	ldr	r3, [pc, #152]	@ (800ff74 <_vfiprintf_r+0x224>)
 800fedc:	bb1b      	cbnz	r3, 800ff26 <_vfiprintf_r+0x1d6>
 800fede:	9b03      	ldr	r3, [sp, #12]
 800fee0:	3307      	adds	r3, #7
 800fee2:	f023 0307 	bic.w	r3, r3, #7
 800fee6:	3308      	adds	r3, #8
 800fee8:	9303      	str	r3, [sp, #12]
 800feea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800feec:	443b      	add	r3, r7
 800feee:	9309      	str	r3, [sp, #36]	@ 0x24
 800fef0:	e76a      	b.n	800fdc8 <_vfiprintf_r+0x78>
 800fef2:	fb0c 3202 	mla	r2, ip, r2, r3
 800fef6:	460c      	mov	r4, r1
 800fef8:	2001      	movs	r0, #1
 800fefa:	e7a8      	b.n	800fe4e <_vfiprintf_r+0xfe>
 800fefc:	2300      	movs	r3, #0
 800fefe:	3401      	adds	r4, #1
 800ff00:	f04f 0c0a 	mov.w	ip, #10
 800ff04:	4619      	mov	r1, r3
 800ff06:	9305      	str	r3, [sp, #20]
 800ff08:	4620      	mov	r0, r4
 800ff0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ff0e:	3a30      	subs	r2, #48	@ 0x30
 800ff10:	2a09      	cmp	r2, #9
 800ff12:	d903      	bls.n	800ff1c <_vfiprintf_r+0x1cc>
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d0c6      	beq.n	800fea6 <_vfiprintf_r+0x156>
 800ff18:	9105      	str	r1, [sp, #20]
 800ff1a:	e7c4      	b.n	800fea6 <_vfiprintf_r+0x156>
 800ff1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ff20:	4604      	mov	r4, r0
 800ff22:	2301      	movs	r3, #1
 800ff24:	e7f0      	b.n	800ff08 <_vfiprintf_r+0x1b8>
 800ff26:	ab03      	add	r3, sp, #12
 800ff28:	462a      	mov	r2, r5
 800ff2a:	a904      	add	r1, sp, #16
 800ff2c:	4630      	mov	r0, r6
 800ff2e:	9300      	str	r3, [sp, #0]
 800ff30:	4b11      	ldr	r3, [pc, #68]	@ (800ff78 <_vfiprintf_r+0x228>)
 800ff32:	f7fd fde3 	bl	800dafc <_printf_float>
 800ff36:	4607      	mov	r7, r0
 800ff38:	1c78      	adds	r0, r7, #1
 800ff3a:	d1d6      	bne.n	800feea <_vfiprintf_r+0x19a>
 800ff3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ff3e:	07d9      	lsls	r1, r3, #31
 800ff40:	d405      	bmi.n	800ff4e <_vfiprintf_r+0x1fe>
 800ff42:	89ab      	ldrh	r3, [r5, #12]
 800ff44:	059a      	lsls	r2, r3, #22
 800ff46:	d402      	bmi.n	800ff4e <_vfiprintf_r+0x1fe>
 800ff48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ff4a:	f7fe fb85 	bl	800e658 <__retarget_lock_release_recursive>
 800ff4e:	89ab      	ldrh	r3, [r5, #12]
 800ff50:	065b      	lsls	r3, r3, #25
 800ff52:	f53f af1f 	bmi.w	800fd94 <_vfiprintf_r+0x44>
 800ff56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ff58:	e71e      	b.n	800fd98 <_vfiprintf_r+0x48>
 800ff5a:	ab03      	add	r3, sp, #12
 800ff5c:	462a      	mov	r2, r5
 800ff5e:	a904      	add	r1, sp, #16
 800ff60:	4630      	mov	r0, r6
 800ff62:	9300      	str	r3, [sp, #0]
 800ff64:	4b04      	ldr	r3, [pc, #16]	@ (800ff78 <_vfiprintf_r+0x228>)
 800ff66:	f7fe f865 	bl	800e034 <_printf_i>
 800ff6a:	e7e4      	b.n	800ff36 <_vfiprintf_r+0x1e6>
 800ff6c:	080106be 	.word	0x080106be
 800ff70:	080106c8 	.word	0x080106c8
 800ff74:	0800dafd 	.word	0x0800dafd
 800ff78:	0800fd2b 	.word	0x0800fd2b
 800ff7c:	080106c4 	.word	0x080106c4

0800ff80 <__swbuf_r>:
 800ff80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff82:	460e      	mov	r6, r1
 800ff84:	4614      	mov	r4, r2
 800ff86:	4605      	mov	r5, r0
 800ff88:	b118      	cbz	r0, 800ff92 <__swbuf_r+0x12>
 800ff8a:	6a03      	ldr	r3, [r0, #32]
 800ff8c:	b90b      	cbnz	r3, 800ff92 <__swbuf_r+0x12>
 800ff8e:	f7fe f9fd 	bl	800e38c <__sinit>
 800ff92:	69a3      	ldr	r3, [r4, #24]
 800ff94:	60a3      	str	r3, [r4, #8]
 800ff96:	89a3      	ldrh	r3, [r4, #12]
 800ff98:	071a      	lsls	r2, r3, #28
 800ff9a:	d501      	bpl.n	800ffa0 <__swbuf_r+0x20>
 800ff9c:	6923      	ldr	r3, [r4, #16]
 800ff9e:	b943      	cbnz	r3, 800ffb2 <__swbuf_r+0x32>
 800ffa0:	4621      	mov	r1, r4
 800ffa2:	4628      	mov	r0, r5
 800ffa4:	f000 f82a 	bl	800fffc <__swsetup_r>
 800ffa8:	b118      	cbz	r0, 800ffb2 <__swbuf_r+0x32>
 800ffaa:	f04f 37ff 	mov.w	r7, #4294967295
 800ffae:	4638      	mov	r0, r7
 800ffb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffb2:	6823      	ldr	r3, [r4, #0]
 800ffb4:	b2f6      	uxtb	r6, r6
 800ffb6:	6922      	ldr	r2, [r4, #16]
 800ffb8:	4637      	mov	r7, r6
 800ffba:	1a98      	subs	r0, r3, r2
 800ffbc:	6963      	ldr	r3, [r4, #20]
 800ffbe:	4283      	cmp	r3, r0
 800ffc0:	dc05      	bgt.n	800ffce <__swbuf_r+0x4e>
 800ffc2:	4621      	mov	r1, r4
 800ffc4:	4628      	mov	r0, r5
 800ffc6:	f7ff fe0d 	bl	800fbe4 <_fflush_r>
 800ffca:	2800      	cmp	r0, #0
 800ffcc:	d1ed      	bne.n	800ffaa <__swbuf_r+0x2a>
 800ffce:	68a3      	ldr	r3, [r4, #8]
 800ffd0:	3b01      	subs	r3, #1
 800ffd2:	60a3      	str	r3, [r4, #8]
 800ffd4:	6823      	ldr	r3, [r4, #0]
 800ffd6:	1c5a      	adds	r2, r3, #1
 800ffd8:	6022      	str	r2, [r4, #0]
 800ffda:	701e      	strb	r6, [r3, #0]
 800ffdc:	1c43      	adds	r3, r0, #1
 800ffde:	6962      	ldr	r2, [r4, #20]
 800ffe0:	429a      	cmp	r2, r3
 800ffe2:	d004      	beq.n	800ffee <__swbuf_r+0x6e>
 800ffe4:	89a3      	ldrh	r3, [r4, #12]
 800ffe6:	07db      	lsls	r3, r3, #31
 800ffe8:	d5e1      	bpl.n	800ffae <__swbuf_r+0x2e>
 800ffea:	2e0a      	cmp	r6, #10
 800ffec:	d1df      	bne.n	800ffae <__swbuf_r+0x2e>
 800ffee:	4621      	mov	r1, r4
 800fff0:	4628      	mov	r0, r5
 800fff2:	f7ff fdf7 	bl	800fbe4 <_fflush_r>
 800fff6:	2800      	cmp	r0, #0
 800fff8:	d0d9      	beq.n	800ffae <__swbuf_r+0x2e>
 800fffa:	e7d6      	b.n	800ffaa <__swbuf_r+0x2a>

0800fffc <__swsetup_r>:
 800fffc:	b538      	push	{r3, r4, r5, lr}
 800fffe:	4b29      	ldr	r3, [pc, #164]	@ (80100a4 <__swsetup_r+0xa8>)
 8010000:	4605      	mov	r5, r0
 8010002:	460c      	mov	r4, r1
 8010004:	6818      	ldr	r0, [r3, #0]
 8010006:	b118      	cbz	r0, 8010010 <__swsetup_r+0x14>
 8010008:	6a03      	ldr	r3, [r0, #32]
 801000a:	b90b      	cbnz	r3, 8010010 <__swsetup_r+0x14>
 801000c:	f7fe f9be 	bl	800e38c <__sinit>
 8010010:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010014:	0719      	lsls	r1, r3, #28
 8010016:	d422      	bmi.n	801005e <__swsetup_r+0x62>
 8010018:	06da      	lsls	r2, r3, #27
 801001a:	d407      	bmi.n	801002c <__swsetup_r+0x30>
 801001c:	2209      	movs	r2, #9
 801001e:	602a      	str	r2, [r5, #0]
 8010020:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010024:	f04f 30ff 	mov.w	r0, #4294967295
 8010028:	81a3      	strh	r3, [r4, #12]
 801002a:	e033      	b.n	8010094 <__swsetup_r+0x98>
 801002c:	0758      	lsls	r0, r3, #29
 801002e:	d512      	bpl.n	8010056 <__swsetup_r+0x5a>
 8010030:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010032:	b141      	cbz	r1, 8010046 <__swsetup_r+0x4a>
 8010034:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010038:	4299      	cmp	r1, r3
 801003a:	d002      	beq.n	8010042 <__swsetup_r+0x46>
 801003c:	4628      	mov	r0, r5
 801003e:	f7ff f97b 	bl	800f338 <_free_r>
 8010042:	2300      	movs	r3, #0
 8010044:	6363      	str	r3, [r4, #52]	@ 0x34
 8010046:	89a3      	ldrh	r3, [r4, #12]
 8010048:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801004c:	81a3      	strh	r3, [r4, #12]
 801004e:	2300      	movs	r3, #0
 8010050:	6063      	str	r3, [r4, #4]
 8010052:	6923      	ldr	r3, [r4, #16]
 8010054:	6023      	str	r3, [r4, #0]
 8010056:	89a3      	ldrh	r3, [r4, #12]
 8010058:	f043 0308 	orr.w	r3, r3, #8
 801005c:	81a3      	strh	r3, [r4, #12]
 801005e:	6923      	ldr	r3, [r4, #16]
 8010060:	b94b      	cbnz	r3, 8010076 <__swsetup_r+0x7a>
 8010062:	89a3      	ldrh	r3, [r4, #12]
 8010064:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010068:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801006c:	d003      	beq.n	8010076 <__swsetup_r+0x7a>
 801006e:	4621      	mov	r1, r4
 8010070:	4628      	mov	r0, r5
 8010072:	f000 f83e 	bl	80100f2 <__smakebuf_r>
 8010076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801007a:	f013 0201 	ands.w	r2, r3, #1
 801007e:	d00a      	beq.n	8010096 <__swsetup_r+0x9a>
 8010080:	2200      	movs	r2, #0
 8010082:	60a2      	str	r2, [r4, #8]
 8010084:	6962      	ldr	r2, [r4, #20]
 8010086:	4252      	negs	r2, r2
 8010088:	61a2      	str	r2, [r4, #24]
 801008a:	6922      	ldr	r2, [r4, #16]
 801008c:	b942      	cbnz	r2, 80100a0 <__swsetup_r+0xa4>
 801008e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010092:	d1c5      	bne.n	8010020 <__swsetup_r+0x24>
 8010094:	bd38      	pop	{r3, r4, r5, pc}
 8010096:	0799      	lsls	r1, r3, #30
 8010098:	bf58      	it	pl
 801009a:	6962      	ldrpl	r2, [r4, #20]
 801009c:	60a2      	str	r2, [r4, #8]
 801009e:	e7f4      	b.n	801008a <__swsetup_r+0x8e>
 80100a0:	2000      	movs	r0, #0
 80100a2:	e7f7      	b.n	8010094 <__swsetup_r+0x98>
 80100a4:	20000018 	.word	0x20000018

080100a8 <__swhatbuf_r>:
 80100a8:	b570      	push	{r4, r5, r6, lr}
 80100aa:	460c      	mov	r4, r1
 80100ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100b0:	b096      	sub	sp, #88	@ 0x58
 80100b2:	4615      	mov	r5, r2
 80100b4:	2900      	cmp	r1, #0
 80100b6:	461e      	mov	r6, r3
 80100b8:	da0c      	bge.n	80100d4 <__swhatbuf_r+0x2c>
 80100ba:	89a3      	ldrh	r3, [r4, #12]
 80100bc:	2100      	movs	r1, #0
 80100be:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80100c2:	bf14      	ite	ne
 80100c4:	2340      	movne	r3, #64	@ 0x40
 80100c6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80100ca:	2000      	movs	r0, #0
 80100cc:	6031      	str	r1, [r6, #0]
 80100ce:	602b      	str	r3, [r5, #0]
 80100d0:	b016      	add	sp, #88	@ 0x58
 80100d2:	bd70      	pop	{r4, r5, r6, pc}
 80100d4:	466a      	mov	r2, sp
 80100d6:	f000 f849 	bl	801016c <_fstat_r>
 80100da:	2800      	cmp	r0, #0
 80100dc:	dbed      	blt.n	80100ba <__swhatbuf_r+0x12>
 80100de:	9901      	ldr	r1, [sp, #4]
 80100e0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80100e4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80100e8:	4259      	negs	r1, r3
 80100ea:	4159      	adcs	r1, r3
 80100ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80100f0:	e7eb      	b.n	80100ca <__swhatbuf_r+0x22>

080100f2 <__smakebuf_r>:
 80100f2:	898b      	ldrh	r3, [r1, #12]
 80100f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80100f6:	079d      	lsls	r5, r3, #30
 80100f8:	4606      	mov	r6, r0
 80100fa:	460c      	mov	r4, r1
 80100fc:	d507      	bpl.n	801010e <__smakebuf_r+0x1c>
 80100fe:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010102:	6023      	str	r3, [r4, #0]
 8010104:	6123      	str	r3, [r4, #16]
 8010106:	2301      	movs	r3, #1
 8010108:	6163      	str	r3, [r4, #20]
 801010a:	b003      	add	sp, #12
 801010c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801010e:	ab01      	add	r3, sp, #4
 8010110:	466a      	mov	r2, sp
 8010112:	f7ff ffc9 	bl	80100a8 <__swhatbuf_r>
 8010116:	9f00      	ldr	r7, [sp, #0]
 8010118:	4605      	mov	r5, r0
 801011a:	4630      	mov	r0, r6
 801011c:	4639      	mov	r1, r7
 801011e:	f7fd fb3f 	bl	800d7a0 <_malloc_r>
 8010122:	b948      	cbnz	r0, 8010138 <__smakebuf_r+0x46>
 8010124:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010128:	059a      	lsls	r2, r3, #22
 801012a:	d4ee      	bmi.n	801010a <__smakebuf_r+0x18>
 801012c:	f023 0303 	bic.w	r3, r3, #3
 8010130:	f043 0302 	orr.w	r3, r3, #2
 8010134:	81a3      	strh	r3, [r4, #12]
 8010136:	e7e2      	b.n	80100fe <__smakebuf_r+0xc>
 8010138:	89a3      	ldrh	r3, [r4, #12]
 801013a:	6020      	str	r0, [r4, #0]
 801013c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010140:	81a3      	strh	r3, [r4, #12]
 8010142:	9b01      	ldr	r3, [sp, #4]
 8010144:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010148:	b15b      	cbz	r3, 8010162 <__smakebuf_r+0x70>
 801014a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801014e:	4630      	mov	r0, r6
 8010150:	f000 f81e 	bl	8010190 <_isatty_r>
 8010154:	b128      	cbz	r0, 8010162 <__smakebuf_r+0x70>
 8010156:	89a3      	ldrh	r3, [r4, #12]
 8010158:	f023 0303 	bic.w	r3, r3, #3
 801015c:	f043 0301 	orr.w	r3, r3, #1
 8010160:	81a3      	strh	r3, [r4, #12]
 8010162:	89a3      	ldrh	r3, [r4, #12]
 8010164:	431d      	orrs	r5, r3
 8010166:	81a5      	strh	r5, [r4, #12]
 8010168:	e7cf      	b.n	801010a <__smakebuf_r+0x18>
	...

0801016c <_fstat_r>:
 801016c:	b538      	push	{r3, r4, r5, lr}
 801016e:	2300      	movs	r3, #0
 8010170:	4d06      	ldr	r5, [pc, #24]	@ (801018c <_fstat_r+0x20>)
 8010172:	4604      	mov	r4, r0
 8010174:	4608      	mov	r0, r1
 8010176:	4611      	mov	r1, r2
 8010178:	602b      	str	r3, [r5, #0]
 801017a:	f7f2 ff2b 	bl	8002fd4 <_fstat>
 801017e:	1c43      	adds	r3, r0, #1
 8010180:	d102      	bne.n	8010188 <_fstat_r+0x1c>
 8010182:	682b      	ldr	r3, [r5, #0]
 8010184:	b103      	cbz	r3, 8010188 <_fstat_r+0x1c>
 8010186:	6023      	str	r3, [r4, #0]
 8010188:	bd38      	pop	{r3, r4, r5, pc}
 801018a:	bf00      	nop
 801018c:	200004ac 	.word	0x200004ac

08010190 <_isatty_r>:
 8010190:	b538      	push	{r3, r4, r5, lr}
 8010192:	2300      	movs	r3, #0
 8010194:	4d05      	ldr	r5, [pc, #20]	@ (80101ac <_isatty_r+0x1c>)
 8010196:	4604      	mov	r4, r0
 8010198:	4608      	mov	r0, r1
 801019a:	602b      	str	r3, [r5, #0]
 801019c:	f7f2 ff2a 	bl	8002ff4 <_isatty>
 80101a0:	1c43      	adds	r3, r0, #1
 80101a2:	d102      	bne.n	80101aa <_isatty_r+0x1a>
 80101a4:	682b      	ldr	r3, [r5, #0]
 80101a6:	b103      	cbz	r3, 80101aa <_isatty_r+0x1a>
 80101a8:	6023      	str	r3, [r4, #0]
 80101aa:	bd38      	pop	{r3, r4, r5, pc}
 80101ac:	200004ac 	.word	0x200004ac

080101b0 <_init>:
 80101b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101b2:	bf00      	nop
 80101b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80101b6:	bc08      	pop	{r3}
 80101b8:	469e      	mov	lr, r3
 80101ba:	4770      	bx	lr

080101bc <_fini>:
 80101bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101be:	bf00      	nop
 80101c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80101c2:	bc08      	pop	{r3}
 80101c4:	469e      	mov	lr, r3
 80101c6:	4770      	bx	lr
