{
  "module_name": "phy_be.c",
  "hash_id": "aaef492c2e62325c71880f12e8b3675059d7ffe38e469cd6578b6f93a8d1908c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtw89/phy_be.c",
  "human_readable_source": "\n \n\n#include \"phy.h\"\n#include \"reg.h\"\n\nstatic const struct rtw89_ccx_regs rtw89_ccx_regs_be = {\n\t.setting_addr = R_CCX,\n\t.edcca_opt_mask = B_CCX_EDCCA_OPT_MSK_V1,\n\t.measurement_trig_mask = B_MEASUREMENT_TRIG_MSK,\n\t.trig_opt_mask = B_CCX_TRIG_OPT_MSK,\n\t.en_mask = B_CCX_EN_MSK,\n\t.ifs_cnt_addr = R_IFS_COUNTER,\n\t.ifs_clm_period_mask = B_IFS_CLM_PERIOD_MSK,\n\t.ifs_clm_cnt_unit_mask = B_IFS_CLM_COUNTER_UNIT_MSK,\n\t.ifs_clm_cnt_clear_mask = B_IFS_COUNTER_CLR_MSK,\n\t.ifs_collect_en_mask = B_IFS_COLLECT_EN,\n\t.ifs_t1_addr = R_IFS_T1,\n\t.ifs_t1_th_h_mask = B_IFS_T1_TH_HIGH_MSK,\n\t.ifs_t1_en_mask = B_IFS_T1_EN_MSK,\n\t.ifs_t1_th_l_mask = B_IFS_T1_TH_LOW_MSK,\n\t.ifs_t2_addr = R_IFS_T2,\n\t.ifs_t2_th_h_mask = B_IFS_T2_TH_HIGH_MSK,\n\t.ifs_t2_en_mask = B_IFS_T2_EN_MSK,\n\t.ifs_t2_th_l_mask = B_IFS_T2_TH_LOW_MSK,\n\t.ifs_t3_addr = R_IFS_T3,\n\t.ifs_t3_th_h_mask = B_IFS_T3_TH_HIGH_MSK,\n\t.ifs_t3_en_mask = B_IFS_T3_EN_MSK,\n\t.ifs_t3_th_l_mask = B_IFS_T3_TH_LOW_MSK,\n\t.ifs_t4_addr = R_IFS_T4,\n\t.ifs_t4_th_h_mask = B_IFS_T4_TH_HIGH_MSK,\n\t.ifs_t4_en_mask = B_IFS_T4_EN_MSK,\n\t.ifs_t4_th_l_mask = B_IFS_T4_TH_LOW_MSK,\n\t.ifs_clm_tx_cnt_addr = R_IFS_CLM_TX_CNT_V1,\n\t.ifs_clm_edcca_excl_cca_fa_mask = B_IFS_CLM_EDCCA_EXCLUDE_CCA_FA_MSK,\n\t.ifs_clm_tx_cnt_msk = B_IFS_CLM_TX_CNT_MSK,\n\t.ifs_clm_cca_addr = R_IFS_CLM_CCA_V1,\n\t.ifs_clm_ofdmcca_excl_fa_mask = B_IFS_CLM_OFDMCCA_EXCLUDE_FA_MSK,\n\t.ifs_clm_cckcca_excl_fa_mask = B_IFS_CLM_CCKCCA_EXCLUDE_FA_MSK,\n\t.ifs_clm_fa_addr = R_IFS_CLM_FA_V1,\n\t.ifs_clm_ofdm_fa_mask = B_IFS_CLM_OFDM_FA_MSK,\n\t.ifs_clm_cck_fa_mask = B_IFS_CLM_CCK_FA_MSK,\n\t.ifs_his_addr = R_IFS_HIS_V1,\n\t.ifs_t4_his_mask = B_IFS_T4_HIS_MSK,\n\t.ifs_t3_his_mask = B_IFS_T3_HIS_MSK,\n\t.ifs_t2_his_mask = B_IFS_T2_HIS_MSK,\n\t.ifs_t1_his_mask = B_IFS_T1_HIS_MSK,\n\t.ifs_avg_l_addr = R_IFS_AVG_L_V1,\n\t.ifs_t2_avg_mask = B_IFS_T2_AVG_MSK,\n\t.ifs_t1_avg_mask = B_IFS_T1_AVG_MSK,\n\t.ifs_avg_h_addr = R_IFS_AVG_H_V1,\n\t.ifs_t4_avg_mask = B_IFS_T4_AVG_MSK,\n\t.ifs_t3_avg_mask = B_IFS_T3_AVG_MSK,\n\t.ifs_cca_l_addr = R_IFS_CCA_L_V1,\n\t.ifs_t2_cca_mask = B_IFS_T2_CCA_MSK,\n\t.ifs_t1_cca_mask = B_IFS_T1_CCA_MSK,\n\t.ifs_cca_h_addr = R_IFS_CCA_H_V1,\n\t.ifs_t4_cca_mask = B_IFS_T4_CCA_MSK,\n\t.ifs_t3_cca_mask = B_IFS_T3_CCA_MSK,\n\t.ifs_total_addr = R_IFSCNT_V1,\n\t.ifs_cnt_done_mask = B_IFSCNT_DONE_MSK,\n\t.ifs_total_mask = B_IFSCNT_TOTAL_CNT_MSK,\n};\n\nstatic const struct rtw89_physts_regs rtw89_physts_regs_be = {\n\t.setting_addr = R_PLCP_HISTOGRAM,\n\t.dis_trigger_fail_mask = B_STS_DIS_TRIG_BY_FAIL,\n\t.dis_trigger_brk_mask = B_STS_DIS_TRIG_BY_BRK,\n};\n\nconst struct rtw89_phy_gen_def rtw89_phy_gen_be = {\n\t.cr_base = 0x20000,\n\t.ccx = &rtw89_ccx_regs_be,\n\t.physts = &rtw89_physts_regs_be,\n};\nEXPORT_SYMBOL(rtw89_phy_gen_be);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}