// Seed: 1836003889
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      .id_0(1),
      .id_1(id_3 ^ id_2),
      .id_2(),
      .id_3(id_1),
      .id_4(id_1),
      .id_5(1'b0),
      .id_6(1),
      .id_7(1),
      .id_8(id_1),
      .id_9(""),
      .id_10(1),
      .id_11(id_4 & id_1 == id_2),
      .id_12(id_3)
  );
  assign id_3 = id_1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    output tri   id_2,
    output wand  id_3,
    output wand  id_4,
    input  wire  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  wor   id_8,
    output wand  id_9,
    input  tri   id_10,
    output uwire id_11,
    output wor   id_12,
    input  wand  id_13,
    input  uwire id_14,
    input  wire  id_15,
    output logic id_16,
    input  wor   id_17
);
  always_comb id_16 <= 1;
  id_19(
      .id_0(1), .id_1(1)
  );
  real id_20;
  wire id_21;
  module_0(
      id_21, id_21, id_21, id_21
  );
endmodule
