INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sources_1/new/systolic_array_MbyN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_MbyN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sources_1/new/systolic_array_MbyN_with_skewed_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_MbyN_with_skewed_io
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sources_1/new/systolic_array_MbyN_with_skewed_io.v:65]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sources_1/new/systolic_array_MbyN_with_skewed_io.v:63]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sources_1/new/systolic_array_MbyN_with_skewed_io.v:87]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sources_1/new/systolic_array_MbyN_with_skewed_io.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/PE_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/systolic_array_2by2_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_2by2_testbench
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/systolic_array_2by2_testbench.v:60]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/systolic_array_2by2_testbench.v:63]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/systolic_array_2by2_testbench.v:67]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/systolic_array_2by2_testbench.v:66]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/systolic_array_2by2_testbench.v:79]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/systolic_array_2by2_testbench.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/systolic_array_MbyN_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_MbyN_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.srcs/sim_1/new/systolic_array_MbyN_with_skewed_io_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_MbyN_with_skewed_io_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI/Desktop/Vivado_Code/NPU_systolic_array/NPU_systolic_array.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
