#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13be324b0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x13be5a5d0_0 .net "clock", 0 0, L_0x13be5adb0;  1 drivers
v0x13be5a6f0_0 .var "dav_x", 0 0;
v0x13be5a780_0 .var "dav_y", 0 0;
v0x13be5a850_0 .net "out", 0 0, L_0x13be5ae20;  1 drivers
v0x13be5a920_0 .var "reset_", 0 0;
v0x13be5a9f0_0 .net "rfd_x", 0 0, L_0x13be5ae90;  1 drivers
v0x13be5aac0_0 .net "rfd_y", 0 0, L_0x13be5af00;  1 drivers
v0x13be5ab90_0 .var "x", 7 0;
v0x13be5aca0_0 .var "y", 7 0;
S_0x13be31e40 .scope module, "clk" "clock_generator" 2 5, 2 153 0, S_0x13be324b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock";
P_0x13be14930 .param/l "HALF_PERIOD" 0 2 158, +C4<00000000000000000000000000000101>;
L_0x13be5adb0 .functor BUFZ 1, v0x13be3a040_0, C4<0>, C4<0>, C4<0>;
v0x13be3a040_0 .var "CLOCK", 0 0;
v0x13be53290_0 .net "clock", 0 0, L_0x13be5adb0;  alias, 1 drivers
S_0x13be53330 .scope module, "dut" "ABC" 2 17, 3 1 0, S_0x13be324b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "rfd_x";
    .port_info 1 /INPUT 1 "dav_x";
    .port_info 2 /INPUT 8 "x";
    .port_info 3 /OUTPUT 1 "rfd_y";
    .port_info 4 /INPUT 1 "dav_y";
    .port_info 5 /INPUT 8 "y";
    .port_info 6 /OUTPUT 1 "out";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset_";
v0x13be58290_0 .net "b0", 0 0, L_0x13be5ccf0;  1 drivers
v0x13be58370_0 .net "b1", 0 0, L_0x13be5cc50;  1 drivers
v0x13be58400_0 .net "c0", 0 0, L_0x13be5c030;  1 drivers
v0x13be584d0_0 .net "c1", 0 0, L_0x13be5c120;  1 drivers
v0x13be585a0_0 .net "c2", 0 0, L_0x13be5c3e0;  1 drivers
v0x13be58670_0 .net "clock", 0 0, L_0x13be5adb0;  alias, 1 drivers
v0x13be58700_0 .net "dav_x", 0 0, v0x13be5a6f0_0;  1 drivers
v0x13be58790_0 .net "dav_y", 0 0, v0x13be5a780_0;  1 drivers
v0x13be58820_0 .net "out", 0 0, L_0x13be5ae20;  alias, 1 drivers
v0x13be58930_0 .net "reset_", 0 0, v0x13be5a920_0;  1 drivers
v0x13be589c0_0 .net "rfd_x", 0 0, L_0x13be5ae90;  alias, 1 drivers
v0x13be58a50_0 .net "rfd_y", 0 0, L_0x13be5af00;  alias, 1 drivers
v0x13be58ae0_0 .net "x", 7 0, v0x13be5ab90_0;  1 drivers
v0x13be58b70_0 .net "y", 7 0, v0x13be5aca0_0;  1 drivers
S_0x13be535d0 .scope module, "pc" "PC" 3 22, 3 92 0, S_0x13be53330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /OUTPUT 1 "b0";
    .port_info 3 /OUTPUT 1 "b1";
    .port_info 4 /INPUT 1 "c0";
    .port_info 5 /INPUT 1 "c1";
    .port_info 6 /INPUT 1 "c2";
P_0x13be53790 .param/l "S0" 1 3 105, +C4<00000000000000000000000000000000>;
P_0x13be537d0 .param/l "S1" 1 3 106, +C4<00000000000000000000000000000001>;
P_0x13be53810 .param/l "S2" 1 3 107, +C4<00000000000000000000000000000010>;
v0x13be53b80_0 .var "STAR", 1 0;
L_0x1400783b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13be53c40_0 .net/2u *"_ivl_11", 1 0, L_0x1400783b8;  1 drivers
v0x13be53ce0_0 .net *"_ivl_13", 31 0, L_0x13be5d030;  1 drivers
L_0x140078400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be53d70_0 .net *"_ivl_16", 29 0, L_0x140078400;  1 drivers
L_0x140078448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13be53e00_0 .net/2u *"_ivl_17", 31 0, L_0x140078448;  1 drivers
v0x13be53ed0_0 .net *"_ivl_19", 0 0, L_0x13be5d180;  1 drivers
L_0x140078490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13be53f70_0 .net/2u *"_ivl_21", 1 0, L_0x140078490;  1 drivers
L_0x1400784d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x13be54020_0 .net/2u *"_ivl_23", 1 0, L_0x1400784d8;  1 drivers
v0x13be540d0_0 .net *"_ivl_25", 1 0, L_0x13be5d3a0;  1 drivers
v0x13be541e0_0 .net *"_ivl_27", 1 0, L_0x13be5d500;  1 drivers
v0x13be54290_0 .net *"_ivl_3", 31 0, L_0x13be5cdd0;  1 drivers
v0x13be54340_0 .net *"_ivl_30", 31 0, L_0x13be5d660;  1 drivers
L_0x140078520 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be543f0_0 .net *"_ivl_33", 30 0, L_0x140078520;  1 drivers
L_0x140078568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be544a0_0 .net/2u *"_ivl_34", 31 0, L_0x140078568;  1 drivers
v0x13be54550_0 .net *"_ivl_36", 0 0, L_0x13be5d740;  1 drivers
L_0x140078328 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be545f0_0 .net *"_ivl_6", 29 0, L_0x140078328;  1 drivers
L_0x140078370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be546a0_0 .net/2u *"_ivl_7", 31 0, L_0x140078370;  1 drivers
v0x13be54830_0 .net *"_ivl_9", 0 0, L_0x13be5cef0;  1 drivers
v0x13be548c0_0 .net "b0", 0 0, L_0x13be5ccf0;  alias, 1 drivers
v0x13be54950_0 .net "b1", 0 0, L_0x13be5cc50;  alias, 1 drivers
v0x13be549f0_0 .net "c0", 0 0, L_0x13be5c030;  alias, 1 drivers
v0x13be54a90_0 .net "c1", 0 0, L_0x13be5c120;  alias, 1 drivers
v0x13be54b30_0 .net "c2", 0 0, L_0x13be5c3e0;  alias, 1 drivers
v0x13be54bd0_0 .net "clock", 0 0, L_0x13be5adb0;  alias, 1 drivers
v0x13be54c80_0 .net "reset_", 0 0, v0x13be5a920_0;  alias, 1 drivers
E_0x13be53ae0 .event posedge, v0x13be53290_0;
E_0x13be53b30 .event anyedge, L_0x13be5d740;
L_0x13be5cc50 .part L_0x13be5d500, 1, 1;
L_0x13be5ccf0 .part L_0x13be5d500, 0, 1;
L_0x13be5cdd0 .concat [ 2 30 0 0], v0x13be53b80_0, L_0x140078328;
L_0x13be5cef0 .cmp/eq 32, L_0x13be5cdd0, L_0x140078370;
L_0x13be5d030 .concat [ 2 30 0 0], v0x13be53b80_0, L_0x140078400;
L_0x13be5d180 .cmp/eq 32, L_0x13be5d030, L_0x140078448;
L_0x13be5d3a0 .functor MUXZ 2, L_0x1400784d8, L_0x140078490, L_0x13be5d180, C4<>;
L_0x13be5d500 .functor MUXZ 2, L_0x13be5d3a0, L_0x1400783b8, L_0x13be5cef0, C4<>;
L_0x13be5d660 .concat [ 1 31 0 0], v0x13be5a920_0, L_0x140078520;
L_0x13be5d740 .cmp/eq 32, L_0x13be5d660, L_0x140078568;
S_0x13be54d40 .scope module, "po" "PO" 3 14, 3 30 0, S_0x13be53330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "rfd_x";
    .port_info 1 /INPUT 1 "dav_x";
    .port_info 2 /INPUT 8 "x";
    .port_info 3 /OUTPUT 1 "rfd_y";
    .port_info 4 /INPUT 1 "dav_y";
    .port_info 5 /INPUT 8 "y";
    .port_info 6 /OUTPUT 1 "out";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset_";
    .port_info 9 /INPUT 1 "b0";
    .port_info 10 /INPUT 1 "b1";
    .port_info 11 /OUTPUT 1 "c0";
    .port_info 12 /OUTPUT 1 "c1";
    .port_info 13 /OUTPUT 1 "c2";
L_0x13be5ae20 .functor BUFZ 1, v0x13be56900_0, C4<0>, C4<0>, C4<0>;
L_0x13be5ae90 .functor BUFZ 1, v0x13be569a0_0, C4<0>, C4<0>, C4<0>;
L_0x13be5af00 .functor BUFZ 1, v0x13be569a0_0, C4<0>, C4<0>, C4<0>;
L_0x13be5bfc0 .functor NOT 1, v0x13be5a6f0_0, C4<0>, C4<0>, C4<0>;
L_0x13be5ac20 .functor NOT 1, v0x13be5a780_0, C4<0>, C4<0>, C4<0>;
L_0x13be5c030 .functor AND 1, L_0x13be5bfc0, L_0x13be5ac20, C4<1>, C4<1>;
L_0x13be5c120 .functor AND 1, v0x13be5a6f0_0, v0x13be5a780_0, C4<1>, C4<1>;
v0x13be56840_0 .var "COUNT", 7 0;
v0x13be56900_0 .var "OUT", 0 0;
v0x13be569a0_0 .var "RFD", 0 0;
v0x13be56a30_0 .net *"_ivl_14", 31 0, L_0x13be5c290;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be56ae0_0 .net *"_ivl_17", 23 0, L_0x1400780e8;  1 drivers
L_0x140078130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13be56bd0_0 .net/2u *"_ivl_18", 31 0, L_0x140078130;  1 drivers
v0x13be56c80_0 .net *"_ivl_23", 31 0, L_0x13be5c500;  1 drivers
L_0x140078178 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be56d30_0 .net *"_ivl_26", 30 0, L_0x140078178;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be56de0_0 .net/2u *"_ivl_27", 31 0, L_0x1400781c0;  1 drivers
v0x13be56ef0_0 .net *"_ivl_29", 0 0, L_0x13be5c620;  1 drivers
v0x13be56f90_0 .net *"_ivl_35", 31 0, L_0x13be5c760;  1 drivers
L_0x140078208 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be57040_0 .net *"_ivl_38", 30 0, L_0x140078208;  1 drivers
L_0x140078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be570f0_0 .net/2u *"_ivl_39", 31 0, L_0x140078250;  1 drivers
v0x13be571a0_0 .net *"_ivl_41", 0 0, L_0x13be5c910;  1 drivers
v0x13be57240_0 .net *"_ivl_47", 31 0, L_0x13be5c9f0;  1 drivers
L_0x140078298 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be572f0_0 .net *"_ivl_50", 30 0, L_0x140078298;  1 drivers
L_0x1400782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13be573a0_0 .net/2u *"_ivl_51", 31 0, L_0x1400782e0;  1 drivers
v0x13be57530_0 .net *"_ivl_53", 0 0, L_0x13be5cb30;  1 drivers
v0x13be575c0_0 .net *"_ivl_6", 0 0, L_0x13be5bfc0;  1 drivers
v0x13be57660_0 .net *"_ivl_8", 0 0, L_0x13be5ac20;  1 drivers
v0x13be57710_0 .net "b0", 0 0, L_0x13be5ccf0;  alias, 1 drivers
v0x13be577c0_0 .net "b1", 0 0, L_0x13be5cc50;  alias, 1 drivers
v0x13be57850_0 .net "c0", 0 0, L_0x13be5c030;  alias, 1 drivers
v0x13be578e0_0 .net "c1", 0 0, L_0x13be5c120;  alias, 1 drivers
v0x13be57970_0 .net "c2", 0 0, L_0x13be5c3e0;  alias, 1 drivers
v0x13be57a00_0 .net "clock", 0 0, L_0x13be5adb0;  alias, 1 drivers
v0x13be57ad0_0 .net "dav_x", 0 0, v0x13be5a6f0_0;  alias, 1 drivers
v0x13be57b60_0 .net "dav_y", 0 0, v0x13be5a780_0;  alias, 1 drivers
v0x13be57bf0_0 .net "max", 7 0, L_0x13be5be20;  1 drivers
v0x13be57c80_0 .net "out", 0 0, L_0x13be5ae20;  alias, 1 drivers
v0x13be57d10_0 .net "reset_", 0 0, v0x13be5a920_0;  alias, 1 drivers
v0x13be57dc0_0 .net "rfd_x", 0 0, L_0x13be5ae90;  alias, 1 drivers
v0x13be57e50_0 .net "rfd_y", 0 0, L_0x13be5af00;  alias, 1 drivers
v0x13be57430_0 .net "x", 7 0, v0x13be5ab90_0;  alias, 1 drivers
v0x13be580e0_0 .net "y", 7 0, v0x13be5aca0_0;  alias, 1 drivers
E_0x13be539f0 .event anyedge, L_0x13be5cb30;
E_0x13be550e0 .event anyedge, L_0x13be5c910;
E_0x13be55130 .event anyedge, L_0x13be5c620;
L_0x13be5c290 .concat [ 8 24 0 0], v0x13be56840_0, L_0x1400780e8;
L_0x13be5c3e0 .cmp/eq 32, L_0x13be5c290, L_0x140078130;
L_0x13be5c500 .concat [ 1 31 0 0], v0x13be5a920_0, L_0x140078178;
L_0x13be5c620 .cmp/eq 32, L_0x13be5c500, L_0x1400781c0;
L_0x13be5c760 .concat [ 1 31 0 0], v0x13be5a920_0, L_0x140078208;
L_0x13be5c910 .cmp/eq 32, L_0x13be5c760, L_0x140078250;
L_0x13be5c9f0 .concat [ 1 31 0 0], v0x13be5a920_0, L_0x140078298;
L_0x13be5cb30 .cmp/eq 32, L_0x13be5c9f0, L_0x1400782e0;
S_0x13be55190 .scope module, "m" "MAX" 3 57, 3 120 0, S_0x13be54d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /OUTPUT 8 "max";
L_0x13be5bce0 .functor NOT 8, v0x13be5aca0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13be565d0_0 .net "c_out", 0 0, L_0x13be5af70;  1 drivers
v0x13be56660_0 .net "max", 7 0, L_0x13be5be20;  alias, 1 drivers
v0x13be566f0_0 .net "x", 7 0, v0x13be5ab90_0;  alias, 1 drivers
v0x13be56780_0 .net "y", 7 0, v0x13be5aca0_0;  alias, 1 drivers
L_0x13be5be20 .functor MUXZ 8, v0x13be5aca0_0, v0x13be5ab90_0, L_0x13be5af70, C4<>;
S_0x13be553d0 .scope module, "a" "add" 3 125, 4 4 0, S_0x13be55190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "c_out";
    .port_info 5 /OUTPUT 1 "ow";
P_0x13be555a0 .param/l "N" 0 4 8, +C4<00000000000000000000000000001000>;
L_0x13be5b840 .functor XNOR 1, L_0x13be5b620, L_0x13be5b760, C4<0>, C4<0>;
L_0x13be5bac0 .functor XOR 1, L_0x13be5b930, L_0x13be5ba20, C4<0>, C4<0>;
L_0x13be5bbb0/d .functor AND 1, L_0x13be5b840, L_0x13be5bac0, C4<1>, C4<1>;
L_0x13be5bbb0 .delay 1 (1,1,1) L_0x13be5bbb0/d;
L_0x140078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13be55780_0 .net *"_ivl_10", 0 0, L_0x140078058;  1 drivers
v0x13be55840_0 .net *"_ivl_11", 8 0, L_0x13be5b370;  1 drivers
L_0x1400785b0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x13be558e0_0 .net *"_ivl_13", 8 0, L_0x1400785b0;  1 drivers
v0x13be55970_0 .net *"_ivl_17", 8 0, L_0x13be5b4e0;  1 drivers
v0x13be55a00_0 .net *"_ivl_20", 0 0, L_0x13be5b620;  1 drivers
v0x13be55ad0_0 .net *"_ivl_22", 0 0, L_0x13be5b760;  1 drivers
v0x13be55b80_0 .net *"_ivl_23", 0 0, L_0x13be5b840;  1 drivers
v0x13be55c20_0 .net *"_ivl_26", 0 0, L_0x13be5b930;  1 drivers
v0x13be55cd0_0 .net *"_ivl_28", 0 0, L_0x13be5ba20;  1 drivers
v0x13be55de0_0 .net *"_ivl_29", 0 0, L_0x13be5bac0;  1 drivers
v0x13be55e80_0 .net *"_ivl_3", 8 0, L_0x13be5b0f0;  1 drivers
L_0x140078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13be55f30_0 .net *"_ivl_6", 0 0, L_0x140078010;  1 drivers
v0x13be55fe0_0 .net *"_ivl_7", 8 0, L_0x13be5b230;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13be56090_0 .net "c_in", 0 0, L_0x1400780a0;  1 drivers
v0x13be56130_0 .net "c_out", 0 0, L_0x13be5af70;  alias, 1 drivers
v0x13be561d0_0 .net "ow", 0 0, L_0x13be5bbb0;  1 drivers
v0x13be56270_0 .net "s", 7 0, L_0x13be5b010;  1 drivers
v0x13be56400_0 .net "x", 7 0, v0x13be5ab90_0;  alias, 1 drivers
v0x13be56490_0 .net "y", 7 0, L_0x13be5bce0;  1 drivers
L_0x13be5af70 .part L_0x13be5b4e0, 8, 1;
L_0x13be5b010 .part L_0x13be5b4e0, 0, 8;
L_0x13be5b0f0 .concat [ 8 1 0 0], v0x13be5ab90_0, L_0x140078010;
L_0x13be5b230 .concat [ 8 1 0 0], L_0x13be5bce0, L_0x140078058;
L_0x13be5b370 .arith/sum 9, L_0x13be5b0f0, L_0x13be5b230;
L_0x13be5b4e0 .delay 9 (1,1,1) L_0x13be5b4e0/d;
L_0x13be5b4e0/d .arith/sum 9, L_0x13be5b370, L_0x1400785b0;
L_0x13be5b620 .part v0x13be5ab90_0, 7, 1;
L_0x13be5b760 .part L_0x13be5bce0, 7, 1;
L_0x13be5b930 .part v0x13be5ab90_0, 7, 1;
L_0x13be5ba20 .part L_0x13be5b010, 7, 1;
S_0x13be58cd0 .scope fork, "f" "f" 2 29, 2 29 0, S_0x13be324b0;
 .timescale 0 0;
S_0x13be58e40 .scope begin, "consumer" "consumer" 2 96, 2 96 0, S_0x13be58cd0;
 .timescale 0 0;
v0x13be590b0_0 .var/real "diff", 0 0;
v0x13be59160_0 .var "i", 5 0;
v0x13be59210_0 .var/real "sample_ne", 0 0;
v0x13be592c0_0 .var/real "sample_pe", 0 0;
v0x13be59360_0 .var "t_x", 7 0;
v0x13be59450_0 .var "t_y", 7 0;
v0x13be59500_0 .var "t_z", 7 0;
E_0x13be59000 .event negedge, v0x13be57c80_0;
E_0x13be59060 .event posedge, v0x13be57c80_0;
S_0x13be595b0 .scope begin, "producer_x" "producer_x" 2 56, 2 56 0, S_0x13be58cd0;
 .timescale 0 0;
v0x13be59800_0 .var "i", 5 0;
v0x13be598c0_0 .var "t_x", 7 0;
v0x13be59970_0 .var "t_y", 7 0;
v0x13be59a30_0 .var "t_z", 7 0;
E_0x13be59780 .event posedge, v0x13be57dc0_0;
E_0x13be597c0 .event negedge, v0x13be57dc0_0;
S_0x13be59ae0 .scope begin, "producer_y" "producer_y" 2 76, 2 76 0, S_0x13be58cd0;
 .timescale 0 0;
v0x13be59d60_0 .var "i", 5 0;
v0x13be59e20_0 .var "t_x", 7 0;
v0x13be59ed0_0 .var "t_y", 7 0;
v0x13be59f90_0 .var "t_z", 7 0;
E_0x13be59cc0 .event posedge, v0x13be57e50_0;
E_0x13be59d10 .event negedge, v0x13be57e50_0;
S_0x13be5a040 .scope autofunction.vec4.s24, "get_testcase" "get_testcase" 2 127, 2 127 0, S_0x13be324b0;
 .timescale 0 0;
; Variable get_testcase is vec4 return value of scope S_0x13be5a040
v0x13be5a2c0_0 .var "i", 4 0;
v0x13be5a370_0 .var "x", 7 0;
v0x13be5a430_0 .var "y", 7 0;
v0x13be5a4e0_0 .var "z", 7 0;
TD_testbench.get_testcase ;
    %load/vec4 v0x13be5a2c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x13be5a2c0_0;
    %parti/s 3, 2, 3;
    %pad/u 8;
    %addi 4, 0, 8;
    %muli 3, 0, 8;
    %store/vec4 v0x13be5a370_0, 0, 8;
    %load/vec4 v0x13be5a2c0_0;
    %parti/s 2, 0, 2;
    %pad/u 8;
    %addi 1, 0, 8;
    %muli 5, 0, 8;
    %store/vec4 v0x13be5a430_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13be5a2c0_0;
    %parti/s 2, 0, 2;
    %pad/u 8;
    %addi 1, 0, 8;
    %muli 5, 0, 8;
    %store/vec4 v0x13be5a370_0, 0, 8;
    %load/vec4 v0x13be5a2c0_0;
    %parti/s 3, 2, 3;
    %pad/u 8;
    %addi 4, 0, 8;
    %muli 3, 0, 8;
    %store/vec4 v0x13be5a430_0, 0, 8;
T_0.1 ;
    %load/vec4 v0x13be5a370_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x13be5a370_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x13be5a370_0, 0, 8;
    %load/vec4 v0x13be5a430_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x13be5a430_0;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v0x13be5a430_0, 0, 8;
    %load/vec4 v0x13be5a430_0;
    %load/vec4 v0x13be5a370_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x13be5a370_0;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x13be5a430_0;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x13be5a4e0_0, 0, 8;
    %load/vec4 v0x13be5a370_0;
    %load/vec4 v0x13be5a430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13be5a4e0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 24;  Assign to get_testcase (store_vec4_to_lval)
    %end;
    .scope S_0x13be31e40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13be3a040_0, 0;
    %end;
    .thread T_1;
    .scope S_0x13be31e40;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x13be3a040_0;
    %inv;
    %assign/vec4 v0x13be3a040_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13be54d40;
T_3 ;
    %wait E_0x13be55130;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13be569a0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13be54d40;
T_4 ;
    %wait E_0x13be53ae0;
    %load/vec4 v0x13be57d10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x13be577c0_0;
    %load/vec4 v0x13be57710_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13be569a0_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13be569a0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x13be569a0_0;
    %assign/vec4 v0x13be569a0_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13be54d40;
T_5 ;
    %wait E_0x13be550e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13be56900_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13be54d40;
T_6 ;
    %wait E_0x13be53ae0;
    %load/vec4 v0x13be57d10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x13be577c0_0;
    %load/vec4 v0x13be57710_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13be56900_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x13be56900_0;
    %assign/vec4 v0x13be56900_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13be56900_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13be54d40;
T_7 ;
    %wait E_0x13be539f0;
    %load/vec4 v0x13be56840_0;
    %assign/vec4 v0x13be56840_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13be54d40;
T_8 ;
    %wait E_0x13be53ae0;
    %load/vec4 v0x13be57d10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x13be577c0_0;
    %load/vec4 v0x13be57710_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.4, 4;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x13be57bf0_0;
    %assign/vec4 v0x13be56840_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x13be56840_0;
    %assign/vec4 v0x13be56840_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x13be56840_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x13be56840_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13be535d0;
T_9 ;
    %wait E_0x13be53b30;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13be53b80_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13be535d0;
T_10 ;
    %wait E_0x13be53ae0;
    %load/vec4 v0x13be53b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_10.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_10.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_10.2, 4;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x13be549f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %pad/s 2;
    %assign/vec4 v0x13be53b80_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x13be54a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %pad/s 2;
    %assign/vec4 v0x13be53b80_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x13be54b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %pad/s 2;
    %assign/vec4 v0x13be53b80_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13be324b0;
T_11 ;
    %vpi_call 2 25 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %fork t_1, S_0x13be58cd0;
    %fork t_2, S_0x13be58cd0;
    %join;
    %join;
    %jmp t_0;
    .scope S_0x13be58cd0;
t_1 ;
    %delay 100000, 0;
    %vpi_call 2 32 "$display", "Timeout - waiting for signal failed" {0 0 0};
    %disable S_0x13be58cd0;
    %end;
t_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13be5a6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13be5a780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13be5a920_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13be5a920_0, 0, 1;
    %load/vec4 v0x13be5a9f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_11.0, 6;
    %vpi_call 2 46 "$display", "rfd_x is not 1 after reset" {0 0 0};
T_11.0 ;
    %load/vec4 v0x13be5aac0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_11.2, 6;
    %vpi_call 2 49 "$display", "rfd_y is not 1 after reset" {0 0 0};
T_11.2 ;
    %load/vec4 v0x13be5a850_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 6;
    %vpi_call 2 52 "$display", "out is not 0 after reset" {0 0 0};
T_11.4 ;
    %fork t_4, S_0x13be58cd0;
    %fork t_5, S_0x13be58cd0;
    %fork t_6, S_0x13be58cd0;
    %join;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %fork t_8, S_0x13be595b0;
    %jmp t_7;
    .scope S_0x13be595b0;
t_8 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x13be59800_0, 0, 6;
T_11.6 ;
    %load/vec4 v0x13be59800_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_11.7, 5;
    %alloc S_0x13be5a040;
    %load/vec4 v0x13be59800_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x13be5a2c0_0, 0, 5;
    %callf/vec4 TD_testbench.get_testcase, S_0x13be5a040;
    %free S_0x13be5a040;
    %split/vec4 8;
    %store/vec4 v0x13be59a30_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x13be59970_0, 0, 8;
    %store/vec4 v0x13be598c0_0, 0, 8;
    %delay 30, 0;
    %load/vec4 v0x13be598c0_0;
    %store/vec4 v0x13be5ab90_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13be5a6f0_0, 0, 1;
    %wait E_0x13be597c0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13be5a6f0_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x13be5ab90_0, 0, 8;
    %wait E_0x13be59780;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13be59800_0;
    %pushi/vec4 1, 0, 6;
    %add;
    %store/vec4 v0x13be59800_0, 0, 6;
    %jmp T_11.6;
T_11.7 ;
    %end;
    .scope S_0x13be58cd0;
t_7 %join;
    %end;
t_5 ;
    %fork t_10, S_0x13be59ae0;
    %jmp t_9;
    .scope S_0x13be59ae0;
t_10 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x13be59d60_0, 0, 6;
T_11.8 ;
    %load/vec4 v0x13be59d60_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_11.9, 5;
    %alloc S_0x13be5a040;
    %load/vec4 v0x13be59d60_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x13be5a2c0_0, 0, 5;
    %callf/vec4 TD_testbench.get_testcase, S_0x13be5a040;
    %free S_0x13be5a040;
    %split/vec4 8;
    %store/vec4 v0x13be59f90_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x13be59ed0_0, 0, 8;
    %store/vec4 v0x13be59e20_0, 0, 8;
    %delay 60, 0;
    %load/vec4 v0x13be59ed0_0;
    %store/vec4 v0x13be5aca0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13be5a780_0, 0, 1;
    %wait E_0x13be59d10;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13be5a780_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x13be5aca0_0, 0, 8;
    %wait E_0x13be59cc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13be59d60_0;
    %pushi/vec4 1, 0, 6;
    %add;
    %store/vec4 v0x13be59d60_0, 0, 6;
    %jmp T_11.8;
T_11.9 ;
    %end;
    .scope S_0x13be58cd0;
t_9 %join;
    %end;
t_6 ;
    %fork t_12, S_0x13be58e40;
    %jmp t_11;
    .scope S_0x13be58e40;
t_12 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x13be59160_0, 0, 6;
T_11.10 ;
    %load/vec4 v0x13be59160_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_11.11, 5;
    %alloc S_0x13be5a040;
    %load/vec4 v0x13be59160_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x13be5a2c0_0, 0, 5;
    %callf/vec4 TD_testbench.get_testcase, S_0x13be5a040;
    %free S_0x13be5a040;
    %split/vec4 8;
    %store/vec4 v0x13be59500_0, 0, 8;
    %split/vec4 8;
    %store/vec4 v0x13be59450_0, 0, 8;
    %store/vec4 v0x13be59360_0, 0, 8;
    %wait E_0x13be59060;
    %vpi_func/r 2 108 "$realtime" {0 0 0};
    %store/real v0x13be592c0_0;
    %wait E_0x13be59000;
    %vpi_func/r 2 110 "$realtime" {0 0 0};
    %store/real v0x13be59210_0;
    %load/real v0x13be59210_0;
    %load/real v0x13be592c0_0;
    %sub/wr;
    %pushi/vec4 10, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x13be590b0_0;
    %load/real v0x13be590b0_0;
    %load/vec4 v0x13be59500_0;
    %cvt/rv;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %vpi_call 2 115 "$display", "Test #%g failed, expected %g, got %g", v0x13be59160_0, v0x13be59500_0, v0x13be590b0_0 {0 0 0};
T_11.12 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13be59160_0;
    %pushi/vec4 1, 0, 6;
    %add;
    %store/vec4 v0x13be59160_0, 0, 6;
    %jmp T_11.10;
T_11.11 ;
    %end;
    .scope S_0x13be58cd0;
t_11 %join;
    %end;
    .scope S_0x13be58cd0;
t_3 ;
    %disable S_0x13be58cd0;
    %end;
    .scope S_0x13be324b0;
t_0 ;
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "sintesi.v";
    "reti_standard.v";
