I 000050 55 6982          1554114118848 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554114118849 2019.04.01 13:21:58)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters dbg tan)
	(_code fcf9f0adfeabaceff4fde9a7fcfaf8fffdfbf9fbad)
	(_ent
		(_time 1554114118841)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554114152433 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554114152434 2019.04.01 13:22:32)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 2670772371717635232a607d732024212321772022)
	(_ent
		(_time 1554114152429)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1554114152445 2019.04.01 13:22:32)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 36606633356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554114154461 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554114154462 2019.04.01 13:22:34)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 15401513414245061d14004e151311161412101244)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554114154709 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554114154710 2019.04.01 13:22:34)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 0f5a0c0808585f1c0a0349545a090d080a085e090b)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1554114154716 2019.04.01 13:22:34)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 0f5a0d095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554114270648 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554114270649 2019.04.01 13:24:30)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f1f1a5a0a1a6a1e2f4a5b7aaa4f7f3f6f4f6a0f7f5)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1554114270658 2019.04.01 13:24:30)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f1f1a4a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554114273904 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554114273905 2019.04.01 13:24:33)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code a3aca1f5f1f4f3b0aba2b6f8a3a5a7a0a2a4a6a4f2)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554114274147 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554114274148 2019.04.01 13:24:34)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 9d92909398cacd8e98c9dbc6c89b9f9a989acc9b99)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1554114274153 2019.04.01 13:24:34)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 9d929192cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554114415834 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554114415835 2019.04.01 13:26:55)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 14411312414344071143524f411216131113451210)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 78 (uzd1_tb))
	(_version vd0)
	(_time 1554114415844 2019.04.01 13:26:55)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 14411213154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554114420300 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554114420301 2019.04.01 13:27:00)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 792d7f79212e296a71786c22797f7d7a787e7c7e28)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554114420530 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554114420531 2019.04.01 13:27:00)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 64306565313334776133223f316266636163356260)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 78 (uzd1_tb))
	(_version vd0)
	(_time 1554114420536 2019.04.01 13:27:00)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 7327737275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554115534375 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115534376 2019.04.01 13:45:34)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 57035155010007445201110c025155505250065153)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115534384 2019.04.01 13:45:34)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 67336067653130706366753d3361326164616f6231)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554115537037 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554115537038 2019.04.01 13:45:37)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code c7939693919097d4cfc6d29cc7c1c3c4c6c0c2c096)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554115537256 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115537257 2019.04.01 13:45:37)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a2f6f2f4f1f5f2b1a7f4e4f9f7a4a0a5a7a5f3a4a6)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115537262 2019.04.01 13:45:37)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a2f6f3f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554115577593 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115577594 2019.04.01 13:46:17)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 2a2b7c2f2a7d7a392f7c6c717f2c282d2f2d7b2c2e)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115577602 2019.04.01 13:46:17)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 3a3b6d3f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554115580906 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554115580907 2019.04.01 13:46:20)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 1b1b171d184c4b08131a0e401b1d1f181a1c1e1c4a)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554115581142 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115581143 2019.04.01 13:46:21)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 05055102515255160053435e500307020002540301)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115581149 2019.04.01 13:46:21)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 15154012154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554115662685 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115662686 2019.04.01 13:47:42)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 90c59d9ec1c7c08395c6d6cbc59692979597c19694)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115662694 2019.04.01 13:47:42)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a0f5acf7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554115666117 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554115666118 2019.04.01 13:47:46)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code fda9fdacf8aaadeef5fce8a6fdfbf9fefcfaf8faac)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554115666341 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115666342 2019.04.01 13:47:46)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d88cdb8b818f88cbdd8e9e838ddedadfdddf89dedc)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115666347 2019.04.01 13:47:46)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d88cda8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554115726561 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115726562 2019.04.01 13:48:46)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 134614154144430016455548461511141614421517)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115726571 2019.04.01 13:48:46)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 2376252725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554115729610 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554115729611 2019.04.01 13:48:49)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code faafababfaadaae9f2fbefa1fafcfef9fbfdfffdab)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554115729675 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115729676 2019.04.01 13:48:49)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 386d683c616f682b3d6e7e636d3e3a3f3d3f693e3c)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115729683 2019.04.01 13:48:49)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 481d194a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554115731834 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554115731835 2019.04.01 13:48:51)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code b4e0b7e1e1e3e4a7bcb5a1efb4b2b0b7b5b3b1b3e5)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554115732061 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115732062 2019.04.01 13:48:52)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8fdb8d8088d8df9c8ad9c9d4da898d888a88de898b)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115732067 2019.04.01 13:48:52)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 9fcb9c90ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554115777749 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115777750 2019.04.01 13:49:37)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 06065201515156150350405d530004010301570002)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115777757 2019.04.01 13:49:37)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 16164311154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554115787148 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554115787149 2019.04.01 13:49:47)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code c5cb9591919295d6cdc4d09ec5c3c1c6c4c2c0c294)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554115787386 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115787387 2019.04.01 13:49:47)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code afa1fcf9a8f8ffbcaaf9e9f4faa9ada8aaa8fea9ab)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115787392 2019.04.01 13:49:47)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code afa1fdf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554115926963 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115926964 2019.04.01 13:52:06)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e9bdecbbb1beb9faecbfafb2bcefebeeeceeb8efed)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115926972 2019.04.01 13:52:06)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e9bdedbae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554115934153 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554115934154 2019.04.01 13:52:14)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code fdaeabacf8aaadeef5fce8a6fdfbf9fefcfaf8faac)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554115934381 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554115934382 2019.04.01 13:52:14)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e7b4b6b5b1b0b7f4e2b1a1bcb2e1e5e0e2e0b6e1e3)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 79 (uzd1_tb))
	(_version vd0)
	(_time 1554115934388 2019.04.01 13:52:14)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e7b4b7b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554129488969 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554129488970 2019.04.01 17:38:08)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 792c7d79212e296a7c2d3f222c7f7b7e7c7e287f7d)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1554129488978 2019.04.01 17:38:08)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 89dc8c8785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554129493600 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554129493601 2019.04.01 17:38:13)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 9ace9c949acdca89929b8fc19a9c9e999b9d9f9dcb)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554129493829 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554129493830 2019.04.01 17:38:13)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 75217475212225667021332e207377727072247371)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1554129493835 2019.04.01 17:38:13)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 84d0848a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554129824373 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554129824374 2019.04.01 17:43:44)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a7f3f4f1f1f0f7b4a2f3e1fcf2a1a5a0a2a0f6a1a3)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1554129824382 2019.04.01 17:43:44)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code b7e3e5e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 6978          1554129829231 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554129829232 2019.04.01 17:43:49)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code a3f1a4f5f1f4f3b0aba2b6f8a3a5a7a0a2a4a6a4f2)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1708          1554129829455 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554129829456 2019.04.01 17:43:49)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 7e2c787e7a292e6d7b2a38252b787c797b792f787a)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1554129829461 2019.04.01 17:43:49)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8ddf8a83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1708          1554129961149 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554129961150 2019.04.01 17:46:01)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f5a7f5a4a1a2a5e6f0a1b3aea0f3f7f2f0f2a4f3f1)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1554129961159 2019.04.01 17:46:01)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f5a7f4a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
V 000050 55 6978          1554129965972 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1554129965973 2019.04.01 17:46:05)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code c190cc95919691d2c9c0d49ac1c7c5c2c0c6c4c690)
	(_ent
		(_time 1554114118840)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int Z -1 0 57(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 72(_ent (_in))))
				(_port (_int B -1 0 73(_ent (_in))))
				(_port (_int Z -1 0 74(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 78(_ent (_in))))
				(_port (_int B -1 0 79(_ent (_in))))
				(_port (_int C -1 0 80(_ent (_in))))
				(_port (_int Z -1 0 81(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 85(_ent (_in))))
				(_port (_int B -1 0 86(_ent (_in))))
				(_port (_int Z -1 0 87(_ent (_out))))
			)
		)
	)
	(_inst I11 0 96(_comp xnor2)
		(_port
			((A)(N_26))
			((B)(N_25))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I16 0 98(_comp inv)
		(_port
			((A)(C))
			((Z)(N_15))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I17 0 100(_comp inv)
		(_port
			((A)(S))
			((Z)(N_24))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I18 0 102(_comp inv)
		(_port
			((A)(R))
			((Z)(N_21))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I12 0 104(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_26))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 106(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 108(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 110(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_25))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 112(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_26))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 114(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 116(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_27))
			((C)(Reset))
			((Z)(N_28))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I19 0 118(_comp nd3)
		(_port
			((A)(Dinaminis_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_10))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I20 0 120(_comp nd3)
		(_port
			((A)(Dvipakopis_DUMMY))
			((B)(N_14))
			((C)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I21 0 122(_comp nd3)
		(_port
			((A)(N_19))
			((B)(N_13))
			((C)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I22 0 124(_comp nd3)
		(_port
			((A)(N_12))
			((B)(C))
			((C)(N_22))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I23 0 126(_comp nd3)
		(_port
			((A)(N_23))
			((B)(C))
			((C)(N_11))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I24 0 128(_comp nd2)
		(_port
			((A)(N_12))
			((B)(N_10))
			((Z)(Dinaminis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I25 0 130(_comp nd2)
		(_port
			((A)(N_18))
			((B)(N_16))
			((Z)(Dvipakopis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I26 0 132(_comp nd2)
		(_port
			((A)(N_19))
			((B)(N_15))
			((Z)(N_18))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I27 0 134(_comp nd2)
		(_port
			((A)(N_15))
			((B)(N_17))
			((Z)(N_14))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I28 0 136(_comp nd2)
		(_port
			((A)(N_20))
			((B)(N_17))
			((Z)(N_19))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I29 0 138(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_20))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I30 0 140(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_13))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I31 0 142(_comp nd2)
		(_port
			((A)(N_24))
			((B)(N_12))
			((Z)(N_23))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I32 0 144(_comp nd2)
		(_port
			((A)(N_11))
			((B)(N_21))
			((Z)(N_22))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 146(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_28))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 148(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 150(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_27))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int Statinis -1 0 12(_ent(_out))))
		(_port (_int C -1 0 13(_ent(_in))))
		(_port (_int Reset -1 0 14(_ent(_in))))
		(_port (_int Dinaminis -1 0 15(_ent(_out))))
		(_port (_int Dvipakopis -1 0 16(_ent(_out))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_27 -1 0 25(_arch(_uni))))
		(_sig (_int N_28 -1 0 26(_arch(_uni))))
		(_sig (_int Dvipakopis_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int N_10 -1 0 28(_arch(_uni))))
		(_sig (_int N_11 -1 0 29(_arch(_uni))))
		(_sig (_int N_12 -1 0 30(_arch(_uni))))
		(_sig (_int N_13 -1 0 31(_arch(_uni))))
		(_sig (_int N_14 -1 0 32(_arch(_uni))))
		(_sig (_int N_15 -1 0 33(_arch(_uni))))
		(_sig (_int N_16 -1 0 34(_arch(_uni))))
		(_sig (_int N_17 -1 0 35(_arch(_uni))))
		(_sig (_int N_18 -1 0 36(_arch(_uni))))
		(_sig (_int N_19 -1 0 37(_arch(_uni))))
		(_sig (_int N_20 -1 0 38(_arch(_uni))))
		(_sig (_int Dinaminis_DUMMY -1 0 39(_arch(_uni))))
		(_sig (_int N_21 -1 0 40(_arch(_uni))))
		(_sig (_int N_22 -1 0 41(_arch(_uni))))
		(_sig (_int N_23 -1 0 42(_arch(_uni))))
		(_sig (_int N_24 -1 0 43(_arch(_uni))))
		(_sig (_int S -1 0 44(_arch(_uni))))
		(_sig (_int R -1 0 45(_arch(_uni))))
		(_sig (_int N_25 -1 0 46(_arch(_uni))))
		(_sig (_int N_26 -1 0 47(_arch(_uni))))
		(_sig (_int N_8 -1 0 48(_arch(_uni))))
		(_sig (_int N_9 -1 0 49(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 50(_arch(_uni))))
		(_sig (_int N_2 -1 0 51(_arch(_uni))))
		(_sig (_int N_6 -1 0 52(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(3))(_sens(35)))))
			(line__93(_arch 1 0 93(_assignment (_alias((Dinaminis)(Dinaminis_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
			(line__94(_arch 2 0 94(_assignment (_alias((Dvipakopis)(Dvipakopis_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
V 000056 55 1708          1554129966290 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1554129966291 2019.04.01 17:46:06)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 09585d0e515e591a0c5d4f525c0f0b0e0c0e580f0d)
	(_ent
		(_time 1554114152428)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int Statinis -1 0 18(_ent (_out))))
				(_port (_int C -1 0 19(_ent (_in))))
				(_port (_int Reset -1 0 20(_ent (_in))))
				(_port (_int Dinaminis -1 0 21(_ent (_out))))
				(_port (_int Dvipakopis -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((Statinis)(Statinis))
			((C)(C))
			((Reset)(Reset))
			((Dinaminis)(Dinaminis))
			((Dvipakopis)(Dvipakopis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int C -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int Statinis -1 0 32(_arch(_uni))))
		(_sig (_int Dinaminis -1 0 33(_arch(_uni))))
		(_sig (_int Dvipakopis -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(Clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(3)))))
			(SR_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1554129966296 2019.04.01 17:46:06)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 09585c0f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
