<profile>

<section name = "Vitis HLS Report for 'matrix_vector_product_with_bias_output_layer_1'" level="0">
<item name = "Date">Wed Aug  6 20:24:17 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">BACKPROP</item>
<item name = "Solution">solution0 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.703 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1749, 1749, 13.992 us, 13.992 us, 1749, 1749, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_161">matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s, 12, 12, 96.000 ns, 96.000 ns, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- matrix_vector_product_with_bias_output_layer_loop1">1734, 1734, 578, -, -, 3, no</column>
<column name=" + matrix_vector_product_with_bias_output_layer_loop1_1">576, 576, 9, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 62, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 205, 162, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 156, -</column>
<column name="Register">-, -, 356, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_161">matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s, 0, 0, 205, 162, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_fu_244_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln102_fu_259_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln96_fu_212_p2">+, 0, 0, 9, 2, 1</column>
<column name="icmp_ln100_fu_238_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln96_fu_206_p2">icmp, 0, 0, 9, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="activations12_0_fu_74">9, 2, 64, 128</column>
<column name="activations2_0_fu_70">9, 2, 64, 128</column>
<column name="activations_0_fu_78">9, 2, 64, 128</column>
<column name="add113_reg_149">9, 2, 64, 128</column>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="grp_fu_173_ce">9, 2, 1, 2</column>
<column name="grp_fu_173_p0">14, 3, 64, 192</column>
<column name="grp_fu_173_p1">14, 3, 64, 192</column>
<column name="i_13_reg_138">9, 2, 7, 14</column>
<column name="j_fu_66">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="activations12_0_fu_74">64, 0, 64, 0</column>
<column name="activations2_0_fu_70">64, 0, 64, 0</column>
<column name="activations_0_fu_78">64, 0, 64, 0</column>
<column name="add113_reg_149">64, 0, 64, 0</column>
<column name="add_ln100_reg_401">7, 0, 7, 0</column>
<column name="add_ln96_reg_373">2, 0, 2, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_161_ap_start_reg">1, 0, 1, 0</column>
<column name="i_13_reg_138">7, 0, 7, 0</column>
<column name="j_6_reg_366">2, 0, 2, 0</column>
<column name="j_fu_66">2, 0, 2, 0</column>
<column name="mul8_reg_426">64, 0, 64, 0</column>
<column name="tmp_s_reg_378">2, 0, 8, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="ap_return_0">out, 64, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="ap_return_1">out, 64, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="ap_return_2">out, 64, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="grp_fu_996_p_din0">out, 64, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="grp_fu_996_p_din1">out, 64, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="grp_fu_996_p_opcode">out, 2, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="grp_fu_996_p_dout0">in, 64, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="grp_fu_996_p_ce">out, 1, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="grp_fu_1008_p_din0">out, 64, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="grp_fu_1008_p_din1">out, 64, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="grp_fu_1008_p_dout0">in, 64, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="grp_fu_1008_p_ce">out, 1, ap_ctrl_hs, matrix_vector_product_with_bias_output_layer.1, return value</column>
<column name="biases3_address0">out, 2, ap_memory, biases3, array</column>
<column name="biases3_ce0">out, 1, ap_memory, biases3, array</column>
<column name="biases3_q0">in, 64, ap_memory, biases3, array</column>
<column name="weights3_address0">out, 8, ap_memory, weights3, array</column>
<column name="weights3_ce0">out, 1, ap_memory, weights3, array</column>
<column name="weights3_q0">in, 64, ap_memory, weights3, array</column>
<column name="p_read">in, 64, ap_none, p_read, scalar</column>
<column name="p_read1">in, 64, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 64, ap_none, p_read2, scalar</column>
<column name="input_activations_address0">out, 6, ap_memory, input_activations, array</column>
<column name="input_activations_ce0">out, 1, ap_memory, input_activations, array</column>
<column name="input_activations_q0">in, 64, ap_memory, input_activations, array</column>
</table>
</item>
</section>
</profile>
