###############################################################################
#clear and reset
###############################################################################
set date_start [sh date]
Thu Nov 28 20:13:04 CST 2024
remove_design -all
1
set RESULTS_DIR outputs
outputs
set REPORTS_DIR reports
reports
sh rm -rf ${RESULTS_DIR}
sh mkdir ${RESULTS_DIR}
sh rm -rf ${REPORTS_DIR}
sh mkdir ${REPORTS_DIR}
###############################################################################
# set multi core 1~16
###############################################################################
set_host_options -max_cores 8
1
###############################################################################
#    Set rules
###############################################################################
set_app_var hdlin_vrlg_std 2001
2001
set_app_var template_naming_style %s
%s
set_app_var uniquify_naming_style %s_%d
%s_%d
set enable_page_mode false
false
set enable_recovery_removal_arcs true
true
set power_perserve_rtl_hier_names true
true
set compile_preserve_subdesign_interfaces true
true
set bus_naming_style {%s[%d]}
%s[%d]
set hdlin_enable_rtldrc_info true
true
###############################################################################
#    source logic and physical libraries
###############################################################################
source -e -v scr/lib.tcl
set PROC_PATH    [concat /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v]
/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v
set SYNOPSYS_ROOT [concat /app/synopsys/dc1409/libraries/syn]
/app/synopsys/dc1409/libraries/syn
set SYMBOL_LIBRARY_PATH [concat /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/symbol /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/symbol]
/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/symbol /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/symbol
set IO_PATH [concat /home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v]
/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v
set MEM_PATH [concat /home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db]
/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db
set PARA_PATH [concat /home/lyh/Desktop/qua_backend/power/rtl/quantization_rtl]
/home/lyh/Desktop/qua_backend/power/rtl/quantization_rtl
set_app_var search_path   [concat ${search_path} ${SYNOPSYS_ROOT} ${PROC_PATH} ${SYNOPSYS_ROOT}/sdb ${SYMBOL_LIBRARY_PATH} ${PARA_PATH} ${IO_PATH} ${MEM_PATH}]
. /app/synopsys/dc1506/libraries/syn /app/synopsys/dc1506/minpower/syn /app/synopsys/dc1506/dw/syn_ver /app/synopsys/dc1506/dw/sim_ver /app/synopsys/dc1409/libraries/syn /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v /app/synopsys/dc1409/libraries/syn/sdb /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/symbol /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/symbol /home/lyh/Desktop/qua_backend/power/rtl/quantization_rtl /home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v /home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db
set rvt_stb_lib  "scc55nll_vhs_rvt_ss_v1p08_125c_basic"
scc55nll_vhs_rvt_ss_v1p08_125c_basic
set lvt_stb_lib  "scc55nll_vhs_lvt_ss_v1p08_125c_basic"
scc55nll_vhs_lvt_ss_v1p08_125c_basic
#############################################################################################################################################################
set_app_var target_library [concat ${rvt_stb_lib}.db ${lvt_stb_lib}.db]
scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db
set_app_var synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set_app_var symbol_library "scc55nll_vhs_rvt.sdb"
scc55nll_vhs_rvt.sdb
set std_libs [join "
scc55nll_vhs_rvt_ss_v1p08_125c_basic.db
scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db
scc55nll_vhs_lvt_ss_v1p08_125c_basic.db
scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db
"]
scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db
set io_libs "SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db"
SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db
set mem_libs "scheduler128x32_ss_1.08_125.db scheduler128x32_ff_1.32_0.db sram127x1024_ss_1.08_-40.db sram127x1024_ff_1.32_0.db sum8x1024_ss_1.08_125.db sum8x1024_ff_1.32_-40.db"
scheduler128x32_ss_1.08_125.db scheduler128x32_ff_1.32_0.db sram127x1024_ss_1.08_-40.db sram127x1024_ff_1.32_0.db sum8x1024_ss_1.08_125.db sum8x1024_ff_1.32_-40.db
#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
set MIN_LIBRARY_FILES             "${std_libs} ${io_libs} ${mem_libs}"
scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db scheduler128x32_ss_1.08_125.db scheduler128x32_ff_1.32_0.db sram127x1024_ss_1.08_-40.db sram127x1024_ff_1.32_0.db sum8x1024_ss_1.08_125.db sum8x1024_ff_1.32_-40.db
set_app_var link_library  [concat "*" ${target_library} ${synthetic_library} ${MIN_LIBRARY_FILES}]
* scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db dw_foundation.sldb scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db scheduler128x32_ss_1.08_125.db scheduler128x32_ff_1.32_0.db sram127x1024_ss_1.08_-40.db sram127x1024_ff_1.32_0.db sum8x1024_ss_1.08_125.db sum8x1024_ff_1.32_-40.db
foreach {max_library min_library} ${MIN_LIBRARY_FILES} {
set_min_library ${max_library} -min_version ${min_library}
}
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ss_1.08_-40.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ff_1.32_-40.db'
###############################################################################
check_library > ${REPORTS_DIR}/check_library.rpt
###############################################################################
#    Set synopsys verification for formality
###############################################################################
set_svf  ${RESULTS_DIR}/${TOP}.svf
1
###############################################################################
#    Read Verilog file
###############################################################################
#generate the HTML log file in dc_shell, before reading in the design
set_app_var html_log_enable true
true
set_app_var html_log_filename ${TOP}.html
fc_12.html
set RTL_FILE [subst [sh cat ${FILE_LIST}]]
../rtl/fc_12.v
analyze -format verilog   ${RTL_FILE}
Running PRESTO HDLC
Compiling source file ../rtl/fc_12.v
Presto compilation completed successfully.
Loading db file '/app/synopsys/dc1506/libraries/syn/dw_foundation.sldb'
1
elaborate      ${TOP}
Loading db file '/app/synopsys/dc1506/libraries/syn/gtech.db'
Loading db file '/app/synopsys/dc1506/libraries/syn/standard.sldb'
  Loading link library 'scc55nll_vhs_rvt_ss_v1p08_125c_basic'
  Loading link library 'scc55nll_vhs_lvt_ss_v1p08_125c_basic'
  Loading link library 'scc55nll_vhs_rvt_ff_v1p32_-40c_basic'
  Loading link library 'scc55nll_vhs_lvt_ff_v1p32_-40c_basic'
  Loading link library 'SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C'
  Loading link library 'SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C'
  Loading link library 'scheduler128x32_ss_1.08_125'
  Loading link library 'scheduler128x32_ff_1.32_0'
  Loading link library 'sram127x1024_ss_1.08_-40'
  Loading link library 'sram127x1024_ff_1.32_0'
  Loading link library 'sum8x1024_ss_1.08_125'
  Loading link library 'sum8x1024_ff_1.32_-40'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 122 in file
        '../rtl/fc_12.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           124            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 306 in file
        '../rtl/fc_12.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           309            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine fc_12 line 39 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cnt_fc_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 65 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_w_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 80 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ivalid_ff_1_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ivalid_ff_0_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ivalid_ff_4_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ivalid_ff_3_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ivalid_ff_2_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 106 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   weight_addr_reg   | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 122 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        w_reg        | Flip-flop |  144  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 306 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      csign_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p8_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p7_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p6_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p5_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p4_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p3_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p2_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p0_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p11_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p10_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       p9_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 498 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum03_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum04_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum01_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum02_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum05_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum00_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 548 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum11_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum12_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum10_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 561 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum20_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum21_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 572 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       sum_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 580 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dout_r_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine fc_12 line 594 in file
                '../rtl/fc_12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      osign_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fc_12'.
1
current_design ${TOP}
Current design is 'fc_12'.
{fc_12}
link

  Linking design 'fc_12'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fc_12                       /home/ygl/code/BNN_accelerator/ic2/ic2/dc_syn/fc_12.db
  scc55nll_vhs_rvt_ss_v1p08_125c_basic (library) /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db
  scc55nll_vhs_lvt_ss_v1p08_125c_basic (library) /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db
  dw_foundation.sldb (library) /app/synopsys/dc1506/libraries/syn/dw_foundation.sldb
  scc55nll_vhs_rvt_ff_v1p32_-40c_basic (library) /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db
  scc55nll_vhs_lvt_ff_v1p32_-40c_basic (library) /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db
  SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C (library) /home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db
  SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C (library) /home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db
  scheduler128x32_ss_1.08_125 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ss_1.08_125.db
  scheduler128x32_ff_1.32_0 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ff_1.32_0.db
  sram127x1024_ss_1.08_-40 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ss_1.08_-40.db
  sram127x1024_ff_1.32_0 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ff_1.32_0.db
  sum8x1024_ss_1.08_125 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ss_1.08_125.db
  sum8x1024_ff_1.32_-40 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ff_1.32_-40.db

1
###############################################################################
# Set timing debrate
###############################################################################
#set_timing_derate -max -early 0.92
#set_timing_derate -max -late  1.08
###############################################################################
# Set operating conditions
###############################################################################
#set_operating_conditions -max $MAX_COND                         -max_library $MAX_LIB                         -min $MIN_COND                         -min_library $MIN_LIB
###############################################################################
#    Unify
###############################################################################
uniquify -force
1
#set_max_dynamic_power 0
#set_max_leakage_power 0
###############################################################################
#    Instance SDC files
###############################################################################
source -e -v ${TOP_SDC}
set clk_main_period 40
40
create_clock -period 5 -name  clk
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
set_clock_uncertainty -setup 0.4 [get_clocks clk]
1
set_clock_uncertainty -hold  0.2 [get_clocks clk]
1
set_clock_gating_check -hold 0.2 -setup 0.4 [all_clocks]
1
set_load 10  [all_outputs]
1
set_input_transition 1 [all_inputs]
1
set_clock_transition 0.3  [get_clocks {rclkmain}]
Warning: Can't find clock 'rclkmain' in design 'fc_12'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
0
set_max_transition 0.6             [current_design]
Current design is 'fc_12'.
1
set_max_fanout     32            [current_design]
Current design is 'fc_12'.
1
# set_dont_touch          [get_cells $rstgen/u_rstmux_0]
# set_ideal_network -no_propagate [get_pins  $rstgen/u_rstmux_0/u_clkmux/Z]
set_ideal_network [all_high_fanout -nets  -threshold 100] -no_propagate
Warning: Transferring ideal_net attribute onto the driver pin clk of net clk. (UID-606)
Warning: Transferring ideal_net attribute onto the driver pin weight of net weight. (UID-606)
Warning: Transferring ideal_net attribute onto the driver pin weight_addr_reg[7]/Q of net weight_addr[7]. (UID-606)
1
set_max_area 0.0
1
1
source -e -v scr/set_dont_use.tcl
#############################################################
##   File name : set_dont_use.tcl
##   Author: FengXiaolong
##   Date: 2015-11-06 18:32
##   Modified date : 2015-11-06 18:32
##   Script Name: 
##     
##   Script Function: 
##    
#############################################################    
#set_attribute [get_lib_cells */INV_X0*] dont_use true -quiet
#set_attribute [get_lib_cells */BUF_X0*] dont_use true -quiet
set_dont_use [get_lib_cell */*CLK*]
1
set_dont_use [get_lib_cell */*DEL*]
1
set_dont_use [get_lib_cell */*TBUF*]
1
set_dont_use [get_lib_cell */*BUF*]
1
set_dont_use [get_lib_cell */*PULL*]
1
set_dont_use [get_lib_cell */*VHSV0*]
1
set_dont_use [get_lib_cell */*VHSV32*]
1
set_dont_use [get_lib_cell */*VHSV40*]
1
set_dont_use [get_lib_cell */*VHSV48*]
1
set_dont_use [get_lib_cell */*LAL*]
1
set_dont_use [get_lib_cell */*LAH*]
1
1
#
###############################################################################
#use verilog naming rules
###############################################################################
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
###############################################################################
#Define the working directory
###############################################################################
define_design_lib worklib -path ~/
1
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
Warning: Attribute 'sources' does not exist on clock 'clk'. (UID-101)
group_path -name in2out  -weight 2  -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
1
group_path -name reg2out -weight 3  -from [all_registers -clock_pins] -to [all_outputs]
Information: Checking out the license 'DesignWare'. (SEC-104)
1
group_path -name in2reg  -weight 3  -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_registers -data_pins]
1
group_path -name reg2reg -weight 5  -from [all_registers -clock_pins] -to [all_registers -data_pins]
1
###############################################################################
if {[info exists SAIF_FILE]} {
# read_saif -input /home/zxt/backend/qua_lyh/syn/inputs/quantization_tst_11-12.fsdb.saif -instance quantization_tst/quantization_sim_top/quantization
read_saif -input ${SAIF_FILE} -instance ${SAIF_INST}
report_saif -hier -rtl_saif
}
Error: Cannot find the SAIF file (./inputs/tb.fsdb.saif). (PWR-201)
Information: Updating design information... (UID-85)
Warning: Design 'fc_12' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : saif
        -hier
        -rtl_saif
Design : fc_12
Version: K-2015.06
Date   : Thu Nov 28 20:13:17 2024
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Ports        0(0.00%)          0(0.00%)          0(0.00%)           34
 Seq Cells    0(0.00%)          0(0.00%)          0(0.00%)           284
 Tri Cells    0(0.00%)          0(0.00%)          0(0.00%)           0
--------------------------------------------------------------------------------
1
#For  dynamic power optimization, use the
#       set_dynamic_optimization  true  in   non-MCMM   designs   or   set_sce-
#       nario_options  -dynamic  true  in  MCMM designs. In both cases, you can
#       also use set power_low_power_placement true to enable low power  place-
#       ment.
###############################################################################
#    Check design
###############################################################################
check_design -summary
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Nov 28 20:13:17 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               3
    Cells do not drive (LINT-1)                                     3

Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
         more information about warnings. (LINT-98)

1
check_design > ${REPORTS_DIR}/chkdesign_${TOP}.rpt
# The analyze_datapath_extraction command can help you to analyze why certain data
# paths are no extracted, uncomment the following line to report analyisis.
# analyze_datapath_extraction > ${REPORTS_DIR}/${DCRM_ANALYZE_DATAPATH_EXTRACTION_REPORT}
check_timing > ${REPORTS_DIR}/chktiming_${TOP}.rpt
set_dont_touch [get_cell * -hier -filter  "ref_name =~ PI"]
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch [get_cell * -hier -filter  "ref_name =~ POT8"]
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch [get_cell * -hier -filter  "ref_name =~ PB8"]
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
###############################################################################
#    Optimization Option
###############################################################################
set_timing_derate -data -late 1.05
1
set_timing_derate -data -late 1.03 [get_cell -f "ref_name=~*sram*" -h]
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dynamic_optimization true
1
set_leakage_optimization true
1
set_app_var timing_enable_multiple_clocks_per_reg  true
true
set_app_var timing_separate_clock_gating_group true
true
set_app_var power_opto_extra_high_dynamic_power_effort true
true
set_app_var compile_slack_driven_buffering true
Information: Variable 'compile_slack_driven_buffering' is obsolete and is being ignored. (INFO-100)
true
set_structure true -boolean true -timing true
1
set_fix_multiple_port_nets -all -buffer_constants  [get_designs *]
1
set_cost_priority -delay
1
set_critical_range 0.3 [current_design]
Current design is 'fc_12'.
1
set verilogout_no_tri TRUE
TRUE
###############################################################################
# Set for multi-threshold library
###############################################################################
remove_attribute [get_cell scc55nll_vhs_lvt_ss_v1p08_125c_basic/*] dont_use
scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV0RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV1RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUSHOLDVHS scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV2RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV3RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV5RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV6RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV10 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV2P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_F_DIODENVHS2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_F_DIODEVHS2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0P5SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV10 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV10SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV12SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV16SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV1SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV20SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV24SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV32SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV3SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV48SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV4SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV5SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV64SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV6SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV8SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_PULLVHS0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_PULLVHS1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV4
remove_attribute [get_cell scc55nll_vhs_lvt_ss_v1p08_125c_basic/*] dont_touch
scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV0RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV1RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUSHOLDVHS scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV2RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV3RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV5RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV6RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV10 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV2P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_F_DIODENVHS2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_F_DIODEVHS2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0P5SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV10 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV10SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV12SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV16SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV1SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV20SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV24SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV32SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV3SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV48SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV4SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV5SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV64SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV6SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV8SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_PULLVHS0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_PULLVHS1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV4
#set_attribute [get_libs ${hvt_stb_lib}] default_threshold_voltage_group hvt
set_attribute [get_libs ${rvt_stb_lib}] default_threshold_voltage_group rvt
scc55nll_vhs_rvt_ss_v1p08_125c_basic
set_attribute [get_libs ${lvt_stb_lib}] default_threshold_voltage_group lvt
scc55nll_vhs_lvt_ss_v1p08_125c_basic
set_dont_use [get_lib_cell */*PULL*]
1
###############################################################################
# Set Clock gating style
###############################################################################
#set_clock_gating_style -sequential_cell latch -positive_edge_logic  {integrated} #                       -control_point before -control_signal test_mode
set_clock_gating_style -sequential_cell latch -minimum_bitwidth 4     -control_signal test_mode -max_fanout 64 -positive_edge_logic {integrated:LVT_CLKLANQVHSV2} -control_point before -negative_edge_logic {integrated:LVT_CLKLAHQVHSV2}

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 4
Minimum bank bitwidth for enhanced clock gating: 8
Maximum fanout: 64
Setup time for clock gate: -
Hold time for clock gate: -
Clock gating circuitry (positive edge): integrated:LVT_CLKLANQVHSV2
Clock gating circuitry (negative edge): integrated:LVT_CLKLAHQVHSV2
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: test_mode
Observation point insertion: false
Observation logic depth: 5
1
###############################################################################
###############################################################################
#compile_ultra -check_only
compile_ultra -gate_clock  -no_boundary_optimization -no_autoungroup
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Warning: Use of power_opto_extra_high_dynamic_power_effort is not recommended. This variable is obsolete and has no impact on optimization. It will be removed in a future release. (PWR-890)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db.alib'
Loaded alib file './alib-52/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fc_12'
Information: The register 'sum00_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum05_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum02_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum01_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum04_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum03_reg_0_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'fc_12'.
Information: Added key list 'DesignWare' to design 'fc_12'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_fc_12_0'
  Mapping integrated clock gating circuitry
Memory usage for J1 task 1470 Mbytes -- main task 1470 Mbytes.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'BUSHOLDVHS' in the library 'scc55nll_vhs_rvt_ss_v1p08_125c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'LVT_BUSHOLDVHS' in the library 'scc55nll_vhs_lvt_ss_v1p08_125c_basic' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fc_12_DW01_add_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fc_12_DW01_add_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fc_12_DW01_add_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fc_12_DW01_inc_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fc_12_DW01_inc_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design fc_12_DW01_inc_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_6, since there are no registers. (PWR-806)
Information: Performing clock-gating on design fc_12. (PWR-730)
Information: The register 'sum10_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum12_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum11_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum20_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum21_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'dout_r_reg_0_' is a constant and will be removed. (OPT-1206)

Threshold voltage group cell usage:
>> lvt 0.00%, rvt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

Threshold voltage group cell usage:
>> lvt 3.42%, rvt 96.58%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> lvt 3.42%, rvt 96.58%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> lvt 0.84%, rvt 99.16%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> lvt 0.84%, rvt 99.16%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:53    5202.2      0.00       0.0    1503.0                              1.4847
    0:00:53    5202.2      0.00       0.0    1503.0                              1.4847
    0:00:53    5202.2      0.00       0.0    1503.0                              1.4847
    0:00:53    5202.2      0.00       0.0    1503.0                              1.4847

Threshold voltage group cell usage:
>> lvt 0.84%, rvt 99.16%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> lvt 0.53%, rvt 99.47%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:01:01    5195.0      0.00       0.0    1503.0                              1.4599
    0:01:01    5195.0      0.00       0.0    1503.0                              1.4599
    0:01:01    5195.0      0.00       0.0    1503.0                              1.4599
    0:01:01    5195.0      0.00       0.0    1503.0                              1.4599
    0:01:04    5195.0      0.00       0.0    1503.0                              1.4599
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306

Threshold voltage group cell usage:
>> lvt 0.63%, rvt 99.37%

  Beginning Delay Optimization
  ----------------------------
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306


  Beginning Design Rule Fixing  (min_capacitance)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:05    5194.1      0.00       0.0    1502.8                              1.3306
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:01:06    5964.0      0.00       0.0      91.5                              4.5078
    0:01:06    5964.0      0.00       0.0      91.5                              4.5078

Threshold voltage group cell usage:
>> lvt 9.59%, rvt 90.41%


  Beginning Power Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:06    5964.0      0.00       0.0      91.5                              4.5078
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:01:07    5729.3      0.00       0.0      91.7                              2.2904
    0:01:07    5729.3      0.00       0.0      91.7                              2.2904
    0:01:07    5729.3      0.00       0.0      91.7                              2.2904
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:07    5570.4      0.00       0.0      91.8                              1.7287
    0:01:08    5590.6      0.00       0.0      95.4                              1.7591

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08    5590.6      0.00       0.0      95.4                              1.7591
    0:01:08    5590.6      0.00       0.0      95.4                              1.7591
    0:01:08    5590.6      0.00       0.0      95.4                              1.7591
    0:01:08    5590.6      0.00       0.0      95.4                              1.7591
    0:01:09    5590.6      0.00       0.0      95.4                              1.7591

Threshold voltage group cell usage:
>> lvt 0.49%, rvt 99.51%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:01:11    5590.6      0.00       0.0      95.4                              1.7591
    0:01:11    5590.6      0.00       0.0      95.4                              1.7591
    0:01:11    5590.6      0.00       0.0      95.4                              1.7591
    0:01:11    5590.6      0.00       0.0      95.4                              1.7591
    0:01:14    5556.0      0.00       0.0      95.4                              1.7385
    0:01:14    5556.0      0.00       0.0      95.4                              1.7385
    0:01:14    5556.0      0.00       0.0      95.4                              1.7385
    0:01:14    5556.0      0.00       0.0      95.4                              1.7385
    0:01:15    5543.0      0.00       0.0      95.4                              1.7096
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ss_1.08_-40.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ff_1.32_-40.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -gate_clock  -no_boundary_optimization -no_autoungroup -incremental
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db.alib'
Loaded alib file './alib-52/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'BUSHOLDVHS' in the library 'scc55nll_vhs_rvt_ss_v1p08_125c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'LVT_BUSHOLDVHS' in the library 'scc55nll_vhs_lvt_ss_v1p08_125c_basic' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_fc_12_5, since there are no registers. (PWR-806)
Information: Performing clock-gating on design fc_12. (PWR-730)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    5543.0      0.00       0.0      95.4                              1.7096
    0:00:06    5543.0      0.00       0.0      95.4                              1.7096

Threshold voltage group cell usage:
>> lvt 0.50%, rvt 99.50%

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:10    5522.9      0.00       0.0      91.8                              1.6793
    0:00:10    5522.9      0.00       0.0      91.8                              1.6793
    0:00:10    5522.9      0.00       0.0      91.8                              1.6793
    0:00:10    5522.9      0.00       0.0      91.8                              1.6793
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    5509.9      0.00       0.0      91.8                              1.6756
    0:00:10    5509.9      0.00       0.0      91.8                              1.6756
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711

Threshold voltage group cell usage:
>> lvt 0.51%, rvt 99.49%

  Beginning Delay Optimization
  ----------------------------
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711


  Beginning Design Rule Fixing  (min_capacitance)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5509.9      0.00       0.0      91.8                              1.6711
    0:00:12    5684.2      0.00       0.0      90.8                              6.1777
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340

Threshold voltage group cell usage:
>> lvt 2.01%, rvt 97.99%


  Beginning Power Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    5599.7      0.00       0.0      90.9                              5.1340
    0:00:13    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5511.4      0.00       0.0      90.9                              5.1101
    0:00:14    5531.5      0.00       0.0      94.7                              5.3555

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14    5531.5      0.00       0.0      94.7                              5.3555
    0:00:14    5531.5      0.00       0.0      94.7                              5.3555

Threshold voltage group cell usage:
>> lvt 2.13%, rvt 97.87%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:17    5531.5      0.00       0.0      94.7                              5.3555
    0:00:17    5531.5      0.00       0.0      94.7                              5.3555
    0:00:17    5531.5      0.00       0.0      94.7                              5.3555
    0:00:17    5531.5      0.00       0.0      94.7                              5.3555
    0:00:22    5531.5      0.00       0.0      94.7                              5.3538
    0:00:22    5531.5      0.00       0.0      94.7                              5.3538
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ss_1.08_-40.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ff_1.32_-40.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_timing -delay max -sort_by slack -path full -nworst 1 -max_paths 100 >  ${REPORTS_DIR}/timing_1stcmp_${TOP}.rpt
if {$synopsys_program_name == "dc_shell"}  {}
###############################################################################
#write the result
###############################################################################
#Write out verilog
change_names -rules verilog -verbose -hierarchy

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
fc_12           cell    intadd_4/U2             intadd_4_U2
fc_12           cell    intadd_4/U3             intadd_4_U3
fc_12           cell    intadd_5/U2             intadd_5_U2
fc_12           cell    intadd_5/U3             intadd_5_U3
fc_12           cell    intadd_3/U2             intadd_3_U2
fc_12           cell    intadd_3/U3             intadd_3_U3
fc_12           cell    intadd_2/U2             intadd_2_U2
fc_12           cell    intadd_2/U3             intadd_2_U3
fc_12           cell    intadd_2/U4             intadd_2_U4
fc_12           cell    intadd_2/U5             intadd_2_U5
fc_12           cell    intadd_1/U2             intadd_1_U2
fc_12           cell    intadd_1/U3             intadd_1_U3
fc_12           cell    intadd_1/U4             intadd_1_U4
fc_12           cell    intadd_1/U5             intadd_1_U5
fc_12           cell    intadd_1/U6             intadd_1_U6
fc_12           cell    intadd_0/U14            intadd_0_U14
fc_12           cell    intadd_0/U13            intadd_0_U13
fc_12           cell    intadd_0/U12            intadd_0_U12
fc_12           cell    intadd_0/U11            intadd_0_U11
fc_12           cell    intadd_0/U10            intadd_0_U10
fc_12           cell    intadd_0/U9             intadd_0_U9
fc_12           cell    intadd_0/U8             intadd_0_U8
fc_12           cell    intadd_0/U5             intadd_0_U5
fc_12           cell    intadd_0/U4             intadd_0_U4
fc_12           cell    intadd_0/U6             intadd_0_U6
fc_12           cell    intadd_0/U3             intadd_0_U3
fc_12           cell    intadd_0/U7             intadd_0_U7
fc_12           cell    intadd_0/U2             intadd_0_U2
fc_12           net     intadd_0/CI             intadd_0_CI
fc_12           net     intadd_0/n13            intadd_0_n13
fc_12           net     intadd_0/n12            intadd_0_n12
fc_12           net     intadd_0/n11            intadd_0_n11
fc_12           net     intadd_0/n10            intadd_0_n10
fc_12           net     intadd_0/n9             intadd_0_n9
fc_12           net     intadd_0/n8             intadd_0_n8
fc_12           net     intadd_0/n7             intadd_0_n7
fc_12           net     intadd_0/n6             intadd_0_n6
fc_12           net     intadd_0/n5             intadd_0_n5
fc_12           net     intadd_0/n4             intadd_0_n4
fc_12           net     intadd_0/n3             intadd_0_n3
fc_12           net     intadd_0/n2             intadd_0_n2
fc_12           net     intadd_0/n1             intadd_0_n1
fc_12           net     intadd_1/SUM[5]         intadd_1_SUM_5_
fc_12           net     intadd_1/SUM[4]         intadd_1_SUM_4_
fc_12           net     intadd_1/SUM[3]         intadd_1_SUM_3_
fc_12           net     intadd_1/SUM[2]         intadd_1_SUM_2_
fc_12           net     intadd_1/SUM[1]         intadd_1_SUM_1_
fc_12           net     intadd_1/n6             intadd_1_n6
fc_12           net     intadd_1/n5             intadd_1_n5
fc_12           net     intadd_1/n4             intadd_1_n4
fc_12           net     intadd_1/n3             intadd_1_n3
fc_12           net     intadd_1/n2             intadd_1_n2
fc_12           net     intadd_1/n1             intadd_1_n1
fc_12           net     intadd_2/SUM[4]         intadd_2_SUM_4_
fc_12           net     intadd_2/SUM[3]         intadd_2_SUM_3_
fc_12           net     intadd_2/SUM[2]         intadd_2_SUM_2_
fc_12           net     intadd_2/SUM[1]         intadd_2_SUM_1_
fc_12           net     intadd_2/n5             intadd_2_n5
fc_12           net     intadd_2/n4             intadd_2_n4
fc_12           net     intadd_2/n3             intadd_2_n3
fc_12           net     intadd_2/n2             intadd_2_n2
fc_12           net     intadd_2/n1             intadd_2_n1
fc_12           net     intadd_3/SUM[2]         intadd_3_SUM_2_
fc_12           net     intadd_3/SUM[1]         intadd_3_SUM_1_
fc_12           net     intadd_3/n3             intadd_3_n3
fc_12           net     intadd_3/n2             intadd_3_n2
fc_12           net     intadd_3/n1             intadd_3_n1
fc_12           net     intadd_4/SUM[2]         intadd_4_SUM_2_
fc_12           net     intadd_4/SUM[1]         intadd_4_SUM_1_
fc_12           net     intadd_4/n3             intadd_4_n3
fc_12           net     intadd_4/n2             intadd_4_n2
fc_12           net     intadd_4/n1             intadd_4_n1
fc_12           net     intadd_5/SUM[2]         intadd_5_SUM_2_
fc_12           net     intadd_5/SUM[1]         intadd_5_SUM_1_
fc_12           net     intadd_5/n3             intadd_5_n3
fc_12           net     intadd_5/n2             intadd_5_n2
fc_12           net     intadd_5/n1             intadd_5_n1
SNPS_CLOCK_GATE_HIGH_fc_12_6 net n2             CLK
SNPS_CLOCK_GATE_HIGH_fc_12_1 net n2             CLK
SNPS_CLOCK_GATE_HIGH_fc_12_2 net n2             CLK
SNPS_CLOCK_GATE_HIGH_fc_12_3 net n2             CLK
SNPS_CLOCK_GATE_HIGH_fc_12_4 net n2             CLK
SNPS_CLOCK_GATE_HIGH_fc_12_5 net n2             CLK
1
write -f ddc -hierarchy     -output ${RESULTS_DIR}/${TOP}_mapped.ddc
Writing ddc file 'outputs/fc_12_mapped.ddc'.
1
write -f verilog -hierarchy -output ${RESULTS_DIR}/${TOP}.v
Writing verilog file '/home/ygl/code/BNN_accelerator/ic2/ic2/dc_syn/outputs/fc_12.v'.
1
# Write parasitics data from Design Compiler Topographical placement for static timing analysis
# Write SDF backannotation data from Design Compiler Topographical placement for static timing analysis
write_sdf ${RESULTS_DIR}/${TOP}_mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ygl/code/BNN_accelerator/ic2/ic2/dc_syn/outputs/fc_12_mapped.sdf'. (WT-3)
1
write_sdc  -nosplit                 ${RESULTS_DIR}/${TOP}_mapped.sdc
1
# If SAIF is used, write out SAIF name mapping file for PrimeTime-PX
if {[info exists SAIF_FILE]} {
saif_map -type ptpx -write_map ${RESULTS_DIR}/${TOP}_mapped.SAIF.namemap
}
Information: Writing SAIF name mapping information into the PT-PX name mapping file 'outputs/fc_12_mapped.SAIF.namemap'. (PWR-636)
1
write_script -output                ${RESULTS_DIR}/${TOP}_mapped.tcl
1
###############################################################################
#Report analysis results
report_qor                        >  ${REPORTS_DIR}/${TOP}_qor.rpt
create_qor_snapshot -name qor_snapshot_${TOP}.rpt > ${REPORTS_DIR}/qor_snapshot_${TOP}.rpt
# Create a QoR snapshot of timing, physical, constraints, clock, power data, and routing on
# active scenarios and stores it in the location  specified  by  the icc_snapshot_storage_location
# variable.
report_constraint -all_violators  > ${REPORTS_DIR}/all_vios_${TOP}.rpt
report_timing -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/timing_${TOP}.rpt
report_timing -sort_by slack -path full -nworst 1 -max_paths 1000  -loops                         >> ${RESULTS_DIR}/timing_loops_${TOP}.rpt
report_resource -hierarchy                                         > ${RESULTS_DIR}/${TOP}.res
report_area -hier                                                  > ${RESULTS_DIR}/area_hier_${TOP}.rpt
report_area -physical -nosplit                                     > ${RESULTS_DIR}/area_${TOP}.rpt
report_clock                                                        > ${RESULTS_DIR}/clocks_${TOP}.rpt
report_clock_gating -style                                          > ${RESULTS_DIR}/clocks_gating_style_${TOP}.rpt
report_clock_gating -nosplit                                        > ${RESULTS_DIR}/clocks_gating_${TOP}.rpt
report_threshold_voltage_group -nosplit -lvth_groups {lvt} -verbose  > ${RESULTS_DIR}/mvt_percent_${TOP}.rpt
# Use SAIF file for power analysis
report_power -hier -nosplit -hier_level 2 -verbose -analysis_effort medium > ${RESULTS_DIR}/power_${TOP}.rpt
set_svf -off
1
set date_end [sh date]
Thu Nov 28 20:15:41 CST 2024
puts "DC start from ${date_start} to ${date_end}"
DC start from Thu Nov 28 20:13:04 CST 2024 to Thu Nov 28 20:15:41 CST 2024
exit

Memory usage for main task 1545 Mbytes.
Memory usage for this session 1545 Mbytes.
CPU usage for this session 145 seconds ( 0.04 hours ).

Thank you...

