
---------- Begin Simulation Statistics ----------
final_tick                                   85794000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860292                       # Number of bytes of host memory used
host_op_rate                                   145295                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.73                       # Real time elapsed on the host
host_tick_rate                               49645789                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250007                       # Number of instructions simulated
sim_ops                                        251083                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000086                       # Number of seconds simulated
sim_ticks                                    85794000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.202754                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   13778                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                15107                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               730                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15041                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             104                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              101                       # Number of indirect misses.
system.cpu.branchPred.lookups                   16413                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     252                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    151431                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   151848                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               562                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      13906                       # Number of branches committed
system.cpu.commit.bw_lim_events                 20562                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            8136                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250021                       # Number of instructions committed
system.cpu.commit.committedOps                 251097                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       140885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.782283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.926672                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        88062     62.51%     62.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        13291      9.43%     71.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5952      4.22%     76.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2279      1.62%     77.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          680      0.48%     78.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9119      6.47%     84.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          326      0.23%     84.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          614      0.44%     85.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        20562     14.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       140885                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  111                       # Number of function calls committed.
system.cpu.commit.int_insts                    237677                       # Number of committed integer instructions.
system.cpu.commit.loads                         62597                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           137841     54.90%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.01%     54.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.01%     54.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.01%     54.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     54.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             17      0.01%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     54.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           62597     24.93%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          50569     20.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            251097                       # Class of committed instruction
system.cpu.commit.refs                         113166                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       151                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250007                       # Number of Instructions Simulated
system.cpu.committedOps                        251083                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.686337                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.686337                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 66603                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   171                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                13841                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 263797                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    28876                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     44186                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    579                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   605                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  2018                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       16413                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     27811                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        105932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   335                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         265524                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1494                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.095653                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              35507                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              14033                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.547442                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             142262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.879609                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.959885                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    91931     64.62%     64.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      519      0.36%     64.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    12826      9.02%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      701      0.49%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9130      6.42%     80.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4001      2.81%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1178      0.83%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      278      0.20%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    21698     15.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               142262                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           29327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  608                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    14640                       # Number of branches executed
system.cpu.iew.exec_nop                            31                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.499344                       # Inst execution rate
system.cpu.iew.exec_refs                       115686                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      50865                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2245                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 63958                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 16                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               112                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51370                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              259264                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 64821                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               566                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                257271                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   314                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    579                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   352                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           389                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               21                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1349                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          791                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          415                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            193                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    407551                       # num instructions consuming a value
system.cpu.iew.wb_count                        255187                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.444396                       # average fanout of values written-back
system.cpu.iew.wb_producers                    181114                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.487199                       # insts written-back per cycle
system.cpu.iew.wb_sent                         255433                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   489643                       # number of integer regfile reads
system.cpu.int_regfile_writes                  190061                       # number of integer regfile writes
system.cpu.ipc                               1.457011                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.457011                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                141808     55.00%     55.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     55.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     55.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     55.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     55.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     55.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.01%     55.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.01%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.01%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.01%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                64956     25.19%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               50956     19.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 257839                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        9770                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.037892                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     439      4.49%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.02%      4.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.03%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8789     89.96%     94.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   537      5.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 267384                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             667393                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       254996                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            266970                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     259217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    257839                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            8115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               135                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7629                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        142262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.812424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.140005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               67252     47.27%     47.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               14406     10.13%     57.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13853      9.74%     67.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6303      4.43%     71.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               17972     12.63%     84.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11813      8.30%     92.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                9273      6.52%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 893      0.63%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 497      0.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          142262                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.502655                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    218                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                450                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          191                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               387                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                7                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                63958                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51370                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  170168                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     17                       # number of misc regfile writes
system.cpu.numCycles                           171589                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2910                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                337158                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    285                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    30150                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    364                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                652598                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 262476                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              350602                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     44883                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  60459                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    579                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 61480                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    13368                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           496419                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2260                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 53                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      9520                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              373                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       379426                       # The number of ROB reads
system.cpu.rob.rob_writes                      519890                       # The number of ROB writes
system.cpu.timesIdled                             282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      252                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     120                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2831                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                482                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1527                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           482                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       128576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  128576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2020                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2020    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2020                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2240000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10656250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          138                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              58                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           383                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          109                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       143424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 176768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2030                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000493                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022195                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2029     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2030                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2158500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2459500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            574500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                       10                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::total                      10                       # number of overall hits
system.l2.demand_misses::.cpu.inst                373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1636                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2009                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               373                       # number of overall misses
system.l2.overall_misses::.cpu.data              1636                       # number of overall misses
system.l2.overall_misses::total                  2009                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    130089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        159248000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29159000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    130089000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       159248000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2019                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2019                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995047                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995047                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78174.262735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79516.503667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79267.297163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78174.262735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79516.503667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79267.297163                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    113729000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    139158000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    113729000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    139158000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995047                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68174.262735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69516.503667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69267.297163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68174.262735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69516.503667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69267.297163                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          605                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              605                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          605                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          605                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          138                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              138                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          138                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          138                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            1527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1527                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    120649000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     120649000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79010.478062                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79010.478062                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    105379000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    105379000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69010.478062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69010.478062                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78174.262735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78174.262735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68174.262735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68174.262735                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9440000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9440000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86605.504587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86605.504587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76605.504587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76605.504587                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              11                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18909.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18909.090909                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1159.580138                       # Cycle average of tags in use
system.l2.tags.total_refs                        2819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2020                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.395545                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.915618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       321.005619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       832.658902                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.025411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.035388                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1873                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.061646                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     24660                       # Number of tag accesses
system.l2.tags.data_accesses                    24660                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          23872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         104704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             128576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2009                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         278247896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1220411684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1498659580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    278247896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        278247896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        278247896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1220411684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1498659580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000549000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3982                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2009                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     18488750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                56157500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9202.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27952.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1756                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    508.205534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   332.166917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.421333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           43     17.00%     17.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50     19.76%     36.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     11.07%     47.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29     11.46%     59.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.37%     61.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      1.98%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      3.95%     67.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      4.35%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           71     28.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          253                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 128576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  128576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1498.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1498.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      85555500                       # Total gap between requests
system.mem_ctrls.avgGap                      42586.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       104704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 278247896.123272001743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1220411683.800731897354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10079750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     46077750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27023.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28164.88                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               447810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7082880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         37167990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1689600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           53991840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.319533                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      3976750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2731500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     79085750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               963900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               512325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7261380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         38508060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           561120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           54567825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.033114                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1128250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2731500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     81934250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        27312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            27312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        27312                       # number of overall hits
system.cpu.icache.overall_hits::total           27312                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          499                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            499                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          499                       # number of overall misses
system.cpu.icache.overall_misses::total           499                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36648496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36648496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36648496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36648496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        27811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        27811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        27811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        27811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017943                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017943                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017943                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017943                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73443.879760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73443.879760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73443.879760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73443.879760                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          610                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          138                       # number of writebacks
system.cpu.icache.writebacks::total               138                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          383                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          383                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29849496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29849496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29849496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29849496                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013772                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013772                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013772                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013772                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77936.020888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77936.020888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77936.020888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77936.020888                       # average overall mshr miss latency
system.cpu.icache.replacements                    138                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        27312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           27312                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          499                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           499                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36648496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36648496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        27811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        27811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017943                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017943                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73443.879760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73443.879760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29849496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29849496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77936.020888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77936.020888                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           218.861220                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               27695                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             72.310705                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   218.861220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.854927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             56005                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            56005                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       100573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           100573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       100577                       # number of overall hits
system.cpu.dcache.overall_hits::total          100577                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        13345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13347                       # number of overall misses
system.cpu.dcache.overall_misses::total         13347                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    755544158                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    755544158                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    755544158                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    755544158                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       113918                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       113918                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       113924                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       113924                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.117146                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117146                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.117157                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117157                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56616.272611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56616.272611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56607.788866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56607.788866                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23840                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               408                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.431373                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          605                       # number of writebacks
system.cpu.dcache.writebacks::total               605                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11701                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11701                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1646                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1646                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    132803991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    132803991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    132980491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    132980491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014448                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014448                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80781.016423                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80781.016423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80790.091738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80790.091738                       # average overall mshr miss latency
system.cpu.dcache.replacements                    663                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        63024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23587500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23587500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70833.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70833.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9350000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9350000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88207.547170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88207.547170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13005                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13005                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    731734160                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    731734160                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        50554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        50554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.257250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.257250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56265.602461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56265.602461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        11474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    123238493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    123238493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80495.423253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80495.423253                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           606.285572                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              102231                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1647                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.071038                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   606.285572                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.592076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.592076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          984                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          837                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            229511                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           229511                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     85794000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     85794000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
