# started on Wed Jan 15 02:30:09 2025

980.30	msec	task-clock:u	980297848	100.00	1.000	CPUs utilized
0		context-switches:u	980297848	100.00	0.000	/sec
0		cpu-migrations:u	980297848	100.00	0.000	/sec
34		page-faults:u	980297848	100.00	34.683	/sec
2348737802		cycles:u	479488443	48.00	2.396	GHz
6521449726		instructions:u	483511480	49.00	2.78	insn per cycle
2205514828		branches:u	487518276	49.00	2.250	G/sec
61817		branch-misses:u	491518924	50.00	0.00	of all branches
72347		L1-dcache-loads:u	495518887	50.00	73.801	K/sec
3293		L1-dcache-load-misses:u	499518422	50.00	4.55	of all L1-dcache accesses
6130		LLC-loads:u	503519980	51.00	6.253	K/sec
934		LLC-load-misses:u	428825220	43.00	15.24	of all LL-cache accesses
1635423967		L1-icache-loads:u	424781517	43.00	1.668	G/sec
2008		L1-icache-load-misses:u	420782462	42.00	0.00	of all L1-icache accesses
7150		dTLB-loads:u	416778480	42.00	7.294	K/sec
109		dTLB-load-misses:u	412779443	42.00	1.52	of all dTLB cache accesses
2162951903		iTLB-loads:u	408777573	41.00	2.206	G/sec
2		iTLB-load-misses:u	407956424	41.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
