// Seed: 1568985049
module module_0 (
    input supply0 id_0,
    input supply1 id_1
    , id_3
);
  time id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    output tri1 id_8
);
  wire id_10;
  xor (id_7, id_2, id_6, id_1);
  module_0(
      id_6, id_5
  );
endmodule
module module_2 (
    output wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri id_11,
    output tri id_12,
    input supply0 id_13,
    output wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input uwire id_18
);
  assign id_4 = 1;
  module_0(
      id_18, id_10
  );
endmodule
