*SPEF "IEEE 1481-1998"
*DESIGN "simple"
*DATE "Tue Sep 25 11:51:50 2012"
*VENDOR "TAU 2015 Contest"
*PROGRAM "Benchmark Parasitic Generator"
*VERSION "0.0"
*DESIGN_FLOW "NETLIST_TYPE_VERILOG"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER [ ]
*T_UNIT 1 PS
*C_UNIT 1 FF
*R_UNIT 1 KOHM
*L_UNIT 1 UH

*D_NET CLKIN 5.4
*CONN
*P CLKIN I
*I u1:CLKIN I
*CAP
1 CLKIN 1.2
2 CLKIN:1 1.3
3 CLKIN:2 1.4
4 u1:CLKIN 1.5
*RES
1 CLKIN CLKIN:1 3.4
2 CLKIN:1 CLKIN:2 3.5
3 CLKIN:2 u1:CLKIN 3.6
*END

*D_NET DATA1 2.0
*CONN
*P DATA1 I
*I u1:DATA1 I
*CAP
1 DATA1 0.2
2 DATA1:1 0.5
3 DATA1:2 0.4
4 u1:DATA1 0.9
*RES
1 DATA1 DATA1:1 1.4
2 DATA1:1 DATA1:2 1.5
3 DATA1:2 u1:DATA1 1.6
*END

*D_NET DOUT1 0.7
*CONN
*I u1:DOUT1 O
*P DOUT1 O
*CAP
1 u1:DOUT1 0.2
2 DOUT1 0.5
*RES
1 u1:DOUT1 out 1.4
*END

