#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Sep 10 15:28:38 2024
# Process ID: 4040
# Current directory: D:/Vivado_Labs/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3612 D:\Vivado_Labs\RAM\RAM.xpr
# Log file: D:/Vivado_Labs/RAM/vivado.log
# Journal file: D:/Vivado_Labs/RAM\vivado.jou
# Running On: Lee, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Labs/RAM/RAM.xpr
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM_D
set_property -dict [list \
  CONFIG.Coe_File {D:/Vivado_Labs/RAM/RAM.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {1024} \
  CONFIG.Write_Width_A {32} \
] [get_ips RAM_D]
generate_target {instantiation_template} [get_files d:/Vivado_Labs/RAM/RAM.srcs/sources_1/ip/RAM_D/RAM_D.xci]
generate_target all [get_files  d:/Vivado_Labs/RAM/RAM.srcs/sources_1/ip/RAM_D/RAM_D.xci]
catch { config_ip_cache -export [get_ips -all RAM_D] }
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/RAM/RAM.srcs/sources_1/ip/RAM_D/RAM_D.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_Labs/RAM/RAM.srcs/sources_1/ip/RAM_D/RAM_D.xci]
launch_runs RAM_D_synth_1 -jobs 8
wait_on_run RAM_D_synth_1
export_simulation -of_objects [get_files d:/Vivado_Labs/RAM/RAM.srcs/sources_1/ip/RAM_D/RAM_D.xci] -directory D:/Vivado_Labs/RAM/RAM.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/RAM/RAM.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/RAM/RAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/RAM/RAM.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/RAM/RAM.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/RAM/RAM.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/RAM/RAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
