// Seed: 2873858279
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    output logic id_4,
    output logic id_5
);
  assign id_5 = id_1 && 1 && 1 == id_1;
  logic id_6 = 1;
  logic id_7;
  assign id_6 = 'b0 + 1 ? 1 : id_7 ? 1 : id_6;
endmodule
