

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_ZERO_KERN_ZERO_HEIGHT_ZERO_WIDTH'
================================================================
* Date:           Sat Mar 25 00:03:53 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.925 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1843|     1843|  18.430 us|  18.430 us|  1843|  1843|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ZERO_KERN_ZERO_HEIGHT_ZERO_WIDTH  |     1841|     1841|         3|          1|          1|  1840|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ow = alloca i32 1"   --->   Operation 6 'alloca' 'ow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%oh = alloca i32 1"   --->   Operation 7 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 9 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten33"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kernel"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %oh"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %ow"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i11 %indvar_flatten33" [conv_7x7.cpp:29]   --->   Operation 17 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln29 = icmp_eq  i11 %indvar_flatten33_load, i11 1840" [conv_7x7.cpp:29]   --->   Operation 19 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.63ns)   --->   "%add_ln29_1 = add i11 %indvar_flatten33_load, i11 1" [conv_7x7.cpp:29]   --->   Operation 20 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc16, void %CHANNEL.preheader.exitStub" [conv_7x7.cpp:29]   --->   Operation 21 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load_3 = load i10 %indvar_flatten" [conv_7x7.cpp:31]   --->   Operation 22 'load' 'indvar_flatten_load_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp_eq  i10 %indvar_flatten_load_3, i10 460" [conv_7x7.cpp:31]   --->   Operation 23 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [conv_7x7.cpp:31]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln31_1 = add i10 %indvar_flatten_load, i10 1" [conv_7x7.cpp:31]   --->   Operation 25 'add' 'add_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.68ns)   --->   "%select_ln31_2 = select i1 %icmp_ln31, i10 1, i10 %add_ln31_1" [conv_7x7.cpp:31]   --->   Operation 26 'select' 'select_ln31_2' <Predicate = (!icmp_ln29)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln33 = store i11 %add_ln29_1, i11 %indvar_flatten33" [conv_7x7.cpp:33]   --->   Operation 27 'store' 'store_ln33' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln33 = store i10 %select_ln31_2, i10 %indvar_flatten" [conv_7x7.cpp:33]   --->   Operation 28 'store' 'store_ln33' <Predicate = (!icmp_ln29)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ow_load = load i5 %ow" [conv_7x7.cpp:33]   --->   Operation 29 'load' 'ow_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%oh_load = load i5 %oh" [conv_7x7.cpp:29]   --->   Operation 30 'load' 'oh_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_load = load i3 %kernel" [conv_7x7.cpp:29]   --->   Operation 31 'load' 'kernel_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln29 = add i3 %kernel_load, i3 1" [conv_7x7.cpp:29]   --->   Operation 32 'add' 'add_ln29' <Predicate = (icmp_ln31)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.21ns)   --->   "%select_ln29 = select i1 %icmp_ln31, i5 0, i5 %oh_load" [conv_7x7.cpp:29]   --->   Operation 33 'select' 'select_ln29' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln29_1 = select i1 %icmp_ln31, i3 %add_ln29, i3 %kernel_load" [conv_7x7.cpp:29]   --->   Operation 34 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %select_ln29_1" [conv_7x7.cpp:31]   --->   Operation 35 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.36ns) (grouped into DSP with root node empty_61)   --->   "%mul_ln31 = mul i7 %zext_ln31, i7 23" [conv_7x7.cpp:31]   --->   Operation 36 'mul' 'mul_ln31' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln31, i1 1" [conv_7x7.cpp:29]   --->   Operation 37 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp_eq  i5 %ow_load, i5 20" [conv_7x7.cpp:33]   --->   Operation 38 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln33, i1 %xor_ln29" [conv_7x7.cpp:29]   --->   Operation 39 'and' 'and_ln29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln31 = add i5 %select_ln29, i5 1" [conv_7x7.cpp:31]   --->   Operation 40 'add' 'add_ln31' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%or_ln31 = or i1 %and_ln29, i1 %icmp_ln31" [conv_7x7.cpp:31]   --->   Operation 41 'or' 'or_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %or_ln31, i5 0, i5 %ow_load" [conv_7x7.cpp:31]   --->   Operation 42 'select' 'select_ln31' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.21ns)   --->   "%select_ln31_1 = select i1 %and_ln29, i5 %add_ln31, i5 %select_ln29" [conv_7x7.cpp:31]   --->   Operation 43 'select' 'select_ln31_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%select_ln31_1_cast = zext i5 %select_ln31_1" [conv_7x7.cpp:31]   --->   Operation 44 'zext' 'select_ln31_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_61 = add i7 %mul_ln31, i7 %select_ln31_1_cast" [conv_7x7.cpp:31]   --->   Operation 45 'add' 'empty_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.95ns)   --->   "%switch_ln34 = switch i5 %select_ln31, void %arrayidx1211.0.0.014.case.19, i5 0, void %arrayidx1211.0.0.014.case.0, i5 1, void %arrayidx1211.0.0.014.case.1, i5 2, void %arrayidx1211.0.0.014.case.2, i5 3, void %arrayidx1211.0.0.014.case.3, i5 4, void %arrayidx1211.0.0.014.case.4, i5 5, void %arrayidx1211.0.0.014.case.5, i5 6, void %arrayidx1211.0.0.014.case.6, i5 7, void %arrayidx1211.0.0.014.case.7, i5 8, void %arrayidx1211.0.0.014.case.8, i5 9, void %arrayidx1211.0.0.014.case.9, i5 10, void %arrayidx1211.0.0.014.case.10, i5 11, void %arrayidx1211.0.0.014.case.11, i5 12, void %arrayidx1211.0.0.014.case.12, i5 13, void %arrayidx1211.0.0.014.case.13, i5 14, void %arrayidx1211.0.0.014.case.14, i5 15, void %arrayidx1211.0.0.014.case.15, i5 16, void %arrayidx1211.0.0.014.case.16, i5 17, void %arrayidx1211.0.0.014.case.17, i5 18, void %arrayidx1211.0.0.014.case.18" [conv_7x7.cpp:34]   --->   Operation 46 'switch' 'switch_ln34' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln33 = add i5 %select_ln31, i5 1" [conv_7x7.cpp:33]   --->   Operation 47 'add' 'add_ln33' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 %select_ln29_1, i3 %kernel" [conv_7x7.cpp:33]   --->   Operation 48 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln33 = store i5 %select_ln31_1, i5 %oh" [conv_7x7.cpp:33]   --->   Operation 49 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln33 = store i5 %add_ln33, i5 %ow" [conv_7x7.cpp:33]   --->   Operation 50 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body8" [conv_7x7.cpp:33]   --->   Operation 51 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ZERO_KERN_ZERO_HEIGHT_ZERO_WIDTH_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ZERO_HEIGHT_ZERO_WIDTH_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast1 = zext i7 %empty_61" [conv_7x7.cpp:31]   --->   Operation 56 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%Y_buf_0_addr = getelementptr i16 %Y_buf_0, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 57 'getelementptr' 'Y_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%Y_buf_1_addr = getelementptr i16 %Y_buf_1, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 58 'getelementptr' 'Y_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%Y_buf_2_addr = getelementptr i16 %Y_buf_2, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 59 'getelementptr' 'Y_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%Y_buf_3_addr = getelementptr i16 %Y_buf_3, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 60 'getelementptr' 'Y_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%Y_buf_4_addr = getelementptr i16 %Y_buf_4, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 61 'getelementptr' 'Y_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%Y_buf_5_addr = getelementptr i16 %Y_buf_5, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 62 'getelementptr' 'Y_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%Y_buf_6_addr = getelementptr i16 %Y_buf_6, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 63 'getelementptr' 'Y_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%Y_buf_7_addr = getelementptr i16 %Y_buf_7, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 64 'getelementptr' 'Y_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%Y_buf_8_addr = getelementptr i16 %Y_buf_8, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 65 'getelementptr' 'Y_buf_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%Y_buf_9_addr = getelementptr i16 %Y_buf_9, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 66 'getelementptr' 'Y_buf_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%Y_buf_10_addr = getelementptr i16 %Y_buf_10, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 67 'getelementptr' 'Y_buf_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%Y_buf_11_addr = getelementptr i16 %Y_buf_11, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 68 'getelementptr' 'Y_buf_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%Y_buf_12_addr = getelementptr i16 %Y_buf_12, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 69 'getelementptr' 'Y_buf_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%Y_buf_13_addr = getelementptr i16 %Y_buf_13, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 70 'getelementptr' 'Y_buf_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%Y_buf_14_addr = getelementptr i16 %Y_buf_14, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 71 'getelementptr' 'Y_buf_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%Y_buf_15_addr = getelementptr i16 %Y_buf_15, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 72 'getelementptr' 'Y_buf_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%Y_buf_16_addr = getelementptr i16 %Y_buf_16, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 73 'getelementptr' 'Y_buf_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%Y_buf_17_addr = getelementptr i16 %Y_buf_17, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 74 'getelementptr' 'Y_buf_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%Y_buf_18_addr = getelementptr i16 %Y_buf_18, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 75 'getelementptr' 'Y_buf_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%Y_buf_19_addr = getelementptr i16 %Y_buf_19, i64 0, i64 %p_cast1" [conv_7x7.cpp:31]   --->   Operation 76 'getelementptr' 'Y_buf_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_7x7.cpp:33]   --->   Operation 78 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_18_addr" [conv_7x7.cpp:34]   --->   Operation 79 'store' 'store_ln34' <Predicate = (select_ln31 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 80 'br' 'br_ln34' <Predicate = (select_ln31 == 18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_17_addr" [conv_7x7.cpp:34]   --->   Operation 81 'store' 'store_ln34' <Predicate = (select_ln31 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 82 'br' 'br_ln34' <Predicate = (select_ln31 == 17)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_16_addr" [conv_7x7.cpp:34]   --->   Operation 83 'store' 'store_ln34' <Predicate = (select_ln31 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 84 'br' 'br_ln34' <Predicate = (select_ln31 == 16)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_15_addr" [conv_7x7.cpp:34]   --->   Operation 85 'store' 'store_ln34' <Predicate = (select_ln31 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 86 'br' 'br_ln34' <Predicate = (select_ln31 == 15)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_14_addr" [conv_7x7.cpp:34]   --->   Operation 87 'store' 'store_ln34' <Predicate = (select_ln31 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 88 'br' 'br_ln34' <Predicate = (select_ln31 == 14)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_13_addr" [conv_7x7.cpp:34]   --->   Operation 89 'store' 'store_ln34' <Predicate = (select_ln31 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 90 'br' 'br_ln34' <Predicate = (select_ln31 == 13)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_12_addr" [conv_7x7.cpp:34]   --->   Operation 91 'store' 'store_ln34' <Predicate = (select_ln31 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 92 'br' 'br_ln34' <Predicate = (select_ln31 == 12)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_11_addr" [conv_7x7.cpp:34]   --->   Operation 93 'store' 'store_ln34' <Predicate = (select_ln31 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 94 'br' 'br_ln34' <Predicate = (select_ln31 == 11)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_10_addr" [conv_7x7.cpp:34]   --->   Operation 95 'store' 'store_ln34' <Predicate = (select_ln31 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 96 'br' 'br_ln34' <Predicate = (select_ln31 == 10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_9_addr" [conv_7x7.cpp:34]   --->   Operation 97 'store' 'store_ln34' <Predicate = (select_ln31 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 98 'br' 'br_ln34' <Predicate = (select_ln31 == 9)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_8_addr" [conv_7x7.cpp:34]   --->   Operation 99 'store' 'store_ln34' <Predicate = (select_ln31 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 100 'br' 'br_ln34' <Predicate = (select_ln31 == 8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_7_addr" [conv_7x7.cpp:34]   --->   Operation 101 'store' 'store_ln34' <Predicate = (select_ln31 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 102 'br' 'br_ln34' <Predicate = (select_ln31 == 7)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_6_addr" [conv_7x7.cpp:34]   --->   Operation 103 'store' 'store_ln34' <Predicate = (select_ln31 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 104 'br' 'br_ln34' <Predicate = (select_ln31 == 6)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_5_addr" [conv_7x7.cpp:34]   --->   Operation 105 'store' 'store_ln34' <Predicate = (select_ln31 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 106 'br' 'br_ln34' <Predicate = (select_ln31 == 5)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_4_addr" [conv_7x7.cpp:34]   --->   Operation 107 'store' 'store_ln34' <Predicate = (select_ln31 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 108 'br' 'br_ln34' <Predicate = (select_ln31 == 4)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_3_addr" [conv_7x7.cpp:34]   --->   Operation 109 'store' 'store_ln34' <Predicate = (select_ln31 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 110 'br' 'br_ln34' <Predicate = (select_ln31 == 3)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_2_addr" [conv_7x7.cpp:34]   --->   Operation 111 'store' 'store_ln34' <Predicate = (select_ln31 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 112 'br' 'br_ln34' <Predicate = (select_ln31 == 2)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_1_addr" [conv_7x7.cpp:34]   --->   Operation 113 'store' 'store_ln34' <Predicate = (select_ln31 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 114 'br' 'br_ln34' <Predicate = (select_ln31 == 1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_0_addr" [conv_7x7.cpp:34]   --->   Operation 115 'store' 'store_ln34' <Predicate = (select_ln31 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 116 'br' 'br_ln34' <Predicate = (select_ln31 == 0)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i7 %Y_buf_19_addr" [conv_7x7.cpp:34]   --->   Operation 117 'store' 'store_ln34' <Predicate = (select_ln31 == 31) | (select_ln31 == 30) | (select_ln31 == 29) | (select_ln31 == 28) | (select_ln31 == 27) | (select_ln31 == 26) | (select_ln31 == 25) | (select_ln31 == 24) | (select_ln31 == 23) | (select_ln31 == 22) | (select_ln31 == 21) | (select_ln31 == 20) | (select_ln31 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx1211.0.0.014.exit" [conv_7x7.cpp:34]   --->   Operation 118 'br' 'br_ln34' <Predicate = (select_ln31 == 31) | (select_ln31 == 30) | (select_ln31 == 29) | (select_ln31 == 28) | (select_ln31 == 27) | (select_ln31 == 26) | (select_ln31 == 25) | (select_ln31 == 24) | (select_ln31 == 23) | (select_ln31 == 22) | (select_ln31 == 21) | (select_ln31 == 20) | (select_ln31 == 19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.05ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [23]  (0 ns)
	'load' operation ('indvar_flatten_load_3', conv_7x7.cpp:31) on local variable 'indvar_flatten' [41]  (0 ns)
	'icmp' operation ('icmp_ln31', conv_7x7.cpp:31) [46]  (1.77 ns)
	'select' operation ('select_ln31_2', conv_7x7.cpp:31) [150]  (0.687 ns)
	'store' operation ('store_ln33', conv_7x7.cpp:33) of variable 'select_ln31_2', conv_7x7.cpp:31 on local variable 'indvar_flatten' [153]  (1.59 ns)

 <State 2>: 6.93ns
The critical path consists of the following:
	'load' operation ('ow_load', conv_7x7.cpp:33) on local variable 'ow' [39]  (0 ns)
	'icmp' operation ('icmp_ln33', conv_7x7.cpp:33) [53]  (1.36 ns)
	'and' operation ('and_ln29', conv_7x7.cpp:29) [54]  (0.978 ns)
	'or' operation ('or_ln31', conv_7x7.cpp:31) [57]  (0 ns)
	'select' operation ('select_ln31', conv_7x7.cpp:31) [58]  (1.22 ns)
	'add' operation ('add_ln33', conv_7x7.cpp:33) [148]  (1.78 ns)
	'store' operation ('store_ln33', conv_7x7.cpp:33) of variable 'add_ln33', conv_7x7.cpp:33 on local variable 'ow' [155]  (1.59 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Y_buf_18_addr', conv_7x7.cpp:31) [81]  (0 ns)
	'store' operation ('store_ln34', conv_7x7.cpp:34) of constant 0 on array 'Y_buf_18' [87]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
