[
 {
  "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/top.v",
  "InstLine" : 3,
  "InstName" : "top",
  "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/top.v",
  "ModuleLine" : 3,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/top.v",
    "InstLine" : 270,
    "InstName" : "dotclk_bufg",
    "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/BUFG.v",
    "ModuleLine" : 3,
    "ModuleName" : "BUFG"
   },
   {
    "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/top.v",
    "InstLine" : 43,
    "InstName" : "vgaclkpll",
    "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/gowin_rpll/gowin_rpll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_rPLL"
   },
   {
    "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/top.v",
    "InstLine" : 51,
    "InstName" : "clkdiv",
    "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/gowin_clkdiv/gowin_clkdiv.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV"
   },
   {
    "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/top.v",
    "InstLine" : 149,
    "InstName" : "hdmi",
    "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/hdmi.sv",
    "ModuleLine" : 4,
    "ModuleName" : "hdmi",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/hdmi.sv",
      "InstLine" : 326,
      "InstName" : "true_hdmi_output.packet_picker",
      "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/packet_picker.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_picker",
      "SubInsts" : [
       {
        "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/packet_picker.sv",
        "InstLine" : 51,
        "InstName" : "audio_clock_regeneration_packet",
        "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/audio_clock_regeneration_packet.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_clock_regeneration_packet"
       },
       {
        "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/packet_picker.sv",
        "InstLine" : 131,
        "InstName" : "audio_sample_packet",
        "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/audio_sample_packet.sv",
        "ModuleLine" : 8,
        "ModuleName" : "audio_sample_packet"
       },
       {
        "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/packet_picker.sv",
        "InstLine" : 137,
        "InstName" : "auxiliary_video_information_info_frame",
        "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/auxiliary_video_information_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "auxiliary_video_information_info_frame"
       },
       {
        "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/packet_picker.sv",
        "InstLine" : 140,
        "InstName" : "source_product_description_info_frame",
        "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/source_product_description_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "source_product_description_info_frame"
       },
       {
        "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/packet_picker.sv",
        "InstLine" : 143,
        "InstName" : "audio_info_frame",
        "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/audio_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_info_frame"
       }
      ]
     },
     {
      "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/hdmi.sv",
      "InstLine" : 328,
      "InstName" : "true_hdmi_output.packet_assembler",
      "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/packet_assembler.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_assembler"
     },
     {
      "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/hdmi.sv",
      "InstLine" : 379,
      "InstName" : "tmds_gen[0].tmds_channel",
      "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/hdmi.sv",
      "InstLine" : 379,
      "InstName" : "tmds_gen[1].tmds_channel",
      "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/hdmi.sv",
      "InstLine" : 379,
      "InstName" : "tmds_gen[2].tmds_channel",
      "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/hdmi.sv",
      "InstLine" : 383,
      "InstName" : "serializer",
      "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/hdmi/serializer.sv",
      "ModuleLine" : 3,
      "ModuleName" : "serializer"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/top.v",
    "InstLine" : 418,
    "InstName" : "display_ram",
    "ModuleFile" : "C:/Users/matt/Documents/FPGA/vid80-1/src/gowin_dpb/gowin_dpb.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_DPB"
   }
  ]
 }
]