// Seed: 2263624042
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input wor id_2,
    input wand id_3
    , id_6,
    input tri id_4
);
  wire id_7;
  wire id_8;
  wire id_9;
  id_10(
      .id_0(id_2), .id_1(1 + 1'h0), .id_2(1), .id_3(1'b0 < id_4), .id_4(id_7), .id_5(1)
  );
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    input wire id_11,
    input wire id_12,
    output tri0 id_13
);
  wire id_15;
  wire id_16;
  module_0(
      id_6, id_5, id_2, id_10, id_1
  );
endmodule
