Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: INTERFACE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "INTERFACE.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "INTERFACE"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : INTERFACE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/sed/Desktop/SED/AND2.vhd" in Library work.
Architecture behavioral of Entity and2 is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/INV.vhd" in Library work.
Architecture behavioral of Entity inv is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/OR2.vhd" in Library work.
Architecture behavioral of Entity or2 is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/FFJK.vhd" in Library work.
Architecture behavioral of Entity ffjk is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/FFSR.vhd" in Library work.
Architecture behavioral of Entity ffsr is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/Contador_4b.vhd" in Library work.
Architecture structural of Entity contador_4b is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/AND3.vhd" in Library work.
Architecture behavioral of Entity and3 is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/FFSR_OVERFLOW.vhd" in Library work.
Architecture behavioral of Entity ffsr_overflow is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/Adaptador_entrada.vhd" in Library work.
Architecture dataflow of Entity adaptador_entrada is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/Contador_8b.vhd" in Library work.
Architecture structural of Entity contador_8b is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/Decodificador.vhd" in Library work.
Architecture dataflow of Entity decodificador is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/CLOCK_0_5Hz.vhd" in Library work.
Architecture behavioral of Entity clock_divisor is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/Contador_A_7seg.vhd" in Library work.
Architecture structural of Entity contador_a_7seg is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/Mascara.vhd" in Library work.
Architecture behavioral of Entity mascara is up to date.
Compiling vhdl file "C:/Users/sed/Desktop/SED/INTERFACE.vhd" in Library work.
Architecture behavioral of Entity interface is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <INTERFACE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CLOCK_DIVISOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Contador_A_7seg> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Mascara> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adaptador_entrada> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <Contador_8b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Decodificador> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <AND2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <INV> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FFSR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Contador_4b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <OR2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FFSR_OVERFLOW> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <INV> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FFJK> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <INTERFACE> in library <work> (Architecture <behavioral>).
Entity <INTERFACE> analyzed. Unit <INTERFACE> generated.

Analyzing Entity <CLOCK_DIVISOR> in library <work> (Architecture <behavioral>).
Entity <CLOCK_DIVISOR> analyzed. Unit <CLOCK_DIVISOR> generated.

Analyzing Entity <Contador_A_7seg> in library <work> (Architecture <structural>).
Entity <Contador_A_7seg> analyzed. Unit <Contador_A_7seg> generated.

Analyzing Entity <Adaptador_entrada> in library <work> (Architecture <dataflow>).
Entity <Adaptador_entrada> analyzed. Unit <Adaptador_entrada> generated.

Analyzing Entity <Contador_8b> in library <work> (Architecture <structural>).
Entity <Contador_8b> analyzed. Unit <Contador_8b> generated.

Analyzing Entity <AND2> in library <work> (Architecture <behavioral>).
Entity <AND2> analyzed. Unit <AND2> generated.

Analyzing Entity <INV> in library <work> (Architecture <behavioral>).
Entity <INV> analyzed. Unit <INV> generated.

Analyzing Entity <FFSR> in library <work> (Architecture <behavioral>).
Entity <FFSR> analyzed. Unit <FFSR> generated.

Analyzing Entity <Contador_4b> in library <work> (Architecture <structural>).
Entity <Contador_4b> analyzed. Unit <Contador_4b> generated.

Analyzing Entity <FFJK> in library <work> (Architecture <behavioral>).
Entity <FFJK> analyzed. Unit <FFJK> generated.

Analyzing Entity <OR2> in library <work> (Architecture <behavioral>).
Entity <OR2> analyzed. Unit <OR2> generated.

Analyzing Entity <AND3> in library <work> (Architecture <behavioral>).
Entity <AND3> analyzed. Unit <AND3> generated.

Analyzing Entity <FFSR_OVERFLOW> in library <work> (Architecture <behavioral>).
Entity <FFSR_OVERFLOW> analyzed. Unit <FFSR_OVERFLOW> generated.

Analyzing Entity <Decodificador> in library <work> (Architecture <dataflow>).
Entity <Decodificador> analyzed. Unit <Decodificador> generated.

Analyzing Entity <Mascara> in library <work> (Architecture <behavioral>).
Entity <Mascara> analyzed. Unit <Mascara> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLOCK_DIVISOR>.
    Related source file is "C:/Users/sed/Desktop/SED/CLOCK_0_5Hz.vhd".
    Found 32-bit up counter for signal <contador>.
    Found 1-bit register for signal <temporal>.
    Found 32-bit comparator equal for signal <temporal$cmp_eq0000> created at line 39.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <CLOCK_DIVISOR> synthesized.


Synthesizing Unit <Mascara>.
    Related source file is "C:/Users/sed/Desktop/SED/Mascara.vhd".
    Found 1-bit register for signal <s>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Mascara> synthesized.


Synthesizing Unit <Adaptador_entrada>.
    Related source file is "C:/Users/sed/Desktop/SED/Adaptador_entrada.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <AUX_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MODE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit 4-to-1 multiplexer for signal <OUTPUT>.
    Found 8-bit comparator greater for signal <AUX_1$cmp_gt0000> created at line 51.
    Found 8-bit comparator lessequal for signal <AUX_1$cmp_le0000> created at line 51.
    Summary:
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <Adaptador_entrada> synthesized.


Synthesizing Unit <Decodificador>.
    Related source file is "C:/Users/sed/Desktop/SED/Decodificador.vhd".
    Found 16x7-bit ROM for signal <LED>.
    Summary:
	inferred   1 ROM(s).
Unit <Decodificador> synthesized.


Synthesizing Unit <AND2>.
    Related source file is "C:/Users/sed/Desktop/SED/AND2.vhd".
Unit <AND2> synthesized.


Synthesizing Unit <INV>.
    Related source file is "C:/Users/sed/Desktop/SED/INV.vhd".
Unit <INV> synthesized.


Synthesizing Unit <FFSR>.
    Related source file is "C:/Users/sed/Desktop/SED/FFSR.vhd".
    Found 1-bit register for signal <Y>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFSR> synthesized.


Synthesizing Unit <OR2>.
    Related source file is "C:/Users/sed/Desktop/SED/OR2.vhd".
Unit <OR2> synthesized.


Synthesizing Unit <AND3>.
    Related source file is "C:/Users/sed/Desktop/SED/AND3.vhd".
Unit <AND3> synthesized.


Synthesizing Unit <FFSR_OVERFLOW>.
    Related source file is "C:/Users/sed/Desktop/SED/FFSR_OVERFLOW.vhd".
    Found 1-bit register for signal <ERROR>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFSR_OVERFLOW> synthesized.


Synthesizing Unit <FFJK>.
    Related source file is "C:/Users/sed/Desktop/SED/FFJK.vhd".
    Found 1-bit register for signal <Y>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFJK> synthesized.


Synthesizing Unit <Contador_4b>.
    Related source file is "C:/Users/sed/Desktop/SED/Contador_4b.vhd".
Unit <Contador_4b> synthesized.


Synthesizing Unit <Contador_8b>.
    Related source file is "C:/Users/sed/Desktop/SED/Contador_8b.vhd".
WARNING:Xst:646 - Signal <salidas<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Contador_8b> synthesized.


Synthesizing Unit <Contador_A_7seg>.
    Related source file is "C:/Users/sed/Desktop/SED/Contador_A_7seg.vhd".
Unit <Contador_A_7seg> synthesized.


Synthesizing Unit <INTERFACE>.
    Related source file is "C:/Users/sed/Desktop/SED/INTERFACE.vhd".
WARNING:Xst:653 - Signal <HIGH> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <INTERFACE> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 13
 1-bit register                                        : 13
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 4
 32-bit comparator equal                               : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:79 - Model 'AND2' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'AND21'
WARNING:Xst:79 - Model 'AND3' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'AND31'
WARNING:Xst:79 - Model 'INV' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'INV1'
WARNING:Xst:79 - Model 'OR2' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'OR21'
WARNING:Xst:1290 - Hierarchical block <FF0_FF1_F> is unconnected in block <HIGH_LEVEL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FF2_FF3_F> is unconnected in block <HIGH_LEVEL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <DETECTION_OF_F> is unconnected in block <HIGH_LEVEL>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 13
 Flip-Flops                                            : 13
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 4
 32-bit comparator equal                               : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <INTERFACE> ...

Optimizing unit <Mascara> ...

Optimizing unit <Contador_4b> ...

Optimizing unit <Contador_8b> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block INTERFACE, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : INTERFACE.ngr
Top Level Output File Name         : INTERFACE
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 299
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 11
#      LUT3                        : 69
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 49
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 78
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 79
#      FD                          : 1
#      FDC                         : 64
#      FDCE                        : 11
#      FDSE                        : 1
#      LDP                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 12
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       72  out of   1920     3%  
 Number of Slice Flip Flops:             79  out of   3840     2%  
 Number of 4 input LUTs:                141  out of   3840     3%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    173    14%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
Clock Signal                                                                                     | Clock buffer(FF name)                                   | Load  |
-------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
clk                                                                                              | BUFGP                                                   | 66    |
digsel<1>                                                                                        | IBUF+BUFG                                               | 1     |
contador/Adaptador_de_entrada/AUX_1_cmp_le0000(contador/Adaptador_de_entrada/AUX_1_cmp_le00001:O)| NONE(*)(contador/Adaptador_de_entrada/AUX_1)            | 1     |
divisor_frecuencia_MASCARA/temporal                                                              | NONE(Visualizador/s)                                    | 1     |
divisor_frecuencia_CONTADOR/temporal                                                             | NONE(contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y)| 10    |
-------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------+
Control Signal                                                                                           | Buffer(FF name)                                          | Load  |
---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------+
digsel<3>                                                                                                | IBUF                                                     | 67    |
contador/Mapeo_Contador_8b/Stopping_count(contador/Mapeo_Contador_8b/Entrada_de_reseteo/O1:O)            | NONE(contador/Mapeo_Contador_8b/HIGH_LEVEL/FLIP_FLOP_0/Y)| 8     |
contador/Adaptador_de_entrada/AUX_1_cmp_le0000_INV(contador/Adaptador_de_entrada/AUX_1_cmp_le0000_INV1:O)| NONE(contador/Adaptador_de_entrada/AUX_1)                | 1     |
digsel<0>                                                                                                | IBUF                                                     | 1     |
---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.586ns (Maximum Frequency: 116.466MHz)
   Minimum input arrival time before clock: 5.515ns
   Maximum output required time after clock: 8.314ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.586ns (frequency: 116.466MHz)
  Total number of paths / destination ports: 36962 / 68
-------------------------------------------------------------------------
Delay:               8.586ns (Levels of Logic = 42)
  Source:            divisor_frecuencia_MASCARA/contador_7 (FF)
  Destination:       divisor_frecuencia_MASCARA/contador_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divisor_frecuencia_MASCARA/contador_7 to divisor_frecuencia_MASCARA/contador_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  divisor_frecuencia_MASCARA/contador_7 (divisor_frecuencia_MASCARA/contador_7)
     LUT4:I0->O            1   0.479   0.000  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_lut<0> (divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<0> (divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<1> (divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<2> (divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<3> (divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<4> (divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<5> (divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<6> (divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          34   0.246   1.585  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_wg_cy<7> (divisor_frecuencia_MASCARA/temporal_cmp_eq0000)
     INV:I->O              1   0.479   0.681  divisor_frecuencia_MASCARA/temporal_cmp_eq0000_inv1_INV_0 (divisor_frecuencia_MASCARA/temporal_cmp_eq0000_inv)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<0> (divisor_frecuencia_MASCARA/Mcount_contador_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<1> (divisor_frecuencia_MASCARA/Mcount_contador_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<2> (divisor_frecuencia_MASCARA/Mcount_contador_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<3> (divisor_frecuencia_MASCARA/Mcount_contador_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<4> (divisor_frecuencia_MASCARA/Mcount_contador_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<5> (divisor_frecuencia_MASCARA/Mcount_contador_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<6> (divisor_frecuencia_MASCARA/Mcount_contador_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<7> (divisor_frecuencia_MASCARA/Mcount_contador_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<8> (divisor_frecuencia_MASCARA/Mcount_contador_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<9> (divisor_frecuencia_MASCARA/Mcount_contador_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<10> (divisor_frecuencia_MASCARA/Mcount_contador_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<11> (divisor_frecuencia_MASCARA/Mcount_contador_cy<11>)
     MUXCY:CI->O           1   0.055   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<12> (divisor_frecuencia_MASCARA/Mcount_contador_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<13> (divisor_frecuencia_MASCARA/Mcount_contador_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<14> (divisor_frecuencia_MASCARA/Mcount_contador_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<15> (divisor_frecuencia_MASCARA/Mcount_contador_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<16> (divisor_frecuencia_MASCARA/Mcount_contador_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<17> (divisor_frecuencia_MASCARA/Mcount_contador_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<18> (divisor_frecuencia_MASCARA/Mcount_contador_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<19> (divisor_frecuencia_MASCARA/Mcount_contador_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<20> (divisor_frecuencia_MASCARA/Mcount_contador_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<21> (divisor_frecuencia_MASCARA/Mcount_contador_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<22> (divisor_frecuencia_MASCARA/Mcount_contador_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<23> (divisor_frecuencia_MASCARA/Mcount_contador_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<24> (divisor_frecuencia_MASCARA/Mcount_contador_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<25> (divisor_frecuencia_MASCARA/Mcount_contador_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<26> (divisor_frecuencia_MASCARA/Mcount_contador_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<27> (divisor_frecuencia_MASCARA/Mcount_contador_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<28> (divisor_frecuencia_MASCARA/Mcount_contador_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<29> (divisor_frecuencia_MASCARA/Mcount_contador_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  divisor_frecuencia_MASCARA/Mcount_contador_cy<30> (divisor_frecuencia_MASCARA/Mcount_contador_cy<30>)
     XORCY:CI->O           1   0.786   0.000  divisor_frecuencia_MASCARA/Mcount_contador_xor<31> (divisor_frecuencia_MASCARA/Mcount_contador31)
     FDC:D                     0.176          divisor_frecuencia_MASCARA/contador_31
    ----------------------------------------
    Total                      8.586ns (5.280ns logic, 3.306ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisor_frecuencia_MASCARA/temporal'
  Clock period: 2.982ns (frequency: 335.362MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.982ns (Levels of Logic = 1)
  Source:            Visualizador/s (FF)
  Destination:       Visualizador/s (FF)
  Source Clock:      divisor_frecuencia_MASCARA/temporal rising
  Destination Clock: divisor_frecuencia_MASCARA/temporal rising

  Data Path: Visualizador/s to Visualizador/s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.626   0.955  Visualizador/s (Visualizador/s)
     INV:I->O              2   0.479   0.745  Visualizador/Display_Select<1>1_INV_0 (digctrl_1_OBUF)
     FD:D                      0.176          Visualizador/s
    ----------------------------------------
    Total                      2.982ns (1.281ns logic, 1.701ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisor_frecuencia_CONTADOR/temporal'
  Clock period: 8.074ns (frequency: 123.854MHz)
  Total number of paths / destination ports: 273 / 16
-------------------------------------------------------------------------
Delay:               8.074ns (Levels of Logic = 6)
  Source:            contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y (FF)
  Destination:       contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y (FF)
  Source Clock:      divisor_frecuencia_CONTADOR/temporal rising
  Destination Clock: divisor_frecuencia_CONTADOR/temporal rising

  Data Path: contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y to contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.626   1.259  contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y (contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y)
     LUT4_D:I0->LO         1   0.479   0.159  contador/Mapeo_Contador_8b/LOW_LEVEL/DETECTION_OF_0/O1 (N79)
     LUT3:I2->O            2   0.479   0.768  contador/Mapeo_Contador_8b/OVERFLOW_BOT/O_SW0 (N49)
     LUT4_D:I3->LO         1   0.479   0.270  contador/Mapeo_Contador_8b/OVERFLOW_BOT/O (N80)
     LUT2:I1->O            5   0.479   1.078  contador/Mapeo_Contador_8b/SELECTOR_PRECARGA/O1 (contador/Mapeo_Contador_8b/carga)
     LUT3:I0->O            1   0.479   0.000  contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y_not0001_F (N74)
     MUXF5:I0->O           1   0.314   0.681  contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y_not0001 (contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y_not0001)
     FDCE:CE                   0.524          contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y
    ----------------------------------------
    Total                      8.074ns (3.859ns logic, 4.215ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divisor_frecuencia_CONTADOR/temporal'
  Total number of paths / destination ports: 29 / 18
-------------------------------------------------------------------------
Offset:              5.515ns (Levels of Logic = 4)
  Source:            digsel<2> (PAD)
  Destination:       contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y (FF)
  Destination Clock: divisor_frecuencia_CONTADOR/temporal rising

  Data Path: digsel<2> to contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.715   1.245  digsel_2_IBUF (digsel_2_IBUF)
     LUT2:I0->O            5   0.479   1.078  contador/Mapeo_Contador_8b/SELECTOR_PRECARGA/O1 (contador/Mapeo_Contador_8b/carga)
     LUT3:I0->O            1   0.479   0.000  contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y_not0001_F (N74)
     MUXF5:I0->O           1   0.314   0.681  contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y_not0001 (contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y_not0001)
     FDCE:CE                   0.524          contador/Mapeo_Contador_8b/LOW_LEVEL/FLIP_FLOP_3/Y
    ----------------------------------------
    Total                      5.515ns (2.511ns logic, 3.004ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisor_frecuencia_MASCARA/temporal'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              7.715ns (Levels of Logic = 2)
  Source:            Visualizador/s (FF)
  Destination:       digctrl<1> (PAD)
  Source Clock:      divisor_frecuencia_MASCARA/temporal rising

  Data Path: Visualizador/s to digctrl<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.626   0.955  Visualizador/s (Visualizador/s)
     INV:I->O              2   0.479   0.745  Visualizador/Display_Select<1>1_INV_0 (digctrl_1_OBUF)
     OBUF:I->O                 4.909          digctrl_1_OBUF (digctrl<1>)
    ----------------------------------------
    Total                      7.715ns (6.014ns logic, 1.701ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisor_frecuencia_CONTADOR/temporal'
  Total number of paths / destination ports: 57 / 8
-------------------------------------------------------------------------
Offset:              8.314ns (Levels of Logic = 3)
  Source:            contador/Mapeo_Contador_8b/HIGH_LEVEL/FLIP_FLOP_0/Y (FF)
  Destination:       segment<4> (PAD)
  Source Clock:      divisor_frecuencia_CONTADOR/temporal rising

  Data Path: contador/Mapeo_Contador_8b/HIGH_LEVEL/FLIP_FLOP_0/Y to segment<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.626   1.305  contador/Mapeo_Contador_8b/HIGH_LEVEL/FLIP_FLOP_0/Y (contador/Mapeo_Contador_8b/HIGH_LEVEL/FLIP_FLOP_0/Y)
     LUT4:I0->O            1   0.479   0.000  Visualizador/Output<4>161_G (N71)
     MUXF5:I1->O           1   0.314   0.681  Visualizador/Output<4>161 (segment_4_OBUF)
     OBUF:I->O                 4.909          segment_4_OBUF (segment<4>)
    ----------------------------------------
    Total                      8.314ns (6.328ns logic, 1.986ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.80 secs
 
--> 

Total memory usage is 257452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    1 (   0 filtered)

