read_verilog ../top.v
proc
ice40_dsp
select -assert-count 1 t:SB_MAC16
synth_ice40 -top top
