Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,21062
design__instance__area,126053
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.005591516382992268
power__switching__total,0.005575317423790693
power__leakage__total,1.78335255895945E-7
power__total,0.011167011223733425
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3660226114688928
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.45706587031107004
timing__hold__ws__corner:nom_tt_025C_1v80,0.5585041476268039
timing__setup__ws__corner:nom_tt_025C_1v80,4.759933026904369
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.558504
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,4.759933
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5656965056506468
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6525110636503091
timing__hold__ws__corner:nom_ss_100C_1v60,1.2178499664546103
timing__setup__ws__corner:nom_ss_100C_1v60,0.06105072176155984
timing__hold__tns__corner:nom_ss_100C_1v60,0
timing__setup__tns__corner:nom_ss_100C_1v60,0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.21785
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.061051
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2812024581670728
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3745212856960305
timing__hold__ws__corner:nom_ff_n40C_1v95,0.3190669485597021
timing__setup__ws__corner:nom_ff_n40C_1v95,6.586845921800995
timing__hold__tns__corner:nom_ff_n40C_1v95,0
timing__setup__tns__corner:nom_ff_n40C_1v95,0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.319067
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.586846
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27445979599207254
clock__skew__worst_setup,0.36875722963376295
timing__hold__ws,0.3152695416188762
timing__setup__ws,-0.1382360931517112
timing__hold__tns,0
timing__setup__tns,-0.4284483999964917
timing__hold__wns,0
timing__setup__wns,-0.1382360931517112
timing__hold_vio__count,0
timing__hold_r2r__ws,0.31527
timing__hold_r2r_vio__count,0
timing__setup_vio__count,6
timing__setup_r2r__ws,-0.138236
timing__setup_r2r_vio__count,6
design__die__bbox,0.0 0.0 800.0 800.0
design__core__bbox,5.52 10.88 794.42 788.8
design__io,132
design__die__area,640000
design__core__area,613701
design__instance__count__stdcell,21062
design__instance__area__stdcell,126053
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.205399
design__instance__utilization__stdcell,0.205399
design__instance__count__class:inverter,178
design__instance__count__class:sequential_cell,450
design__instance__count__class:multi_input_combinational_cell,10005
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,47634
design__instance__count__class:tap_cell,8784
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,334643
design__violations,0
design__instance__count__class:timing_repair_buffer,1348
design__instance__count__class:clock_buffer,78
design__instance__count__class:clock_inverter,38
design__instance__count__setup_buffer,266
design__instance__count__hold_buffer,207
antenna__violating__nets,9
antenna__violating__pins,9
route__antenna_violation__count,9
antenna_diodes_count,181
design__instance__count__class:antenna_cell,181
route__net,12110
route__net__special,2
route__drc_errors__iter:1,7900
route__wirelength__iter:1,387517
route__drc_errors__iter:2,4759
route__wirelength__iter:2,384228
route__drc_errors__iter:3,4235
route__wirelength__iter:3,383379
route__drc_errors__iter:4,1051
route__wirelength__iter:4,382638
route__drc_errors__iter:5,77
route__wirelength__iter:5,382528
route__drc_errors__iter:6,0
route__wirelength__iter:6,382522
route__drc_errors,0
route__wirelength,382522
route__vias,100157
route__vias__singlecut,100157
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1602.81
timing__unannotated_net__count__corner:nom_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.35494980181963337
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.44760765805218694
timing__hold__ws__corner:min_tt_025C_1v80,0.5535420056779028
timing__setup__ws__corner:min_tt_025C_1v80,4.879178088548948
timing__hold__tns__corner:min_tt_025C_1v80,0
timing__setup__tns__corner:min_tt_025C_1v80,0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.553542
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,4.879178
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5468556873229957
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6363285634080028
timing__hold__ws__corner:min_ss_100C_1v60,1.2037124970815012
timing__setup__ws__corner:min_ss_100C_1v60,0.28859582207520895
timing__hold__tns__corner:min_ss_100C_1v60,0
timing__setup__tns__corner:min_ss_100C_1v60,0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.203712
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.288596
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27445979599207254
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.36875722963376295
timing__hold__ws__corner:min_ff_n40C_1v95,0.3152695416188762
timing__setup__ws__corner:min_ff_n40C_1v95,6.657258044370953
timing__hold__tns__corner:min_ff_n40C_1v95,0
timing__setup__tns__corner:min_ff_n40C_1v95,0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.31527
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,6.657258
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3752956940331839
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4638299042798988
timing__hold__ws__corner:max_tt_025C_1v80,0.5639240345417038
timing__setup__ws__corner:max_tt_025C_1v80,4.598517252699757
timing__hold__tns__corner:max_tt_025C_1v80,0
timing__setup__tns__corner:max_tt_025C_1v80,0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.563924
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,4.598517
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5784516362967
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.664953222416869
timing__hold__ws__corner:max_ss_100C_1v60,1.2380167241780713
timing__setup__ws__corner:max_ss_100C_1v60,-0.1382360931517112
timing__hold__tns__corner:max_ss_100C_1v60,0
timing__setup__tns__corner:max_ss_100C_1v60,-0.4284483999964917
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.1382360931517112
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.238017
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.138236
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,6
timing__unannotated_net__count__corner:max_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28863184881337695
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.37847634431081184
timing__hold__ws__corner:max_ff_n40C_1v95,0.3234345105509493
timing__setup__ws__corner:max_ff_n40C_1v95,6.4968352536676495
timing__hold__tns__corner:max_ff_n40C_1v95,0
timing__setup__tns__corner:max_ff_n40C_1v95,0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.323435
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.496835
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,53
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79979
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000209746
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000154051
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000706515
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000154051
design_powergrid__voltage__worst,0.000154051
design_powergrid__voltage__worst__net:VPWR,1.79979
design_powergrid__drop__worst,0.000209746
design_powergrid__drop__worst__net:VPWR,0.000209746
design_powergrid__voltage__worst__net:VGND,0.000154051
design_powergrid__drop__worst__net:VGND,0.000154051
ir__voltage__worst,1.8
ir__drop__avg,0.00000691
ir__drop__worst,0.00021
design__xor_difference__count,0
magic__drc_error__count,0
