{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748449971156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748449971156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 13:32:51 2025 " "Processing started: Wed May 28 13:32:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748449971156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449971156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ED_aula1 -c ED_aula1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ED_aula1 -c ED_aula1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449971156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748449971265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748449971265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ED_aula1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ED_aula1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ED_aula1 " "Found entity 1: ED_aula1" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449975562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449975562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449975562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449975562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ED_aula1 " "Elaborating entity \"ED_aula1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748449975594 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "up " "Undeclared parameter up" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 480 640 776 680 "inst4" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449975595 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_PORT_UPDOWN up " "Can't find a definition for parameter LPM_PORT_UPDOWN -- assuming up was intended to be a quoted string" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 480 640 776 680 "inst4" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1748449975595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst99 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst99\"" {  } { { "ED_aula1.bdf" "inst99" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 520 1008 1104 648 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449975597 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is up and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY" {  } { { "ED_aula1.bdf" "inst4" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 480 640 776 680 "inst4" "" } } } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1748449975610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst4 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst4\"" {  } { { "ED_aula1.bdf" "inst4" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 480 640 776 680 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449975610 ""}
{ "Warning" "WTDFX_ASSERTION" "Value of LPM_MODULUS parameter (25000000000) is too large for a 25-bit counter " "Assertion warning: Value of LPM_MODULUS parameter (25000000000) is too large for a 25-bit counter" {  } { { "lpm_counter.tdf" "" { Text "/home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 449 2 0 } } { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 480 640 776 680 "inst4" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449975611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst4 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst4\"" {  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 480 640 776 680 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449975611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst4 " "Instantiated megafunction \"LPM_COUNTER:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 25000000000 " "Parameter \"LPM_MODULUS\" = \"25000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748449975611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN up " "Parameter \"LPM_PORT_UPDOWN\" = \"up\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748449975611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748449975611 ""}  } { { "ED_aula1.bdf" "" { Schematic "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf" { { 480 640 776 680 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748449975611 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is up and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is up and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY" {  } { { "db/cntr_3pg.tdf" "" { Text "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_3pg.tdf" 195 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449975632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3pg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3pg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3pg " "Found entity 1: cntr_3pg" {  } { { "db/cntr_3pg.tdf" "" { Text "/home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_3pg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449975632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449975632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3pg LPM_COUNTER:inst4\|cntr_3pg:auto_generated " "Elaborating entity \"cntr_3pg\" for hierarchy \"LPM_COUNTER:inst4\|cntr_3pg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449975632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748449976085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748449976481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449976481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748449976496 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748449976496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748449976496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748449976496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748449976500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 13:32:56 2025 " "Processing ended: Wed May 28 13:32:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748449976500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748449976500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748449976500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449976500 ""}
