{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_lui FluxoDados.vhd(33) " "VHDL Signal Declaration warning at FluxoDados.vhd(33): used implicit default value for signal \"saida_lui\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 1 -1 1607473509622 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_slt FluxoDados.vhd(36) " "Verilog HDL or VHDL warning at FluxoDados.vhd(36): object \"result_slt\" assigned a value but never read" {  } { { "FluxoDados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 1 -1 1607473509622 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vai_1_all FluxoDados.vhd(37) " "VHDL Signal Declaration warning at FluxoDados.vhd(37): used implicit default value for signal \"vai_1_all\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 1 -1 1607473509622 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow ULA.vhd(26) " "Verilog HDL or VHDL warning at ULA.vhd(26): object \"overflow\" assigned a value but never read" {  } { { "ULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ULA.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 1 -1 1607473509635 "|TopLevel|CPU:processador|FluxoDados:FD|ULA_32:ULA_32bits|ULA:ULA_bit0"}
