# 50 Days of Verilog

Daily practice of Verilog modules with testbenches, waveforms, and notes.

## Progress

| Day | Module      | Status  | Link           |
|-----|-------------|---------|----------------|
| 01  | AND Gate    | âœ… Done | [day01](./day01) |
| 02  | OR Gate     | ðŸ•’ WIP  | [day02](./day02) |
| ... | ...         |         |                |

## Structure

Each day folder contains:
- `module.v`
- `testbench.v`
- `output.vcd` (optional)
- `README.md` (notes & explanation)

---

## How to Use This Repo

1. Clone repo
2. Open day folders to see daily code & notes
3. Use a Verilog simulator (Icarus Verilog/GTKWave) to run testbenches
