
*** Running vivado
    with args -log lab4_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_processing_system7_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.805 ; gain = 87.000 ; free physical = 2742 ; free virtual = 11769
INFO: [Synth 8-638] synthesizing module 'lab4_processing_system7_0_0' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/synth/lab4_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'lab4_processing_system7_0_0' (5#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/synth/lab4_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1368.344 ; gain = 128.539 ; free physical = 2648 ; free virtual = 11676
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1368.344 ; gain = 128.539 ; free physical = 2640 ; free virtual = 11668
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1642.086 ; gain = 1.000 ; free physical = 1932 ; free virtual = 10960
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1642.086 ; gain = 402.281 ; free physical = 1994 ; free virtual = 11022
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1642.086 ; gain = 402.281 ; free physical = 1994 ; free virtual = 11022
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1642.086 ; gain = 402.281 ; free physical = 1975 ; free virtual = 11003
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1642.086 ; gain = 402.281 ; free physical = 1965 ; free virtual = 10993
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 1649.094 ; gain = 409.289 ; free physical = 1962 ; free virtual = 10991
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1846.094 ; gain = 606.289 ; free physical = 1527 ; free virtual = 10556
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1866.102 ; gain = 626.297 ; free physical = 1505 ; free virtual = 10534
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 1874.109 ; gain = 634.305 ; free physical = 2120 ; free virtual = 11148
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.113 ; gain = 634.309 ; free physical = 2097 ; free virtual = 11126
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.113 ; gain = 634.309 ; free physical = 2097 ; free virtual = 11126
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.113 ; gain = 634.309 ; free physical = 2097 ; free virtual = 11126
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.113 ; gain = 634.309 ; free physical = 2097 ; free virtual = 11125
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.113 ; gain = 634.309 ; free physical = 2097 ; free virtual = 11125
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.113 ; gain = 634.309 ; free physical = 2097 ; free virtual = 11125

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.113 ; gain = 634.309 ; free physical = 2097 ; free virtual = 11125
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:05 . Memory (MB): peak = 1876.113 ; gain = 662.129 ; free physical = 2280 ; free virtual = 11309
