Source Block: oh/src/mio/hdl/mrx_io.v@83:97@HdlStmProcess
   //########################################
   //# DATA (SDR) 
   //########################################
   //select 2nd byte (stall on this signal)

   always @ (posedge rx_clk)
     if(~rx_frame)
       byte0_sel <= 1'b1;
     else if (~ddr_mode)
       byte0_sel <= rx_frame ^ byte0_sel;
   
   always @ (posedge rx_clk)
     if(byte0_sel)
       sdr_data[NMIO-1:0]  <= rx_packet[NMIO-1:0];
     else

Diff Content:
- 89      if(~rx_frame)
- 90        byte0_sel <= 1'b1;
- 91      else if (~ddr_mode)
- 92        byte0_sel <= rx_frame ^ byte0_sel;
+ 92      if(rx_access)
+ 92        sdr_data[IOW-1:0] <= rx_packet[IOW-1:0];
+ 92    assign io_data[IOW-1:0]   = ddr_mode ? ddr_data[IOW-1:0] :
+ 92                                           sdr_data[IOW-1:0];
+ 92    assign mux_data[IOW-1:0] = dmode8  ? {(8){io_data[7:0]}}  :
+ 92 			      dmode16 ? {(4){io_data[15:0]}} :
+ 92 			      dmode32 ? {(2){io_data[31:0]}} :
+ 92 			                    io_data[IOW-1:0];

Clone Blocks:
Clone Blocks 1:
oh/src/mio/hdl/mrx_io.v@89:103
     if(~rx_frame)
       byte0_sel <= 1'b1;
     else if (~ddr_mode)
       byte0_sel <= rx_frame ^ byte0_sel;
   
   always @ (posedge rx_clk)
     if(byte0_sel)
       sdr_data[NMIO-1:0]  <= rx_packet[NMIO-1:0];
     else
       sdr_data[2*NMIO-1:NMIO] <= rx_packet[NMIO-1:0];

   //########################################
   //# HANDL DDR/SDR
   //########################################
   

