Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
| Date         : Sat May 13 00:58:08 2017
| Host         : SakinderLaptop1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sd_accel_wrapper_timing_summary_routed.rpt -rpx sd_accel_wrapper_timing_summary_routed.rpx
| Design       : sd_accel_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.482        0.000                      0                19708        0.028        0.000                      0                19708        4.020        0.000                       0                  7916  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.482        0.000                      0                19708        0.028        0.000                      0                19708        4.020        0.000                       0                  7915  
clk_fpga_1                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[571]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 0.718ns (7.715%)  route 8.589ns (92.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.589    11.934    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X34Y43         LUT3 (Prop_lut3_I1_O)        0.299    12.233 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[571]_i_1/O
                         net (fo=1, routed)           0.000    12.233    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[571]_i_1_n_1
    SLICE_X34Y43         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[571]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.496    12.675    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X34Y43         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[571]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)        0.079    12.715    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[571]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[565]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 0.718ns (7.729%)  route 8.572ns (92.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.572    11.917    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X34Y43         LUT3 (Prop_lut3_I1_O)        0.299    12.216 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[565]_i_1/O
                         net (fo=1, routed)           0.000    12.216    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[565]_i_1_n_1
    SLICE_X34Y43         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[565]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.496    12.675    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X34Y43         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[565]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)        0.079    12.715    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[565]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[533]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 0.718ns (7.879%)  route 8.395ns (92.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.395    11.740    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.299    12.039 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[533]_i_1/O
                         net (fo=1, routed)           0.000    12.039    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[533]_i_1_n_1
    SLICE_X35Y44         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[533]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.496    12.675    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X35Y44         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[533]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.031    12.667    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[533]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[519]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 0.718ns (7.866%)  route 8.410ns (92.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.410    11.755    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.299    12.054 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[519]_i_1/O
                         net (fo=1, routed)           0.000    12.054    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[519]_i_1_n_1
    SLICE_X32Y45         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[519]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.495    12.674    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X32Y45         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[519]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X32Y45         FDRE (Setup_fdre_C_D)        0.077    12.712    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[519]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[531]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.718ns (7.868%)  route 8.407ns (92.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.407    11.752    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.299    12.051 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[531]_i_1/O
                         net (fo=1, routed)           0.000    12.051    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[531]_i_1_n_1
    SLICE_X32Y45         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[531]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.495    12.674    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X32Y45         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[531]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X32Y45         FDRE (Setup_fdre_C_D)        0.079    12.714    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[531]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[527]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.718ns (7.868%)  route 8.407ns (92.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.407    11.752    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X32Y45         LUT3 (Prop_lut3_I1_O)        0.299    12.051 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[527]_i_1/O
                         net (fo=1, routed)           0.000    12.051    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[527]_i_1_n_1
    SLICE_X32Y45         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[527]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.495    12.674    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X32Y45         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[527]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X32Y45         FDRE (Setup_fdre_C_D)        0.081    12.716    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[527]
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[561]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 0.718ns (7.952%)  route 8.311ns (92.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.311    11.656    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.299    11.955 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[561]_i_1/O
                         net (fo=1, routed)           0.000    11.955    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[561]_i_1_n_1
    SLICE_X32Y44         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[561]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.495    12.674    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X32Y44         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[561]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.079    12.714    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[561]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[555]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 0.718ns (7.969%)  route 8.292ns (92.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.292    11.637    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.299    11.936 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[555]_i_1/O
                         net (fo=1, routed)           0.000    11.936    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[555]_i_1_n_1
    SLICE_X32Y44         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[555]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.495    12.674    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X32Y44         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[555]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)        0.079    12.714    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[555]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 0.718ns (7.975%)  route 8.285ns (92.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.285    11.630    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X34Y43         LUT3 (Prop_lut3_I1_O)        0.299    11.929 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[521]_i_1/O
                         net (fo=1, routed)           0.000    11.929    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[521]_i_1_n_1
    SLICE_X34Y43         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.496    12.675    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X34Y43         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[521]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)        0.081    12.717    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[521]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[525]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.718ns (8.125%)  route 8.119ns (91.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.632     2.926    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y65         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead_reg/Q
                         net (fo=576, routed)         8.119    11.464    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/show_ahead
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.299    11.763 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[525]_i_1/O
                         net (fo=1, routed)           0.000    11.763    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[525]_i_1_n_1
    SLICE_X35Y44         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[525]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        1.496    12.675    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X35Y44         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[525]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.029    12.665    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[525]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.899%)  route 0.212ns (60.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.563     0.899    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X43Y49         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[334]/Q
                         net (fo=1, routed)           0.212     1.252    sd_accel_i/ocl_block_0/U0/kernel_0/inst/gmem_RDATA[334]
    SLICE_X46Y50         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.825     1.191    sd_accel_i/ocl_block_0/U0/kernel_0/inst/ap_clk
    SLICE_X46Y50         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[270]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.063     1.224    sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[270]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.230%)  route 0.168ns (56.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.553     0.889    sd_accel_i/ocl_block_0/U0/kernel_0/inst/ap_clk
    SLICE_X49Y61         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[88]/Q
                         net (fo=2, routed)           0.168     1.185    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/if_din[152]
    SLICE_X50Y61         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.818     1.184    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y61         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[152]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.006     1.155    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[152]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[330]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[330]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.155%)  route 0.170ns (42.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.553     0.889    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y50         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[330]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[330]/Q
                         net (fo=1, routed)           0.170     1.187    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp[330]
    SLICE_X53Y49         LUT3 (Prop_lut3_I0_O)        0.099     1.286 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[330]_i_1/O
                         net (fo=1, routed)           0.000     1.286    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf[330]_i_1_n_1
    SLICE_X53Y49         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[330]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.826     1.192    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y49         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[330]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.092     1.254    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[330]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[462]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.508%)  route 0.225ns (61.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.558     0.894    sd_accel_i/ocl_block_0/U0/kernel_0/inst/ap_clk
    SLICE_X49Y37         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[398]/Q
                         net (fo=2, routed)           0.225     1.260    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/if_din[462]
    SLICE_X53Y37         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[462]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.821     1.187    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y37         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[462]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y37         FDRE (Hold_fdre_C_D)         0.075     1.227    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[462]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.642%)  route 0.195ns (54.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.556     0.892    sd_accel_i/ocl_block_0/U0/kernel_0/inst/ap_clk
    SLICE_X42Y53         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[174]/Q
                         net (fo=2, routed)           0.195     1.251    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/if_din[238]
    SLICE_X51Y54         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.820     1.186    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y54         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[238]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.066     1.217    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[238]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[198]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.555     0.891    sd_accel_i/ocl_block_0/U0/kernel_0/inst/ap_clk
    SLICE_X49Y55         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[198]/Q
                         net (fo=2, routed)           0.227     1.259    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/if_din[262]
    SLICE_X53Y56         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.820     1.186    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y56         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[262]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.072     1.223    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[262]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.271%)  route 0.227ns (61.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.554     0.890    sd_accel_i/ocl_block_0/U0/kernel_0/inst/ap_clk
    SLICE_X49Y57         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[132]/Q
                         net (fo=2, routed)           0.227     1.258    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/if_din[196]
    SLICE_X51Y59         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.819     1.185    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y59         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[196]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.071     1.221    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[196]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.749%)  route 0.205ns (59.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.553     0.889    sd_accel_i/ocl_block_0/U0/kernel_0/inst/ap_clk
    SLICE_X49Y61         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[104]/Q
                         net (fo=2, routed)           0.205     1.235    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/if_din[168]
    SLICE_X53Y60         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.818     1.184    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y60         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[168]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y60         FDRE (Hold_fdre_C_D)         0.047     1.196    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[168]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.323%)  route 0.179ns (54.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.544     0.880    sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X50Y80         FDRE                                         r  sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.148     1.028 r  sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[14]/Q
                         net (fo=2, routed)           0.179     1.206    sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser_n_41
    SLICE_X48Y80         FDRE                                         r  sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.814     1.180    sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X48Y80         FDRE                                         r  sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[14]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.022     1.167    sd_accel_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_R_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[228]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.984%)  route 0.201ns (55.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.556     0.892    sd_accel_i/ocl_block_0/U0/kernel_0/inst/ap_clk
    SLICE_X42Y56         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/tmp_2_reg_224_reg[164]/Q
                         net (fo=2, routed)           0.201     1.256    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/if_din[228]
    SLICE_X53Y56         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sd_accel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7915, routed)        0.820     1.186    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y56         FDRE                                         r  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[228]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.066     1.217    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[228]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7    sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/buff_wdata/mem_reg_4/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y103  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][50]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y103  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][50]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y103  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][50]_srl32__1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y103  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][50]_srl32__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y104  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][50]_srl32__3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y104  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][50]_srl32__4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y104  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][50]_srl32__5/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y104  sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][50]_srl32__6/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y76   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/bus_narrow_gen.fifo_burst/mem_reg[132][0]_srl32__3/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y76   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/bus_narrow_gen.fifo_burst/mem_reg[132][0]_srl32__4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y98   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][46]_srl32__4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y98   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][46]_srl32__5/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y98   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][46]_srl32__6/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y99   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][47]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y99   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][47]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y99   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][47]_srl32__1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y99   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[132][47]_srl32__2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y94   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[132][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y94   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[132][33]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y94   sd_accel_i/ocl_block_0/U0/kernel_0/inst/addone_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[132][33]_srl32__1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sd_accel_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  sd_accel_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



