library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_arith.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity design3x8 is
    Port ( I : in  STD_LOGIC_VECTOR (2 downto 0);
           d : out  STD_LOGIC_VECTOR (7 downto 0));
end design3x8;

architecture Behavioral of design3x8 is

begin
 process(i)
 variable s: integer;
 begin
 s:= conv_integer(i);
 for j in 0 to 7 loop
	if(j=s) then
	d(j)<='1';
	else d(j)<='0';
	end if;
 end loop;
 end process;
end Behavioral;
