<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='183' type='bool'/>
<offset>216</offset>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='182'>/// Inferred from the operands; indicates whether the L bit in the VEX prefix is set</doc>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='101' u='w' c='_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='162' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='167' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='180' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='253' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='266' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='272' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='274' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='282' u='r' c='_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv'/>
