// Seed: 3115324197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
  wire id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd52,
    parameter id_4  = 32'd53,
    parameter id_8  = 32'd71
) (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    input tri id_3,
    output wire _id_4,
    input supply1 id_5,
    input wire id_6,
    output wor id_7,
    output tri1 _id_8,
    output uwire id_9,
    input tri _id_10,
    input wand id_11
);
  logic [id_4  >  id_10 : id_8  ==  -1] id_13 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
