vhdl xil_defaultlib  \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_IDELAY_BOI_0_0/sim/PRG_IDELAY_IDELAY_BOI_0_0.vhd" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_IDELAY_CTRL_BOI_0_0/sim/PRG_IDELAY_IDELAY_CTRL_BOI_0_0.vhd" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_axi_gpio_0_0/sim/PRG_IDELAY_axi_gpio_0_0.vhd" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_rst_ps7_0_100M_0/sim/PRG_IDELAY_rst_ps7_0_100M_0.vhd" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_del0_0/sim/PRG_IDELAY_del0_0.vhd" \
"../../../bd/PRG_IDELAY/ip/PRG_IDELAY_IDELAY_BOI_0_1/sim/PRG_IDELAY_IDELAY_BOI_0_1.vhd" \
"../../../bd/PRG_IDELAY/sim/PRG_IDELAY.vhd" \

nosort
