// Seed: 2536560277
module module_0;
  always id_1 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input tri1 id_2,
    output wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output wand id_8
);
  assign id_1 = id_6;
  xnor primCall (id_1, id_2, id_4, id_6, id_7);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3#(.id_0(-1)).id_4 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = -1;
  logic [7:0][1] id_12;
  module_0 modCall_1 ();
  assign id_2 = -1;
  wire id_13;
  assign id_2 = id_3;
endmodule
