/* Generated by Yosys 0.51+17 (git sha1 42ca75b6b, g++ 11.4.0-13 -fPIC -O3) */

module and2_latch(a, b, clk, c, d);
  input a;
  wire a;
  input b;
  wire b;
  output c;
  wire c;
  input clk;
  wire clk;
  output d;
  wire d;
  assign c = 4'b1000 >> { b, a };
  dff d_dff_Q (
    .C(clk),
    .D(c),
    .Q(d)
  );
endmodule
