#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000180f66c59c0 .scope module, "EightBitRegister_TestBench" "EightBitRegister_TestBench" 2 7;
 .timescale 0 0;
v00000180f67b9af0_0 .var "clk", 0 0;
v00000180f67bba70_0 .var "data_in", 7 0;
v00000180f67bbb10_0 .net "data_out", 7 0, v00000180f66c5d80_0;  1 drivers
v00000180f67bbbb0_0 .var "en_in", 0 0;
S_00000180f66c5b50 .scope module, "uut1" "EightBitRegister" 2 12, 3 7 0, S_00000180f66c59c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I";
    .port_info 1 /OUTPUT 8 "Q";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v00000180f66c5ce0_0 .net "E", 0 0, v00000180f67bbbb0_0;  1 drivers
v00000180f67b6ad0_0 .net "I", 7 0, v00000180f67bba70_0;  1 drivers
v00000180f66c5d80_0 .var "Q", 7 0;
v00000180f67b9a50_0 .net "clock", 0 0, v00000180f67b9af0_0;  1 drivers
E_00000180f66ce3c0 .event posedge, v00000180f67b9a50_0;
    .scope S_00000180f66c5b50;
T_0 ;
    %wait E_00000180f66ce3c0;
    %load/vec4 v00000180f66c5ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000180f67b6ad0_0;
    %assign/vec4 v00000180f66c5d80_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000180f66c59c0;
T_1 ;
    %vpi_call 2 16 "$monitor", "%t : \012Input : %b\012Clock : %b\012Enable : %b\012Output : %b\012", $time, v00000180f67bba70_0, v00000180f67b9af0_0, v00000180f67bbbb0_0, v00000180f67bbb10_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v00000180f67bba70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67bbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180f67b9af0_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "EightBitRegister_TestBench.v";
    "EightBitRegister.v";
