#define MPU ((MPU_Type *) MPU_BASE )
#define GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos)
#define NRF_ERROR_BASE_NUM (0x0)
#define ERROR_APPLICATION_LAYER_H 
#define PWM_INTENCLR_SEQEND1_Clear (1UL)
#define SAADC_RESOLUTION_VAL_14bit (3UL)
#define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Pos (0UL)
#define NRF_BLE_QWR_MAX_ATTR 0
#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)
#define USBD_SHORTS_EP0DATADONE_STARTEPIN0_Msk (0x1UL << USBD_SHORTS_EP0DATADONE_STARTEPIN0_Pos)
#define NRF_MPU_LIB_CONFIG_LOG_ENABLED 0
#define NRFX_SPI_CONFIG_LOG_ENABLED 0
#define GPIO_OUTCLR_PIN7_High (1UL)
#define MWU_INTEN_REGION2WA_Pos (4UL)
#define SAADC_INTEN_CH6LIMITL_Msk (0x1UL << SAADC_INTEN_CH6LIMITL_Pos)
#define TWIS_INTENCLR_STOPPED_Clear (1UL)
#define TWI_INTENCLR_SUSPENDED_Pos (18UL)
#define MWU_PERREGION_SUBSTATWA_SR27_Access (1UL)
#define UARTE_INTENSET_RXDRDY_Msk (0x1UL << UARTE_INTENSET_RXDRDY_Pos)
#define USBD_INTENCLR_ENDEPIN1_Enabled (1UL)
#define I2S_INTENSET_TXPTRUPD_Pos (5UL)
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )
#define RADIO_RXADDRESSES_ADDR0_Disabled (0UL)
#define USBD_BREQUEST_BREQUEST_STD_CLEAR_FEATURE (1UL)
#define UARTE_INTENCLR_TXDRDY_Disabled (0UL)
#define USBD_INTENSET_ENDEPIN2_Disabled (0UL)
#define LPCOMP_INTENCLR_UP_Enabled (1UL)
#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
#define MWU_NMIENSET_PREGION1WA_Enabled (1UL)
#define PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos)
#define ACL_ACL_PERM_READ_Disable (1UL)
#define POWER_RESETREAS_VBUS_Msk (0x1UL << POWER_RESETREAS_VBUS_Pos)
#define MWU_PERREGION_SUBSTATWA_SR8_Access (1UL)
#define MWU_PERREGION_SUBSTATWA_SR27_Pos (27UL)
#define TIMER_INTENSET_COMPARE4_Pos (20UL)
#define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL)
#define SAADC_INTENCLR_CH5LIMITH_Disabled (0UL)
#define SAADC_INTENCLR_CH7LIMITH_Enabled (1UL)
#define USBD_INTENCLR_EPDATA_Msk (0x1UL << USBD_INTENCLR_EPDATA_Pos)
#define USBD_INTENCLR_ENDEPOUT7_Clear (1UL)
#define FICR_TEMP_B5_B_Pos (0UL)
#define PPI_CHG0_CH1_Included PPI_CHG_CH1_Included
#define TWI_INTENSET_STOPPED_Enabled (1UL)
#define POWER_POFCON_THRESHOLDVDDH_V41 (14UL)
#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)
#define FICR_TEMP_A0_A_Msk (0xFFFUL << FICR_TEMP_A0_A_Pos)
#define RADIO_INTENSET_PHYEND_Pos (27UL)
#define PPI_CHG0_CH15_Excluded PPI_CHG_CH15_Excluded
#define UART_CONFIG_LOG_ENABLED 0
#define NFCT_INTEN_TXFRAMESTART_Disabled (0UL)
#define UART_ENABLE_ENABLE_Msk (0xFUL << UART_ENABLE_ENABLE_Pos)
#define GPIO_OUTCLR_PIN7_Pos (7UL)
#define ACL_ACL_PERM_WRITE_Pos (1UL)
#define MWU_PERREGION_SUBSTATRA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR10_Pos)
#define LPCOMP_SHORTS_CROSS_STOP_Enabled (1UL)
#define SPIM_INTENCLR_STOPPED_Msk (0x1UL << SPIM_INTENCLR_STOPPED_Pos)
#define SAADC_EVENTS_CH_LIMITL_LIMITL_Msk (0x1UL << SAADC_EVENTS_CH_LIMITL_LIMITL_Pos)
#define GPIO_DIR_PIN23_Pos (23UL)
#define GPIO_DIR_PIN9_Output (1UL)
#define GPIO_OUTSET_PIN16_Set (1UL)
#define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Generated (1UL)
#define PPI_CHG0_CH12_Pos PPI_CHG_CH12_Pos
#define NRF_GPIO_BASE NRF_P0_BASE
#define GPIO_DIRSET_PIN21_Input (0UL)
#define PWM_MODE_UPDOWN_Msk (0x1UL << PWM_MODE_UPDOWN_Pos)
#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)
#define ECB_TASKS_STOPECB_TASKS_STOPECB_Msk (0x1UL << ECB_TASKS_STOPECB_TASKS_STOPECB_Pos)
#define SAADC_CH_CONFIG_RESP_Pulldown (1UL)
#define POWER_RESETREAS_LOCKUP_NotDetected (0UL)
#define PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos)
#define PPI_CHG3_CH2_Included PPI_CHG_CH2_Included
#define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Generated (1UL)
#define USBD_INTENSET_ENDEPOUT6_Disabled (0UL)
#define POWER_RESETREAS_LPCOMP_Msk (0x1UL << POWER_RESETREAS_LPCOMP_Pos)
#define SPIM_CONFIG_CPOL_Pos (2UL)
#define TPI_DEVID_NrTraceInput_Msk (0x1FUL )
#define SPIM_PSEL_MISO_CONNECT_Pos (31UL)
#define MWU_INTENSET_REGION1RA_Disabled (0UL)
#define UARTE_EVENTS_CTS_EVENTS_CTS_Msk (0x1UL << UARTE_EVENTS_CTS_EVENTS_CTS_Pos)
#define NFCT_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
#define PPI_CHENSET_CH2_Disabled (0UL)
#define POWER_RAM_POWERCLR_S14POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S14POWER_Pos)
#define POWER_RAM_POWERCLR_S7RETENTION_Pos (23UL)
#define GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos)
#define PPI_CHG_CH28_Excluded (0UL)
#define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Trigger (1UL)
#define SAADC_INTENCLR_CH7LIMITL_Clear (1UL)
#define TPI_FIFO0_ETM_bytecount_Pos 24U
#define MWU_PERREGION_SUBSTATRA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR26_Pos)
#define GPIO_DIRCLR_PIN27_Clear (1UL)
#define POWER_RAM_POWERSET_S4RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S4RETENTION_Pos)
#define SPIM_PSEL_MOSI_PORT_Msk (0x1UL << SPIM_PSEL_MOSI_PORT_Pos)
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U
#define GPIOTE_CONFIG_DEBUG_COLOR 0
#define MWU_PERREGION_SUBSTATWA_SR27_NoAccess (0UL)
#define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Trigger (1UL)
#define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Msk (0x1UL << PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Pos)
#define MWU_PERREGION_SUBSTATRA_SR26_NoAccess (0UL)
#define UARTE_INTEN_RXDRDY_Msk (0x1UL << UARTE_INTEN_RXDRDY_Pos)
#define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL)
#define RADIO_INTENCLR_READY_Disabled (0UL)
#define NRF_ERROR_SOFTDEVICE_NOT_ENABLED (NRF_ERROR_BASE_NUM + 2)
#define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_NotGenerated (0UL)
#define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << PWM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
#define MWU_NMIENSET_PREGION1WA_Pos (26UL)
#define MWU_PERREGION_SUBSTATWA_SR19_NoAccess (0UL)
#define GPIO_DIR_PIN1_Input (0UL)
#define LPCOMP_INTENCLR_CROSS_Enabled (1UL)
#define PWM_INTENCLR_PWMPERIODEND_Pos (6UL)
#define PPI_CHEN_CH2_Pos (2UL)
#define MWU_PERREGION_SUBSTATRA_SR18_NoAccess (0UL)
#define CLOCK_LFRCMODE_MODE_Normal (0UL)
#define SAADC_INTENCLR_CH1LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITH_Pos)
#define SPIM_ENABLE_ENABLE_Disabled (0UL)
#define NFCT_NFCID1_LAST_NFCID1_X_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_X_Pos)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192R1_ENABLED 1
#define EGU_INTEN_TRIGGERED10_Disabled (0UL)
#define RTC_INTENSET_COMPARE1_Enabled (1UL)
#define NFCT_INTENCLR_FIELDLOST_Enabled (1UL)
#define SAADC_INTENSET_CH3LIMITH_Enabled (1UL)
#define RTC_EVTENCLR_COMPARE3_Msk (0x1UL << RTC_EVTENCLR_COMPARE3_Pos)
#define I2S_ENABLE_ENABLE_Msk (0x1UL << I2S_ENABLE_ENABLE_Pos)
#define RADIO_RXADDRESSES_ADDR3_Pos (3UL)
#define RADIO_INTENCLR_CCASTOPPED_Pos (19UL)
#define ECB_INTENSET_ENDECB_Msk (0x1UL << ECB_INTENSET_ENDECB_Pos)
#define MWU_REGIONENSET_RGN2WA_Disabled (0UL)
#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)
#define PDM_INTENCLR_STOPPED_Clear (1UL)
#define NRF_ERROR_TIMEOUT (NRF_ERROR_BASE_NUM + 13)
#define NRF_SDH_LOG_ENABLED 1
#define QSPI_PSEL_IO2_PORT_Msk (0x1UL << QSPI_PSEL_IO2_PORT_Pos)
#define SAADC_CH_CONFIG_TACQ_5us (1UL)
#define POWER_RAM_POWERSET_S11POWER_Msk (0x1UL << POWER_RAM_POWERSET_S11POWER_Pos)
#define LPCOMP_REFSEL_REFSEL_Ref5_16Vdd (10UL)
#define CCM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
#define HEADER_SIZE (sizeof(nrf_log_header_t)/sizeof(uint32_t) - (NRF_LOG_USES_TIMESTAMP ? 0 : 1))
#define EGU_INTENSET_TRIGGERED0_Set (1UL)
#define GPIO_LATCH_PIN19_Latched (1UL)
#define TIMER4_ENABLED 0
#define COMP_RESULT_RESULT_Msk (0x1UL << COMP_RESULT_RESULT_Pos)
#define GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos)
#define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Generated (1UL)
#define USBD_INTEN_ENDEPOUT6_Msk (0x1UL << USBD_INTEN_ENDEPOUT6_Pos)
#define RADIO_INTENSET_RSSIEND_Enabled (1UL)
#define GPIO_DIRCLR_PIN22_Output (1UL)
#define PPI_CHG2_CH3_Msk PPI_CHG_CH3_Msk
#define SAADC_INTENCLR_STOPPED_Clear (1UL)
#define MWU_INTENCLR_REGION0RA_Disabled (0UL)
#define SAADC_INTENSET_CH3LIMITL_Msk (0x1UL << SAADC_INTENSET_CH3LIMITL_Pos)
#define QSPI_ADDRCONF_OPCODE_Msk (0xFFUL << QSPI_ADDRCONF_OPCODE_Pos)
#define GPIO_DIRSET_PIN6_Pos (6UL)
#define USBD_BMREQUESTTYPE_DIRECTION_Msk (0x1UL << USBD_BMREQUESTTYPE_DIRECTION_Pos)
#define NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Enabled (1UL)
#define PPI_CHG2_CH12_Included PPI_CHG_CH12_Included
#define GPIOTE_INTENSET_IN5_Enabled (1UL)
#define MWU_PREGION_SUBS_SR8_Exclude (0UL)
#define SAADC_CH_CONFIG_TACQ_20us (4UL)
#define USBD_USBPULLUP_CONNECT_Disabled (0UL)
#define ECB_INTENCLR_ENDECB_Clear (1UL)
#define TWI_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
#define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL)
#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U
#define NFCT_RXD_FRAMECONFIG_PARITY_Pos (0UL)
#define NFCT_INTENCLR_FIELDDETECTED_Msk (0x1UL << NFCT_INTENCLR_FIELDDETECTED_Pos)
#define NFCT_INTENSET_RXERROR_Pos (10UL)
#define POWER_RAM_POWER_S10RETENTION_On (1UL)
#define NFCT_INTENCLR_ERROR_Msk (0x1UL << NFCT_INTENCLR_ERROR_Pos)
#define UARTE_INTENSET_TXSTOPPED_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR18_Pos)
#define SPI_CONFIG_CPHA_Pos (1UL)
#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)
#define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR6_Pos)
#define SPIS_TXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << SPIS_TXD_AMOUNT_AMOUNT_Pos)
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)
#define QSPI_CINSTRDAT0_BYTE1_Msk (0xFFUL << QSPI_CINSTRDAT0_BYTE1_Pos)
#define RTC_INTENSET_COMPARE3_Disabled (0UL)
#define RADIO_MHRMATCHCONF_MHRMATCHCONF_Pos (0UL)
#define AAR_STATUS_STATUS_Msk (0xFUL << AAR_STATUS_STATUS_Pos)
#define MWU_PREGION_SUBS_SR10_Msk (0x1UL << MWU_PREGION_SUBS_SR10_Pos)
#define NFCT_INTEN_TXFRAMEEND_Disabled (0UL)
#define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos (0UL)
#define AAR_ADDRPTR_ADDRPTR_Pos (0UL)
#define USBD_EPINEN_IN2_Pos (2UL)
#define QDEC_REPORTPER_REPORTPER_10Smpl (0UL)
#define NRF_CRYPTO_BACKEND_CC310_BL_INTERRUPTS_ENABLED 1
#define NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Pos (5UL)
#define TEMP_TASKS_START_TASKS_START_Msk (0x1UL << TEMP_TASKS_START_TASKS_START_Pos)
#define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL)
#define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL)
#define WDT_REQSTATUS_RR1_Msk (0x1UL << WDT_REQSTATUS_RR1_Pos)
#define MAXRX RXD.MAXCNT
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos (0UL)
#define COMP_EVENTS_CROSS_EVENTS_CROSS_Generated (1UL)
#define RADIO_RXADDRESSES_ADDR7_Disabled (0UL)
#define MWU_PREGION_SUBS_SR8_Pos (8UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16 (0x10000000UL)
#define SCB_ICSR_VECTACTIVE_Pos 0U
#define POWER_RESETREAS_RESETPIN_Pos (0UL)
#define LPCOMP_REFSEL_REFSEL_Ref6_8Vdd (5UL)
#define NRF_ATFIFO_CONFIG_LOG_INIT_FILTER_LEVEL 3
#define NRF_SPI1_BASE 0x40004000UL
#define PWM_INTENCLR_SEQSTARTED1_Disabled (0UL)
#define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Generated (1UL)
#define GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos)
#define SPIM_INTENSET_ENDRX_Pos (4UL)
#define POWER_RAM_POWERSET_S12RETENTION_Pos (28UL)
#define PPI_CHEN_CH22_Disabled (0UL)
#define RADIO_INTENSET_RSSIEND_Pos (7UL)
#define NRF_CRYPTO_BACKEND_OBERON_HASH_SHA256_ENABLED 1
#define UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
#define SPI_EVENTS_READY_EVENTS_READY_Generated (1UL)
#define COMP_INTENCLR_UP_Enabled (1UL)
#define PPI_CHG0_CH8_Included PPI_CHG_CH8_Included
#define NRF_CLI_UART_CONFIG_DEBUG_COLOR 0
#define GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos)
#define USBD_USBPULLUP_CONNECT_Pos (0UL)
#define GPIO_OUTCLR_PIN13_Pos (13UL)
#define PPI_CHEN_CH14_Disabled (0UL)
#define MWU_PREGION_SUBS_SR28_Include (1UL)
#define UARTE_INTENSET_RXSTARTED_Disabled (0UL)
#define TWIS_INTENCLR_RXSTARTED_Msk (0x1UL << TWIS_INTENCLR_RXSTARTED_Pos)
#define GPIO_DIR_PIN14_Input (0UL)
#define TWIS_INTENSET_TXSTARTED_Enabled (1UL)
#define NFCT_INTEN_ENDRX_Disabled (0UL)
#define GPIO_OUTCLR_PIN23_Low (0UL)
#define GET_ARGS_AFTER_1(...) GET_ARGS_AFTER_1_(__VA_ARGS__, )
#define CH9_TEP CH[9].TEP
#define PPI_CHENCLR_CH4_Pos (4UL)
#define TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define GPIO_OUT_PIN12_Pos (12UL)
#define NRFX_TWIM_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NFCT_INTENSET_STARTED_Pos (20UL)
#define TWI_EVENTS_BB_EVENTS_BB_NotGenerated (0UL)
#define PPI_CHG2_CH6_Excluded PPI_CHG_CH6_Excluded
#define NRF_PWR_MGMT_CONFIG_DEBUG_COLOR 0
#define NRF_LOG_DEFERRED 1
#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)
#define NRF_SECTION_ITEM_GET(section_name,data_type,i) ((data_type*)NRF_SECTION_START_ADDR(section_name) + (i))
#define SAADC_INTENSET_CH4LIMITH_Msk (0x1UL << SAADC_INTENSET_CH4LIMITH_Pos)
#define NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos)
#define SAADC_INTENSET_CH4LIMITH_Disabled (0UL)
#define CLOCK_EVENTS_DONE_EVENTS_DONE_NotGenerated (0UL)
#define MWU_PREGION_SUBS_SR4_Include (1UL)
#define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL)
#define PPI_CHG3_CH11_Pos PPI_CHG_CH11_Pos
#define MWU_PERREGION_SUBSTATRA_SR20_Access (1UL)
#define GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos)
#define PPI_CHEN_CH24_Enabled (1UL)
#define PPI_CHG3_CH9_Included PPI_CHG_CH9_Included
#define NRF_EGU0_BASE 0x40014000UL
#define __CORE_CMINSTR_H 
#define NVIC_STIR_INTID_Msk (0x1FFUL )
#define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Pos (0UL)
#define NRF_MODULE_ENABLED(module) ((defined(module ## _ENABLED) && (module ## _ENABLED)) ? 1 : 0)
#define CLOCK_LFRCMODE_STATUS_Msk (0x1UL << CLOCK_LFRCMODE_STATUS_Pos)
#define CoreDebug_DEMCR_MON_REQ_Pos 19U
#define RADIO_CRCCNF_LEN_Three (3UL)
#define CCM_RATEOVERRIDE_RATEOVERRIDE_125Kbps (2UL)
#define GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos)
#define USBD_EVENTS_ENDISOOUT_EVENTS_ENDISOOUT_Pos (0UL)
#define FPU_MVFR1_FtZ_mode_Pos 0U
#define PPI_CHENSET_CH9_Disabled (0UL)
#define CLOCK_INTENSET_CTTO_Set (1UL)
#define NRF_SWI4_BASE 0x40018000UL
#define NFCT_INTEN_ENDRX_Pos (11UL)
#define PDM_PSEL_DIN_PORT_Pos (5UL)
#define MWU_NMIENCLR_REGION0WA_Enabled (1UL)
#define EGU_INTEN_TRIGGERED11_Msk (0x1UL << EGU_INTEN_TRIGGERED11_Pos)
#define RNG_INTENCLR_VALRDY_Enabled (1UL)
#define UARTE_INTENCLR_RXTO_Enabled (1UL)
#define FPU_INTERRUPT_MODE 1
#define USBD_EPSTATUS_EPIN7_Pos (7UL)
#define NRFX_PWM_DEFAULT_CONFIG_OUT2_PIN 31
#define GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos)
#define NRF_ATFIFO_CONFIG_INFO_COLOR 0
#define POWER_RAM_POWER_S13POWER_Off (0UL)
#define GPIO_OUT_PIN2_High (1UL)
#define I2S_INTENCLR_RXPTRUPD_Msk (0x1UL << I2S_INTENCLR_RXPTRUPD_Pos)
#define CLOCK_HFCLKSTAT_SRC_Pos (0UL)
#define TWI_INTENCLR_TXDSENT_Pos (7UL)
#define NRF_TWIM1_BASE 0x40004000UL
#define USBD_INTENSET_USBEVENT_Msk (0x1UL << USBD_INTENSET_USBEVENT_Pos)
#define PPI_CHEN_CH17_Pos (17UL)
#define USBD_SHORTS_EP0DATADONE_STARTEPIN0_Disabled (0UL)
#define USBD_INTENCLR_ENDEPOUT3_Clear (1UL)
#define FICR_TEMP_B1_B_Pos (0UL)
#define I2S_INTEN_TXPTRUPD_Msk (0x1UL << I2S_INTEN_TXPTRUPD_Pos)
#define PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL << PWM_SEQ_REFRESH_CNT_Pos)
#define APSR_Z_Msk (1UL << APSR_Z_Pos)
#define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_NotGenerated (0UL)
#define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL)
#define GPIO_DIRSET_PIN10_Pos (10UL)
#define GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos)
#define TIMER_MODE_MODE_Timer (0UL)
#define NRF_QUEUE_CONFIG_LOG_ENABLED 0
#define PM_BLE_OBSERVER_PRIO 1
#define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_NotGenerated (0UL)
#define QDEC_INTENCLR_REPORTRDY_Disabled (0UL)
#define SPIM_PSEL_MISO_PORT_Pos (5UL)
#define CID_WRITE 0x80
#define I2S_INTENCLR_RXPTRUPD_Disabled (0UL)
#define EGU_INTEN_TRIGGERED14_Disabled (0UL)
#define NRF_LOG_DYNAMIC_SECTION_NAME(_module_name) log_dynamic_data
#define POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos)
#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)
#define USBD_INTENSET_ENDISOOUT_Pos (20UL)
#define UART_SHORTS_CTS_STARTRX_Disabled (0UL)
#define PPI_CHENSET_CH16_Pos (16UL)
#define ACL_ACL_PERM_READ_Pos (2UL)
#define MWU_NMIENSET_REGION3RA_Pos (7UL)
#define GPIO_OUTCLR_PIN29_High (1UL)
#define GPIO_DIRCLR_PIN18_Pos (18UL)
#define NFCT_INTEN_FIELDLOST_Enabled (1UL)
#define PPI_CHENSET_CH28_Pos (28UL)
#define TWI_INTENSET_SUSPENDED_Msk (0x1UL << TWI_INTENSET_SUSPENDED_Pos)
#define RADIO_INTENCLR_CRCERROR_Disabled (0UL)
#define SPIS_SEMSTAT_SEMSTAT_Free (0UL)
#define TWIM_TXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << TWIM_TXD_AMOUNT_AMOUNT_Pos)
#define SAADC_INTEN_CH4LIMITH_Disabled (0UL)
#define TWIS_PSEL_SDA_CONNECT_Msk (0x1UL << TWIS_PSEL_SDA_CONNECT_Pos)
#define TWI_INTENCLR_STOPPED_Enabled (1UL)
#define USBD_EPINEN_ISOIN_Enable (1UL)
#define NRFX_TIMER1_ENABLED 1
#define NRF_ERROR_BLE_IPSP_LINK_DISCONNECTED (NRF_ERROR_BLE_IPSP_ERR_BASE + 0x0002)
#define EGU_INTENSET_TRIGGERED9_Enabled (1UL)
#define RTC_INTENCLR_COMPARE0_Clear (1UL)
#define UICR_RBPCONF_PALL_Enabled UICR_APPROTECT_PALL_Enabled
#define CLOCK_INTENSET_CTTO_Msk (0x1UL << CLOCK_INTENSET_CTTO_Pos)
#define MWU_INTENCLR_PREGION0RA_Enabled (1UL)
#define SAADC_INTENCLR_CH7LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITL_Pos)
#define IS_POWER_OF_TWO(A) ( ((A) != 0) && ((((A) - 1) & (A)) == 0) )
#define COMP_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define POWER_RAM_POWERSET_S7RETENTION_On (1UL)
#define NFCT_EVENTS_RXERROR_EVENTS_RXERROR_Pos (0UL)
#define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Pos (0UL)
#define MWU_INTENCLR_REGION2WA_Pos (4UL)
#define SAADC_INTENCLR_CH7LIMITH_Clear (1UL)
#define LPCOMP_INTENSET_DOWN_Disabled (0UL)
#define USBD_INTENCLR_ENDEPOUT3_Pos (15UL)
#define LPCOMP_INTENCLR_READY_Msk (0x1UL << LPCOMP_INTENCLR_READY_Pos)
#define POWER_CONFIG_DEFAULT_DCDCEN 0
#define MWU_NMIENSET_REGION3RA_Enabled (1UL)
#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_INIT_FILTER_LEVEL 3
#define GPIO_DIRCLR_PIN23_Clear (1UL)
#define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Pos (0UL)
#define CLOCK_INTENCLR_CTSTOPPED_Pos (11UL)
#define TWIS_ENABLE_ENABLE_Msk (0xFUL << TWIS_ENABLE_ENABLE_Pos)
#define USBD_EPSTATUS_EPOUT8_NoData (0UL)
#define MWU_PREGION_START_START_Msk (0xFFFFFFFFUL << MWU_PREGION_START_START_Pos)
#define GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos)
#define GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos)
#define EGU_INTENCLR_TRIGGERED10_Disabled (0UL)
#define POWER_RAM_POWERCLR_S3POWER_Off (1UL)
#define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Trigger (1UL)
#define NFCT_INTEN_FIELDDETECTED_Msk (0x1UL << NFCT_INTEN_FIELDDETECTED_Pos)
#define RADIO_INTENSET_DISABLED_Disabled (0UL)
#define PWM_DECODER_MODE_RefreshCount (0UL)
#define GPIO_OUTSET_PIN17_Low (0UL)
#define CCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL << CCM_CNFPTR_CNFPTR_Pos)
#define COMP_INTEN_UP_Enabled (1UL)
#define FDS_VIRTUAL_PAGES 6
#define AAR_INTENCLR_RESOLVED_Enabled (1UL)
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)
#define RADIO_INTENSET_RXREADY_Msk (0x1UL << RADIO_INTENSET_RXREADY_Pos)
#define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Pos (0UL)
#define RTC_INTENSET_COMPARE1_Msk (0x1UL << RTC_INTENSET_COMPARE1_Pos)
#define GPIO_IN_PIN11_Pos (11UL)
#define GPIO_IN_PIN8_Low (0UL)
#define NRF_UICR_BASE 0x10001000UL
#define MWU_REGIONENSET_RGN2RA_Pos (5UL)
#define UARTE_INTEN_CTS_Disabled (0UL)
#define AAR_EVENTS_END_EVENTS_END_Pos (0UL)
#define RADIO_INTENSET_CCAIDLE_Set (1UL)
#define GPIO_OUTSET_PIN3_Low (0UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL)
#define TWI_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TWI_TASKS_STOP_TASKS_STOP_Pos)
#define TWIM_INTENSET_ERROR_Msk (0x1UL << TWIM_INTENSET_ERROR_Pos)
#define I2S_INTENSET_TXPTRUPD_Set (1UL)
#define CCM_RATEOVERRIDE_RATEOVERRIDE_1Mbit (0UL)
#define POWER_RAM_POWERSET_S9RETENTION_Pos (25UL)
#define NRF_CRYPTO_BACKEND_CC310_AES_ECB_ENABLED 1
#define RADIO_DACNF_TXADD1_Msk (0x1UL << RADIO_DACNF_TXADD1_Pos)
#define USBD_EPDATASTATUS_EPOUT3_Started (1UL)
#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)
#define POWER_RAM_POWERCLR_S4RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S4RETENTION_Pos)
#define PPI_CHENSET_CH25_Set (1UL)
#define POWER_POFCON_POF_Disabled (0UL)
#define GPIO_DIRCLR_PIN1_Pos (1UL)
#define RADIO_DACNF_ENA7_Pos (7UL)
#define LPCOMP_REFSEL_REFSEL_Ref1_16Vdd (8UL)
#define MWU_REGIONENCLR_RGN0WA_Pos (0UL)
#define FICR_NFC_TAGHEADER3_UD13_Pos (8UL)
#define SCB_CCR_STKALIGN_Pos 9U
#define MPU_RASR_C_Pos 17U
#define QDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos)
#define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL)
#define I2S_CONFIG_LOG_LEVEL 3
#define NRFX_I2S_CONFIG_DEBUG_COLOR 0
#define NRF_CLI_UART_CONFIG_LOG_ENABLED 0
#define PPI_CHEN_CH29_Disabled (0UL)
#define PWM_SHORTS_SEQEND0_STOP_Enabled (1UL)
#define CH8_EEP CH[8].EEP
#define MWU_INTENCLR_REGION1RA_Enabled (1UL)
#define USBD_EPSTATUS_EPOUT4_NoData (0UL)
#define RADIO_INTENCLR_FRAMESTART_Clear (1UL)
#define GPIO_OUTCLR_PIN15_Pos (15UL)
#define PWM_SEQ_CNT_CNT_Disabled (0UL)
#define UARTE_CONFIG_PARITY_Excluded (0x0UL)
#define POWER_RAM_POWERSET_S11POWER_On (1UL)
#define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Trigger (1UL)
#define NRF_CLI_UART_CONFIG_LOG_LEVEL 3
#define USBD_EPDATASTATUS_EPIN7_NotDone (0UL)
#define POWER_INTENCLR_SLEEPEXIT_Clear (1UL)
#define MWU_PREGION_SUBS_SR9_Exclude (0UL)
#define UARTE_INTENCLR_RXDRDY_Msk (0x1UL << UARTE_INTENCLR_RXDRDY_Pos)
#define RADIO_PCNF1_ENDIAN_Pos (24UL)
#define QDEC_TASKS_START_TASKS_START_Pos (0UL)
#define UICR_NFCPINS_PROTECT_Msk (0x1UL << UICR_NFCPINS_PROTECT_Pos)
#define MIN_NUS_CONN_INTERVAL MSEC_TO_UNITS(10, UNIT_1_25_MS)
#define NRF_LOG_BACKEND_INTERFACE_H 
#define NUM_VA_ARGS_IS_MORE_THAN_1(...) NUM_IS_MORE_THAN_1(NUM_VA_ARGS(__VA_ARGS__))
#define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_NotGenerated (0UL)
#define MWU_REGIONENCLR_RGN1RA_Pos (3UL)
#define RADIO_INTENSET_MHRMATCH_Pos (23UL)
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)
#define PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos)
#define PPI_CHG3_CH1_Excluded PPI_CHG_CH1_Excluded
#define LPCOMP_INTENCLR_CROSS_Pos (3UL)
#define USBD_EPDATASTATUS_EPIN1_Msk (0x1UL << USBD_EPDATASTATUS_EPIN1_Pos)
#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)
#define EGU_INTENSET_TRIGGERED5_Msk (0x1UL << EGU_INTENSET_TRIGGERED5_Pos)
#define COMP_SHORTS_UP_STOP_Pos (3UL)
#define CC_HOST_RGF_HOST_IOT_KPRTL_LOCK_HOST_IOT_KPRTL_LOCK_Disabled (0UL)
#define GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos)
#define GPIO_DIR_PIN6_Output (1UL)
#define GPIO_IN_PIN9_High (1UL)
#define USBD_INTEN_USBRESET_Msk (0x1UL << USBD_INTEN_USBRESET_Pos)
#define NRF_SPIM2_BASE 0x40023000UL
#define QDEC_PSEL_B_CONNECT_Pos (31UL)
#define ECB_EVENTS_ENDECB_EVENTS_ENDECB_NotGenerated (0UL)
#define RADIO_INTENCLR_RSSIEND_Enabled (1UL)
#define POWER_RAM_POWER_S14RETENTION_Off (0UL)
#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)
#define FICR_INFO_FLASH_FLASH_K128 (0x80UL)
#define SWI4_IRQn SWI4_EGU4_IRQn
#define MWU_PREGION_SUBS_SR0_Exclude (0UL)
#define CLOCK_LFRCMODE_STATUS_ULP (1UL)
#define RADIO_DACNF_ENA4_Disabled (0UL)
#define UART_ERRORSRC_FRAMING_Msk (0x1UL << UART_ERRORSRC_FRAMING_Pos)
#define LPCOMP_EVENTS_DOWN_EVENTS_DOWN_Pos (0UL)
#define TEMP_B1_B1_Msk (0x3FFFUL << TEMP_B1_B1_Pos)
#define RADIO_INTENSET_CRCOK_Msk (0x1UL << RADIO_INTENSET_CRCOK_Pos)
#define PPI_CHENSET_CH24_Set (1UL)
#define PPI_CHG_CH31_Included (1UL)
#define NRFX_PRS_CONFIG_INFO_COLOR 0
#define UART_INTENCLR_NCTS_Pos (1UL)
#define FPU_MVFR0_Double_precision_Pos 8U
#define POWER_RAM_POWERSET_S7POWER_On (1UL)
#define DWT_FUNCTION_LNK1ENA_Pos 9U
#define EGU_INTEN_TRIGGERED7_Disabled (0UL)
#define SPIS_AMOUNTTX_AMOUNTTX_Msk SPIS_TXD_AMOUNT_AMOUNT_Msk
#define EGU_INTENCLR_TRIGGERED9_Disabled (0UL)
#define PPI_CHG_CH23_Included (1UL)
#define SysTick_CTRL_ENABLE_Pos 0U
#define PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos)
#define NFCT_INTENCLR_STARTED_Msk (0x1UL << NFCT_INTENCLR_STARTED_Pos)
#define PPI_CHG3_CH12_Excluded PPI_CHG_CH12_Excluded
#define GPIO_IN_PIN20_Pos (20UL)
#define MWU_PERREGION_SUBSTATWA_SR26_Pos (26UL)
#define TIMER_INTENSET_COMPARE3_Pos (19UL)
#define UART_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
#define NFCT_INTENSET_TXFRAMESTART_Enabled (1UL)
#define GPIO_DIR_PIN10_Input (0UL)
#define RTC_EVTENCLR_COMPARE3_Disabled (0UL)
#define AAR_NIRK_NIRK_Msk (0x1FUL << AAR_NIRK_NIRK_Pos)
#define NRF_FSTORAGE_SD_MAX_WRITE_SIZE 4096
#define SAADC_INTENCLR_CH6LIMITL_Disabled (0UL)
#define QSPI_IFCONFIG1_DPMEN_Enter (1UL)
#define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Pos (0UL)
#define RADIO_INTENCLR_PAYLOAD_Pos (2UL)
#define UARTE_INTENSET_CTS_Disabled (0UL)
#define UARTE_INTENSET_ENDRX_Pos (4UL)
#define NRFX_PWM_CONFIG_INFO_COLOR 0
#define POWER_RAM_POWER_S15POWER_Pos (15UL)
#define FPU ((FPU_Type *) FPU_BASE )
#define RADIO_POWER_POWER_Msk (0x1UL << RADIO_POWER_POWER_Pos)
#define MWU_REGIONEN_RGN1WA_Pos (2UL)
#define PWM_SEQ_ENDDELAY_CNT_Pos (0UL)
#define I2S_INTEN_TXPTRUPD_Disabled (0UL)
#define SPI_CONFIG_ORDER_LsbFirst (1UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL)
#define GPIO_OUTCLR_PIN6_Pos (6UL)
#define RADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos)
#define ATCA_NO_HEAP 1
#define __time_H 
#define __crossworks_H 
#define RADIO_INTENCLR_CCAIDLE_Disabled (0UL)
#define USBD_EPDATASTATUS_EPIN4_NotDone (0UL)
#define GPIO_DIR_PIN22_Pos (22UL)
#define GPIO_OUTSET_PIN15_Set (1UL)
#define EGU_INTENCLR_TRIGGERED15_Msk (0x1UL << EGU_INTENCLR_TRIGGERED15_Pos)
#define PPI_CHG0_CH11_Pos PPI_CHG_CH11_Pos
#define LPCOMP_COMP_IRQn COMP_LPCOMP_IRQn
#define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Msk (0x1UL << AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Pos)
#define MWU_INTENCLR_PREGION1WA_Enabled (1UL)
#define MWU_INTENCLR_PREGION1WA_Msk (0x1UL << MWU_INTENCLR_PREGION1WA_Pos)
#define USBD_INTENSET_EPDATA_Pos (24UL)
#define SVCALL(number,return_type,signature) return_type signature
#define QDEC_CONFIG_INFO_COLOR 0
#define NRFX_I2S_CONFIG_MCK_SETUP 536870912
#define MWU_PREGION_SUBS_SR20_Include (1UL)
#define MWU_INTEN_PREGION0RA_Pos (25UL)
#define PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos)
#define LPCOMP_SHORTS_READY_SAMPLE_Enabled (1UL)
#define GPIO_OUTSET_PIN1_Set (1UL)
#define DEFAULT_BME_PRESSURE_DIFF UINT16_MAX
#define RTC_CONFIG_DEBUG_COLOR 0
#define GPIO_LATCH_PIN26_Latched (1UL)
#define QSPI_ADDRCONF_BYTE1_Msk (0xFFUL << QSPI_ADDRCONF_BYTE1_Pos)
#define bool int
#define ECB_INTENCLR_ERRORECB_Clear (1UL)
#define COMP_ENABLE_ENABLE_Disabled (0UL)
#define RNG_CONFIG_STATE_OBSERVER_PRIO 0
#define RADIO_PREFIX1_AP5_Pos (8UL)
#define MWU_REGIONEN_RGN2RA_Pos (5UL)
#define PDM_PSEL_DIN_CONNECT_Pos (31UL)
#define RADIO_DACNF_ENA5_Disabled (0UL)
#define TIMER_INTENCLR_COMPARE5_Disabled (0UL)
#define I2S_CONFIG_RATIO_RATIO_64X (2UL)
#define MWU_EVENTS_REGION_RA_RA_NotGenerated (0UL)
#define GPIO_OUTCLR_PIN12_Clear (1UL)
#define GPIO_DIRSET_PIN25_Output (1UL)
#define NRF_CRYPTO_BACKEND_CC310_AES_CBC_ENABLED 1
#define WDT_CONFIG_INFO_COLOR 0
#define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL)
#define SPIM_INTENCLR_STARTED_Disabled (0UL)
#define QSPI_STATUS_READY_READY (1UL)
#define POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos)
#define CCM_TASKS_CRYPT_TASKS_CRYPT_Msk (0x1UL << CCM_TASKS_CRYPT_TASKS_CRYPT_Pos)
#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)
#define xPSR_Q_Msk (1UL << xPSR_Q_Pos)
#define MWU_REGIONENSET_PRGN0WA_Set (1UL)
#define CLOCK_INTENSET_CTSTARTED_Pos (10UL)
#define NRF_CRYPTO_ALLOCATOR 0
#define NRFX_POWER_CONFIG_DEFAULT_DCDCEN 0
#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)
#define I2S_PSEL_SDIN_CONNECT_Msk (0x1UL << I2S_PSEL_SDIN_CONNECT_Pos)
#define LPCOMP_HYST_HYST_Hyst50mV LPCOMP_HYST_HYST_Enabled
#define USBD_INTEN_ENDEPOUT6_Enabled (1UL)
#define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_NotGenerated (0UL)
#define TWIM_INTENCLR_ERROR_Disabled (0UL)
#define PPI_CHENCLR_CH12_Pos (12UL)
#define NFCT_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
#define SPIM_INTENCLR_END_Msk (0x1UL << SPIM_INTENCLR_END_Pos)
#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_ENABLED 0
#define TWI_ERRORSRC_OVERRUN_Present (1UL)
#define RTC_EVTEN_OVRFLW_Msk (0x1UL << RTC_EVTEN_OVRFLW_Pos)
#define RADIO_INTENCLR_RATEBOOST_Msk (0x1UL << RADIO_INTENCLR_RATEBOOST_Pos)
#define SAADC_INTEN_CH2LIMITH_Enabled (1UL)
#define BLE_ANS_C_BLE_OBSERVER_PRIO 2
#define QSPI_IFCONFIG0_WRITEOC_Pos (3UL)
#define SAADC_INTENSET_CH5LIMITL_Disabled (0UL)
#define RADIO_INTENCLR_CRCERROR_Msk (0x1UL << RADIO_INTENCLR_CRCERROR_Pos)
#define MWU_REGIONENSET_RGN1RA_Disabled (0UL)
#define PPI_CHEN_CH1_Pos (1UL)
#define NRFX_QSPI_ENABLED 1
#define NFCT_NFCID1_LAST_NFCID1_W_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_W_Pos)
#define GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos)
#define POWER_RAM_POWERCLR_S5POWER_Pos (5UL)
#define UARTE_EVENTS_NCTS_EVENTS_NCTS_Msk (0x1UL << UARTE_EVENTS_NCTS_EVENTS_NCTS_Pos)
#define AMOUNTTX TXD.AMOUNT
#define PDM_PSEL_CLK_PIN_Pos (0UL)
#define PWM_INTENCLR_SEQSTARTED0_Clear (1UL)
#define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
#define MWU_REGIONENSET_PRGN1RA_Set (1UL)
#define MWU_INTEN_PREGION0WA_Enabled (1UL)
#define CC_HOST_RGF_HOST_IOT_LCS_LCS_Msk (0x7UL << CC_HOST_RGF_HOST_IOT_LCS_LCS_Pos)
#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)
#define PPI_CHENSET_CH14_Enabled (1UL)
#define MWU_INTENCLR_REGION2WA_Enabled (1UL)
#define MACRO_MAP_0(...) 
#define MACRO_MAP_1(macro,a,...) macro(a)
#define MACRO_MAP_2(macro,a,...) macro(a) MACRO_MAP_1 (macro, __VA_ARGS__, )
#define MACRO_MAP_3(macro,a,...) macro(a) MACRO_MAP_2 (macro, __VA_ARGS__, )
#define TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_RXD_PTR_PTR_Pos)
#define RADIO_RXADDRESSES_ADDR2_Pos (2UL)
#define GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos)
#define PPI_CHENCLR_CH19_Clear (1UL)
#define MACRO_MAP_8(macro,a,...) macro(a) MACRO_MAP_7 (macro, __VA_ARGS__, )
#define SCB_SCR_SLEEPONEXIT_Pos 1U
#define SPI_CONFIG_CPOL_Msk (0x1UL << SPI_CONFIG_CPOL_Pos)
#define NRF_MEMOBJ_CONFIG_LOG_ENABLED 0
#define RADIO_SHORTS_PHYEND_START_Enabled (1UL)
#define GPIO_DIRSET_PIN1_Output (1UL)
#define GPIO_LATCH_PIN31_Pos (31UL)
#define MACRO_MAP_N(N,...) MACRO_MAP_N_(N, __VA_ARGS__)
#define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL)
#define SCB_SHCSR_PENDSVACT_Pos 10U
#define PPI_CHG0_CH9_Msk PPI_CHG_CH9_Msk
#define GPIO_LATCH_PIN17_NotLatched (0UL)
#define GPIO_DIRCLR_PIN13_Output (1UL)
#define USBD_INTEN_ENDEPOUT5_Msk (0x1UL << USBD_INTEN_ENDEPOUT5_Pos)
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)
#define PDM_PSEL_CLK_CONNECT_Msk (0x1UL << PDM_PSEL_CLK_CONNECT_Pos)
#define NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX (1UL)
#define UARTE_INTENCLR_RXTO_Pos (17UL)
#define BLE_ANCS_C_BLE_OBSERVER_PRIO 2
#define EGU_INTENSET_TRIGGERED1_Enabled (1UL)
#define MWU_PREGION_SUBS_SR29_Include (1UL)
#define DWT_CTRL_CYCTAP_Pos 9U
#define QSPI_CINSTRCONF_WREN_Msk (0x1UL << QSPI_CINSTRCONF_WREN_Pos)
#define BRACKET_EXTRACT_(a) BRACKET_EXTRACT__ a
#define SAADC_INTENCLR_CH2LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITL_Pos)
#define USBD_INTEN_EP0SETUP_Pos (23UL)
#define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Msk (0x1UL << SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Pos)
#define CLOCK_INTENSET_DONE_Pos (3UL)
#define RTC_TASKS_CLEAR_TASKS_CLEAR_Trigger (1UL)
#define LPCOMP_CONFIG_LOG_LEVEL 3
#define MWU_NMIENCLR_REGION1WA_Msk (0x1UL << MWU_NMIENCLR_REGION1WA_Pos)
#define MWU_PERREGION_SUBSTATWA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR17_Pos)
#define PPI_CHG2_CH1_Included PPI_CHG_CH1_Included
#define RADIO_RXMATCH_RXMATCH_Pos (0UL)
#define POWER_EVENTS_USBDETECTED_EVENTS_USBDETECTED_Generated (1UL)
#define MWU_INTENCLR_REGION0RA_Clear (1UL)
#define SAADC_INTEN_CH0LIMITH_Pos (6UL)
#define MWU_PERREGION_SUBSTATRA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR5_Pos)
#define COMP_MODE_MAIN_Msk (0x1UL << COMP_MODE_MAIN_Pos)
#define PDM_INTENSET_STARTED_Pos (0UL)
#define QSPI_CINSTRDAT0_BYTE0_Msk (0xFFUL << QSPI_CINSTRDAT0_BYTE0_Pos)
#define NRF_LOG_ITEM_DATA_CONST(_name) CONCAT_2(NRF_LOG_ITEM_DATA(_name),_const)
#define FPU_MVFR0_Short_vectors_Pos 24U
#define NUM_IS_MORE_THAN_1_(N) NUM_IS_MORE_THAN_1_PROBE_(NUM_IS_MORE_THAN_1_PROBE_ ## N, 1)
#define TWIM_INTEN_TXSTARTED_Disabled (0UL)
#define NFCT_EVENTS_RXFRAMESTART_EVENTS_RXFRAMESTART_Generated (1UL)
#define USBD_HALTED_EPIN_GETSTATUS_Pos (0UL)
#define PPI_CHG_CH2_Excluded (0UL)
#define SAADC_INTENSET_DONE_Disabled (0UL)
#define LPCOMP_TASKS_START_TASKS_START_Msk (0x1UL << LPCOMP_TASKS_START_TASKS_START_Pos)
#define WDT_REQSTATUS_RR0_Msk (0x1UL << WDT_REQSTATUS_RR0_Pos)
#define GPIO_OUTSET_PIN29_Pos (29UL)
#define GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos)
#define CONTROL_FPCA_Pos 2U
#define MWU_PREGION_SUBS_SR7_Pos (7UL)
#define RADIO_MODECNF0_DTX_Pos (8UL)
#define PWM_INTENSET_STOPPED_Pos (1UL)
#define MWU_INTENSET_REGION2WA_Msk (0x1UL << MWU_INTENSET_REGION2WA_Pos)
#define RADIO_INTENSET_EDEND_Set (1UL)
#define UNUSED_VARIABLE(X) ((void)(X))
#define USBD_INTENSET_ENDEPOUT3_Msk (0x1UL << USBD_INTENSET_ENDEPOUT3_Pos)
#define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Pos (0UL)
#define QDEC_PSEL_B_CONNECT_Connected (0UL)
#define GPIO_OUT_PIN12_High (1UL)
#define COMP_ENABLE_ENABLE_Enabled (2UL)
#define MBR_SIZE (0x1000)
#define FICR_TRNG90B_STARTUP_STARTUP_Msk (0xFFFFFFFFUL << FICR_TRNG90B_STARTUP_STARTUP_Pos)
#define MWU_REGIONENCLR_RGN2RA_Pos (5UL)
#define NRFX_GPIOTE_CONFIG_LOG_LEVEL 3
#define USBD_INTEN_USBEVENT_Pos (22UL)
#define UARTE_ERRORSRC_BREAK_NotPresent (0UL)
#define USBD_INTENCLR_ENDEPIN3_Disabled (0UL)
#define GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos)
#define AAR_INTENSET_END_Pos (0UL)
#define TWIS_TXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << TWIS_TXD_AMOUNT_AMOUNT_Pos)
#define SAADC_INTENCLR_CH3LIMITL_Enabled (1UL)
#define SPIS_PSEL_CSN_PORT_Pos (5UL)
#define USBD_INTEN_STARTED_Disabled (0UL)
#define POWER_USBREGSTATUS_OUTPUTRDY_Pos (1UL)
#define MACRO_REPEAT_12(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_11(macro, __VA_ARGS__)
#define xPSR_IT_Msk (3UL << xPSR_IT_Pos)
#define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Generated (1UL)
#define VBITS(val) VBITS_32(val)
#define NFCT_INTENCLR_ENDRX_Disabled (0UL)
#define POWER_RAM_POWERCLR_S9RETENTION_Pos (25UL)
#define GPIO_OUTCLR_PIN12_Pos (12UL)
#define GPIO_LATCH_PIN9_Latched (1UL)
#define USBD_INTENSET_ENDEPIN7_Enabled (1UL)
#define QSPI_STATUS_READY_Msk (0x1UL << QSPI_STATUS_READY_Pos)
#define GPIO_DIRSET_PIN19_Input (0UL)
#define NFCT_INTENSET_FIELDLOST_Msk (0x1UL << NFCT_INTENSET_FIELDLOST_Pos)
#define GPIO_OUTCLR_PIN22_Low (0UL)
#define MWU_INTENSET_REGION3RA_Msk (0x1UL << MWU_INTENSET_REGION3RA_Pos)
#define USBD_INTENSET_ENDEPIN5_Pos (7UL)
#define GPIO_OUT_PIN11_Pos (11UL)
#define NRF_ERROR_FEATURE_NOT_ENABLED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0011)
#define NRF_RADIO ((NRF_RADIO_Type*) NRF_RADIO_BASE)
#define POWER_RAM_POWERSET_S6RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S6RETENTION_Pos)
#define SAADC_CH_PSELN_PSELN_VDDHDIV5 (0x0DUL)
#define RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_Generated (1UL)
#define GPIO_OUT_PIN21_Low (0UL)
#define TWI_INTENSET_TXDSENT_Disabled (0UL)
#define APP_TIMER_CONFIG_IRQ_PRIORITY 6
#define SAADC_INTENSET_RESULTDONE_Disabled (0UL)
#define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos)
#define USBD_DTOGGLE_IO_In (1UL)
#define NFCT_TASKS_GOIDLE_TASKS_GOIDLE_Pos (0UL)
#define POWER_RAMSTATUS_RAMBLOCK2_Off (0UL)
#define USBD_EVENTCAUSE_READY_Ready (1UL)
#define TWIM_RXD_LIST_LIST_ArrayList (1UL)
#define MWU_PERREGION_SUBSTATRA_SR11_Access (1UL)
#define EGU_INTEN_TRIGGERED6_Msk (0x1UL << EGU_INTEN_TRIGGERED6_Pos)
#define GPIO_OUTCLR_PIN18_Pos (18UL)
#define GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos)
#define USBD_INTENSET_ENDISOOUT_Set (1UL)
#define NRF_LOG_INTERNAL_INFO(...) NRF_LOG_INTERNAL_MODULE(NRF_LOG_SEVERITY_INFO, NRF_LOG_SEVERITY_INFO, __VA_ARGS__)
#define USBD_EPSTALL_STALL_UnStall (0UL)
#define TWIS_ERRORSRC_OVERREAD_Pos (3UL)
#define POWER_RAM_POWER_S1POWER_Pos (1UL)
#define UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos)
#define NFCT_INTENSET_SELECTED_Disabled (0UL)
#define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL)
#define I2S_CONFIG_MODE_MODE_Msk (0x1UL << I2S_CONFIG_MODE_MODE_Pos)
#define NRF_PPI_BASE 0x4001F000UL
#define MWU_REGIONEN_PRGN0WA_Pos (24UL)
#define NRF_SPIM0 ((NRF_SPIM_Type*) NRF_SPIM0_BASE)
#define NRF_SPIM1 ((NRF_SPIM_Type*) NRF_SPIM1_BASE)
#define NRF_SPIM2 ((NRF_SPIM_Type*) NRF_SPIM2_BASE)
#define NRF_SPIM3 ((NRF_SPIM_Type*) NRF_SPIM3_BASE)
#define MWU_REGION_START_START_Pos (0UL)
#define EGU_INTEN_TRIGGERED10_Msk (0x1UL << EGU_INTEN_TRIGGERED10_Pos)
#define MWU_PERREGION_SUBSTATWA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR9_Pos)
#define APP_USBD_MSC_CONFIG_DEBUG_COLOR 0
#define USBD_WVALUEL_WVALUEL_Pos (0UL)
#define USBD_EPSTATUS_EPIN6_Pos (6UL)
#define COMP_INTEN_UP_Pos (2UL)
#define QSPI_CINSTRDAT1_BYTE7_Pos (24UL)
#define GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos)
#define CLOCK_INTENCLR_DONE_Msk (0x1UL << CLOCK_INTENCLR_DONE_Pos)
#define USBD_BREQUEST_BREQUEST_STD_SET_INTERFACE (11UL)
#define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
#define TEMP_INTENCLR_DATARDY_Pos (0UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_8Bit (0UL)
#define PPI_CHEN_CH16_Pos (16UL)
#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos)
#define SPI_PSEL_SCK_PORT_Msk (0x1UL << SPI_PSEL_SCK_PORT_Pos)
#define COMP_INTENSET_CROSS_Disabled (0UL)
#define PM_RA_PROTECTION_REWARD_PERIOD 10000
#define LPCOMP_ENABLE_ENABLE_Disabled (0UL)
#define FICR_TEMP_T2_T_Msk (0xFFUL << FICR_TEMP_T2_T_Pos)
#define GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos)
#define USBD_INTENCLR_ENDISOOUT_Enabled (1UL)
#define GPIO_OUTSET_PIN4_High (1UL)
#define NRFX_UART_CONFIG_DEBUG_COLOR 0
#define GPIO_LATCH_PIN7_Pos (7UL)
#define GPIO_DIRCLR_PIN12_Input (0UL)
#define I2S_CONFIG_TXEN_TXEN_ENABLE I2S_CONFIG_TXEN_TXEN_Enabled
#define DWT_CTRL_CYCCNTENA_Msk (0x1UL )
#define PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos)
#define USBD_TASKS_STARTEPIN_TASKS_STARTEPIN_Msk (0x1UL << USBD_TASKS_STARTEPIN_TASKS_STARTEPIN_Pos)
#define AAR_IRKPTR_IRKPTR_Pos (0UL)
#define SAADC_INTENCLR_CH2LIMITH_Disabled (0UL)
#define PDM_INTENSET_STOPPED_Msk (0x1UL << PDM_INTENSET_STOPPED_Pos)
#define NFCT_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
#define MAX_TEMP_SENSORS 10
#define USBD_LOWPOWER_LOWPOWER_Msk (0x1UL << USBD_LOWPOWER_LOWPOWER_Pos)
#define NFCT_INTENCLR_ENDRX_Pos (11UL)
#define GPIO_OUT_PIN9_High (1UL)
#define QDEC_INTENSET_STOPPED_Pos (4UL)
#define PPI_CHENSET_CH15_Pos (15UL)
#define NFCT_SENSRES_NFCIDSIZE_NFCID1Triple (2UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
#define TWIM_INTEN_STOPPED_Msk (0x1UL << TWIM_INTEN_STOPPED_Pos)
#define MWU_REGIONENSET_PRGN1RA_Enabled (1UL)
#define USBD_INTENCLR_ENDISOIN_Disabled (0UL)
#define GPIO_DIRCLR_PIN17_Pos (17UL)
#define COMP_INTENCLR_READY_Disabled (0UL)
#define MACRO_REPEAT_FOR_22(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_21((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL)
#define TWIM_INTENSET_LASTRX_Disabled (0UL)
#define QSPI_IFCONFIG0_ADDRMODE_32BIT (1UL)
#define UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos)
#define TWI_ENABLED 1
#define POWER_RAM_POWER_S9RETENTION_Msk (0x1UL << POWER_RAM_POWER_S9RETENTION_Pos)
#define QDEC_SAMPLEPER_SAMPLEPER_8192us (6UL)
#define GPIO_LATCH_PIN14_NotLatched (0UL)
#define SAADC_INTENSET_CH0LIMITL_Set (1UL)
#define BLE_ADV_START_UP_ENABLE 1
#define NRF_LOG_BACKEND_RTT_TX_RETRY_DELAY_MS 1
#define NRF_QUEUE_ENABLED 1
#define TWI_INTENSET_BB_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED14_Enabled (1UL)
#define TIMER_SHORTS_COMPARE4_STOP_Enabled (1UL)
#define PDM_INTEN_STOPPED_Disabled (0UL)
#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)
#define SAADC_INTEN_CALIBRATEDONE_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR31_Pos)
#define UART_PSEL_TXD_CONNECT_Disconnected (1UL)
#define WDT_RREN_RR0_Enabled (1UL)
#define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
#define USBD_INTENCLR_ENDEPOUT2_Pos (14UL)
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)
#define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Generated (1UL)
#define QSPI_IFCONFIG1_DPMEN_Exit (0UL)
#define PPI_CONFIG_DEBUG_COLOR 0
#define NRF_LOG_INTERNAL_RAW_INFO(...) NRF_LOG_INTERNAL_MODULE(NRF_LOG_SEVERITY_INFO, NRF_LOG_SEVERITY_INFO_RAW, __VA_ARGS__)
#define PPI_CHG1_CH5_Excluded PPI_CHG_CH5_Excluded
#define NRF_LOG_BACKEND_UART_BAUDRATE 30801920
#define TWIS_INTENCLR_READ_Disabled (0UL)
#define RNG_SHORTS_VALRDY_STOP_Pos (0UL)
#define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_NotGenerated (0UL)
#define RADIO_SFD_SFD_Msk (0xFFUL << RADIO_SFD_SFD_Pos)
#define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Pos (0UL)
#define GPIO_PIN_CNF_PULL_Pullup (3UL)
#define SAADC_INTEN_STOPPED_Disabled (0UL)
#define POWER_INTENCLR_SLEEPEXIT_Pos (6UL)
#define MACRO_MAP_FOR_PARAM_25(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_24((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)
#define GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos)
#define GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos)
#define COMP_RESULT_RESULT_Below (0UL)
#define GPIOTE_EVENTS_IN_EVENTS_IN_Msk (0x1UL << GPIOTE_EVENTS_IN_EVENTS_IN_Pos)
#define TWIM_INTENSET_TXSTARTED_Set (1UL)
#define RADIO_CCACTRL_CCAEDTHRES_Pos (8UL)
#define GPIO_OUTSET_PIN16_Low (0UL)
#define PPI_CHG2_CH8_Included PPI_CHG_CH8_Included
#define MWU_NMIEN_PREGION1RA_Enabled (1UL)
#define TWIM_TXD_LIST_LIST_ArrayList (1UL)
#define RADIO_INTENSET_READY_Set (1UL)
#define MWU_NMIENCLR_PREGION1RA_Disabled (0UL)
#define GPIO_IN_PIN10_Pos (10UL)
#define PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND0_STOP_Pos)
#define GPIO_IN_PIN7_Low (0UL)
#define TIMER_TASKS_CLEAR_TASKS_CLEAR_Trigger (1UL)
#define __BEEP_PROTOCOL_H__ 
#define NRFX_PWM_CONFIG_LOG_ENABLED 0
#define NRF_ERROR_MEMORY_MANAGER_ERR_BASE (0x8100)
#define TEMP_INTENSET_DATARDY_Pos (0UL)
#define TIMER_INTENSET_COMPARE1_Set (1UL)
#define xPSR_ISR_Pos 0U
#define GPIO_IN_PIN20_Low (0UL)
#define NRF_FPRINTF_FLAG_AUTOMATIC_CR_ON_LF_ENABLED 0
#define QDEC_PSEL_A_CONNECT_Disconnected (1UL)
#define GPIOTE_INTENCLR_IN5_Disabled (0UL)
#define PPI_CHG1_CH5_Msk PPI_CHG_CH5_Msk
#define UARTE_INTENSET_ERROR_Set (1UL)
#define PPI_CHG_CH9_Excluded (0UL)
#define APP_TIMER_CONFIG_INFO_COLOR 0
#define SAADC_INTENCLR_CH0LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITL_Pos)
#define GPIO_DIRCLR_PIN30_Output (1UL)
#define SPIS_CONFIG_LOG_ENABLED 0
#define USBD_EVENTCAUSE_USBWUALLOWED_NotAllowed (0UL)
#define UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos)
#define UART_CONFIG_DEBUG_COLOR 0
#define PPI_CHENSET_CH9_Enabled (1UL)
#define USBD_ISOINCONFIG_RESPONSE_Pos (0UL)
#define PPI_CHG2_CH10_Excluded PPI_CHG_CH10_Excluded
#define NRF_LOG_TIMESTAMP_DEFAULT_FREQUENCY 0
#define NRF_P0_BASE 0x50000000UL
#define PPI_CHENCLR_CH15_Clear (1UL)
#define POWER_INTENSET_SLEEPENTER_Enabled (1UL)
#define MACRO_REPEAT_FOR_(count,macro,...) CONCAT_2(MACRO_REPEAT_FOR_, count)((MACRO_MAP_FOR_N_LIST), macro, __VA_ARGS__)
#define PPI_CHG3_CH9_Pos PPI_CHG_CH9_Pos
#define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL << AAR_INTENCLR_NOTRESOLVED_Pos)
#define RADIO_INTENCLR_BCMATCH_Pos (10UL)
#define GPIO_OUT_PIN9_Low (0UL)
#define GPIO_DIRCLR_PIN0_Pos (0UL)
#define UARTE_PSEL_TXD_CONNECT_Pos (31UL)
#define FICR_NFC_TAGHEADER3_UD12_Pos (0UL)
#define GPIO_OUTSET_PIN16_Pos (16UL)
#define MPU_RASR_B_Pos 16U
#define USBD_EPSTATUS_EPIN5_NoData (0UL)
#define CLOCK_TASKS_CAL_TASKS_CAL_Msk (0x1UL << CLOCK_TASKS_CAL_TASKS_CAL_Pos)
#define NRF_LOG_INTERNAL_INST_WARNING(p_inst,...) NRF_LOG_INTERNAL_INST(NRF_LOG_SEVERITY_WARNING, NRF_LOG_SEVERITY_WARNING, p_inst, __VA_ARGS__)
#define CLOCK_INTENSET_CTSTARTED_Enabled (1UL)
#define USBD_INTENCLR_SOF_Msk (0x1UL << USBD_INTENCLR_SOF_Pos)
#define PDM_INTENCLR_END_Msk (0x1UL << PDM_INTENCLR_END_Pos)
#define SPIM_PSEL_MISO_CONNECT_Connected (0UL)
#define TIMER_INTENCLR_COMPARE4_Clear (1UL)
#define CLOCK_INTENSET_CTSTOPPED_Disabled (0UL)
#define RADIO_INTENSET_MHRMATCH_Disabled (0UL)
#define TWIS_PSEL_SCL_CONNECT_Connected (0UL)
#define GPIOTE_CONFIG_MODE_Disabled (0UL)
#define POWER_RAM_POWERCLR_S11RETENTION_Pos (27UL)
#define RADIO_DACNF_ENA3_Enabled (1UL)
#define SAADC_CH_PSELP_PSELP_VDD (9UL)
#define UARTE_ERRORSRC_FRAMING_Msk (0x1UL << UARTE_ERRORSRC_FRAMING_Pos)
#define MWU_EVENTS_PREGION_RA_RA_Msk (0x1UL << MWU_EVENTS_PREGION_RA_RA_Pos)
#define NRF_SPIS0 ((NRF_SPIS_Type*) NRF_SPIS0_BASE)
#define NRF_SPIS1 ((NRF_SPIS_Type*) NRF_SPIS1_BASE)
#define NRF_SPIS2 ((NRF_SPIS_Type*) NRF_SPIS2_BASE)
#define GPIO_LATCH_PIN8_NotLatched (0UL)
#define NRF_BLE_LESC_ENABLED 1
#define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE3_CLEAR_Pos)
#define SWI2_IRQn SWI2_EGU2_IRQn
#define NRF_LOG_INTERNAL_INST_ERROR(p_inst,...) NRF_LOG_INTERNAL_INST(NRF_LOG_SEVERITY_ERROR, NRF_LOG_SEVERITY_ERROR, p_inst, __VA_ARGS__)
#define POWER_RAM_POWER_S3POWER_On (1UL)
#define ITM_TCR_SWOENA_Pos 4U
#define NFCT_INTENCLR_TXFRAMESTART_Pos (3UL)
#define UICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL << UICR_NRFHW_NRFHW_Pos)
#define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos)
#define COMP_MODE_MAIN_Pos (8UL)
#define GPIO_DIRCLR_PIN29_Output (1UL)
#define NFCT_EVENTS_RXERROR_EVENTS_RXERROR_NotGenerated (0UL)
#define TWI_CONFIG_DEBUG_COLOR 0
#define UICR_RBPCONF_PALL_Disabled UICR_APPROTECT_PALL_Disabled
#define CONFIG_NFCT_PINS_AS_GPIOS 1
#define EGU_INTENSET_TRIGGERED4_Msk (0x1UL << EGU_INTENSET_TRIGGERED4_Pos)
#define USBD_TASKS_STARTEPIN_TASKS_STARTEPIN_Pos (0UL)
#define GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos)
#define RADIO_CRCCNF_SKIP_ADDR_Pos RADIO_CRCCNF_SKIPADDR_Pos
#define NRF_ERROR_DRV_TWI_ERR_OVERRUN (NRF_ERROR_PERIPH_DRIVERS_ERR_BASE + 0x0000)
#define USBD_EPDATASTATUS_EPIN5_DataDone (1UL)
#define PWM_INTENSET_LOOPSDONE_Disabled (0UL)
#define TPI_SPPR_TXMODE_Msk (0x3UL )
#define QSPI_PSEL_SCK_PORT_Msk (0x1UL << QSPI_PSEL_SCK_PORT_Pos)
#define CCM_MODE_LENGTH_Pos (24UL)
#define SPIS_EVENTS_END_EVENTS_END_Pos (0UL)
#define SysTick_CALIB_TENMS_Pos 0U
#define BEEP_RW_bitmask (0x7F)
#define PM_HANDLER_SEC_DELAY_MS 0
#define NRFX_QSPI_CONFIG_XIP_OFFSET 0
#define COMP_INTEN_READY_Pos (0UL)
#define TPI_DEVID_AsynClkIn_Pos 5U
#define NFCT_EVENTS_TXFRAMEEND_EVENTS_TXFRAMEEND_NotGenerated (0UL)
#define I2S_INTENSET_RXPTRUPD_Enabled (1UL)
#define POWER_RAM_POWERCLR_S6POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S6POWER_Pos)
#define PPI_CHENCLR_CH9_Clear (1UL)
#define I2S_PSEL_SDIN_PIN_Pos (0UL)
#define __bool_true_false_are_defined 1
#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U
#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256R1_ENABLED 1
#define RADIO_DACNF_ENA7_Enabled (1UL)
#define RADIO_SHORTS_END_START_Disabled (0UL)
#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)
#define NFCT_SENSRES_NFCIDSIZE_NFCID1Double (1UL)
#define MWU_INTEN_REGION3RA_Pos (7UL)
#define PPI_CHENSET_CH31_Disabled (0UL)
#define UARTE_INTENSET_RXTO_Msk (0x1UL << UARTE_INTENSET_RXTO_Pos)
#define RADIO_SHORTS_FRAMESTART_BCSTART_Msk (0x1UL << RADIO_SHORTS_FRAMESTART_BCSTART_Pos)
#define I2S_INTENCLR_TXPTRUPD_Disabled (0UL)
#define NFCT_SENSRES_BITFRAMESDD_Pos (0UL)
#define MWU_PREGION_SUBS_SR31_Msk (0x1UL << MWU_PREGION_SUBS_SR31_Pos)
#define MWU_PERREGION_SUBSTATWA_SR25_Pos (25UL)
#define TIMER_INTENSET_COMPARE2_Pos (18UL)
#define PPI_CHENSET_CH23_Disabled (0UL)
#define CH11_TEP CH[11].TEP
#define GPIO_DIRSET_PIN15_Input (0UL)
#define QSPI_CINSTRCONF_LENGTH_Pos (8UL)
#define VERIFY_FALSE(statement,err_code) do { if ((statement)) { return err_code; } } while (0)
#define GPIO_LATCH_PIN25_NotLatched (0UL)
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U
#define SCB_SHCSR_USGFAULTPENDED_Pos 12U
#define GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos)
#define PPI_CHENSET_CH15_Disabled (0UL)
#define POWER_INTENSET_USBPWRRDY_Enabled (1UL)
#define QSPI_ADDRCONF_WIPWAIT_Disable (0UL)
#define ITM_TPR_PRIVMASK_Msk (0xFUL )
#define GPIO_OUTCLR_PIN5_Pos (5UL)
#define POWER_INTENCLR_USBDETECTED_Enabled (1UL)
#define POWER_RESETREAS_DIF_Pos (18UL)
#define GPIO_DIR_PIN17_Output (1UL)
#define NRFX_TIMER_CONFIG_LOG_LEVEL 3
#define GPIO_LATCH_PIN11_NotLatched (0UL)
#define CCM_INPTR_INPTR_Pos (0UL)
#define TIMER_SHORTS_COMPARE5_STOP_Pos (13UL)
#define I2S_CONFIG_DEBUG_COLOR 0
#define GPIO_DIR_PIN21_Pos (21UL)
#define GPIO_OUTSET_PIN14_Set (1UL)
#define PDM_INTEN_STARTED_Disabled (0UL)
#define PPI_CHG0_CH10_Pos PPI_CHG_CH10_Pos
#define USBD_EPINEN_IN0_Msk (0x1UL << USBD_EPINEN_IN0_Pos)
#define RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_NotGenerated (0UL)
#define MWU_NMIENCLR_REGION2RA_Clear (1UL)
#define PWM_SEQ_REFRESH_CNT_Continuous (0UL)
#define SCB_VTOR_TBLOFF_Pos 7U
#define UICR_NFCPINS_PROTECT_NFC (1UL)
#define NFCT_EVENTS_AUTOCOLRESSTARTED_EVENTS_AUTOCOLRESSTARTED_Pos (0UL)
#define USBD_SIZE_EPOUT_SIZE_Msk (0x7FUL << USBD_SIZE_EPOUT_SIZE_Pos)
#define POWER_RESETREAS_VBUS_Detected (1UL)
#define __SIZEOF_WCHAR_T 4
#define PPI_CHEN_CH18_Enabled (1UL)
#define UARTE_PSEL_RTS_PIN_Pos (0UL)
#define GPIO_OUTSET_PIN0_Set (1UL)
#define SAADC_INTENSET_CH1LIMITH_Disabled (0UL)
#define TWIM_PSEL_SCL_PIN_Msk (0x1FUL << TWIM_PSEL_SCL_PIN_Pos)
#define RADIO_FREQUENCY_MAP_Pos (8UL)
#define EGU_INTENCLR_TRIGGERED6_Enabled (1UL)
#define NFCT_INTENSET_ENDRX_Enabled (1UL)
#define PPI_CHENCLR_CH16_Disabled (0UL)
#define SAADC_INTEN_STARTED_Disabled (0UL)
#define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
#define CLOCK_HFXODEBOUNCE_HFXODEBOUNCE_Db1024us (0x40UL)
#define UARTE_INTEN_RXDRDY_Enabled (1UL)
#define RADIO_PREFIX1_AP4_Pos (0UL)
#define NRFX_TWIM_ENABLED 1
#define SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS 2
#define COMP_SHORTS_READY_STOP_Enabled (1UL)
#define GPIO_DIRSET_PIN16_Output (1UL)
#define NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT 3
#define UARTE_INTENCLR_TXSTOPPED_Disabled (0UL)
#define PWM_DECODER_MODE_Msk (0x1UL << PWM_DECODER_MODE_Pos)
#define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL)
#define POWER_RAM_POWERCLR_S6RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S6RETENTION_Pos)
#define GPIOTE_INTENSET_IN2_Disabled (0UL)
#define COMP_REFSEL_REFSEL_VDD (4UL)
#define TWIS_INTENSET_WRITE_Pos (25UL)
#define POWER_RAM_POWERSET_S12RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S12RETENTION_Pos)
#define TWI_CONFIG_INFO_COLOR 0
#define POWER_INTENSET_USBDETECTED_Set (1UL)
#define NRF_SDH_REQ_OBSERVER_PRIO_LEVELS 2
#define NRF_LOG_RAW_HEXDUMP_INFO(p_data,len) NRF_LOG_INTERNAL_RAW_HEXDUMP_INFO(p_data, len)
#define EGU_INTENCLR_TRIGGERED8_Clear (1UL)
#define RADIO_RXADDRESSES_ADDR2_Enabled (1UL)
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun (0UL)
#define SOFTDEVICE_PRESENT 1
#define CHG1 CHG[1]
#define CHG2 CHG[2]
#define CHG3 CHG[3]
#define SAADC_INTENSET_CH1LIMITH_Enabled (1UL)
#define UART_INTENSET_TXDRDY_Disabled (0UL)
#define GPIOTE_INTENSET_IN7_Pos (7UL)
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal (2UL)
#define RADIO_TXPOWER_TXPOWER_Pos6dBm (0x6UL)
#define UARTE_INTENCLR_ERROR_Enabled (1UL)
#define NRF_ACL ((NRF_ACL_Type*) NRF_ACL_BASE)
#define UINT16_C(x) (x ##U)
#define NVMC_READY_READY_Pos (0UL)
#define RADIO_CCACTRL_CCAMODE_EdMode (0UL)
#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP256K1_ENABLED 1
#define PPI_CHG0_CH0_Pos PPI_CHG_CH0_Pos
#define CCM_INTENSET_ERROR_Pos (2UL)
#define UARTE_RXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << UARTE_RXD_MAXCNT_MAXCNT_Pos)
#define UART_INTENCLR_NCTS_Enabled (1UL)
#define GPIO_OUTSET_PIN25_High (1UL)
#define USBD_INTENSET_ENDISOIN_Pos (11UL)
#define NFCT_INTENSET_ENDRX_Msk (0x1UL << NFCT_INTENSET_ENDRX_Pos)
#define LPCOMP_INTENCLR_UP_Clear (1UL)
#define SPIM_INTENSET_ENDTX_Msk (0x1UL << SPIM_INTENSET_ENDTX_Pos)
#define PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL << PWM_SEQ_PTR_PTR_Pos)
#define PPI_CHEN_CH0_Pos (0UL)
#define MPU_RASR_AP_Pos 24U
#define NRF_LOG_BACKEND_DEF(_name,_api,_p_ctx) static nrf_log_backend_cb_t CONCAT_2(log_backend_cb_, _name) = { .enabled = false, .id = NRF_LOG_BACKEND_INVALID_ID, .p_next = NULL }; NRF_SECTION_ITEM_REGISTER(NRF_LOG_BACKEND_SUBSECTION_NAME(_name), static const nrf_log_backend_t _name) = { .p_api = &_api, .p_ctx = _p_ctx, .p_cb = &CONCAT_2(log_backend_cb_, _name), .p_name = (char *)STRINGIFY(_name) }
#define NRF_TWI_SENSOR_CONFIG_INFO_COLOR 0
#define NRFX_TIMER_DEFAULT_CONFIG_BIT_WIDTH 0
#define USBD_INTEN_STARTED_Enabled (1UL)
#define MWU_REGIONENCLR_RGN2WA_Clear (1UL)
#define POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL << POWER_INTENCLR_SLEEPEXIT_Pos)
#define NFCT_EVENTS_ENDTX_EVENTS_ENDTX_NotGenerated (0UL)
#define NFCT_INTENSET_STARTED_Disabled (0UL)
#define NRF_LOG_INST_ID(p_inst) 0
#define SAADC_INTEN_CH3LIMITL_Msk (0x1UL << SAADC_INTEN_CH3LIMITL_Pos)
#define GPIO_DIRSET_PIN31_Pos (31UL)
#define PPI_CHENCLR_CH19_Msk (0x1UL << PPI_CHENCLR_CH19_Pos)
#define RADIO_RXADDRESSES_ADDR1_Pos (1UL)
#define RADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL << RADIO_BASE0_BASE0_Pos)
#define USBD_WLENGTHL_WLENGTHL_Pos (0UL)
#define __NVIC_PRIO_BITS 3
#define CC_HOST_RGF_HOST_IOT_KDR0_HOST_IOT_KDR0_Pos (0UL)
#define NFCT_INTENSET_RXFRAMESTART_Disabled (0UL)
#define GPIO_DIRCLR_PIN3_Output (1UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
#define USBD_INTENSET_ENDEPIN3_Msk (0x1UL << USBD_INTENSET_ENDEPIN3_Pos)
#define GPIO_DIRSET_PIN19_Set (1UL)
#define SAADC_INTEN_CH1LIMITH_Disabled (0UL)
#define MBEDTLS_CONFIG_FILE "nrf_crypto_mbedtls_config.h"
#define GPIO_OUTSET_PIN30_High (1UL)
#define PPI_CHG3_CH14_Included PPI_CHG_CH14_Included
#define SAADC_INTENSET_CH1LIMITL_Set (1UL)
#define TIMER_INTENCLR_COMPARE3_Enabled (1UL)
#define POWER_RAM_POWER_S2POWER_Msk (0x1UL << POWER_RAM_POWER_S2POWER_Pos)
#define MWU_REGIONENCLR_RGN1WA_Disabled (0UL)
#define MWU_REGIONENCLR_PRGN1RA_Enabled (1UL)
#define DEFAULT_HX_DIFF UINT32_MAX
#define MWU_INTENCLR_REGION0RA_Msk (0x1UL << MWU_INTENCLR_REGION0RA_Pos)
#define USBD_INTEN_ENDEPOUT4_Msk (0x1UL << USBD_INTEN_ENDEPOUT4_Pos)
#define GPIOTE_CONFIG_PSEL_Pos (8UL)
#define PPI_CHG2_CH1_Msk PPI_CHG_CH1_Msk
#define RADIO_TASKS_EDSTART_TASKS_EDSTART_Trigger (1UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL)
#define POWER_RESETREAS_OFF_NotDetected (0UL)
#define TWIM_INTENCLR_LASTRX_Disabled (0UL)
#define SAADC_SAMPLERATE_MODE_Pos (12UL)
#define SET_BIT(W,B) ((W) |= (uint32_t)(1U << (B)))
#define BLE_HIDS_BLE_OBSERVER_PRIO 2
#define GPIO_OUTCLR_PIN15_High (1UL)
#define SAADC_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
#define NFCT_INTENSET_READY_Set (1UL)
#define CCM_RATEOVERRIDE_RATEOVERRIDE_500Kbps (3UL)
#define COMP_SHORTS_READY_SAMPLE_Disabled (0UL)
#define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
#define NFCT_INTEN_RXERROR_Disabled (0UL)
#define WDT_RR_RR_Reload (0x6E524635UL)
#define USBD_EVENTS_USBRESET_EVENTS_USBRESET_Generated (1UL)
#define MWU_PERREGION_SUBSTATRA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR4_Pos)
#define SDK_MUTEX_DEFINE(X) 
#define RTC_PRESCALER_PRESCALER_Pos (0UL)
#define NRF_STACK_GUARD_CONFIG_SIZE 7
#define USBD_SHORTS_ENDEPOUT0_EP0STATUS_Disabled (0UL)
#define PPI_TASKS_CHG_DIS_DIS_Trigger (1UL)
#define LPCOMP_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define SAADC_ENABLE_ENABLE_Pos (0UL)
#define PPI_CHENCLR_CH11_Clear (1UL)
#define RADIO_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define GPIO_PIN_CNF_PULL_Pos (2UL)
#define GPIO_OUT_PIN28_High (1UL)
#define MWU_PREGION_SUBS_SR19_Pos (19UL)
#define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL)
#define GPIO_OUTSET_PIN28_Pos (28UL)
#define USBD_EVENTCAUSE_RESUME_NotDetected (0UL)
#define PPI_CHEN_CH23_Disabled (0UL)
#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)
#define GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos)
#define FICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL << FICR_CODESIZE_CODESIZE_Pos)
#define MWU_PREGION_SUBS_SR6_Pos (6UL)
#define UART_BAUDRATE_BAUDRATE_Pos (0UL)
#define GPIO_OUTCLR_PIN20_High (1UL)
#define USBD_INTENSET_ENDEPOUT2_Msk (0x1UL << USBD_INTENSET_ENDEPOUT2_Pos)
#define USBD_INTENCLR_ENDEPOUT0_Disabled (0UL)
#define DEFAULT_BME_TEMP_MIN INT16_MIN
#define TIMER_INTENCLR_COMPARE0_Clear (1UL)
#define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Pos (0UL)
#define NRF_LOG_HEXDUMP_INST_WARNING(p_inst,p_data,len) NRF_LOG_INTERNAL_HEXDUMP_INST_WARNING(p_inst, p_data, len)
#define USBD_INTENCLR_ENDISOIN_Enabled (1UL)
#define GPIO_OUTSET_PIN15_High (1UL)
#define GPIO_LATCH_PIN22_NotLatched (0UL)
#define COMP_INTENSET_DOWN_Pos (1UL)
#define POWER_RAM_POWERSET_S11RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S11RETENTION_Pos)
#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL)
#define USBD_INTEN_ENDEPOUT4_Enabled (1UL)
#define MWU_EVENTS_REGION_RA_RA_Pos (0UL)
#define GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos)
#define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Trigger (1UL)
#define SAADC_INTEN_CH4LIMITH_Msk (0x1UL << SAADC_INTEN_CH4LIMITH_Pos)
#define QSPI_STATUS_SREG_Pos (24UL)
#define NRFX_TWI_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define I2S_PSEL_SDIN_PORT_Msk (0x1UL << I2S_PSEL_SDIN_PORT_Pos)
#define PPI_CHENSET_CH1_Enabled (1UL)
#define SDK_MUTEX_UNLOCK(X) 
#define BLE_NFC_SEC_PARAM_MAX_KEY_SIZE 16
#define I2S_PSEL_SCK_CONNECT_Disconnected (1UL)
#define UARTE_PSEL_RTS_CONNECT_Connected (0UL)
#define GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos)
#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos (2UL)
#define SPIM_INTENSET_END_Enabled (1UL)
#define GPIO_OUTCLR_PIN11_Pos (11UL)
#define MDK_MINOR_VERSION 24
#define UART_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
#define NFCT_INTENSET_TXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_TXFRAMESTART_Pos)
#define MWU_PERREGION_SUBSTATWA_SR26_Access (1UL)
#define CONFIG_GPIO_AS_PINRESET 1
#define CH7_TEP CH[7].TEP
#define SAADC_INTENSET_CH2LIMITH_Set (1UL)
#define USBD_INTENSET_ENDEPIN4_Pos (6UL)
#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)
#define MWU_PREGION_SUBS_SR18_Exclude (0UL)
#define PPI_CONFIG_INFO_COLOR 0
#define SAADC_STATUS_STATUS_Pos (0UL)
#define MACRO_MAP_REC_25(macro,a,...) macro(a) MACRO_MAP_REC_24(macro, __VA_ARGS__, )
#define NRF_LOG_CONST_SECTION_NAME(_module_name) log_const_data
#define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Generated (1UL)
#define PDM_GAINL_GAINL_MaxGain (0x50UL)
#define GPIO_OUT_PIN20_Low (0UL)
#define CCM_INTENSET_ENDCRYPT_Pos (1UL)
#define UARTE_EVENTS_CTS_EVENTS_CTS_Generated (1UL)
#define SAADC_INTENCLR_CALIBRATEDONE_Clear (1UL)
#define NVMC_READYNEXT_READYNEXT_Msk (0x1UL << NVMC_READYNEXT_READYNEXT_Pos)
#define USBD_BMREQUESTTYPE_RECIPIENT_Pos (0UL)
#define DWT_FUNCTION_EMITRANGE_Pos 5U
#define NFCT_INTENSET_SELECTED_Pos (19UL)
#define GPIO_PIN_CNF_DRIVE_D0S1 (4UL)
#define UARTE_INTENCLR_TXSTARTED_Disabled (0UL)
#define I2S_RXD_PTR_PTR_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR7_Access (1UL)
#define UART_PSEL_CTS_CONNECT_Disconnected (1UL)
#define UICR_PSELRESET_PIN_Msk (0x1FUL << UICR_PSELRESET_PIN_Pos)
#define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_NotGenerated (0UL)
#define GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos)
#define NRF_LOG_ITEM_DATA(_name) CONCAT_3(m_nrf_log_,_name,_logs_data)
#define POWER_RAMSTATUS_RAMBLOCK1_Off (0UL)
#define POWER_INTENSET_POFWARN_Disabled (0UL)
#define PPI_CHENSET_CH27_Enabled (1UL)
#define PPI_CHENCLR_CH5_Clear (1UL)
#define POWER_INTENSET_SLEEPENTER_Pos (5UL)
#define RTC_INTENCLR_OVRFLW_Msk (0x1UL << RTC_INTENCLR_OVRFLW_Pos)
#define TWIS_PSEL_SCL_PORT_Msk (0x1UL << TWIS_PSEL_SCL_PORT_Pos)
#define GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos)
#define BUTTON_ENABLED 1
#define PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos)
#define TWIM_INTENSET_LASTTX_Set (1UL)
#define MWU_PERREGION_SUBSTATWA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR8_Pos)
#define POWER_RAM_POWERSET_S9POWER_On (1UL)
#define GPIOTE_INTENCLR_IN4_Clear (1UL)
#define GPIOTE_CONFIG_POLARITY_LoToHi (1UL)
#define USBD_EPSTATUS_EPIN5_Pos (5UL)
#define FICR_PRODTEST_PRODTEST_Msk (0xFFFFFFFFUL << FICR_PRODTEST_PRODTEST_Pos)
#define UARTE_INTENCLR_TXSTARTED_Pos (20UL)
#define GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos)
#define __Vendor_SysTickConfig 0
#define GPIO_DIR_PIN8_Output (1UL)
#define POWER_RAM_POWER_S10RETENTION_Pos (26UL)
#define RADIO_INTENSET_DISABLED_Pos (4UL)
#define USBD_EPSTATUS_EPOUT4_Pos (20UL)
#define PPI_CHG1_CH0_Included PPI_CHG_CH0_Included
#define GPIO_DIRSET_PIN11_Input (0UL)
#define PPI_CHEN_CH15_Pos (15UL)
#define RADIO_STATE_STATE_Disabled (0UL)
#define UART_INTENCLR_RXDRDY_Clear (1UL)
#define USBD_EPOUTEN_OUT4_Enable (1UL)
#define GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos)
#define SAADC_CH_PSELP_PSELP_Pos (0UL)
#define UARTE_INTEN_ERROR_Pos (9UL)
#define POWER_INTENCLR_USBPWRRDY_Msk (0x1UL << POWER_INTENCLR_USBPWRRDY_Pos)
#define MACRO_MAP_REC_29(macro,a,...) macro(a) MACRO_MAP_REC_28(macro, __VA_ARGS__, )
#define USBD_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
#define GPIO_OUTCLR_PIN9_High (1UL)
#define USBD_BREQUEST_BREQUEST_STD_GET_CONFIGURATION (8UL)
#define PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos)
#define MWU_PERREGION_SUBSTATWA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR16_Pos)
#define GPIO_DIRSET_PIN15_Output (1UL)
#define __IOM volatile
#define USBD_USBPULLUP_CONNECT_Enabled (1UL)
#define SAADC_INTENCLR_CH3LIMITL_Disabled (0UL)
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)
#define PPI_CHENSET_CH14_Pos (14UL)
#define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL)
#define TWIM_INTEN_ERROR_Pos (9UL)
#define GPIO_DIRCLR_PIN16_Pos (16UL)
#define PPI_CHG_CH4_Included (1UL)
#define GPIO_LATCH_PIN2_NotLatched (0UL)
#define I2S_CONFIG_ALIGN_ALIGN_Msk (0x1UL << I2S_CONFIG_ALIGN_ALIGN_Pos)
#define MWU_REGIONEN_PRGN0WA_Msk (0x1UL << MWU_REGIONEN_PRGN0WA_Pos)
#define NFCT_EVENTS_RXFRAMESTART_EVENTS_RXFRAMESTART_NotGenerated (0UL)
#define USBD_INTEN_ENDEPIN0_Enabled (1UL)
#define MWU_PREGION_SUBS_SR14_Include (1UL)
#define GPIO_DIRCLR_PIN17_Clear (1UL)
#define TPI_FFSR_FlInProg_Msk (0x1UL )
#define MWU_NMIENSET_REGION0RA_Disabled (0UL)
#define GPIO_IN_PIN0_High (1UL)
#define USBD_EPINEN_IN7_Enable (1UL)
#define RADIO_MODECNF0_RU_Pos (0UL)
#define CCM_INTENCLR_ENDKSGEN_Clear (1UL)
#define RADIO_SHORTS_FRAMESTART_BCSTART_Disabled (0UL)
#define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Pos (0UL)
#define LPCOMP_PSEL_PSEL_Msk (0x7UL << LPCOMP_PSEL_PSEL_Pos)
#define UARTE_PSEL_RTS_PIN_Msk (0x1FUL << UARTE_PSEL_RTS_PIN_Pos)
#define USBD_EVENTS_SOF_EVENTS_SOF_Msk (0x1UL << USBD_EVENTS_SOF_EVENTS_SOF_Pos)
#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)
#define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_NotGenerated (0UL)
#define MWU_PERREGION_SUBSTATRA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR30_Pos)
#define SAADC_INTENSET_END_Disabled (0UL)
#define USBD_INTENCLR_ENDEPOUT1_Pos (13UL)
#define GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256K1_ENABLED 1
#define GPIO_PIN_CNF_PULL_Pulldown (1UL)
#define PSELMOSI PSEL.MOSI
#define MWU_INTENSET_REGION1WA_Set (1UL)
#define PPI_CHEN_CH10_Enabled (1UL)
#define SPI_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define MWU_REGIONEN_PRGN1RA_Msk (0x1UL << MWU_REGIONEN_PRGN1RA_Pos)
#define SPIM_ENABLE_ENABLE_Pos (0UL)
#define GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos)
#define GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos)
#define CoreDebug_DHCSR_C_HALT_Pos 1U
#define LPCOMP_INTENCLR_CROSS_Disabled (0UL)
#define GPIO_OUTSET_PIN15_Low (0UL)
#define CLOCK_INTENSET_CTTO_Enabled (1UL)
#define PPI_CHENCLR_CH19_Enabled (1UL)
#define USBD_INTENCLR_USBRESET_Msk (0x1UL << USBD_INTENCLR_USBRESET_Pos)
#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)
#define NFCT_INTENCLR_READY_Disabled (0UL)
#define LOG_INTERNAL_0(_type,_str) (void)(_type); (void)(_str)
#define LOG_INTERNAL_2(_type,_str,_arg0,_arg1) (void)(_type); (void)(_str); (void)(_arg0); (void)(_arg1)
#define LOG_INTERNAL_3(_type,_str,_arg0,_arg1,_arg2) (void)(_type); (void)(_str); (void)(_arg0); (void)(_arg1); (void)(_arg2)
#define UINT8_MAX 255
#define LOG_INTERNAL_5(_type,_str,_arg0,_arg1,_arg2,_arg3,_arg4) (void)(_type); (void)(_str); (void)(_arg0); (void)(_arg1); (void)(_arg2); (void)(_arg3); (void)(_arg4)
#define NFCT_EVENTS_TXFRAMEEND_EVENTS_TXFRAMEEND_Msk (0x1UL << NFCT_EVENTS_TXFRAMEEND_EVENTS_TXFRAMEEND_Pos)
#define NRF_SDH_SOC_INFO_COLOR 0
#define RADIO_PCNF1_ENDIAN_Big (1UL)
#define GPIO_OUTSET_PIN1_Low (0UL)
#define UINT_FAST64_MAX UINT64_MAX
#define PPI_CHG1_CH4_Msk PPI_CHG_CH4_Msk
#define NRF_LOG_DEBUG_COLOR NRF_LOG_COLOR_DEFAULT
#define TWI_INTENCLR_TXDSENT_Clear (1UL)
#define USBD_INTEN_ENDEPOUT3_Disabled (0UL)
#define MWU_NMIENCLR_REGION0WA_Pos (0UL)
#define MWU_INTENSET_REGION2RA_Set (1UL)
#define UART_INTENCLR_TXDRDY_Disabled (0UL)
#define I2S_CONFIG_ALIGN_ALIGN_Right (1UL)
#define TWIM_INTEN_ERROR_Disabled (0UL)
#define NRF_LOG_LEVEL_BITS 3
#define MWU_EVENTS_REGION_WA_WA_NotGenerated (0UL)
#define GPIOTE_INTENCLR_IN6_Enabled (1UL)
#define QSPI_PSEL_IO0_PIN_Pos (0UL)
#define USBD_INTENCLR_ENDEPOUT7_Disabled (0UL)
#define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Msk (0x1UL << ECB_EVENTS_ENDECB_EVENTS_ENDECB_Pos)
#define RADIO_DACNF_ENA5_Pos (5UL)
#define MWU_NMIEN_REGION0WA_Pos (0UL)
#define POWER_RAMSTATUS_RAMBLOCK2_On (1UL)
#define RADIO_DAP_DAP_Msk (0xFFFFUL << RADIO_DAP_DAP_Pos)
#define TWI_DEFAULT_CONFIG_FREQUENCY 26738688
#define PPI_CHG1_CH10_Msk PPI_CHG_CH10_Msk
#define WDT_INTENCLR_TIMEOUT_Pos (0UL)
#define PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos)
#define UART_CONFIG_PARITY_Pos (1UL)
#define CLOCK_INTENCLR_CTSTARTED_Pos (10UL)
#define TWIS_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define QSPI_IFCONFIG0_PPSIZE_512Bytes (1UL)
#define DS3231_ENABLE 1
#define SAADC_INTENSET_CH7LIMITH_Pos (20UL)
#define RADIO_SHORTS_RXREADY_CCASTART_Msk (0x1UL << RADIO_SHORTS_RXREADY_CCASTART_Pos)
#define RNG_CONFIG_LOG_ENABLED 0
#define POWER_RAM_POWER_S3RETENTION_On (1UL)
#define MWU_NMIENSET_REGION1RA_Enabled (1UL)
#define PPI_CHG3_CH12_Msk PPI_CHG_CH12_Msk
#define MWU_NMIENCLR_REGION1RA_Pos (3UL)
#define NVMC_ERASEPAGEPARTIAL_ERASEPAGEPARTIAL_Pos (0UL)
#define GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos)
#define MWU_INTEN_REGION0WA_Msk (0x1UL << MWU_INTEN_REGION0WA_Pos)
#define MWU_INTENCLR_REGION1WA_Pos (2UL)
#define TWI_INTENSET_BB_Set (1UL)
#define BLE_BAS_BLE_OBSERVER_PRIO 2
#define USBD_ISOIN_PTR_PTR_Msk (0xFFFFFFFFUL << USBD_ISOIN_PTR_PTR_Pos)
#define MWU_NMIEN_REGION1RA_Pos (3UL)
#define UART_INTENCLR_RXDRDY_Pos (2UL)
#define DWT_FUNCTION_DATAVADDR1_Pos 16U
#define EGU_INTENSET_TRIGGERED3_Msk (0x1UL << EGU_INTENSET_TRIGGERED3_Pos)
#define SAADC_CONFIG_INFO_COLOR 0
#define GPIO_IN_PIN21_Low (0UL)
#define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Generated (1UL)
#define PWM_INTENSET_SEQSTARTED0_Enabled (1UL)
#define MWU_REGIONEN_RGN2RA_Disable (0UL)
#define PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos)
#define I2S_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << I2S_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
#define USBD_INTENSET_ENDEPOUT2_Disabled (0UL)
#define UARTE_INTENSET_ENDRX_Disabled (0UL)
#define TPI_FIFO0_ITM_bytecount_Pos 27U
#define QDEC_INTENCLR_ACCOF_Clear (1UL)
#define TWIS_INTENCLR_ERROR_Enabled (1UL)
#define POWER_RAM_POWERCLR_S11POWER_Pos (11UL)
#define GPIO_DIRCLR_PIN0_Clear (1UL)
#define FICR_TEMP_B3_B_Msk (0x3FFFUL << FICR_TEMP_B3_B_Pos)
#define PPI_CHG0_CH4_Excluded PPI_CHG_CH4_Excluded
#define PPI_CHG1_CH13_Excluded PPI_CHG_CH13_Excluded
#define NRF_UART0_BASE 0x40002000UL
#define MWU_INTEN_REGION1RA_Msk (0x1UL << MWU_INTEN_REGION1RA_Pos)
#define UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos)
#define TWI_INTENCLR_ERROR_Enabled (1UL)
#define SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS 2
#define RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_Pos (0UL)
#define FICR_TRNG90B_ROSC3_ROSC3_Msk (0xFFFFFFFFUL << FICR_TRNG90B_ROSC3_ROSC3_Pos)
#define PPI_CHENSET_CH22_Set (1UL)
#define CH5_EEP CH[5].EEP
#define UARTE_INTENCLR_RXDRDY_Disabled (0UL)
#define USBD_INTEN_EPDATA_Disabled (0UL)
#define TWI_SHORTS_BB_STOP_Pos (1UL)
#define PPI_CHG1_CH7_Included PPI_CHG_CH7_Included
#define POWER_RESETREAS_RESETPIN_Detected (1UL)
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz (2UL)
#define TIMER_SHORTS_COMPARE4_STOP_Disabled (0UL)
#define QSPI_TASKS_READSTART_TASKS_READSTART_Trigger (1UL)
#define TPI_ITATBCTR2_ATREADY_Pos 0U
#define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_LFCLKSTARTED_Pos)
#define MWU_PREGION_SUBS_SR30_Msk (0x1UL << MWU_PREGION_SUBS_SR30_Pos)
#define TIMER3_ENABLED 0
#define MWU_PERREGION_SUBSTATWA_SR24_Pos (24UL)
#define TIMER_INTENSET_COMPARE1_Pos (17UL)
#define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Msk (0x1UL << RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Pos)
#define PPI_CHG_CH19_Pos (19UL)
#define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Pos (0UL)
#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_LEVEL 3
#define GPIO_LATCH_PIN31_Latched (1UL)
#define TWI_INTENCLR_BB_Pos (14UL)
#define PPI_CHG3_CH5_Excluded PPI_CHG_CH5_Excluded
#define NFCT_TXD_FRAMECONFIG_SOF_Pos (2UL)
#define MBR_UICR_PARAM_PAGE_ADDR (&(NRF_UICR->NRFFW[1]))
#define RADIO_INTENCLR_RSSIEND_Clear (1UL)
#define SCB_AIRCR_PRIGROUP_Pos 8U
#define MWU_REGIONENSET_RGN1RA_Enabled (1UL)
#define SPIS_AMOUNTRX_AMOUNTRX_Pos SPIS_RXD_AMOUNT_AMOUNT_Pos
#define SPIM_STALLSTAT_TX_Msk (0x1UL << SPIM_STALLSTAT_TX_Pos)
#define GPIO_OUTCLR_PIN4_Pos (4UL)
#define PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos)
#define GPIO_OUT_PIN9_Pos (9UL)
#define __RAL_WCHAR_T_DEFINED 
#define MWU_PERREGION_SUBSTATWA_SR5_NoAccess (0UL)
#define USBD_CONFIG_INFO_COLOR 0
#define GPIO_DIR_PIN20_Pos (20UL)
#define I2S_PSEL_MCK_CONNECT_Pos (31UL)
#define MWU_PERREGION_SUBSTATRA_SR18_Pos (18UL)
#define MWU_REGIONENSET_RGN3WA_Msk (0x1UL << MWU_REGIONENSET_RGN3WA_Pos)
#define GPIO_OUTSET_PIN13_Set (1UL)
#define EGU_INTEN_TRIGGERED9_Msk (0x1UL << EGU_INTEN_TRIGGERED9_Pos)
#define USBD_INTENSET_ENDEPOUT4_Enabled (1UL)
#define UART_INTENSET_CTS_Pos (0UL)
#define QSPI_PIN_IO1 NRF_QSPI_PIN_NOT_CONNECTED
#define GPIOTE_INTENCLR_IN2_Enabled (1UL)
#define PPI_CHENCLR_CH1_Clear (1UL)
#define PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos)
#define NRF_LOG_INTERNAL_HANDLERS_SET(default_handler,bytes_handler) UNUSED_PARAMETER(default_handler); UNUSED_PARAMETER(bytes_handler)
#define GPIO_OUTCLR_PIN31_Clear (1UL)
#define BLE_CTS_C_BLE_OBSERVER_PRIO 2
#define TWI1_USE_EASY_DMA 1
#define POWER_RAM_POWER_S10POWER_On (1UL)
#define PPI_CHENCLR_CH30_Enabled (1UL)
#define RADIO_PCNF1_BALEN_Msk (0x7UL << RADIO_PCNF1_BALEN_Pos)
#define SAADC_INTENSET_CH2LIMITL_Disabled (0UL)
#define MWU_PREGION_SUBS_SR10_Exclude (0UL)
#define USBD_INTEN_ENDEPIN0_Disabled (0UL)
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)
#define GPIOTE_INTENCLR_IN0_Clear (1UL)
#define USBD_EPSTATUS_EPOUT5_Pos (21UL)
#define SAADC_INTEN_CH0LIMITH_Enabled (1UL)
#define RADIO_SHORTS_RXREADY_CCASTART_Enabled (1UL)
#define TWI_TXD_TXD_Msk (0xFFUL << TWI_TXD_TXD_Pos)
#define NRF_ATFIFO_CONFIG_LOG_LEVEL 3
#define COMP_REFSEL_REFSEL_Int1V2 (0UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP256R1_ENABLED 1
#define COMP_REFSEL_REFSEL_Int1V8 (1UL)
#define USBD_BREQUEST_BREQUEST_STD_SYNCH_FRAME (12UL)
#define SAADC_CH_CONFIG_REFSEL_Internal (0UL)
#define APP_TIMER_CONFIG_DEBUG_COLOR 0
#define LPCOMP_INTENCLR_READY_Clear (1UL)
#define FDS_CRC_CHECK_ON_WRITE 0
#define HEADER_TYPE_HEXDUMP 2U
#define NRF_CRYPTO_BACKEND_CC310_AES_CBC_MAC_ENABLED 1
#define QSPI_CINSTRCONF_LFEN_Msk (0x1UL << QSPI_CINSTRCONF_LFEN_Pos)
#define GPIOTE_CONFIG_MODE_Pos (0UL)
#define NFCT_SENSRES_BITFRAMESDD_Msk (0x1FUL << NFCT_SENSRES_BITFRAMESDD_Pos)
#define SAADC_EVENTS_CH_LIMITL_LIMITL_NotGenerated (0UL)
#define GPIO_LATCH_PIN30_NotLatched (0UL)
#define GPIOTE_INTENSET_IN6_Pos (6UL)
#define NRF_EGU2_BASE 0x40016000UL
#define xPSR_Z_Pos 30U
#define NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA512_ENABLED 1
#define POWER_RAM_POWERCLR_S13RETENTION_Pos (29UL)
#define POWER_RAM_POWER_S1RETENTION_Off (0UL)
#define SPIS_INTENCLR_ENDRX_Pos (4UL)
#define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_NotGenerated (0UL)
#define APSR_GE_Msk (0xFUL << APSR_GE_Pos)
#define RADIO_INTENSET_CRCERROR_Enabled (1UL)
#define __STDC_UTF_16__ 1
#define TWIS_RXD_LIST_LIST_Disabled (0UL)
#define MWU_REGIONENCLR_RGN2WA_Msk (0x1UL << MWU_REGIONENCLR_RGN2WA_Pos)
#define NFCT_INTEN_ENDTX_Pos (12UL)
#define GPIO_OUTSET_PIN2_Set (1UL)
#define TWIS_INTEN_WRITE_Enabled (1UL)
#define POWER_RAM_POWERSET_S8POWER_Pos (8UL)
#define PPI_CHG3_CH4_Pos PPI_CHG_CH4_Pos
#define RADIO_STATE_STATE_Pos (0UL)
#define GPIO_DIRCLR_PIN13_Clear (1UL)
#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)
#define BLE_DB_DISC_BLE_OBSERVER_PRIO 1
#define PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL)
#define USBD_INTENCLR_ENDEPOUT1_Enabled (1UL)
#define TWIS_INTENCLR_READ_Pos (26UL)
#define GPIO_OUT_PIN3_Low (0UL)
#define PPI_CHENCLR_CH18_Msk (0x1UL << PPI_CHENCLR_CH18_Pos)
#define MWU_REGIONEN_PRGN0RA_Disable (0UL)
#define NRF_LOG_INTERNAL_CONST_ITEM_REGISTER(_name,_str_name,_info_color,_debug_color,_initial_lvl,_compiled_lvl) NRF_SECTION_ITEM_REGISTER(NRF_LOG_CONST_SECTION_NAME(_name), _CONST nrf_log_module_const_data_t NRF_LOG_ITEM_DATA_CONST(_name)) = { .p_module_name = _str_name, .info_color_id = (_info_color), .debug_color_id = (_debug_color), .compiled_lvl = (nrf_log_severity_t)(_compiled_lvl), .initial_lvl = (nrf_log_severity_t)(_initial_lvl), }
#define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Msk (0x1UL << RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Pos)
#define PPI_CHG1_CH1_Pos PPI_CHG_CH1_Pos
#define PPI_CHEN_CH11_Enabled (1UL)
#define USBD_INTENCLR_USBEVENT_Pos (22UL)
#define I2S_INTENSET_RXPTRUPD_Set (1UL)
#define SPIS_TXD_PTR_PTR_Pos (0UL)
#define EGU_INTENCLR_TRIGGERED0_Clear (1UL)
#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)
#define MWU_NMIENSET_REGION2WA_Enabled (1UL)
#define COMP_INTEN_DOWN_Msk (0x1UL << COMP_INTEN_DOWN_Pos)
#define NRF_PWR_MGMT_CONFIG_INFO_COLOR 0
#define RTC_EVTENCLR_COMPARE2_Enabled (1UL)
#define MWU_REGIONENCLR_RGN3RA_Msk (0x1UL << MWU_REGIONENCLR_RGN3RA_Pos)
#define UARTE_INTENCLR_NCTS_Disabled (0UL)
#define SPIS_INTENCLR_END_Enabled (1UL)
#define SAADC_INTEN_CH2LIMITL_Disabled (0UL)
#define NRF_STACK_GUARD_ENABLED 0
#define USBD_EPINEN_ISOIN_Disable (0UL)
#define PPI_CHG0_CH7_Msk PPI_CHG_CH7_Msk
#define NFCT_INTEN_STARTED_Msk (0x1UL << NFCT_INTEN_STARTED_Pos)
#define NRF_TIMER2 ((NRF_TIMER_Type*) NRF_TIMER2_BASE)
#define USBD_INTEN_ENDEPOUT3_Msk (0x1UL << USBD_INTEN_ENDEPOUT3_Pos)
#define NFCT_INTENSET_ERROR_Pos (7UL)
#define TWIM_INTENCLR_SUSPENDED_Pos (18UL)
#define SPI_FREQUENCY_FREQUENCY_Pos (0UL)
#define NRF_TIMER3 ((NRF_TIMER_Type*) NRF_TIMER3_BASE)
#define TWIS_PSEL_SCL_CONNECT_Disconnected (1UL)
#define TPI_FIFO1_ETM_bytecount_Pos 24U
#define GPIO_LATCH_PIN12_Latched (1UL)
#define MWU_REGIONEN_RGN3WA_Disable (0UL)
#define QSPI_IFTIMING_RXDELAY_Pos (8UL)
#define GPIOTE_CONFIG_POLARITY_None (0UL)
#define FPU_MVFR1_D_NaN_mode_Pos 4U
#define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL)
#define MWU_REGIONENCLR_RGN0WA_Clear (1UL)
#define TWIS_INTENCLR_TXSTARTED_Pos (20UL)
#define TPI_DEVID_PTINVALID_Pos 9U
#define MWU_PERREGION_SUBSTATWA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR15_Pos)
#define USBD_EPSTALL_IO_Msk (0x1UL << USBD_EPSTALL_IO_Pos)
#define PDM_INTENCLR_END_Disabled (0UL)
#define PPI_CHG3_CH3_Excluded PPI_CHG_CH3_Excluded
#define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Pos (0UL)
#define CLOCK_LFCLKSTAT_SRC_Pos (0UL)
#define USBD_EPSTATUS_EPOUT3_NoData (0UL)
#define MWU_PERREGION_SUBSTATRA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR3_Pos)
#define RTC_EVTENSET_TICK_Set (1UL)
#define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Msk (0x1UL << PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Pos)
#define NFCT_INTENSET_TXFRAMESTART_Disabled (0UL)
#define I2S_EVENTS_TXPTRUPD_EVENTS_TXPTRUPD_Pos (0UL)
#define NRF_SECTION_LENGTH(section_name) ((size_t)NRF_SECTION_END_ADDR(section_name) - (size_t)NRF_SECTION_START_ADDR(section_name))
#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED 0
#define RTC_EVTENSET_COMPARE0_Disabled (0UL)
#define DWT_CTRL_NOPRFCNT_Pos 24U
#define PPI_CHG0_CH15_Pos PPI_CHG_CH15_Pos
#define RADIO_EVENTS_RXREADY_EVENTS_RXREADY_Msk (0x1UL << RADIO_EVENTS_RXREADY_EVENTS_RXREADY_Pos)
#define SWI0_IRQn SWI0_EGU0_IRQn
#define TWIS_INTENSET_ERROR_Disabled (0UL)
#define USBD_EPDATASTATUS_EPOUT7_Pos (23UL)
#define MWU_PREGION_SUBS_SR18_Pos (18UL)
#define SAADC_INTENSET_CALIBRATEDONE_Set (1UL)
#define GPIO_OUT_PIN0_High (1UL)
#define USBD_INTENCLR_EP0SETUP_Clear (1UL)
#define GPIO_OUTSET_PIN27_Pos (27UL)
#define TWI_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define MWU_PREGION_SUBS_SR5_Pos (5UL)
#define PPI_CHENCLR_CH11_Enabled (1UL)
#define USBD_INTENSET_ENDEPOUT1_Msk (0x1UL << USBD_INTENSET_ENDEPOUT1_Pos)
#define SPIM_EVENTS_END_EVENTS_END_NotGenerated (0UL)
#define UARTE_INTENSET_RXDRDY_Set (1UL)
#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Pos (0UL)
#define NRF_ERROR_MODULE_ALREADY_INITIALIZED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0005)
#define MWU_REGIONEN_RGN3WA_Msk (0x1UL << MWU_REGIONEN_RGN3WA_Pos)
#define GPIO_IN_PIN31_Pos (31UL)
#define SAADC_INTENCLR_CH2LIMITL_Pos (11UL)
#define BLE_ANS_C_ENABLED 0
#define LPCOMP_TASKS_START_TASKS_START_Pos (0UL)
#define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL)
#define NRF_LOG_INTERNAL_HEXDUMP_MODULE(level,level_id,p_data,len) if (NRF_LOG_ENABLED && (NRF_LOG_LEVEL >= level) && (level <= NRF_LOG_DEFAULT_LEVEL)) { if (NRF_LOG_FILTER >= level) { LOG_HEXDUMP(LOG_SEVERITY_MOD_ID(level_id), (p_data), (len)); } }
#define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos (0UL)
#define TIMER_TASKS_START_TASKS_START_Pos (0UL)
#define MWU_REGIONENSET_RGN2WA_Enabled (1UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP384R1_ENABLED 1
#define POWER_RAM_POWERCLR_S8RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S8RETENTION_Pos)
#define SPI_RXD_RXD_Msk (0xFFUL << SPI_RXD_RXD_Pos)
#define NRF_ERROR_MUTEX_LOCK_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0002)
#define GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos)
#define NRF_MWU_BASE 0x40020000UL
#define GPIO_OUTCLR_PIN10_Pos (10UL)
#define MWU_PERREGION_SUBSTATWA_SR17_Access (1UL)
#define RADIO_PREFIX1_AP6_Pos (16UL)
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)
#define PPI_CHEN_CH31_Pos (31UL)
#define TIMER_INTENSET_COMPARE2_Disabled (0UL)
#define GPIO_OUTCLR_PIN20_Low (0UL)
#define CLOCK_EVENTS_DONE_EVENTS_DONE_Generated (1UL)
#define CH6_TEP CH[6].TEP
#define USBD_INTENSET_ENDEPIN3_Pos (5UL)
#define USBD_TASKS_DPDMNODRIVE_TASKS_DPDMNODRIVE_Msk (0x1UL << USBD_TASKS_DPDMNODRIVE_TASKS_DPDMNODRIVE_Pos)
#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)
#define USBD_EPSTATUS_EPIN1_DataDone (1UL)
#define PWM_PSEL_OUT_CONNECT_Connected (0UL)
#define UARTE_INTENCLR_ENDTX_Disabled (0UL)
#define MACRO_REPEAT_25(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_24(macro, __VA_ARGS__)
#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL)
#define MWU_NMIENSET_REGION0WA_Msk (0x1UL << MWU_NMIENSET_REGION0WA_Pos)
#define GPIOTE_CONFIG_POLARITY_HiToLo (2UL)
#define TWI_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
#define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x4UL)
#define TWIM_INTENCLR_RXSTARTED_Enabled (1UL)
#define POWER_RESETREAS_VBUS_NotDetected (0UL)
#define BRACKET_EXTRACT__(...) __VA_ARGS__
#define TWI_EVENTS_BB_EVENTS_BB_Generated (1UL)
#define BLE_NUS_BLE_OBSERVER_PRIO 2
#define USBD_EVENTS_ENDISOIN_EVENTS_ENDISOIN_NotGenerated (0UL)
#define GPIO_DIR_PIN11_Input (0UL)
#define NRFX_I2S_CONFIG_SDIN_PIN 28
#define UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos)
#define POWER_RAMSTATUS_RAMBLOCK0_Off (0UL)
#define LPCOMP_INTENSET_CROSS_Set (1UL)
#define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Msk (0x1UL << RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Pos)
#define USBD_INTEN_ENDEPIN7_Disabled (0UL)
#define TWIS_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
#define NRFX_I2S_CONFIG_RATIO 2000
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled (1UL)
#define BSP_BTN_BLE_OBSERVER_PRIO 1
#define NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
#define BF_CX_BCNT_MASK (0xffU << BF_CX_BCNT_POS)
#define COMP_INTENSET_CROSS_Set (1UL)
#define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL << TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos)
#define BF_VAL(val,bcnt,boff) ( (((uint32_t)(val)) << (boff)) & BF_MASK(bcnt, boff) )
#define LPCOMP_SHORTS_DOWN_STOP_Msk (0x1UL << LPCOMP_SHORTS_DOWN_STOP_Pos)
#define PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos)
#define TWI_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
#define MWU_PERREGION_SUBSTATWA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR7_Pos)
#define GPIO_DIR_PIN25_Output (1UL)
#define DWT_MASK_MASK_Msk (0x1FUL )
#define USBD_EPSTATUS_EPIN4_Pos (4UL)
#define QSPI_CINSTRDAT1_BYTE5_Pos (8UL)
#define MWU_PERREGION_SUBSTATRA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR22_Pos)
#define GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos)
#define MWU_INTENSET_REGION3RA_Enabled (1UL)
#define PPI_CHENCLR_CH3_Disabled (0UL)
#define MWU_NMIENSET_REGION1RA_Msk (0x1UL << MWU_NMIENSET_REGION1RA_Pos)
#define UARTE_INTENSET_RXTO_Disabled (0UL)
#define ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL)
#define USBD_EPSTATUS_EPOUT3_Pos (19UL)
#define USBD_ISOSPLIT_SPLIT_OneDir (0x0000UL)
#define MWU_PERREGION_SUBSTATWA_SR10_NoAccess (0UL)
#define PPI_CHEN_CH14_Pos (14UL)
#define PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos)
#define NRF_BLOCK_DEV_RAM_CONFIG_INFO_COLOR 0
#define SPIM_PSEL_SCK_CONNECT_Connected (0UL)
#define MWU_REGIONENCLR_RGN3RA_Enabled (1UL)
#define GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos)
#define RADIO_SHORTS_CCAIDLE_TXEN_Msk (0x1UL << RADIO_SHORTS_CCAIDLE_TXEN_Pos)
#define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_NotGenerated (0UL)
#define NRFX_TIMER3_ENABLED 0
#define USBD_INTENCLR_EP0SETUP_Pos (23UL)
#define CoreDebug_DHCSR_S_REGRDY_Pos 16U
#define PPI_CHEN_CH8_Disabled (0UL)
#define PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos)
#define SAADC_INTENCLR_CH3LIMITH_Pos (12UL)
#define RADIO_INTENCLR_RATEBOOST_Enabled (1UL)
#define TWIS_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << TWIS_TASKS_RESUME_TASKS_RESUME_Pos)
#define PPI_CHG2_CH12_Msk PPI_CHG_CH12_Msk
#define GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos)
#define NFCT_TXD_AMOUNT_TXDATABITS_Pos (0UL)
#define GPIO_DIRSET_PIN24_Output (1UL)
#define MWU_INTENCLR_REGION0WA_Msk (0x1UL << MWU_INTENCLR_REGION0WA_Pos)
#define EGU_INTEN_TRIGGERED5_Enabled (1UL)
#define UART_INTENCLR_NCTS_Clear (1UL)
#define PPI_CHENSET_CH13_Pos (13UL)
#define USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Msk (0x1UL << USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Pos)
#define RTC_EVTEN_COMPARE3_Enabled (1UL)
#define PWM_INTENSET_SEQEND0_Disabled (0UL)
#define NRF_LOG_MSGPOOL_ELEMENT_SIZE 20
#define CCM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << CCM_TASKS_STOP_TASKS_STOP_Pos)
#define MWU_REGIONEN_RGN1WA_Enable (1UL)
#define SPIS_PSEL_SCK_PIN_Pos (0UL)
#define GPIO_DIRCLR_PIN15_Pos (15UL)
#define GPIO_LATCH_PIN28_NotLatched (0UL)
#define FICR_INFO_VARIANT_VARIANT_BAAA (0x42414141UL)
#define RNG_SHORTS_VALRDY_STOP_Enabled (1UL)
#define NRF_COMP_BASE 0x40013000UL
#define TWIS_PSEL_SDA_PIN_Msk (0x1FUL << TWIS_PSEL_SDA_PIN_Pos)
#define USBD_EVENTCAUSE_ISOOUTCRC_Msk (0x1UL << USBD_EVENTCAUSE_ISOOUTCRC_Pos)
#define ACTIVE_REGION LORAMAC_REGION_EU868
#define CC_HOST_RGF_HOST_IOT_LCS_LCS_IS_VALID_Pos (8UL)
#define MWU_PERREGION_SUBSTATRA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR16_Pos)
#define LPCOMP_INTENSET_READY_Pos (0UL)
#define MWU_PREGION_END_END_Pos (0UL)
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)
#define UARTE_INTENSET_ENDTX_Pos (8UL)
#define NFCT_SELRES_CASCADE_Pos (2UL)
#define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
#define WDT_CONFIG_SLEEP_Run (1UL)
#define PTRDIFF_MAX INT16_MAX
#define MWU_REGIONENSET_RGN0RA_Msk (0x1UL << MWU_REGIONENSET_RGN0RA_Pos)
#define MWU_PERREGION_SUBSTATRA_SR4_NoAccess (0UL)
#define SysTick_VAL_CURRENT_Pos 0U
#define FICR_IR_IR_Msk (0xFFFFFFFFUL << FICR_IR_IR_Pos)
#define USBD_INTENCLR_ENDEPOUT0_Pos (12UL)
#define USBD_HALTED_EPOUT_GETSTATUS_Halted (1UL)
#define GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos)
#define POWER_RAM_POWERSET_S15POWER_Pos (15UL)
#define RADIO_CRCCNF_LEN_Pos (0UL)
#define GPIO_IN_PIN26_Pos (26UL)
#define RTC_INTENCLR_COMPARE2_Pos (18UL)
#define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk (0x1UL << NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos)
#define RTC_INTENSET_COMPARE0_Enabled (1UL)
#define GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos)
#define PWM_INTENSET_LOOPSDONE_Set (1UL)
#define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_NotGenerated (0UL)
#define POWER_RAM_POWERSET_S13RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S13RETENTION_Pos)
#define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Pos (0UL)
#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)
#define GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos)
#define GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos)
#define RADIO_INTENSET_BCMATCH_Enabled (1UL)
#define TWI_INTENCLR_RXDREADY_Msk (0x1UL << TWI_INTENCLR_RXDREADY_Pos)
#define TWI_SHORTS_BB_SUSPEND_Enabled (1UL)
#define TWIM_INTENSET_LASTTX_Enabled (1UL)
#define PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos)
#define GPIO_OUTSET_PIN14_Low (0UL)
#define INT64_C(x) (x ##LL)
#define PWM_INTEN_SEQSTARTED1_Msk (0x1UL << PWM_INTEN_SEQSTARTED1_Pos)
#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL )
#define GPIO_DIRSET_PIN0_Output (1UL)
#define COMP_TH_THDOWN_Msk (0x3FUL << COMP_TH_THDOWN_Pos)
#define GPIO_IN_PIN5_Low (0UL)
#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)
#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL)
#define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL)
#define GPIO_OUTSET_PIN0_Low (0UL)
#define FICR_NFC_TAGHEADER1_UD7_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD7_Pos)
#define TEMP_B5_B5_Pos (0UL)
#define GPIO_DIRCLR_PIN12_Output (1UL)
#define PPI_CHG1_CH3_Msk PPI_CHG_CH3_Msk
#define PWM_SEQ_CNT_CNT_Msk (0x7FFFUL << PWM_SEQ_CNT_CNT_Pos)
#define TWIM_ENABLE_ENABLE_Msk (0xFUL << TWIM_ENABLE_ENABLE_Pos)
#define I2S_INTENSET_STOPPED_Set (1UL)
#define LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref4_8Vdd
#define I2S_INTEN_STOPPED_Enabled (1UL)
#define FICR_INFO_RAM_RAM_K128 (0x80UL)
#define POWER_USBREGSTATUS_OUTPUTRDY_Ready (1UL)
#define MWU_NMIENSET_PREGION0WA_Enabled (1UL)
#define GPIOTE_INTENSET_IN4_Enabled (1UL)
#define MWU_PREGION_SUBS_SR7_Exclude (0UL)
#define PPI_CHG3_CH7_Pos PPI_CHG_CH7_Pos
#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | __CM4_CMSIS_VERSION_SUB )
#define RADIO_MODECNF0_RU_Msk (0x1UL << RADIO_MODECNF0_RU_Pos)
#define TWIM_INTENCLR_RXSTARTED_Msk (0x1UL << TWIM_INTENCLR_RXSTARTED_Pos)
#define POWER_RESETREAS_NFC_Detected (1UL)
#define POWER_RAM_POWER_S8POWER_Off (0UL)
#define GPIO_OUT_PIN7_Low (0UL)
#define PPI_CHEN_CH3_Enabled (1UL)
#define RADIO_DACNF_ENA4_Pos (4UL)
#define GPIO_DIR_PIN9_Pos (9UL)
#define RADIO_SHORTS_CCAIDLE_STOP_Disabled (0UL)
#define RADIO_TXPOWER_TXPOWER_Pos3dBm (0x3UL)
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz (0UL)
#define QDEC_SAMPLEPER_SAMPLEPER_1024us (3UL)
#define UARTE_PSEL_TXD_PORT_Msk (0x1UL << UARTE_PSEL_TXD_PORT_Pos)
#define PWM_INTENCLR_SEQEND1_Disabled (0UL)
#define MWU_REGIONENCLR_PRGN1WA_Pos (26UL)
#define RADIO_INTENCLR_READY_Enabled (1UL)
#define TWIS_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << TWIS_EVENTS_ERROR_EVENTS_ERROR_Pos)
#define RTC_TASKS_STOP_TASKS_STOP_Msk (0x1UL << RTC_TASKS_STOP_TASKS_STOP_Pos)
#define NRF_STACK_GUARD_CONFIG_LOG_LEVEL 3
#define CLOCK_LFCLKRUN_STATUS_Triggered (1UL)
#define MWU_PERREGION_SUBSTATWA_SR31_NoAccess (0UL)
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)
#define POWER_RAM_POWERCLR_S10RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S10RETENTION_Pos)
#define NRF_STACK_GUARD_CONFIG_DEBUG_COLOR 0
#define UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL)
#define CCM_INTENSET_ENDKSGEN_Set (1UL)
#define USBD_INTENCLR_ENDEPIN3_Enabled (1UL)
#define MWU_INTENSET_PREGION1RA_Disabled (0UL)
#define I2S_PSEL_LRCK_CONNECT_Connected (0UL)
#define GPIO_OUTSET_PIN11_High (1UL)
#define GPIO_LATCH_PIN11_Pos (11UL)
#define NFCT_SENSRES_RFU74_Pos (12UL)
#define PPI_CHG1_CH10_Included PPI_CHG_CH10_Included
#define POWER_RAM_POWER_S12RETENTION_Pos (28UL)
#define NRF_LOG_INTERNAL_INST_INFO(p_inst,...) NRF_LOG_INTERNAL_INST(NRF_LOG_SEVERITY_INFO, NRF_LOG_SEVERITY_INFO, p_inst, __VA_ARGS__)
#define PPI_CHG3_CH0_Included PPI_CHG_CH0_Included
#define SAADC_INTENSET_CH6LIMITH_Pos (18UL)
#define USBD_INTENSET_ENDEPOUT4_Disabled (0UL)
#define USBD_EPSTATUS_EPIN8_DataDone (1UL)
#define MPU_CTRL_PRIVDEFENA_Pos 2U
#define TWIS_INTENCLR_READ_Msk (0x1UL << TWIS_INTENCLR_READ_Pos)
#define RADIO_INTENSET_CRCERROR_Set (1UL)
#define ECB_INTENSET_ERRORECB_Disabled (0UL)
#define ACL_ACL_ADDR_ADDR_Pos (0UL)
#define UARTE_PSEL_RXD_PIN_Pos (0UL)
#define DWT_FUNCTION_DATAVADDR0_Pos 12U
#define PPI_CHENSET_CH0_Disabled (0UL)
#define PPI_CHENCLR_CH26_Pos (26UL)
#define EGU_INTENCLR_TRIGGERED12_Msk (0x1UL << EGU_INTENCLR_TRIGGERED12_Pos)
#define PPI_CHG_CH26_Excluded (0UL)
#define USBD_EVENTCAUSE_READY_NotDetected (0UL)
#define TWIS_INTENSET_READ_Msk (0x1UL << TWIS_INTENSET_READ_Pos)
#define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Msk (0x1UL << SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Pos)
#define USBD_EPOUTEN_OUT0_Disable (0UL)
#define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Msk (0x1UL << SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Pos)
#define offsetof(s,m) ((size_t)&(((s *)0)->m))
#define QSPI_IFCONFIG1_DPMEN_Msk (0x1UL << QSPI_IFCONFIG1_DPMEN_Pos)
#define I2S_CONFIG_SWIDTH_SWIDTH_Pos (0UL)
#define RADIO_PCNF0_S1INCL_Msk (0x1UL << RADIO_PCNF0_S1INCL_Pos)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL)
#define PPI_CHG_CH18_Excluded (0UL)
#define MWU_PREGION_SUBS_SR27_Include (1UL)
#define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Msk (0x1UL << QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Pos)
#define TWIM_ERRORSRC_ANACK_Pos (1UL)
#define PPI_CHENCLR_CH6_Pos (6UL)
#define TWIM_INTEN_LASTRX_Pos (23UL)
#define MWU_PERREGION_SUBSTATWA_SR25_NoAccess (0UL)
#define EGU_INTENSET_TRIGGERED15_Enabled (1UL)
#define RADIO_TASKS_DISABLE_TASKS_DISABLE_Pos (0UL)
#define UARTE_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR24_NoAccess (0UL)
#define PPI_TASKS_CHG_EN_EN_Msk (0x1UL << PPI_TASKS_CHG_EN_EN_Pos)
#define CLOCK_LFCLKRUN_STATUS_Pos (0UL)
#define GPIO_DIRCLR_PIN17_Input (0UL)
#define GPIO_OUTCLR_PIN12_Low (0UL)
#define CONTROL_SPSEL_Pos 1U
#define NFCT_EVENTS_ENDTX_EVENTS_ENDTX_Generated (1UL)
#define NUM_IS_MORE_THAN_1(N) NUM_IS_MORE_THAN_1_(N)
#define MWU_PERREGION_SUBSTATWA_SR17_NoAccess (0UL)
#define TWIM_INTENSET_SUSPENDED_Msk (0x1UL << TWIM_INTENSET_SUSPENDED_Pos)
#define MWU_PERREGION_SUBSTATRA_SR16_NoAccess (0UL)
#define MWU_PREGION_SUBS_SR3_Include (1UL)
#define USBD_INTENSET_EP0SETUP_Disabled (0UL)
#define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL)
#define NFCT_TASKS_SENSE_TASKS_SENSE_Msk (0x1UL << NFCT_TASKS_SENSE_TASKS_SENSE_Pos)
#define SPIM_CSNPOL_CSNPOL_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR10_Access (1UL)
#define FICR_TRNG90B_RCCUTOFF_RCCUTOFF_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR23_Pos (23UL)
#define TIMER_INTENSET_COMPARE0_Pos (16UL)
#define QSPI_PSEL_SCK_PIN_Pos (0UL)
#define PPI_CHG_CH18_Pos (18UL)
#define TIMER_BITMODE_BITMODE_08Bit (1UL)
#define SPIS_INTENCLR_ACQUIRED_Enabled (1UL)
#define PPI_CHENSET_CH28_Disabled (0UL)
#define SAADC_INTENCLR_CH0LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITH_Pos)
#define TWIS_INTENSET_TXSTARTED_Msk (0x1UL << TWIS_INTENSET_TXSTARTED_Pos)
#define PWM_DECODER_LOAD_Grouped (1UL)
#define BF_CX_BCNT_POS 0U
#define RADIO_SHORTS_RXREADY_START_Enabled (1UL)
#define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Generated (1UL)
#define PWM_INTEN_SEQSTARTED0_Disabled (0UL)
#define MWU_REGIONEN_RGN0RA_Msk (0x1UL << MWU_REGIONEN_RGN0RA_Pos)
#define RTC_INTENCLR_OVRFLW_Enabled (1UL)
#define GPIO_OUTCLR_PIN3_Pos (3UL)
#define GPIO_OUT_PIN14_High (1UL)
#define TWI_INTENCLR_STOPPED_Pos (1UL)
#define TWI_PSEL_SCL_PIN_Pos (0UL)
#define POWER_RESETREAS_DIF_Detected (1UL)
#define NRF_BALLOC_CONFIG_LOG_ENABLED 0
#define POWER_EVENTS_USBPWRRDY_EVENTS_USBPWRRDY_Msk (0x1UL << POWER_EVENTS_USBPWRRDY_EVENTS_USBPWRRDY_Pos)
#define MWU_PERREGION_SUBSTATRA_SR17_Pos (17UL)
#define ONOFF_STATE_DISABLED (0x00)
#define COMP_SHORTS_READY_STOP_Msk (0x1UL << COMP_SHORTS_READY_STOP_Pos)
#define RADIO_CCACTRL_CCAMODE_Msk (0x7UL << RADIO_CCACTRL_CCAMODE_Pos)
#define MBR_UICR_BOOTLOADER_ADDR (&(NRF_UICR->NRFFW[0]))
#define TEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL << TEMP_TEMP_TEMP_Pos)
#define FPU_FPCCR_LSPACT_Pos 0U
#define EGU_INTEN_TRIGGERED8_Msk (0x1UL << EGU_INTEN_TRIGGERED8_Pos)
#define FICR_TEMP_A1_A_Pos (0UL)
#define BLE_ADV_BLE_OBSERVER_PRIO 1
#define SPIM_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIM_PSEL_MOSI_CONNECT_Pos)
#define PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos)
#define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL)
#define AAR_ENABLE_ENABLE_Disabled (0UL)
#define I2S_TASKS_START_TASKS_START_Trigger (1UL)
#define RADIO_POWER_POWER_Disabled (0UL)
#define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Pos (0UL)
#define AAR_INTENCLR_END_Msk (0x1UL << AAR_INTENCLR_END_Pos)
#define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL)
#define USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Enabled (1UL)
#define SAADC_INTENSET_CH2LIMITL_Msk (0x1UL << SAADC_INTENSET_CH2LIMITL_Pos)
#define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Pos (0UL)
#define EGU_INTEN_TRIGGERED11_Disabled (0UL)
#define ITM_TCR_DWTENA_Pos 3U
#define USBD_BREQUEST_BREQUEST_STD_SET_ADDRESS (5UL)
#define GPIO_OUT_PIN31_Pos (31UL)
#define UART_TASKS_STOPRX_TASKS_STOPRX_Msk (0x1UL << UART_TASKS_STOPRX_TASKS_STOPRX_Pos)
#define PPI_CHG0_CH4_Msk PPI_CHG_CH4_Msk
#define RADIO_PCNF0_TERMLEN_Pos (29UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP256R1_ENABLED 1
#define EGU_INTENCLR_TRIGGERED12_Clear (1UL)
#define PTRDIFF_MIN INT16_MIN
#define PPI_CHEN_CH1_Disabled (0UL)
#define UARTE_EVENTS_RXTO_EVENTS_RXTO_Pos (0UL)
#define RTC_INTENSET_COMPARE1_Disabled (0UL)
#define POWER_EVENTS_USBREMOVED_EVENTS_USBREMOVED_Pos (0UL)
#define SAADC_INTENSET_STARTED_Set (1UL)
#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)
#define TWIM_INTENCLR_STOPPED_Msk (0x1UL << TWIM_INTENCLR_STOPPED_Pos)
#define xPSR_N_Msk (1UL << xPSR_N_Pos)
#define RADIO_INTENSET_TXREADY_Pos (21UL)
#define NRF_SUCCESS (NRF_ERROR_BASE_NUM + 0)
#define NRF_SDH_BLE_PERIPHERAL_LINK_COUNT 1
#define SCB_DFSR_DWTTRAP_Pos 2U
#define TWI_EVENTS_BB_EVENTS_BB_Msk (0x1UL << TWI_EVENTS_BB_EVENTS_BB_Pos)
#define GPIOTE_INTENSET_IN5_Pos (5UL)
#define EGU_INTENCLR_TRIGGERED15_Disabled (0UL)
#define I2S_CONFIG_SDOUT_PIN 29
#define HARDWARE_ID 190222
#define USBD_EVENTS_ENDISOOUT_EVENTS_ENDISOOUT_Msk (0x1UL << USBD_EVENTS_ENDISOOUT_EVENTS_ENDISOOUT_Pos)
#define EGU_INTENSET_TRIGGERED8_Enabled (1UL)
#define SAADC_INTEN_CH5LIMITL_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR5_Disabled (0UL)
#define TWIM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL)
#define NUM_IS_MORE_THAN_1_PROBE_0 ~, 0
#define GPIO_PIN_CNF_DIR_Pos (0UL)
#define USBD_INTENSET_ENDEPIN7_Disabled (0UL)
#define LPCOMP_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
#define MWU_PERREGION_SUBSTATRA_SR9_Access (1UL)
#define TWI_INTENSET_ERROR_Disabled (0UL)
#define GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos)
#define NVMC_IHIT_HITS_Msk (0xFFFFFFFFUL << NVMC_IHIT_HITS_Pos)
#define NRF_LOG_INTERNAL_HEXDUMP_WARNING(p_data,len) NRF_LOG_INTERNAL_HEXDUMP_MODULE(NRF_LOG_SEVERITY_WARNING, NRF_LOG_SEVERITY_WARNING, p_data, len)
#define UART_INTENCLR_RXDRDY_Enabled (1UL)
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos)
#define NRFX_QSPI_PIN_SCK NRF_QSPI_PIN_NOT_CONNECTED
#define NRF_FSTORAGE_SD_QUEUE_SIZE 4
#define POWER_DCDCEN0_DCDCEN_Pos (0UL)
#define CLOCK_INTENSET_DONE_Enabled (1UL)
#define PPI_CHEN_CH20_Disabled (0UL)
#define USBD_TASKS_DPDMDRIVE_TASKS_DPDMDRIVE_Msk (0x1UL << USBD_TASKS_DPDMDRIVE_TASKS_DPDMDRIVE_Pos)
#define GPIOTE_CONFIG_POLARITY_Pos (16UL)
#define TWIM_SHORTS_LASTRX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTRX_STOP_Pos)
#define MWU_NMIEN_REGION1WA_Disabled (0UL)
#define USBD_ISOSPLIT_SPLIT_Pos (0UL)
#define BUTTON_HIGH_ACCURACY_ENABLED 0
#define TPI_DEVID_MinBufSz_Pos 6U
#define PPI_CHG0_CH6_Included PPI_CHG_CH6_Included
#define WDT_RR_RR_Pos (0UL)
#define BEEP_READ (0x00)
#define CoreDebug_DCRSR_REGSEL_Pos 0U
#define PPI_CHEN_CH12_Disabled (0UL)
#define COMP_EVENTS_CROSS_EVENTS_CROSS_Pos (0UL)
#define PPI_CHENCLR_CH17_Msk (0x1UL << PPI_CHENCLR_CH17_Pos)
#define GPIO_OUTSET_PIN6_High (1UL)
#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)
#define ONOFF_CONTROL_DEFAULT_VALUE ONOFF_CONTROL_REEDSWITCH_MASK
#define FPU_FPCCR_ASPEN_Pos 31U
#define RADIO_INTENSET_DISABLED_Enabled (1UL)
#define RADIO_INTENCLR_MHRMATCH_Pos (23UL)
#define QDEC_INTENSET_STOPPED_Set (1UL)
#define GPIO_DIRSET_PIN17_Set (1UL)
#define MWU_NMIENSET_REGION3WA_Set (1UL)
#define TWIS_INTEN_STOPPED_Pos (1UL)
#define NFCT_INTENSET_SELECTED_Enabled (1UL)
#define GPIO_DIRSET_PIN12_Input (0UL)
#define NRFX_GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 1
#define SPIM_RXD_LIST_LIST_Pos (0UL)
#define UARTE_CONFIG_HWFC_Pos (0UL)
#define SAADC_INTENSET_END_Enabled (1UL)
#define PPI_CHG0_CH6_Msk PPI_CHG_CH6_Msk
#define USBD_INTEN_ENDEPOUT2_Msk (0x1UL << USBD_INTEN_ENDEPOUT2_Pos)
#define USBD_EPINEN_IN7_Disable (0UL)
#define RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_NotGenerated (0UL)
#define QSPI_IFCONFIG0_WRITEOC_PP4IO (3UL)
#define NRFX_PRS_BOX_0_ENABLED 0
#define POWER_RAM_POWERSET_S7POWER_Msk (0x1UL << POWER_RAM_POWERSET_S7POWER_Pos)
#define RADIO_PCNF0_S1INCL_Automatic (0UL)
#define SPIM_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
#define SAADC_INTENSET_CH3LIMITH_Msk (0x1UL << SAADC_INTENSET_CH3LIMITH_Pos)
#define CH14_EEP CH[14].EEP
#define NFCT_INTEN_COLLISION_Pos (18UL)
#define QSPI_ADDRCONF_WIPWAIT_Pos (26UL)
#define NFCT_INTENCLR_FIELDLOST_Disabled (0UL)
#define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
#define MWU_INTENSET_PREGION0RA_Msk (0x1UL << MWU_INTENSET_PREGION0RA_Pos)
#define RADIO_INTENSET_CRCOK_Enabled (1UL)
#define LPCOMP_REFSEL_REFSEL_Ref13_16Vdd (14UL)
#define USBD_EPINEN_IN6_Disable (0UL)
#define EGU_INTENSET_TRIGGERED10_Disabled (0UL)
#define PPI_CHG2_CH2_Pos PPI_CHG_CH2_Pos
#define CLOCK_INTENCLR_CTSTARTED_Clear (1UL)
#define MWU_PERREGION_SUBSTATWA_SR11_NoAccess (0UL)
#define FICR_NFC_TAGHEADER2_UD11_Pos (24UL)
#define MWU_NMIENCLR_PREGION0WA_Msk (0x1UL << MWU_NMIENCLR_PREGION0WA_Pos)
#define POWER_RAM_POWER_S6RETENTION_On (1UL)
#define USBD_EPSTATUS_EPIN4_NoData (0UL)
#define NRF_BLOCK_DEV_RAM_ENABLED 1
#define RADIO_INTENCLR_DEVMISS_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR14_Pos)
#define PPI_CHENCLR_CH30_Clear (1UL)
#define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Msk (0x1UL << TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Pos)
#define PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED0_Pos)
#define RADIO_EVENTS_TXREADY_EVENTS_TXREADY_Generated (1UL)
#define DWT_CTRL_NUMCOMP_Pos 28U
#define GPIOTE_CONFIG_OUTINIT_Pos (20UL)
#define NRF_NVMC ((NRF_NVMC_Type*) NRF_NVMC_BASE)
#define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL)
#define POWER_RAM_POWER_S11POWER_Off (0UL)
#define PPI_CHG3_CH4_Msk PPI_CHG_CH4_Msk
#define MWU_PERREGION_SUBSTATRA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR2_Pos)
#define PDM_PSEL_CLK_CONNECT_Pos (31UL)
#define USBD_EVENTS_ENDEPIN_EVENTS_ENDEPIN_NotGenerated (0UL)
#define GPIO_OUTCLR_PIN0_High (1UL)
#define EGU_INTENCLR_TRIGGERED0_Disabled (0UL)
#define MACRO_MAP_15(macro,a,...) macro(a) MACRO_MAP_14(macro, __VA_ARGS__, )
#define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
#define TWIM_ERRORSRC_OVERRUN_NotReceived (0UL)
#define USBD_EPSTATUS_EPOUT0_DataDone (1UL)
#define GPIO_IN_PIN29_Pos (29UL)
#define GPIO_DIR_PIN27_Input (0UL)
#define USBD_EPDATASTATUS_EPOUT6_Pos (22UL)
#define MWU_PREGION_SUBS_SR17_Pos (17UL)
#define PPI_CHG3_CH6_Msk PPI_CHG_CH6_Msk
#define USBD_CONFIG_LOG_LEVEL 3
#define GPIO_OUTSET_PIN26_Pos (26UL)
#define RADIO_INTENCLR_BCMATCH_Enabled (1UL)
#define GPIO_IN_PIN19_High (1UL)
#define GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos)
#define NRFX_TWIM_CONFIG_DEBUG_COLOR 0
#define SPIM_PSEL_MOSI_PIN_Pos (0UL)
#define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
#define MWU_PREGION_SUBS_SR23_Exclude (0UL)
#define USBD_DTOGGLE_VALUE_Pos (8UL)
#define USBD_INTENSET_ENDEPOUT0_Msk (0x1UL << USBD_INTENSET_ENDEPOUT0_Pos)
#define MWU_NMIENCLR_PREGION1RA_Msk (0x1UL << MWU_NMIENCLR_PREGION1RA_Pos)
#define SAADC_CH_CONFIG_BURST_Msk (0x1UL << SAADC_CH_CONFIG_BURST_Pos)
#define BF_CX_GET(val,bf_cx) BF_GET(val, BF_CX_BCNT(bf_cx), BF_CX_BOFF(bf_cx))
#define CC_HOST_RGF_HOST_IOT_KDR1_HOST_IOT_KDR1_Pos (0UL)
#define TWIS_INTENCLR_ERROR_Pos (9UL)
#define MWU_PREGION_SUBS_SR20_Msk (0x1UL << MWU_PREGION_SUBS_SR20_Pos)
#define SDK_MACROS_H__ 
#define MACRO_MAP_17(macro,a,...) macro(a) MACRO_MAP_16(macro, __VA_ARGS__, )
#define COMP_EVENTS_UP_EVENTS_UP_NotGenerated (0UL)
#define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_NotGenerated (0UL)
#define ECB_INTENCLR_ENDECB_Pos (0UL)
#define GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos)
#define PWM_PSEL_OUT_CONNECT_Disconnected (1UL)
#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U
#define TWIM_INTENCLR_RXSTARTED_Disabled (0UL)
#define GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos)
#define MWU_NMIENSET_PREGION0RA_Msk (0x1UL << MWU_NMIENSET_PREGION0RA_Pos)
#define QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL << QDEC_SHORTS_DBLRDY_STOP_Pos)
#define UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL)
#define USBD_EVENTCAUSE_USBWUALLOWED_Msk (0x1UL << USBD_EVENTCAUSE_USBWUALLOWED_Pos)
#define CCM_ENABLE_ENABLE_Pos (0UL)
#define UART_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << UART_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
#define EGU_INTENSET_TRIGGERED10_Pos (10UL)
#define PWM_INTENSET_SEQSTARTED1_Set (1UL)
#define TPI_FIFO0_ETM0_Msk (0xFFUL )
#define MWU_REGIONENSET_RGN3RA_Set (1UL)
#define SPIM_INTENSET_STARTED_Set (1UL)
#define POWER_RAM_POWERSET_S6POWER_On (1UL)
#define USBD_EPOUTEN_OUT7_Msk (0x1UL << USBD_EPOUTEN_OUT7_Pos)
#define GPIO_OUTCLR_PIN29_Clear (1UL)
#define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
#define POWER_RAM_POWERCLR_S15RETENTION_Pos (31UL)
#define POWER_RAM_POWER_S3RETENTION_Off (0UL)
#define SAADC_CH_CONFIG_RESN_Pulldown (1UL)
#define NFCT_RXD_AMOUNT_RXDATABITS_Pos (0UL)
#define SAADC_INTENCLR_CH6LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITL_Pos)
#define SPIS_INTENSET_END_Pos (1UL)
#define TWIS_INTENSET_STOPPED_Enabled (1UL)
#define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_GCM_ENABLED 1
#define UICR_APPROTECT_PALL_Msk (0xFFUL << UICR_APPROTECT_PALL_Pos)
#define POWER_RAM_POWERCLR_S1POWER_Off (1UL)
#define GPIO_DIRSET_PIN9_Pos (9UL)
#define NFCT_EVENTS_RXFRAMEEND_EVENTS_RXFRAMEEND_Generated (1UL)
#define POWER_RESETREAS_DOG_NotDetected (0UL)
#define SPIS_TXD_LIST_LIST_Disabled (0UL)
#define GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos)
#define PPI_CHG0_CH1_Msk PPI_CHG_CH1_Msk
#define PWM_INTENCLR_LOOPSDONE_Enabled (1UL)
#define GPIO_DIRSET_PIN30_Input (0UL)
#define NFCT_INTEN_RXFRAMEEND_Msk (0x1UL << NFCT_INTEN_RXFRAMEEND_Pos)
#define MWU_PERREGION_SUBSTATWA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR6_Pos)
#define MWU_PREGION_SUBS_SR5_Exclude (0UL)
#define USBD_EPDATASTATUS_EPIN3_NotDone (0UL)
#define __CORTEX_M (0x04U)
#define USBD_EPSTATUS_EPIN3_Pos (3UL)
#define QSPI_CINSTRDAT1_BYTE4_Pos (0UL)
#define RADIO_TIFS_TIFS_Pos (0UL)
#define GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos)
#define I2S_INTENCLR_TXPTRUPD_Msk (0x1UL << I2S_INTENCLR_TXPTRUPD_Pos)
#define USBD_EPSTATUS_EPOUT2_Pos (18UL)
#define PPI_CHEN_CH13_Pos (13UL)
#define I2S_TASKS_START_TASKS_START_Msk (0x1UL << I2S_TASKS_START_TASKS_START_Pos)
#define UNUSED_PARAMETER(X) UNUSED_VARIABLE(X)
#define APSR_V_Msk (1UL << APSR_V_Pos)
#define COMP_CONFIG_LOG_ENABLED 0
#define NFCT_INTEN_TXFRAMEEND_Pos (4UL)
#define CCM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define GPIO_LATCH_PIN25_Latched (1UL)
#define UARTE_INTENCLR_TXSTOPPED_Pos (22UL)
#define __THREAD __thread
#define SCB_CCR_USERSETMPEND_Pos 1U
#define PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos)
#define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Generated (1UL)
#define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Generated (1UL)
#define POWER_INTENCLR_POFWARN_Clear (1UL)
#define RADIO_SHORTS_RXREADY_START_Msk (0x1UL << RADIO_SHORTS_RXREADY_START_Pos)
#define DEFAULT_FFT_DIVIDER 10
#define GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos)
#define QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos)
#define RADIO_TASKS_RXEN_TASKS_RXEN_Pos (0UL)
#define BLE_OTS_C_BLE_OBSERVER_PRIO 2
#define PWM_INTEN_SEQEND1_Pos (5UL)
#define SAADC_INTEN_CH3LIMITL_Enabled (1UL)
#define PPI_CHENSET_CH12_Pos (12UL)
#define EGU_INTENCLR_TRIGGERED12_Pos (12UL)
#define FICR_TEMP_T4_T_Pos (0UL)
#define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Trigger (1UL)
#define GPIO_DIRCLR_PIN14_Pos (14UL)
#define RTC_INTENSET_COMPARE3_Msk (0x1UL << RTC_INTENSET_COMPARE3_Pos)
#define QSPI_PSEL_CSN_CONNECT_Msk (0x1UL << QSPI_PSEL_CSN_CONNECT_Pos)
#define PWM_INTEN_SEQEND1_Msk (0x1UL << PWM_INTEN_SEQEND1_Pos)
#define PPI_CHEN_CH19_Disabled (0UL)
#define MWU_INTENCLR_REGION0RA_Enabled (1UL)
#define PWM_INTENCLR_SEQSTARTED0_Enabled (1UL)
#define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Msk (0xFFUL << CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
#define UART_SHORTS_CTS_STARTRX_Enabled (1UL)
#define PDM_INTENCLR_STOPPED_Disabled (0UL)
#define CoreDebug_BASE (0xE000EDF0UL)
#define MWU_EVENTS_PREGION_WA_WA_Msk (0x1UL << MWU_EVENTS_PREGION_WA_WA_Pos)
#define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Msk (0x1UL << TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Pos)
#define PPI_CHENCLR_CH24_Enabled (1UL)
#define TWI_ERRORSRC_ANACK_Msk (0x1UL << TWI_ERRORSRC_ANACK_Pos)
#define SAADC_INTENCLR_CH7LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITH_Pos)
#define RTC_EVTEN_OVRFLW_Enabled (1UL)
#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Transmit (6UL)
#define PDM_INTEN_STARTED_Pos (0UL)
#define PPI_CHENCLR_CH18_Enabled (1UL)
#define RADIO_TASKS_EDSTOP_TASKS_EDSTOP_Pos (0UL)
#define CLOCK_LFRCMODE_MODE_ULP (1UL)
#define USBD_EPSTATUS_EPOUT6_Msk (0x1UL << USBD_EPSTATUS_EPOUT6_Pos)
#define SPIS_EVENTS_END_EVENTS_END_NotGenerated (0UL)
#define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Trigger (1UL)
#define QSPI_CINSTRCONF_WREN_Pos (15UL)
#define RADIO_INTENSET_CRCOK_Disabled (0UL)
#define NFCT_EVENTS_AUTOCOLRESSTARTED_EVENTS_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_EVENTS_AUTOCOLRESSTARTED_EVENTS_AUTOCOLRESSTARTED_Pos)
#define SPIS_PSEL_MOSI_CONNECT_Disconnected (1UL)
#define UART_RXD_RXD_Msk (0xFFUL << UART_RXD_RXD_Pos)
#define RADIO_SHORTS_CCABUSY_DISABLE_Msk (0x1UL << RADIO_SHORTS_CCABUSY_DISABLE_Pos)
#define GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos)
#define USBD_SHORTS_EP0DATADONE_EP0STATUS_Disabled (0UL)
#define USBD_SHORTS_ENDEPOUT0_EP0STATUS_Enabled (1UL)
#define GPIOTE_TASKS_CLR_TASKS_CLR_Pos (0UL)
#define PPI_CHENSET_CH13_Enabled (1UL)
#define SPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos)
#define GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos)
#define GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos)
#define LPCOMP_INTENCLR_CROSS_Clear (1UL)
#define NFCT_SENSRES_PLATFCONFIG_Pos (8UL)
#define GPIO_DIRSET_PIN3_Input (0UL)
#define GPIO_OUTSET_PIN13_Low (0UL)
#define MWU_NMIENCLR_PREGION1RA_Clear (1UL)
#define PWM_INTEN_SEQSTARTED0_Msk (0x1UL << PWM_INTEN_SEQSTARTED0_Pos)
#define GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos)
#define UARTE_INTEN_RXTO_Pos (17UL)
#define GPIO_DIRCLR_PIN2_Output (1UL)
#define NFCT_EVENTS_RXERROR_EVENTS_RXERROR_Generated (1UL)
#define GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos)
#define GPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos)
#define AAR_INTENSET_RESOLVED_Msk (0x1UL << AAR_INTENSET_RESOLVED_Pos)
#define PWM_INTENSET_SEQSTARTED1_Disabled (0UL)
#define GPIO_IN_PIN4_Low (0UL)
#define EGU_INTEN_TRIGGERED5_Disabled (0UL)
#define AAR_INTENCLR_END_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED7_Disabled (0UL)
#define PPI_CHG_CH21_Included (1UL)
#define POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL)
#define FICR_NFC_TAGHEADER1_UD6_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD6_Pos)
#define INT_LEAST8_MAX INT8_MAX
#define PPI_CHG3_CH10_Excluded PPI_CHG_CH10_Excluded
#define CCM_MICSTATUS_MICSTATUS_Pos (0UL)
#define MWU_NMIEN_REGION3RA_Disabled (0UL)
#define MWU_PREGION_SUBS_SR8_Include (1UL)
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP384R1_ENABLED 1
#define PPI_CHG_CH13_Included (1UL)
#define NRF_LOG_LEVEL_MASK ((1UL << NRF_LOG_LEVEL_BITS) - 1)
#define EGU_INTENSET_TRIGGERED0_Enabled (1UL)
#define I2S_CONFIG_FORMAT_FORMAT_Aligned (1UL)
#define HX711_N_CHANNELS 3
#define RADIO_INTENCLR_DEVMISS_Msk (0x1UL << RADIO_INTENCLR_DEVMISS_Pos)
#define UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define COMP_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
#define RTC_INTENCLR_COMPARE3_Msk (0x1UL << RTC_INTENCLR_COMPARE3_Pos)
#define GPIO_OUT_PIN6_Low (0UL)
#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)
#define POWER_RAM_POWER_S13POWER_Pos (13UL)
#define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Msk (0x1UL << AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Pos)
#define ECB_INTENCLR_ERRORECB_Msk (0x1UL << ECB_INTENCLR_ERRORECB_Pos)
#define SAADC_INTEN_CH1LIMITH_Msk (0x1UL << SAADC_INTEN_CH1LIMITH_Pos)
#define PPI_CHEN_CH17_Msk (0x1UL << PPI_CHEN_CH17_Pos)
#define COMP_EVENTS_READY_EVENTS_READY_Msk (0x1UL << COMP_EVENTS_READY_EVENTS_READY_Pos)
#define DWT_CTRL_EXCEVTENA_Pos 18U
#define I2S_PSEL_LRCK_CONNECT_Msk (0x1UL << I2S_PSEL_LRCK_CONNECT_Pos)
#define PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos)
#define GPIO_OUTSET_PIN27_High (1UL)
#define PM_LOG_DEBUG_COLOR 0
#define GPIOTE_INTENCLR_IN7_Msk (0x1UL << GPIOTE_INTENCLR_IN7_Pos)
#define NFCT_INTENSET_ENDTX_Msk (0x1UL << NFCT_INTENSET_ENDTX_Pos)
#define TPI_DEVID_NRZVALID_Pos 11U
#define POWER_RAM_POWER_S14POWER_Off (0UL)
#define SPIS_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIS_PSEL_MOSI_CONNECT_Pos)
#define RADIO_SHORTS_CCABUSY_DISABLE_Disabled (0UL)
#define RTC_EVTENSET_OVRFLW_Msk (0x1UL << RTC_EVTENSET_OVRFLW_Pos)
#define FICR_INFO_FLASH_FLASH_K256 (0x100UL)
#define TWIM_INTEN_LASTTX_Enabled (1UL)
#define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Pos (0UL)
#define GPIO_DIRCLR_PIN2_Input (0UL)
#define SPIS_PSEL_SCK_PORT_Msk (0x1UL << SPIS_PSEL_SCK_PORT_Pos)
#define COMP_INTENSET_CROSS_Msk (0x1UL << COMP_INTENSET_CROSS_Pos)
#define POWER_EVENTS_USBDETECTED_EVENTS_USBDETECTED_Pos (0UL)
#define TWIM_INTENCLR_TXSTARTED_Enabled (1UL)
#define MWU_INTENCLR_PREGION0WA_Enabled (1UL)
#define NRF_LOG_MODULE_REGISTER() NRF_LOG_INTERNAL_MODULE_REGISTER()
#define NFCT_EVENTS_RXFRAMEEND_EVENTS_RXFRAMEEND_NotGenerated (0UL)
#define EGU_INTEN_TRIGGERED12_Enabled (1UL)
#define NRF_LOG_ITEM_DATA_FILTER(_name) CONCAT_2(NRF_LOG_ITEM_DATA(_name),_filter)
#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)
#define MWU_NMIENSET_REGION0RA_Set (1UL)
#define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Pos (0UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_16BIT I2S_CONFIG_SWIDTH_SWIDTH_16Bit
#define RADIO_DACNF_ENA3_Disabled (0UL)
#define TIMER_INTENCLR_COMPARE3_Disabled (0UL)
#define NRF_POWER_BASE 0x40000000UL
#define EGU_INTENSET_TRIGGERED1_Msk (0x1UL << EGU_INTENSET_TRIGGERED1_Pos)
#define SAADC_TASKS_START_TASKS_START_Trigger (1UL)
#define SAADC_RESULT_PTR_PTR_Pos (0UL)
#define NFCT_INTENSET_TXFRAMEEND_Disabled (0UL)
#define NRF_SWI0 ((NRF_SWI_Type*) NRF_SWI0_BASE)
#define NRF_SWI1 ((NRF_SWI_Type*) NRF_SWI1_BASE)
#define NRF_SWI2 ((NRF_SWI_Type*) NRF_SWI2_BASE)
#define NRF_SWI3 ((NRF_SWI_Type*) NRF_SWI3_BASE)
#define NRF_SWI4 ((NRF_SWI_Type*) NRF_SWI4_BASE)
#define NRF_SWI5 ((NRF_SWI_Type*) NRF_SWI5_BASE)
#define USBD_EVENTS_ENDISOIN_EVENTS_ENDISOIN_Msk (0x1UL << USBD_EVENTS_ENDISOIN_EVENTS_ENDISOIN_Pos)
#define MACRO_REPEAT_FOR_23(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_22((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define RADIO_DACNF_TXADD2_Pos (10UL)
#define GPIO_DIR_PIN23_Input (0UL)
#define GPIO_DIR_PIN8_Pos (8UL)
#define PPI_CHENCLR_CH2_Enabled (1UL)
#define EGU_INTEN_TRIGGERED1_Disabled (0UL)
#define TWIS_ORC_ORC_Pos (0UL)
#define SAADC_INTENSET_STOPPED_Pos (5UL)
#define POWER_RAM_POWERCLR_S8POWER_Off (1UL)
#define POWER_RAM_POWERCLR_S0RETENTION_Off (1UL)
#define GPIO_LATCH_PIN8_Latched (1UL)
#define USBD_INTENSET_ENDEPIN6_Enabled (1UL)
#define GPIO_DIRCLR_PIN29_Input (0UL)
#define NRFX_PWM_ENABLED 1
#define MWU_PERREGION_SUBSTATWA_SR25_Access (1UL)
#define PPI_CHENSET_CH20_Set (1UL)
#define GPIO_OUTCLR_PIN17_High (1UL)
#define CH3_EEP CH[3].EEP
#define POWER_DCDCEN0_DCDCEN_Enabled (1UL)
#define USBD_ISOIN_MAXCNT_MAXCNT_Pos (0UL)
#define PPI_CHG2_CH5_Pos PPI_CHG_CH5_Pos
#define PDM_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
#define QDEC_DBFEN_DBFEN_Pos (0UL)
#define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Msk (0x1UL << RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Pos)
#define NRF_SDH_BLE_VS_UUID_COUNT 3
#define POWER_RAM_POWERCLR_S3POWER_Pos (3UL)
#define MWU_PERREGION_SUBSTATWA_SR6_Access (1UL)
#define MWU_PERREGION_SUBSTATWA_SR22_Pos (22UL)
#define PPI_CHG_CH17_Pos (17UL)
#define NRF_MPU_LIB_CONFIG_DEBUG_COLOR 0
#define FICR_INFO_FLASH_FLASH_K1024 (0x400UL)
#define SPIS_INTENCLR_END_Clear (1UL)
#define GPIO_DIRSET_PIN30_Pos (30UL)
#define NFCT_SHORTS_FIELDLOST_SENSE_Disabled (0UL)
#define GPIO_OUTCLR_PIN25_Clear (1UL)
#define GPIO_OUTCLR_PIN22_High (1UL)
#define SAADC_INTENSET_END_Msk (0x1UL << SAADC_INTENSET_END_Pos)
#define MWU_INTENSET_REGION1WA_Enabled (1UL)
#define POWER_RAM_POWERSET_S15RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S15RETENTION_Pos)
#define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Generated (1UL)
#define SER_HAL_TRANSPORT_CONFIG_DEBUG_COLOR 0
#define MWU_INTENCLR_REGION1WA_Enabled (1UL)
#define NRF_EOF 0x00000E0F
#define COMP_INTENCLR_UP_Msk (0x1UL << COMP_INTENCLR_UP_Pos)
#define BIT_1 0x02
#define USBD_EPOUTEN_OUT2_Enable (1UL)
#define GPIO_OUT_PIN14_Low (0UL)
#define MWU_PERREGION_SUBSTATRA_SR16_Pos (16UL)
#define LPCOMP_ENABLE_ENABLE_Pos (0UL)
#define MWU_PREGION_SUBS_SR23_Msk (0x1UL << MWU_PREGION_SUBS_SR23_Pos)
#define SAADC_CH_LIMIT_LOW_Msk (0xFFFFUL << SAADC_CH_LIMIT_LOW_Pos)
#define PPI_CHG0_CH13_Msk PPI_CHG_CH13_Msk
#define SCB_SCR_SEVONPEND_Pos 4U
#define SPIM_INTENSET_STOPPED_Pos (1UL)
#define EGU_INTENCLR_TRIGGERED9_Msk (0x1UL << EGU_INTENCLR_TRIGGERED9_Pos)
#define RTC_EVTENCLR_COMPARE0_Msk (0x1UL << RTC_EVTENCLR_COMPARE0_Pos)
#define RADIO_INTENSET_EDSTOPPED_Set (1UL)
#define BIT_3 0x08
#define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xE2UL)
#define GPIO_OUTCLR_PIN27_Clear (1UL)
#define GPIO_OUTCLR_PIN31_Pos (31UL)
#define PPI_CHG0_CH15_Included PPI_CHG_CH15_Included
#define SPI_PSEL_MOSI_CONNECT_Pos (31UL)
#define PDM_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define IR0 IR[0]
#define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Trigger (1UL)
#define PPI_CHEN_CH21_Pos (21UL)
#define NRFX_SPIM_ENABLED 1
#define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Generated (1UL)
#define NRFX_I2S_CONFIG_SCK_PIN 31
#define RADIO_EVENTS_EDEND_EVENTS_EDEND_Msk (0x1UL << RADIO_EVENTS_EDEND_EVENTS_EDEND_Pos)
#define GPIO_OUT_PIN30_Pos (30UL)
#define UART_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
#define GPIO_IN_PIN19_Low (0UL)
#define QDEC_CONFIG_LOG_ENABLED 0
#define RADIO_SHORTS_TXREADY_START_Enabled (1UL)
#define NFCT_SELRES_RFU10_Pos (0UL)
#define EGU_INTENSET_TRIGGERED13_Pos (13UL)
#define LPCOMP_EVENTS_UP_EVENTS_UP_Msk (0x1UL << LPCOMP_EVENTS_UP_EVENTS_UP_Pos)
#define RADIO_PCNF0_LFLEN_Msk (0xFUL << RADIO_PCNF0_LFLEN_Pos)
#define SAADC_INTEN_STOPPED_Pos (5UL)
#define NFCT_INTEN_FIELDLOST_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_CIFRA_ENABLED 0
#define LPCOMP_EVENTS_DOWN_EVENTS_DOWN_NotGenerated (0UL)
#define POWER_RAM_POWERCLR_S11POWER_Off (1UL)
#define TWIS_INTENCLR_STOPPED_Enabled (1UL)
#define PPI_CHG_CH0_Excluded (0UL)
#define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << PDM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
#define GPIOTE_INTENSET_IN4_Pos (4UL)
#define POWER_RAM_POWERCLR_S12RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S12RETENTION_Pos)
#define SPIM_PSEL_CSN_CONNECT_Connected (0UL)
#define MWU_NMIENCLR_REGION2WA_Msk (0x1UL << MWU_NMIENCLR_REGION2WA_Pos)
#define USBD_EPINEN_IN6_Enable (1UL)
#define MWU_NMIEN_REGION0RA_Disabled (0UL)
#define TWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL)
#define SPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
#define NRF_PWM0_BASE 0x4001C000UL
#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)
#define NRF_STRERROR_ENABLED 1
#define NRF52840_XXAA 1
#define NRFX_TIMER_ENABLED 1
#define AAR_INTENSET_NOTRESOLVED_Enabled (1UL)
#define POWER_RAM_POWER_S14RETENTION_Pos (30UL)
#define NFCT_INTENCLR_RXERROR_Disabled (0UL)
#define COMP_MODE_SP_High (2UL)
#define PPI_CHG_CH28_Included (1UL)
#define SPIS_INTENSET_ACQUIRED_Msk (0x1UL << SPIS_INTENSET_ACQUIRED_Pos)
#define SPIM_CONFIG_CPHA_Leading (0UL)
#define LPCOMP_SHORTS_UP_STOP_Pos (3UL)
#define UART_INTENCLR_RXTO_Clear (1UL)
#define SCnSCB_ACTLR_DISFPCA_Pos 8U
#define NRF_AAR_BASE 0x4000F000UL
#define USBD_INTENCLR_ENDEPIN1_Disabled (0UL)
#define PWM_INTENCLR_SEQEND1_Enabled (1UL)
#define TWI_ERRORSRC_DNACK_Pos (2UL)
#define SPIM_INTENSET_END_Pos (6UL)
#define __RAL_SIZE_T size_t
#define I2S_INTEN_RXPTRUPD_Msk (0x1UL << I2S_INTEN_RXPTRUPD_Pos)
#define NRF_CRYPTO_BACKEND_OBERON_ECC_SECP256R1_ENABLED 1
#define TWI_CONFIG_LOG_LEVEL 3
#define RTC_INTENSET_TICK_Enabled (1UL)
#define MWU_EVENTS_REGION_WA_WA_Pos (0UL)
#define USBD_SHORTS_EP0DATADONE_EP0STATUS_Msk (0x1UL << USBD_SHORTS_EP0DATADONE_EP0STATUS_Pos)
#define NRF_SDH_CLOCK_LF_RC_CTIV 0
#define PPI_CHENCLR_CH17_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR0_Pos (0UL)
#define PPI_CHENCLR_CH16_Msk (0x1UL << PPI_CHENCLR_CH16_Pos)
#define MWU_REGIONENCLR_PRGN1RA_Disabled (0UL)
#define SAADC_INTEN_STARTED_Msk (0x1UL << SAADC_INTEN_STARTED_Pos)
#define MWU_NMIENCLR_REGION3RA_Msk (0x1UL << MWU_NMIENCLR_REGION3RA_Pos)
#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)
#define TEMP_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TEMP_TASKS_STOP_TASKS_STOP_Pos)
#define SPI_INTENSET_READY_Enabled (1UL)
#define TWI_INTENSET_TXDSENT_Set (1UL)
#define RNG_CONFIG_DERCEN_Pos (0UL)
#define TWIS_MATCH_MATCH_Pos (0UL)
#define POWER_RAM_POWER_S4POWER_Off (0UL)
#define BLE_BPS_BLE_OBSERVER_PRIO 2
#define QSPI_STATUS_DPM_Msk (0x1UL << QSPI_STATUS_DPM_Pos)
#define MWU_REGIONENSET_PRGN1WA_Pos (26UL)
#define COMP_INTENSET_UP_Pos (2UL)
#define GPIO_DIRSET_PIN16_Set (1UL)
#define MACRO_MAP_11(macro,a,...) macro(a) MACRO_MAP_10(macro, __VA_ARGS__, )
#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)
#define MWU_NMIEN_REGION3RA_Msk (0x1UL << MWU_NMIEN_REGION3RA_Pos)
#define PPI_FORK_TEP_TEP_Pos (0UL)
#define SPIM_SHORTS_END_START_Pos (17UL)
#define EGU_INTENSET_TRIGGERED14_Pos (14UL)
#define QSPI_INTENSET_READY_Set (1UL)
#define PPI_CHG0_CH5_Msk PPI_CHG_CH5_Msk
#define TWIS_ERRORSRC_OVERFLOW_Detected (1UL)
#define USBD_INTEN_ENDEPOUT1_Msk (0x1UL << USBD_INTEN_ENDEPOUT1_Pos)
#define GPIO_DIRCLR_PIN20_Output (1UL)
#define MACRO_MAP_13(macro,a,...) macro(a) MACRO_MAP_12(macro, __VA_ARGS__, )
#define PPI_CHENSET_CH8_Enabled (1UL)
#define VERIFY_PARAM_NOT_NULL_VOID(param) VERIFY_FALSE_VOID(((param) == NULL))
#define USBD_INTENCLR_EP0DATADONE_Enabled (1UL)
#define PPI_CHG1_CH13_Pos PPI_CHG_CH13_Pos
#define USBD_EPDATASTATUS_EPOUT6_NotStarted (0UL)
#define PPI_CHG2_CH9_Pos PPI_CHG_CH9_Pos
#define NRFX_PWM0_ENABLED 1
#define NRF_SDH_DISPATCH_MODEL 0
#define GPIO_IN_PIN2_High (1UL)
#define USBD_BREQUEST_BREQUEST_STD_GET_DESCRIPTOR (6UL)
#define PPI_CHENSET_CH30_Set (1UL)
#define TWIS_INTENCLR_RXSTARTED_Clear (1UL)
#define MWU_PERREGION_SUBSTATWA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR13_Pos)
#define UARTE_INTENSET_TXSTARTED_Msk (0x1UL << UARTE_INTENSET_TXSTARTED_Pos)
#define MACRO_MAP_16(macro,a,...) macro(a) MACRO_MAP_15(macro, __VA_ARGS__, )
#define MWU_PERREGION_SUBSTATRA_SR29_Access (1UL)
#define TWIS_ERRORSRC_DNACK_Pos (2UL)
#define MWU_PERREGION_SUBSTATRA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR1_Pos)
#define MWU_INTEN_REGION3WA_Disabled (0UL)
#define QSPI_PSEL_IO0_CONNECT_Connected (0UL)
#define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL << RADIO_CRCINIT_CRCINIT_Pos)
#define RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_Pos (0UL)
#define RADIO_DACNF_ENA2_Enabled (1UL)
#define BL_SETTINGS_ACCESS_ONLY 1
#define MACRO_MAP_18(macro,a,...) macro(a) MACRO_MAP_17(macro, __VA_ARGS__, )
#define MWU_PERREGION_SUBSTATRA_SR4_Access (1UL)
#define RADIO_SHORTS_PHYEND_DISABLE_Enabled (1UL)
#define USBD_EPDATASTATUS_EPOUT5_Pos (21UL)
#define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL)
#define WDT_TASKS_START_TASKS_START_Pos (0UL)
#define SAADC_RESOLUTION_VAL_Pos (0UL)
#define GPIO_OUTSET_PIN25_Pos (25UL)
#define POWER_RAM_POWER_S2POWER_On (1UL)
#define MACRO_MAP_19(macro,a,...) macro(a) MACRO_MAP_18(macro, __VA_ARGS__, )
#define USBD_INTEN_STARTED_Msk (0x1UL << USBD_INTEN_STARTED_Pos)
#define LPCOMP_EVENTS_DOWN_EVENTS_DOWN_Generated (1UL)
#define QDEC_SAMPLEPER_SAMPLEPER_256us (1UL)
#define MWU_PREGION_SUBS_SR3_Pos (3UL)
#define WDT_REQSTATUS_RR7_Pos (7UL)
#define UARTE_INTENSET_ENDTX_Enabled (1UL)
#define SPIM_IFTIMING_CSNDUR_CSNDUR_Msk (0xFFUL << SPIM_IFTIMING_CSNDUR_CSNDUR_Pos)
#define POWER_RAM_POWERSET_S14RETENTION_Pos (30UL)
#define CLOCK_CTIV_CTIV_Msk (0x7FUL << CLOCK_CTIV_CTIV_Pos)
#define USBD_INTENCLR_ENDEPIN4_Clear (1UL)
#define NRF_PWR_MGMT_ENABLED 1
#define RADIO_SHORTS_PHYEND_START_Disabled (0UL)
#define INT32_MIN (-2147483647L-1)
#define GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos)
#define MWU_INTENCLR_PREGION0WA_Msk (0x1UL << MWU_INTENCLR_PREGION0WA_Pos)
#define SPI_PSEL_SCK_CONNECT_Msk (0x1UL << SPI_PSEL_SCK_CONNECT_Pos)
#define MWU_INTENSET_REGION3WA_Pos (6UL)
#define NFCT_INTEN_SELECTED_Pos (19UL)
#define PIN_CODE_LENGHT_MAX 16
#define PPI_CHG2_CH8_Msk PPI_CHG_CH8_Msk
#define PM_RA_PROTECTION_ENABLED 0
#define GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos)
#define GPIOTE_INTENSET_PORT_Pos (31UL)
#define MWU_REGIONENSET_PRGN0RA_Enabled (1UL)
#define USBD_INTENSET_USBRESET_Set (1UL)
#define NRFX_TWI_DEFAULT_CONFIG_FREQUENCY 26738688
#define NFCT_INTEN_RXFRAMESTART_Enabled (1UL)
#define NRF_LOG_INTERNAL_HEXDUMP_INST_INFO(p_inst,p_data,len) NRF_LOG_INTERNAL_HEXDUMP_INST(NRF_LOG_SEVERITY_INFO, NRF_LOG_SEVERITY_INFO, p_inst, p_data, len)
#define UARTE_PSEL_CTS_CONNECT_Disconnected (1UL)
#define CH4_TEP CH[4].TEP
#define USBD_INTENSET_ENDEPIN1_Pos (3UL)
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)
#define PWM_INTENSET_SEQSTARTED0_Set (1UL)
#define USBD_EPOUTEN_OUT6_Msk (0x1UL << USBD_EPOUTEN_OUT6_Pos)
#define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Trigger (1UL)
#define COMP_TH_THUP_Pos (8UL)
#define CLOCK_INTENCLR_CTTO_Pos (4UL)
#define QDEC_TASKS_STOP_TASKS_STOP_Msk (0x1UL << QDEC_TASKS_STOP_TASKS_STOP_Pos)
#define RTC_EVTEN_COMPARE3_Pos (19UL)
#define PPI_CHG1_CH3_Excluded PPI_CHG_CH3_Excluded
#define GPIO_DIRSET_PIN18_Set (1UL)
#define GPIO_PIN_CNF_SENSE_Low (3UL)
#define UART_INTENCLR_TXDRDY_Enabled (1UL)
#define UINTPTR_MAX UINT16_MAX
#define TWIM_ERRORSRC_OVERRUN_Pos (0UL)
#define GPIO_DIRCLR_PIN25_Input (0UL)
#define CCM_MODE_LENGTH_Extended (1UL)
#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)
#define USBD_INTEN_ENDEPIN7_Enabled (1UL)
#define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Generated (1UL)
#define UICR_DEBUGCTRL_CPUFPBEN_Disabled (0x00UL)
#define GPIO_DIRSET_PIN8_Pos (8UL)
#define USBD_INTEN_USBRESET_Disabled (0UL)
#define PPI_CHG2_CH6_Included PPI_CHG_CH6_Included
#define UART_PSEL_RTS_CONNECT_Connected (0UL)
#define TWIM_INTENSET_LASTRX_Msk (0x1UL << TWIM_INTENSET_LASTRX_Pos)
#define CONFIG_REC_KEY (0x7010)
#define QSPI_IFCONFIG1_SCKFREQ_Pos (28UL)
#define PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos)
#define USBD_EPSTATUS_EPIN2_Pos (2UL)
#define UNUSED_RETURN_VALUE(X) UNUSED_VARIABLE(X)
#define MWU_REGIONEN_RGN2RA_Enable (1UL)
#define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Generated (1UL)
#define GPIO_PIN_CNF_INPUT_Connect (0UL)
#define GPIOTE_INTENCLR_IN3_Disabled (0UL)
#define POWER_INTENSET_USBDETECTED_Enabled (1UL)
#define MWU_NMIENCLR_REGION1RA_Clear (1UL)
#define PPI_CHEN_CH12_Pos (12UL)
#define POWER_RAM_POWER_S14POWER_Msk (0x1UL << POWER_RAM_POWER_S14POWER_Pos)
#define NVMC_CONFIG_WEN_Wen (1UL)
#define GPIO_LATCH_PIN0_Latched (1UL)
#define NRFX_I2S_CONFIG_ALIGN 0
#define CCM_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << CCM_EVENTS_ERROR_EVENTS_ERROR_Pos)
#define NRFX_PWM_DEFAULT_CONFIG_TOP_VALUE 1000
#define PPI_CHEN_CH17_Enabled (1UL)
#define MWU_NMIEN_PREGION1WA_Disabled (0UL)
#define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL << RADIO_INTENCLR_DEVMATCH_Pos)
#define TWIS_INTEN_READ_Msk (0x1UL << TWIS_INTEN_READ_Pos)
#define GPIO_OUTCLR_PIN21_Clear (1UL)
#define EGU_INTEN_TRIGGERED3_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED5_Enabled (1UL)
#define USBD_EPSTATUS_EPOUT7_DataDone (1UL)
#define DEFAULT_BME_TEMP_MAX INT16_MAX
#define GPIO_LATCH_PIN29_Pos (29UL)
#define PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos)
#define NFCT_EVENTS_ENDTX_EVENTS_ENDTX_Pos (0UL)
#define TEMP_B2_B2_Msk (0x3FFFUL << TEMP_B2_B2_Pos)
#define QSPI_TASKS_ERASESTART_TASKS_ERASESTART_Trigger (1UL)
#define USBD_DTOGGLE_EP_Pos (0UL)
#define PPI_CHG1_CH2_Msk PPI_CHG_CH2_Msk
#define GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos)
#define NRFX_TIMER_DEFAULT_CONFIG_MODE 0
#define NRF_ERROR_BLE_IPSP_RX_PKT_TRUNCATED (NRF_ERROR_BLE_IPSP_ERR_BASE + 0x0000)
#define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL)
#define SAADC_CH_CONFIG_BURST_Pos (24UL)
#define FICR_TEMP_T3_T_Pos (0UL)
#define SAADC_INTEN_CH5LIMITL_Pos (17UL)
#define NRF_ERROR_NO_MEM (NRF_ERROR_BASE_NUM + 4)
#define CLOCK_HFXODEBOUNCE_HFXODEBOUNCE_Msk (0xFFUL << CLOCK_HFXODEBOUNCE_HFXODEBOUNCE_Pos)
#define NFCT_INTENCLR_RXFRAMESTART_Enabled (1UL)
#define MPU_RBAR_REGION_Msk (0xFUL )
#define NRF_FSTORAGE_PARAM_CHECK_DISABLED 0
#define CCM_MODE_LENGTH_Default (0UL)
#define GPIO_DIRCLR_PIN13_Pos (13UL)
#define GPIO_OUTCLR_PIN30_Low (0UL)
#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL )
#define NRFX_PWM_CONFIG_DEBUG_COLOR 0
#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)
#define RADIO_TASKS_TXEN_TASKS_TXEN_Msk (0x1UL << RADIO_TASKS_TXEN_TASKS_TXEN_Pos)
#define LPCOMP_ANADETECT_ANADETECT_Pos (0UL)
#define PDM_INTEN_END_Msk (0x1UL << PDM_INTEN_END_Pos)
#define SPIM_TXD_LIST_LIST_Pos (0UL)
#define CCM_INTENSET_ENDKSGEN_Msk (0x1UL << CCM_INTENSET_ENDKSGEN_Pos)
#define INT64_MAX 9223372036854775807LL
#define FIRMWARE_SUB 14
#define RADIO_INTENCLR_RXREADY_Disabled (0UL)
#define BF_CX_VAL(val,bf_cx) BF_VAL(val, BF_CX_BCNT(bf_cx), BF_CX_BOFF(bf_cx))
#define SCnSCB_ICTR_INTLINESNUM_Pos 0U
#define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE2_CLEAR_Pos)
#define COMP_EVENTS_UP_EVENTS_UP_Msk (0x1UL << COMP_EVENTS_UP_EVENTS_UP_Pos)
#define USBD_EPDATASTATUS_EPOUT3_NotStarted (0UL)
#define USBD_EPINEN_ISOIN_Pos (8UL)
#define PWM_INTENSET_LOOPSDONE_Pos (7UL)
#define MWU_REGIONEN_RGN0RA_Enable (1UL)
#define PDM_CONFIG_LOG_LEVEL 3
#define GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos)
#define RADIO_INTENSET_PAYLOAD_Set (1UL)
#define PWM_CONFIG_LOG_ENABLED 0
#define MWU_REGIONENCLR_RGN1WA_Clear (1UL)
#define PPI_CHENCLR_CH28_Clear (1UL)
#define I2S_PSEL_LRCK_PIN_Pos (0UL)
#define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_NotGenerated (0UL)
#define GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos)
#define POWER_RAM_POWER_S6POWER_Pos (6UL)
#define MWU_INTEN_REGION0WA_Disabled (0UL)
#define GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos)
#define GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos)
#define TWI_ERRORSRC_OVERRUN_NotPresent (0UL)
#define GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos)
#define RADIO_TXPOWER_TXPOWER_Pos8dBm (0x8UL)
#define NRF_UARTE0 ((NRF_UARTE_Type*) NRF_UARTE0_BASE)
#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)
#define POWER_RAM_POWERCLR_S4POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S4POWER_Pos)
#define UART_INTENCLR_CTS_Msk (0x1UL << UART_INTENCLR_CTS_Pos)
#define CLOCK_INTENCLR_CTSTARTED_Msk (0x1UL << CLOCK_INTENCLR_CTSTARTED_Pos)
#define GPIO_IN_PIN3_Low (0UL)
#define GPIO_LATCH_PIN15_Pos (15UL)
#define TEMP_INTENSET_DATARDY_Disabled (0UL)
#define TIMER_INTENCLR_COMPARE2_Enabled (1UL)
#define GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos)
#define POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL)
#define UART_INTENCLR_ERROR_Disabled (0UL)
#define FICR_NFC_TAGHEADER1_UD5_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD5_Pos)
#define RADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL << RADIO_PACKETPTR_PACKETPTR_Pos)
#define POWER_RAM_POWER_S9RETENTION_On (1UL)
#define PPI_CHG1_CH1_Msk PPI_CHG_CH1_Msk
#define SPIS_INTENSET_ENDRX_Set (1UL)
#define RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_Pos (0UL)
#define TWIS_INTENCLR_STOPPED_Msk (0x1UL << TWIS_INTENCLR_STOPPED_Pos)
#define POWER_RAM_POWER_S5RETENTION_Off (0UL)
#define PPI_CHENSET_CH21_Disabled (0UL)
#define RADIO_INTENSET_ADDRESS_Pos (1UL)
#define TWIS_SHORTS_READ_SUSPEND_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR20_Pos (20UL)
#define I2S_CONFIG_MODE_MODE_MASTER I2S_CONFIG_MODE_MODE_Master
#define VERIFY_TRUE_VOID(statement) VERIFY_TRUE((statement), )
#define PPI_CHG3_CH5_Pos PPI_CHG_CH5_Pos
#define RTC_INTENCLR_COMPARE2_Msk (0x1UL << RTC_INTENCLR_COMPARE2_Pos)
#define NRF_EGU4_BASE 0x40018000UL
#define GPIO_PIN_CNF_DIR_Output (1UL)
#define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL)
#define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL << CLOCK_LFCLKSTAT_STATE_Pos)
#define RADIO_DACNF_ENA2_Pos (2UL)
#define RADIO_DACNF_TXADD7_Pos (15UL)
#define SAADC_INTEN_CH6LIMITH_Pos (18UL)
#define CLOCK_INTENCLR_DONE_Pos (3UL)
#define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL)
#define GPIO_OUT_PIN19_Low (0UL)
#define RADIO_EVENTS_PHYEND_EVENTS_PHYEND_NotGenerated (0UL)
#define LPCOMP_REFSEL_REFSEL_Msk (0xFUL << LPCOMP_REFSEL_REFSEL_Pos)
#define PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos)
#define PPI_CHENCLR_CH30_Disabled (0UL)
#define GPIOTE_INTENCLR_IN6_Msk (0x1UL << GPIOTE_INTENCLR_IN6_Pos)
#define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL)
#define USBD_EPSTATUS_EPOUT2_NoData (0UL)
#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)
#define GPIOTE_INTENCLR_IN1_Disabled (0UL)
#define SAADC_TASKS_START_TASKS_START_Msk (0x1UL << SAADC_TASKS_START_TASKS_START_Pos)
#define RTC_EVTENCLR_COMPARE1_Disabled (0UL)
#define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos)
#define NFCT_INTEN_TXFRAMEEND_Msk (0x1UL << NFCT_INTEN_TXFRAMEEND_Pos)
#define QDEC_REPORTPER_REPORTPER_240Smpl (6UL)
#define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL << RADIO_RSSISAMPLE_RSSISAMPLE_Pos)
#define PPI_CHENCLR_CH22_Disabled (0UL)
#define POWER_RAM_POWER_S11RETENTION_Msk (0x1UL << POWER_RAM_POWER_S11RETENTION_Pos)
#define FPU_FPCCR_LSPACT_Msk (1UL )
#define TWI_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
#define USBD_EVENTS_ENDEPIN_EVENTS_ENDEPIN_Generated (1UL)
#define USBD_INTEN_EP0DATADONE_Disabled (0UL)
#define TWIS_PSEL_SDA_PORT_Msk (0x1UL << TWIS_PSEL_SDA_PORT_Pos)
#define SAADC_INTENSET_CH7LIMITL_Msk (0x1UL << SAADC_INTENSET_CH7LIMITL_Pos)
#define LPCOMP_ENABLE_ENABLE_Msk (0x3UL << LPCOMP_ENABLE_ENABLE_Pos)
#define QSPI_PIN_IO2 NRF_QSPI_PIN_NOT_CONNECTED
#define ITM_IWR_ATVALIDM_Msk (1UL )
#define SCB_AIRCR_VECTKEYSTAT_Pos 16U
#define USBD_HALTED_EPOUT_GETSTATUS_NotHalted (0UL)
#define CLOCK_INTENSET_CTSTOPPED_Enabled (1UL)
#define UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define PWM_INTENCLR_SEQEND1_Pos (5UL)
#define EGU_INTENSET_TRIGGERED0_Msk (0x1UL << EGU_INTENSET_TRIGGERED0_Pos)
#define WINT_MIN (-2147483647L-1)
#define RADIO_INTENSET_DEVMATCH_Pos (5UL)
#define GPIOTE_INTENSET_IN0_Disabled (0UL)
#define USBD_INTEN_ENDEPOUT3_Enabled (1UL)
#define COMP_PSEL_PSEL_AnalogInput0 (0UL)
#define COMP_PSEL_PSEL_AnalogInput1 (1UL)
#define COMP_PSEL_PSEL_AnalogInput2 (2UL)
#define COMP_PSEL_PSEL_AnalogInput3 (3UL)
#define USBD_EPDATASTATUS_EPIN7_Pos (7UL)
#define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
#define COMP_PSEL_PSEL_AnalogInput7 (7UL)
#define UARTE_CONFIG_PARITY_Included (0x7UL)
#define GPIO_LATCH_PIN5_Latched (1UL)
#define PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos)
#define QSPI_PIN_IO3 NRF_QSPI_PIN_NOT_CONNECTED
#define RTC_EVTENSET_COMPARE0_Set (1UL)
#define GPIO_DIRSET_PIN28_Input (0UL)
#define MWU_INTENSET_PREGION1RA_Enabled (1UL)
#define RADIO_CRCCNF_LEN_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_NRF_SW_ENABLED 0
#define GPIO_PIN_CNF_SENSE_High (2UL)
#define GPIO_DIRCLR_PIN7_Clear (1UL)
#define USBD_INTENSET_ENDEPIN3_Enabled (1UL)
#define WDT_CRV_CRV_Msk (0xFFFFFFFFUL << WDT_CRV_CRV_Pos)
#define TWIM_INTEN_TXSTARTED_Msk (0x1UL << TWIM_INTEN_TXSTARTED_Pos)
#define RADIO_PCNF0_CRCINC_Msk (0x1UL << RADIO_PCNF0_CRCINC_Pos)
#define MWU_PERREGION_SUBSTATWA_SR16_Access (1UL)
#define MWU_NMIEN_PREGION1WA_Enabled (1UL)
#define NRF_SDH_BLE_GATT_MAX_MTU_SIZE 247
#define UART_INTENSET_TXDRDY_Pos (7UL)
#define MWU_PREGION_SUBS_SR17_Exclude (0UL)
#define USBD_INTENCLR_ENDEPIN0_Clear (1UL)
#define PPI_CHG3_CH14_Excluded PPI_CHG_CH14_Excluded
#define NRF_LOG_INTERNAL_HEXDUMP_INST_WARNING(p_inst,p_data,len) NRF_LOG_INTERNAL_HEXDUMP_INST(NRF_LOG_SEVERITY_WARNING, NRF_LOG_SEVERITY_WARNING, p_inst, p_data, len)
#define SPIS_DEF_DEF_Pos (0UL)
#define NRF_SWI1_BASE 0x40015000UL
#define RADIO_INTENCLR_RXREADY_Enabled (1UL)
#define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Trigger (1UL)
#define UARTE_PSEL_RXD_PORT_Pos (5UL)
#define USBD_INTEN_SOF_Enabled (1UL)
#define NFCT_INTEN_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTEN_AUTOCOLRESSTARTED_Pos)
#define SPIM_FREQUENCY_FREQUENCY_Pos (0UL)
#define PPI_CHG2_CH15_Excluded PPI_CHG_CH15_Excluded
#define RADIO_SHORTS_TXREADY_START_Msk (0x1UL << RADIO_SHORTS_TXREADY_START_Pos)
#define MWU_PERREGION_SUBSTATWA_SR21_Pos (21UL)
#define PPI_CHG_CH16_Pos (16UL)
#define NRFX_SPIM_CONFIG_DEBUG_COLOR 0
#define TEMP_T1_T1_Pos (0UL)
#define PPI_CHENSET_CH26_Enabled (1UL)
#define AAR_INTENCLR_NOTRESOLVED_Clear (1UL)
#define MWU_NMIENSET_REGION0WA_Enabled (1UL)
#define POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos)
#define PPI_CHG2_CH0_Msk PPI_CHG_CH0_Msk
#define NRF_CLI_LIBUARTE_CONFIG_LOG_ENABLED 0
#define RTC_INTENCLR_COMPARE0_Disabled (0UL)
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)
#define GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos)
#define RADIO_INTENSET_ADDRESS_Enabled (1UL)
#define MWU_REGIONEN_PRGN0WA_Enable (1UL)
#define MWU_PERREGION_SUBSTATRA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR29_Pos)
#define NRF_SPI0 ((NRF_SPI_Type*) NRF_SPI0_BASE)
#define UARTE_INTENCLR_NCTS_Msk (0x1UL << UARTE_INTENCLR_NCTS_Pos)
#define NRF_SPI2 ((NRF_SPI_Type*) NRF_SPI2_BASE)
#define SAADC_INTEN_CH2LIMITL_Msk (0x1UL << SAADC_INTEN_CH2LIMITL_Pos)
#define GPIO_OUTCLR_PIN1_Pos (1UL)
#define BLE_IAS_C_BLE_OBSERVER_PRIO 2
#define LPCOMP_IRQn COMP_LPCOMP_IRQn
#define PPI_CHG3_CH6_Pos PPI_CHG_CH6_Pos
#define TWIM_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
#define RADIO_MODE_MODE_Nrf_2Mbit (1UL)
#define GPIO_DIR_PIN24_Output (1UL)
#define PPI_CHG3_CH14_Pos PPI_CHG_CH14_Pos
#define PPI_CHG3_CH12_Included PPI_CHG_CH12_Included
#define GPIO_DIR_PIN8_Input (0UL)
#define MWU_PERREGION_SUBSTATRA_SR15_Pos (15UL)
#define POWER_RAM_POWER_S0POWER_Msk (0x1UL << POWER_RAM_POWER_S0POWER_Pos)
#define GPIO_OUTSET_PIN10_Set (1UL)
#define MWU_INTENSET_REGION0RA_Pos (1UL)
#define GPIO_DIRCLR_PIN21_Input (0UL)
#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)
#define AAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << AAR_SCRATCHPTR_SCRATCHPTR_Pos)
#define PWM_INTENSET_LOOPSDONE_Msk (0x1UL << PWM_INTENSET_LOOPSDONE_Pos)
#define LPCOMP_INTENCLR_UP_Pos (2UL)
#define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos)
#define EGU_INTENCLR_TRIGGERED8_Msk (0x1UL << EGU_INTENCLR_TRIGGERED8_Pos)
#define NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect (0UL)
#define AAR_ENABLE_ENABLE_Pos (0UL)
#define TPI_FIFO1_ITM_bytecount_Pos 27U
#define PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos)
#define MWU_REGIONENCLR_PRGN0RA_Enabled (1UL)
#define GPIO_OUTCLR_PIN30_Pos (30UL)
#define BLE_RACP_ENABLED 0
#define PWM_DECODER_LOAD_WaveForm (3UL)
#define MWU_NMIEN_PREGION0WA_Msk (0x1UL << MWU_NMIEN_PREGION0WA_Pos)
#define SPIM_DCXCNT_DCXCNT_Msk (0xFUL << SPIM_DCXCNT_DCXCNT_Pos)
#define SAADC_INTENSET_RESULTDONE_Pos (3UL)
#define GPIO_IN_PIN18_Low (0UL)
#define GPIO_DIRSET_PIN23_Output (1UL)
#define RNG_CONFIG_DERCEN_Enabled (1UL)
#define NRFX_TIMER_CONFIG_INFO_COLOR 0
#define PWM_INTEN_STOPPED_Msk (0x1UL << PWM_INTEN_STOPPED_Pos)
#define RNG_CONFIG_DEBUG_COLOR 0
#define TWIM_INTEN_TXSTARTED_Pos (20UL)
#define PPI_CHG1_CH12_Included PPI_CHG_CH12_Included
#define CLOCK_EVENTS_CTSTOPPED_EVENTS_CTSTOPPED_NotGenerated (0UL)
#define LPCOMP_SHORTS_READY_STOP_Msk (0x1UL << LPCOMP_SHORTS_READY_STOP_Pos)
#define GPIO_IN_PIN10_High (1UL)
#define FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL << FICR_DEVICEADDR_DEVICEADDR_Pos)
#define PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL << PPI_CH_EEP_EEP_Pos)
#define UART_ERRORSRC_OVERRUN_Pos (0UL)
#define USBD_EVENTS_USBEVENT_EVENTS_USBEVENT_Generated (1UL)
#define PIN_CODE_DEFAULT "123456"
#define TEMP_TASKS_START_TASKS_START_Trigger (1UL)
#define PWM_PSEL_OUT_CONNECT_Pos (31UL)
#define MWU_PREGION_SUBS_SR13_Include (1UL)
#define QSPI_CINSTRCONF_LIO3_Pos (13UL)
#define USBD_INTENCLR_STARTED_Clear (1UL)
#define MWU_REGIONEN_RGN2WA_Disable (0UL)
#define GPIOTE_INTENSET_IN3_Pos (3UL)
#define NRF_LIBUARTE_CONFIG_DEBUG_COLOR 0
#define I2S_CONFIG_CHANNELS_CHANNELS_RIGHT I2S_CONFIG_CHANNELS_CHANNELS_Right
#define GPIO_OUTSET_PIN2_Low (0UL)
#define UART_DEFAULT_CONFIG_PARITY 0
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)
#define MBR_PARAM_PAGE_ADDR (0xFFC)
#define EGU_INTENCLR_TRIGGERED3_Enabled (1UL)
#define GPIO_OUTCLR_PIN8_Clear (1UL)
#define NRFX_UART_DEFAULT_CONFIG_PARITY 0
#define RADIO_INTENCLR_DISABLED_Clear (1UL)
#define MWU_NMIEN_PREGION1RA_Msk (0x1UL << MWU_NMIEN_PREGION1RA_Pos)
#define USBD_INTENSET_USBRESET_Disabled (0UL)
#define NRF_ERROR_INTERNAL (NRF_ERROR_BASE_NUM + 3)
#define NFCT_INTENSET_COLLISION_Enabled (1UL)
#define BLE_NFC_SEC_PARAM_KDIST_OWN_ID 1
#define RADIO_DACNF_ENA3_Pos (3UL)
#define QSPI_IFCONFIG0_READOC_READ2IO (2UL)
#define LPCOMP_PSEL_PSEL_AnalogInput4 (4UL)
#define SPI_ENABLE_ENABLE_Msk (0xFUL << SPI_ENABLE_ENABLE_Pos)
#define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL)
#define BLE_DFU_SOC_OBSERVER_PRIO 1
#define UART_PSEL_RXD_PORT_Msk (0x1UL << UART_PSEL_RXD_PORT_Pos)
#define NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR0_ERASEPCR0_Pos)
#define MACRO_MAP_22(macro,a,...) macro(a) MACRO_MAP_21(macro, __VA_ARGS__, )
#define NFCT_INTEN_READY_Disabled (0UL)
#define USBD_INTENCLR_STARTED_Pos (1UL)
#define SAADC_INTEN_CH3LIMITH_Msk (0x1UL << SAADC_INTEN_CH3LIMITH_Pos)
#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL << QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos)
#define NRF_MPU_LIB_CLI_CMDS 0
#define PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos)
#define UART_PSEL_TXD_PIN_Msk (0x1FUL << UART_PSEL_TXD_PIN_Pos)
#define TPI_FIFO1_ITM0_Msk (0xFFUL )
#define SCB_SHCSR_USGFAULTENA_Pos 18U
#define SPIS_INTENSET_END_Enabled (1UL)
#define POWER_RAM_POWERCLR_S2RETENTION_Off (1UL)
#define I2S_CONFIG_RATIO_RATIO_512X (8UL)
#define ITM_LSR_Access_Pos 1U
#define GPIO_DIRSET_PIN15_Set (1UL)
#define RADIO_PDUSTAT_PDUSTAT_Pos (0UL)
#define NFCT_INTENSET_RXFRAMEEND_Enabled (1UL)
#define PDM_PSEL_DIN_PIN_Pos (0UL)
#define RTC_EVTENSET_TICK_Pos (0UL)
#define SPIM_PSEL_MISO_PIN_Pos (0UL)
#define CCM_INTENCLR_ERROR_Enabled (1UL)
#define SAADC_INTENSET_CH1LIMITH_Set (1UL)
#define PPI_CHENCLR_CH24_Clear (1UL)
#define PPI_CHENCLR_CH29_Disabled (0UL)
#define FICR_INFO_FLASH_FLASH_Pos (0UL)
#define CCM_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
#define MACRO_MAP_10(macro,a,...) macro(a) MACRO_MAP_9 (macro, __VA_ARGS__, )
#define GPIO_DIRCLR_PIN11_Output (1UL)
#define MACRO_MAP_12(macro,a,...) macro(a) MACRO_MAP_11(macro, __VA_ARGS__, )
#define USBD_INTEN_ENDEPOUT0_Msk (0x1UL << USBD_INTEN_ENDEPOUT0_Pos)
#define MACRO_MAP_14(macro,a,...) macro(a) MACRO_MAP_13(macro, __VA_ARGS__, )
#define UICR_CUSTOMER_CUSTOMER_Pos (0UL)
#define TEMP_A1_A1_Pos (0UL)
#define FICR_TRNG90B_ROSC4_ROSC4_Pos (0UL)
#define TEMP_INTENCLR_DATARDY_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_MICRO_ECC_ENABLED 0
#define TWIM_INTENCLR_ERROR_Enabled (1UL)
#define MWU_INTEN_REGION2RA_Disabled (0UL)
#define USBD_EPOUT_AMOUNT_AMOUNT_Msk (0x7FUL << USBD_EPOUT_AMOUNT_AMOUNT_Pos)
#define PPI_CHG2_CH8_Pos PPI_CHG_CH8_Pos
#define FICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL << FICR_CODEPAGESIZE_CODEPAGESIZE_Pos)
#define GPIOTE_INTENCLR_IN5_Enabled (1UL)
#define LPCOMP_SHORTS_READY_STOP_Disabled (0UL)
#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)
#define TWIM_SHORTS_LASTTX_STOP_Disabled (0UL)
#define CC_HOST_RGF_HOST_IOT_KPRTL_LOCK_HOST_IOT_KPRTL_LOCK_Enabled (1UL)
#define NFCT_INTEN_READY_Pos (0UL)
#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )
#define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
#define UART_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define NRF_CRYPTO_RNG_STATIC_MEMORY_BUFFERS_ENABLED 1
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U
#define TWIS_EVENTS_READ_EVENTS_READ_NotGenerated (0UL)
#define NRF_LOG_BUFSIZE 8192
#define _VAL2FLD(field,value) ((value << field ## _Pos) & field ## _Msk)
#define GPIOTE_INTENSET_IN7_Disabled (0UL)
#define GPIO_PIN_CNF_DRIVE_H0D1 (7UL)
#define MWU_PERREGION_SUBSTATWA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR12_Pos)
#define USBD_EPOUTEN_OUT4_Pos (4UL)
#define NRF_SPI_DRV_MISO_PULLUP_CFG 1
#define MACRO_MAP_20(macro,a,...) macro(a) MACRO_MAP_19(macro, __VA_ARGS__, )
#define MACRO_MAP_21(macro,a,...) macro(a) MACRO_MAP_20(macro, __VA_ARGS__, )
#define SAADC_INTEN_DONE_Disabled (0UL)
#define MACRO_MAP_23(macro,a,...) macro(a) MACRO_MAP_22(macro, __VA_ARGS__, )
#define MACRO_MAP_24(macro,a,...) macro(a) MACRO_MAP_23(macro, __VA_ARGS__, )
#define MACRO_MAP_25(macro,a,...) macro(a) MACRO_MAP_24(macro, __VA_ARGS__, )
#define MACRO_MAP_26(macro,a,...) macro(a) MACRO_MAP_25(macro, __VA_ARGS__, )
#define EGU_INTENSET_TRIGGERED2_Disabled (0UL)
#define MACRO_MAP_28(macro,a,...) macro(a) MACRO_MAP_27(macro, __VA_ARGS__, )
#define MWU_PREGION_SUBS_SR29_Msk (0x1UL << MWU_PREGION_SUBS_SR29_Pos)
#define MWU_PERREGION_SUBSTATRA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR0_Pos)
#define RADIO_PCNF0_CRCINC_Include (1UL)
#define MACRO_MAP_27(macro,a,...) macro(a) MACRO_MAP_26(macro, __VA_ARGS__, )
#define I2S_PSEL_SDIN_CONNECT_Disconnected (1UL)
#define NRF_LOG_BACKEND_SUBSECTION_NAME(_name) NRF_LOG_BACKEND_SECTION_NAME
#define NFCT_SHORTS_FIELDLOST_SENSE_Enabled (1UL)
#define MWU_INTENCLR_PREGION1WA_Disabled (0UL)
#define NRF_BLE_SCAN_OBSERVER_PRIO 1
#define USBD_EPDATASTATUS_EPOUT4_Pos (20UL)
#define MWU_PREGION_SUBS_SR15_Pos (15UL)
#define SAADC_STATUS_STATUS_Busy (1UL)
#define MACRO_MAP_FOR_PARAM_1(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param)
#define MACRO_MAP_FOR_PARAM_2(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_1 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_3(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_2 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_4(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_3 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_5(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_4 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_6(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_5 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define GPIO_OUTSET_PIN24_Pos (24UL)
#define MACRO_MAP_FOR_PARAM_8(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_7 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)
#define RADIO_EVENTS_READY_EVENTS_READY_Generated (1UL)
#define ITM_IRR_ATREADYM_Msk (1UL )
#define MWU_PREGION_SUBS_SR2_Pos (2UL)
#define RADIO_PCNF1_STATLEN_Msk (0xFFUL << RADIO_PCNF1_STATLEN_Pos)
#define USBD_EPSTALL_STALL_Msk (0x1UL << USBD_EPSTALL_STALL_Pos)
#define UARTE_INTEN_TXSTOPPED_Disabled (0UL)
#define WDT_REQSTATUS_RR6_Pos (6UL)
#define NFCT_INTENCLR_ENDRX_Msk (0x1UL << NFCT_INTENCLR_ENDRX_Pos)
#define MACRO_MAP_31(macro,a,...) macro(a) MACRO_MAP_30(macro, __VA_ARGS__, )
#define MACRO_MAP_32(macro,a,...) macro(a) MACRO_MAP_31(macro, __VA_ARGS__, )
#define __IM volatile const
#define __IO volatile
#define UART_ERRORSRC_PARITY_Msk (0x1UL << UART_ERRORSRC_PARITY_Pos)
#define RNG_VALUE_VALUE_Msk (0xFFUL << RNG_VALUE_VALUE_Pos)
#define NRFX_SPIM_CONFIG_LOG_ENABLED 0
#define NFCT_INTEN_AUTOCOLRESSTARTED_Pos (14UL)
#define RADIO_INTENSET_CCAIDLE_Msk (0x1UL << RADIO_INTENSET_CCAIDLE_Pos)
#define RADIO_INTENCLR_RSSIEND_Pos (7UL)
#define GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos)
#define RADIO_TXADDRESS_TXADDRESS_Pos (0UL)
#define SPI_PSEL_MISO_CONNECT_Msk (0x1UL << SPI_PSEL_MISO_CONNECT_Pos)
#define UART_TASKS_STOPTX_TASKS_STOPTX_Trigger (1UL)
#define PPI_CHG_CH2_Included (1UL)
#define SAADC_CONFIG_DEBUG_COLOR 0
#define TWI_INTENSET_RXDREADY_Set (1UL)
#define TWIS_INTENCLR_STOPPED_Disabled (0UL)
#define NRF_TWI_SENSOR_CONFIG_LOG_LEVEL 3
#define RADIO_INTENCLR_READY_Msk (0x1UL << RADIO_INTENCLR_READY_Pos)
#define GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos)
#define RADIO_TASKS_DISABLE_TASKS_DISABLE_Trigger (1UL)
#define FICR_TEMP_A3_A_Msk (0xFFFUL << FICR_TEMP_A3_A_Pos)
#define NRF_COMP ((NRF_COMP_Type*) NRF_COMP_BASE)
#define QSPI_CONFIG_WRITEOC 0
#define SAADC_INTENCLR_CH0LIMITH_Enabled (1UL)
#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)
#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)
#define UARTE_CONFIG_STOP_One (0UL)
#define UARTE_ERRORSRC_PARITY_NotPresent (0UL)
#define USBD_EPSTATUS_EPOUT1_Pos (17UL)
#define USBD_INTENSET_ENDEPIN0_Pos (2UL)
#define MACRO_MAP_29(macro,a,...) macro(a) MACRO_MAP_28(macro, __VA_ARGS__, )
#define USBD_EPOUTEN_OUT5_Msk (0x1UL << USBD_EPOUTEN_OUT5_Pos)
#define POWER_RAM_POWERCLR_S14RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S14RETENTION_Pos)
#define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
#define TWIM_RXD_LIST_LIST_Msk (0x7UL << TWIM_RXD_LIST_LIST_Pos)
#define POWER_RAM_POWER_S7POWER_Msk (0x1UL << POWER_RAM_POWER_S7POWER_Pos)
#define MWU_REGIONENCLR_PRGN1WA_Enabled (1UL)
#define SPIM_INTENCLR_ENDTX_Clear (1UL)
#define QSPI_TASKS_WRITESTART_TASKS_WRITESTART_Trigger (1UL)
#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos (0UL)
#define RADIO_INTENSET_BCMATCH_Set (1UL)
#define GPIO_DIRCLR_PIN3_Clear (1UL)
#define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_NotGenerated (0UL)
#define PDM_PDMCLKCTRL_FREQ_1231K (0x09800000UL)
#define MWU_INTENCLR_PREGION1RA_Clear (1UL)
#define QDEC_PSEL_LED_CONNECT_Connected (0UL)
#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)
#define TWIS_INTEN_RXSTARTED_Enabled (1UL)
#define SPIM_INTENSET_ENDTX_Disabled (0UL)
#define GPIO_LATCH_PIN30_Latched (1UL)
#define USBD_BMREQUESTTYPE_DIRECTION_HostToDevice (0UL)
#define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Msk (0x1UL << UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Pos)
#define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL << CCM_INTENCLR_ENDCRYPT_Pos)
#define GPIO_DIRSET_PIN7_Pos (7UL)
#define UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL)
#define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Pos (0UL)
#define MWU_NMIEN_PREGION0RA_Disabled (0UL)
#define PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos)
#define SPIM_STALLSTAT_RX_Msk (0x1UL << SPIM_STALLSTAT_RX_Pos)
#define MWU_PERREGION_SUBSTATWA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR4_Pos)
#define TWIM_RXD_LIST_LIST_Disabled (0UL)
#define USBD_EPSTATUS_EPIN1_Pos (1UL)
#define LPCOMP_ANADETECT_ANADETECT_Cross (0UL)
#define QSPI_ENABLE_ENABLE_Msk (0x1UL << QSPI_ENABLE_ENABLE_Pos)
#define NFCT_EVENTS_READY_EVENTS_READY_Pos (0UL)
#define USBD_EPSTATUS_EPOUT0_Pos (16UL)
#define PPI_CHEN_CH11_Pos (11UL)
#define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL)
#define TWIM_SHORTS_LASTTX_STARTRX_Pos (7UL)
#define USBD_INTEN_ENDEPOUT1_Disabled (0UL)
#define COMP_HYST_HYST_Hyst50mV (1UL)
#define RADIO_CRCCNF_LEN_Msk (0x3UL << RADIO_CRCCNF_LEN_Pos)
#define TIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE4_STOP_Pos)
#define USBD_INTENCLR_ENDEPOUT5_Disabled (0UL)
#define GPIO_LATCH_PIN28_Pos (28UL)
#define PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos)
#define __CTYPE_PRINT (__CTYPE_BLANK | __CTYPE_PUNCT | __CTYPE_UPPER | __CTYPE_LOWER | __CTYPE_DIGIT)
#define RADIO_PREFIX0_AP3_Pos (24UL)
#define TWIM_INTEN_LASTTX_Pos (24UL)
#define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Msk (0x1UL << RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Pos)
#define USBD_INTEN_ENDEPIN6_Msk (0x1UL << USBD_INTEN_ENDEPIN6_Pos)
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos (0UL)
#define GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos)
#define TWI_INTENCLR_BB_Disabled (0UL)
#define I2S_PSEL_SCK_PORT_Pos (5UL)
#define NFCT_EVENTS_RXFRAMEEND_EVENTS_RXFRAMEEND_Msk (0x1UL << NFCT_EVENTS_RXFRAMEEND_EVENTS_RXFRAMEEND_Pos)
#define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL << RADIO_CRCSTATUS_CRCSTATUS_Pos)
#define APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR 0
#define PPI_CHENSET_CH10_Pos (10UL)
#define NRF_LOG_STR_PUSH_BUFFER_SIZE 128
#define NRF_SDH_BLE_LOG_LEVEL 3
#define RADIO_DACNF_TXADD0_Msk (0x1UL << RADIO_DACNF_TXADD0_Pos)
#define QDEC_PSEL_LED_PIN_Pos (0UL)
#define GPIO_PIN_CNF_INPUT_Pos (1UL)
#define MACRO_MAP_FOR_11(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_10((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_12(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_11((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_13(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_12((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_14(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_13((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define GPIO_DIRCLR_PIN12_Pos (12UL)
#define NFCT_EVENTS_COLLISION_EVENTS_COLLISION_Msk (0x1UL << NFCT_EVENTS_COLLISION_EVENTS_COLLISION_Pos)
#define COMP_MODE_SP_Pos (0UL)
#define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
#define MACRO_MAP_FOR_19(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_18((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define NRFX_TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define TWIM_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << TWIM_TASKS_STARTRX_TASKS_STARTRX_Pos)
#define SAADC_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << SAADC_EVENTS_STARTED_EVENTS_STARTED_Pos)
#define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Pos (0UL)
#define PWM_INTEN_PWMPERIODEND_Enabled (1UL)
#define RNG_INTENCLR_VALRDY_Pos (0UL)
#define MWU_EVENTS_PREGION_WA_WA_Generated (1UL)
#define NRFX_PWM_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define POWER_RAM_POWERCLR_S14POWER_Off (1UL)
#define FICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL)
#define RADIO_INTENCLR_ADDRESS_Enabled (1UL)
#define MWU_NMIENSET_REGION0RA_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR8_Access (1UL)
#define PDM_PSEL_CLK_PORT_Msk (0x1UL << PDM_PSEL_CLK_PORT_Pos)
#define PDM_ENABLE_ENABLE_Enabled (1UL)
#define UARTE_INTENCLR_CTS_Disabled (0UL)
#define TWIM_INTENCLR_TXSTARTED_Pos (20UL)
#define GPIO_OUT_PIN16_High (1UL)
#define MACRO_MAP_FOR_21(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_20((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_22(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_21((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MWU_REGIONEN_PRGN1WA_Pos (26UL)
#define MACRO_MAP_FOR_24(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_23((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_25(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_24((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_26(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_25((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_27(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_26((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_28(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_27((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define USBD_EVENTS_USBEVENT_EVENTS_USBEVENT_Pos (0UL)
#define POWER_INTENCLR_POFWARN_Disabled (0UL)
#define RTC_TASKS_START_TASKS_START_Msk (0x1UL << RTC_TASKS_START_TASKS_START_Pos)
#define VBITS_4(v) ((((v) & (0x0003U << 2)) != 0) ? VBITS_2 ((v) >> 2) + 2 : VBITS_2 (v))
#define GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos)
#define AAR_TASKS_START_TASKS_START_Pos (0UL)
#define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL)
#define SCB_CPUID_IMPLEMENTER_Pos 24U
#define I2S_CONFIG_SWIDTH_SWIDTH_16Bit (1UL)
#define GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos)
#define RADIO_TASKS_CCASTART_TASKS_CCASTART_Pos (0UL)
#define MWU_REGIONEN_RGN1RA_Disable (0UL)
#define USBD_INTENCLR_ENDEPOUT0_Enabled (1UL)
#define GPIO_OUTCLR_PIN4_Clear (1UL)
#define __OM volatile
#define UART_PSEL_RTS_PORT_Msk (0x1UL << UART_PSEL_RTS_PORT_Pos)
#define RADIO_MHRMATCHMAS_MHRMATCHMAS_Msk (0xFFFFFFFFUL << RADIO_MHRMATCHMAS_MHRMATCHMAS_Pos)
#define ACL_ACL_PERM_READ_Enable (0UL)
#define GPIOTE_CONFIG_MODE_Event (1UL)
#define SPI_INTENCLR_READY_Pos (2UL)
#define NRF_TWI1_BASE 0x40004000UL
#define QDEC_INTENSET_STOPPED_Enabled (1UL)
#define GPIO_OUTSET_PIN11_Low (0UL)
#define POWER_RAMSTATUS_RAMBLOCK1_On (1UL)
#define MACRO_MAP_FOR_30(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_29((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define SAADC_INTENSET_CH7LIMITL_Set (1UL)
#define RADIO_INTENCLR_RXREADY_Msk (0x1UL << RADIO_INTENCLR_RXREADY_Pos)
#define GPIO_IN_PIN22_High (1UL)
#define NRF_LIBUARTE_CONFIG_LOG_LEVEL 3
#define RTC_EVTENCLR_COMPARE1_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED9_Disabled (0UL)
#define NRF_ERROR_NOT_FOUND (NRF_ERROR_BASE_NUM + 5)
#define NFCT_INTENCLR_COLLISION_Pos (18UL)
#define NFCT_TXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_PARITY_Pos)
#define UARTE_INTEN_TXSTARTED_Disabled (0UL)
#define GPIO_OUT_PIN21_High (1UL)
#define I2S_CONFIG_RATIO 2000
#define PPI_CHG1_CH5_Included PPI_CHG_CH5_Included
#define GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos)
#define POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL)
#define SPIS_STATUS_OVERFLOW_Pos (1UL)
#define FICR_NFC_TAGHEADER1_UD4_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD4_Pos)
#define PPI_CHG1_CH0_Msk PPI_CHG_CH0_Msk
#define TWIM_INTENSET_STOPPED_Enabled (1UL)
#define USBD_EPOUTEN_OUT7_Disable (0UL)
#define NFCT_INTENSET_ERROR_Enabled (1UL)
#define MWU_REGIONENSET_PRGN0WA_Msk (0x1UL << MWU_REGIONENSET_PRGN0WA_Pos)
#define POWER_INTENCLR_USBREMOVED_Pos (8UL)
#define GPIO_OUTCLR_PIN19_Low (0UL)
#define SAADC_INTENSET_STARTED_Enabled (1UL)
#define TWIS_INTEN_ERROR_Pos (9UL)
#define TWIM_INTENSET_STOPPED_Disabled (0UL)
#define RTC_INTENCLR_COMPARE1_Msk (0x1UL << RTC_INTENCLR_COMPARE1_Pos)
#define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Msk (0x1UL << TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos)
#define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Msk (0x1UL << TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Pos)
#define GPIO_OUT_PIN4_Low (0UL)
#define NRF_SD_BLE_API_VERSION 6
#define I2S_CONFIG_RATIO_RATIO_256X (6UL)
#define USBD_INTENCLR_ENDEPOUT5_Clear (1UL)
#define NRF_LOG_BACKEND_UART_TEMP_BUFFER_SIZE 64
#define USBD_INTENCLR_ENDEPIN1_Clear (1UL)
#define SAADC_INTENCLR_CH2LIMITL_Clear (1UL)
#define PWM_MODE_UPDOWN_UpAndDown (1UL)
#define USBD_EPSTATUS_EPIN3_NoData (0UL)
#define GPIO_OUTSET_PIN5_Low (0UL)
#define GPIO_OUT_PIN18_Low (0UL)
#define LPCOMP_INTENSET_UP_Enabled (1UL)
#define PPI_CHENCLR_CH20_Clear (1UL)
#define COMP_MODE_SP_Normal (1UL)
#define NFCT_TXD_FRAMECONFIG_PARITY_Parity (1UL)
#define GPIOTE_INTENCLR_IN5_Msk (0x1UL << GPIOTE_INTENCLR_IN5_Pos)
#define MWU_PERREGION_SUBSTATWA_SR3_NoAccess (0UL)
#define NFCT_INTENCLR_TXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_TXFRAMEEND_Pos)
#define SAADC_RESOLUTION_VAL_8bit (0UL)
#define MWU_REGIONENSET_RGN0RA_Enabled (1UL)
#define RADIO_POWER_POWER_Enabled (1UL)
#define PPI_CHG_CH9_Included (1UL)
#define APP_TIMER_CONFIG_SWI_NUMBER 0
#define MWU_REGION_END_END_Pos (0UL)
#define PPI_CHG2_CH10_Included PPI_CHG_CH10_Included
#define GPIOTE_ENABLED 1
#define TIMER_INTENSET_COMPARE5_Enabled (1UL)
#define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Pos (0UL)
#define COMP_REFSEL_REFSEL_Int2V4 (2UL)
#define WDT_RREN_RR1_Disabled (0UL)
#define GPIO_DIR_PIN17_Input (0UL)
#define MWU_REGIONENSET_PRGN1RA_Msk (0x1UL << MWU_REGIONENSET_PRGN1RA_Pos)
#define TPI ((TPI_Type *) TPI_BASE )
#define RADIO_DACNF_ENA6_Pos (6UL)
#define NRF_SDH_ANT_DEBUG_COLOR 0
#define BYTES_TO_WORDS(n_bytes) (((n_bytes) + 3) >> 2)
#define USBD_INTEN_ENDEPIN1_Msk (0x1UL << USBD_INTEN_ENDEPIN1_Pos)
#define MBR_PAGE_SIZE_IN_WORDS (1024)
#define NFCT_SENSRES_RFU5_Msk (0x1UL << NFCT_SENSRES_RFU5_Pos)
#define GPIO_OUTSET_PIN8_High (1UL)
#define PPI_CHENCLR_CH10_Enabled (1UL)
#define POWER_RESETREAS_DIF_NotDetected (0UL)
#define NUM_IS_MORE_THAN_1_PROBE_(...) GET_VA_ARG_1(GET_ARGS_AFTER_1(__VA_ARGS__))
#define NFCT_INTEN_TXFRAMESTART_Enabled (1UL)
#define PDM_INTENCLR_END_Clear (1UL)
#define UARTE_TASKS_STOPRX_TASKS_STOPRX_Msk (0x1UL << UARTE_TASKS_STOPRX_TASKS_STOPRX_Pos)
#define NRF_BLOCK_DEV_QSPI_CONFIG_INFO_COLOR 0
#define POWER_RAM_POWER_S1POWER_Off (0UL)
#define UARTE_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd (0UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference2 (2UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference3 (3UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference4 (4UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference5 (5UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference6 (6UL)
#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference7 (7UL)
#define PWM_INTENCLR_SEQEND0_Pos (4UL)
#define QDEC_ENABLE_ENABLE_Enabled (1UL)
#define NFCT_INTEN_STARTED_Enabled (1UL)
#define TEMP_INTENSET_DATARDY_Set (1UL)
#define SAADC_INTEN_CH6LIMITL_Pos (19UL)
#define EGU_INTENCLR_TRIGGERED13_Pos (13UL)
#define MWU_INTEN_REGION1WA_Pos (2UL)
#define MACRO_MAP_FOR_1(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)))
#define GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos)
#define PPI_CHG1_CH8_Msk PPI_CHG_CH8_Msk
#define SCB_CPUID_REVISION_Msk (0xFUL )
#define NFCT_INTEN_ERROR_Msk (0x1UL << NFCT_INTEN_ERROR_Pos)
#define USBD_INTEN_EP0SETUP_Disabled (0UL)
#define MWU_PREGION_SUBS_SR24_Exclude (0UL)
#define NRF_CRYPTO_BACKEND_CC310_AES_CMAC_ENABLED 1
#define BLE_RSCS_C_BLE_OBSERVER_PRIO 2
#define SPIM_CSNPOL_CSNPOL_HIGH (1UL)
#define NFCT_INTENCLR_SELECTED_Disabled (0UL)
#define RTC_INTENCLR_TICK_Disabled (0UL)
#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)
#define TEMP_B4_B4_Msk (0x3FFFUL << TEMP_B4_B4_Pos)
#define USBD_WINDEXH_WINDEXH_Msk (0xFFUL << USBD_WINDEXH_WINDEXH_Pos)
#define TIMER_CONFIG_LOG_ENABLED 1
#define NRF_LOG_USES_TIMESTAMP 0
#define RADIO_DAI_DAI_Msk (0x7UL << RADIO_DAI_DAI_Pos)
#define RADIO_EVENTS_TXREADY_EVENTS_TXREADY_NotGenerated (0UL)
#define RADIO_CCACTRL_CCAMODE_CarrierOrEdMode (3UL)
#define NRF_LOG_MSGPOOL_ELEMENT_COUNT 44
#define TWIS_ADDRESS_ADDRESS_Msk (0x7FUL << TWIS_ADDRESS_ADDRESS_Pos)
#define LPCOMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << LPCOMP_EXTREFSEL_EXTREFSEL_Pos)
#define SAADC_CH_CONFIG_RESP_Msk (0x3UL << SAADC_CH_CONFIG_RESP_Pos)
#define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Generated (1UL)
#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)
#define GPIO_OUTCLR_PIN19_Clear (1UL)
#define NRF_LOG_ENABLED 0
#define RADIO_INTENCLR_DISABLED_Pos (4UL)
#define NFCT_SLEEPSTATE_SLEEPSTATE_Idle (0UL)
#define MWU_NMIENSET_PREGION1WA_Msk (0x1UL << MWU_NMIENSET_PREGION1WA_Pos)
#define MACRO_MAP_FOR_PARAM_7(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_6 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define TIMER_INTENCLR_COMPARE5_Msk (0x1UL << TIMER_INTENCLR_COMPARE5_Pos)
#define USBD_INTENCLR_ENDEPOUT6_Clear (1UL)
#define POWER_RAM_POWERSET_S6POWER_Pos (6UL)
#define NFCT_INTENSET_RXFRAMESTART_Set (1UL)
#define __stddef_H 
#define SPI_PSEL_MOSI_CONNECT_Disconnected (1UL)
#define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL << RADIO_TXPOWER_TXPOWER_Pos)
#define GPIO_OUTCLR_PIN2_High (1UL)
#define MWU_INTEN_REGION2RA_Pos (5UL)
#define MWU_REGIONENSET_PRGN0WA_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR20_Pos (20UL)
#define RTC_EVTENCLR_OVRFLW_Msk (0x1UL << RTC_EVTENCLR_OVRFLW_Pos)
#define PPI_CHG_CH15_Pos (15UL)
#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL)
#define PWM_PSEL_OUT_PORT_Pos (5UL)
#define NRF_STACK_GUARD_CONFIG_INFO_COLOR 0
#define PDM_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
#define COMP_PSEL_PSEL_Msk (0x7UL << COMP_PSEL_PSEL_Pos)
#define COMP_INTENCLR_DOWN_Msk (0x1UL << COMP_INTENCLR_DOWN_Pos)
#define QDEC_INTENSET_DBLRDY_Set (1UL)
#define TWIS_INTENSET_ERROR_Set (1UL)
#define NRF_SDH_STACK_OBSERVER_PRIO_LEVELS 2
#define UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL)
#define GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos)
#define RADIO_INTENSET_EDEND_Msk (0x1UL << RADIO_INTENSET_EDEND_Pos)
#define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
#define PPI_CHG0_CH4_Pos PPI_CHG_CH4_Pos
#define MWU_PERREGION_SUBSTATRA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR28_Pos)
#define RBPCONF APPROTECT
#define SPIM_EVENTS_END_EVENTS_END_Msk (0x1UL << SPIM_EVENTS_END_EVENTS_END_Pos)
#define NVMC_ERASEPAGEPARTIALCFG_DURATION_Msk (0x7FUL << NVMC_ERASEPAGEPARTIALCFG_DURATION_Pos)
#define GPIO_OUTCLR_PIN0_Pos (0UL)
#define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL)
#define GPIO_DIRSET_PIN20_Input (0UL)
#define NFCT_PACKETPTR_PTR_Pos (0UL)
#define GPIO_DIR_PIN15_Output (1UL)
#define RADIO_MODE_MODE_Nrf_1Mbit (0UL)
#define COMP_INTEN_CROSS_Disabled (0UL)
#define UARTE_ERRORSRC_OVERRUN_Pos (0UL)
#define PPI_CHG3_CH13_Pos PPI_CHG_CH13_Pos
#define RADIO_SHORTS_END_START_Pos (5UL)
#define BOOL_TO_STRING(BOOLVAL) ((BOOLVAL) ? "true" : "false")
#define NRF_SDH_BLE_GATTS_ATTR_TAB_SIZE 1408
#define MWU_PERREGION_SUBSTATRA_SR14_Pos (14UL)
#define MAXTX TXD.MAXCNT
#define NRF_LOG_INSTANCE_PTR_INIT(_p_name,_module_name,_inst_name) 
#define NRF_LOG_ERROR_COLOR 2
#define MWU_NMIENSET_REGION1WA_Enabled (1UL)
#define EGU_INTEN_TRIGGERED5_Msk (0x1UL << EGU_INTEN_TRIGGERED5_Pos)
#define TWI1_ENABLED 1
#define EGU_INTENCLR_TRIGGERED7_Msk (0x1UL << EGU_INTENCLR_TRIGGERED7_Pos)
#define POWER_INTENCLR_USBPWRRDY_Disabled (0UL)
#define PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos)
#define QSPI_CINSTRCONF_OPCODE_Pos (0UL)
#define I2S_PSEL_MCK_CONNECT_Connected (0UL)
#define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_NotGenerated (0UL)
#define CCM_MODE_MODE_Msk (0x1UL << CCM_MODE_MODE_Pos)
#define NFCT_INTENCLR_FIELDDETECTED_Enabled (1UL)
#define GPIO_IN_PIN26_High (1UL)
#define SPIM_INTENCLR_STOPPED_Clear (1UL)
#define SPIM_PSEL_SCK_CONNECT_Pos (31UL)
#define POWER_RAM_POWER_S7RETENTION_Off (0UL)
#define MWU_NMIENSET_REGION3WA_Disabled (0UL)
#define NRFX_I2S_CONFIG_MCK_PIN 255
#define PDM_PSEL_CLK_CONNECT_Connected (0UL)
#define SPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
#define GPIO_DIRSET_PIN14_Output (1UL)
#define UICR_DEBUGCTRL_CPUNIDEN_Disabled (0x00UL)
#define GPIO_IN_PIN17_Low (0UL)
#define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Generated (1UL)
#define NRFX_PWM_DEFAULT_CONFIG_BASE_CLOCK 4
#define NRF_CRYPTO_RNG_AUTO_INIT_ENABLED 1
#define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Msk (0x1UL << RTC_EVENTS_COMPARE_EVENTS_COMPARE_Pos)
#define SPIS_CONFIG_CPOL_Pos (2UL)
#define TWI_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << TWI_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
#define POWER_RAM_POWERSET_S9POWER_Msk (0x1UL << POWER_RAM_POWERSET_S9POWER_Pos)
#define GPIO_DIRCLR_PIN26_Clear (1UL)
#define QSPI_TASKS_READSTART_TASKS_READSTART_Msk (0x1UL << QSPI_TASKS_READSTART_TASKS_READSTART_Pos)
#define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_NotGenerated (0UL)
#define RADIO_SHORTS_FRAMESTART_BCSTART_Enabled (1UL)
#define NRF_LOG_DEBUG(...) NRF_LOG_INTERNAL_DEBUG( __VA_ARGS__)
#define LPCOMP_SHORTS_READY_SAMPLE_Disabled (0UL)
#define PPI_CHG0_CH9_Excluded PPI_CHG_CH9_Excluded
#define QSPI_CINSTRCONF_LIO2_Pos (12UL)
#define USBD_INTENSET_ENDISOOUT_Msk (0x1UL << USBD_INTENSET_ENDISOOUT_Pos)
#define NRF_MPU_LIB_ENABLED 0
#define GPIOTE_INTENSET_IN2_Pos (2UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP384R1_ENABLED 1
#define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Pos (0UL)
#define xPSR_V_Pos 28U
#define USBD_ENABLE_ENABLE_Disabled (0UL)
#define MWU_NMIENSET_PREGION0WA_Pos (24UL)
#define TPI_TRIGGER_TRIGGER_Pos 0U
#define SPIS_INTENCLR_END_Msk (0x1UL << SPIS_INTENCLR_END_Pos)
#define RTC_EVTENCLR_TICK_Msk (0x1UL << RTC_EVTENCLR_TICK_Pos)
#define GPIO_OUTCLR_PIN1_Clear (1UL)
#define GPIO_IN_PIN31_High (1UL)
#define POWER_RAM_POWER_S13RETENTION_Msk (0x1UL << POWER_RAM_POWER_S13RETENTION_Pos)
#define PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos)
#define MAX_CONN_INTERVAL MSEC_TO_UNITS(200, UNIT_1_25_MS)
#define MACRO_MAP_REC_11(macro,a,...) macro(a) MACRO_MAP_REC_10(macro, __VA_ARGS__, )
#define NRF_LOG_CTRL_INTERNAL_H 
#define BLE_NUS_C_BLE_OBSERVER_PRIO 2
#define NORDIC_COMMON_H__ 
#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)
#define MACRO_MAP_REC_12(macro,a,...) macro(a) MACRO_MAP_REC_11(macro, __VA_ARGS__, )
#define TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_TXD_PTR_PTR_Pos)
#define GPIO_IN_PIN16_Pos (16UL)
#define NRF_SAADC ((NRF_SAADC_Type*) NRF_SAADC_BASE)
#define USBD_EVENTS_ENDEPOUT_EVENTS_ENDEPOUT_NotGenerated (0UL)
#define SAADC_INTENCLR_CH1LIMITL_Pos (9UL)
#define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL)
#define SPIS_PSEL_SCK_CONNECT_Pos (31UL)
#define MWU_REGIONENCLR_RGN3WA_Pos (6UL)
#define PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos)
#define NRF_LOG_INTERNAL_INIT(...) NRF_SUCCESS
#define TWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL)
#define MWU_REGIONENSET_RGN1WA_Enabled (1UL)
#define SLAVE_LATENCY 0
#define MWU_NMIENSET_PREGION1RA_Pos (27UL)
#define TIMER_INTENSET_COMPARE0_Disabled (0UL)
#define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Trigger (1UL)
#define GPIO_DIRCLR_PIN1_Output (1UL)
#define MWU_NMIENCLR_REGION2RA_Disabled (0UL)
#define MACRO_MAP_30(macro,a,...) macro(a) MACRO_MAP_29(macro, __VA_ARGS__, )
#define GPIO_DIRSET_PIN14_Set (1UL)
#define MPU_CTRL_ENABLE_Msk (1UL )
#define NVMC_CONFIG_WEN_Pos (0UL)
#define UART_PSEL_TXD_CONNECT_Pos (31UL)
#define APSR_C_Pos 29U
#define WDT_RREN_RR7_Msk (0x1UL << WDT_RREN_RR7_Pos)
#define PPI_CHEN_CH4_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED12_Pos (12UL)
#define PPI_CHG0_CH3_Msk PPI_CHG_CH3_Msk
#define SCB_CCR_UNALIGN_TRP_Pos 3U
#define MWU_NMIENCLR_REGION2WA_Disabled (0UL)
#define GPIO_OUTCLR_PIN0_Clear (1UL)
#define USBD_INTENCLR_STARTED_Enabled (1UL)
#define USBD_LOWPOWER_LOWPOWER_LowPower (1UL)
#define USBD_EVENTS_USBRESET_EVENTS_USBRESET_Pos (0UL)
#define PWM_INTENCLR_LOOPSDONE_Clear (1UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_8BIT I2S_CONFIG_SWIDTH_SWIDTH_8Bit
#define POWER_INTENCLR_USBREMOVED_Disabled (0UL)
#define GPIOTE_INTENSET_IN3_Enabled (1UL)
#define MWU_PREGION_SUBS_SR6_Exclude (0UL)
#define PPI_CHG2_CH7_Pos PPI_CHG_CH7_Pos
#define SPIS_PSEL_SCK_CONNECT_Disconnected (1UL)
#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)
#define USBD_INTEN_ENDEPIN5_Disabled (0UL)
#define PWM_MODE_UPDOWN_Up (0UL)
#define PPI_CHEN_CH2_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR14_Access (1UL)
#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled (0UL)
#define MWU_INTENCLR_PREGION0RA_Disabled (0UL)
#define RADIO_INTENCLR_CCABUSY_Pos (18UL)
#define POWER_RAM_POWERSET_S0POWER_Msk (0x1UL << POWER_RAM_POWERSET_S0POWER_Pos)
#define MWU_PERREGION_SUBSTATWA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR11_Pos)
#define MACRO_MAP_FOR_PARAM_N(N,param,...) MACRO_MAP_FOR_PARAM_N_(N, param, __VA_ARGS__)
#define GPIO_OUTCLR_PIN29_Pos (29UL)
#define PPI_CHG1_CH6_Included PPI_CHG_CH6_Included
#define MWU_INTEN_PREGION1WA_Disabled (0UL)
#define EGU_INTEN_TRIGGERED13_Disabled (0UL)
#define SPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos)
#define MWU_PREGION_SUBS_SR28_Msk (0x1UL << MWU_PREGION_SUBS_SR28_Pos)
#define PPI_CHENCLR_CH1_Disabled (0UL)
#define TASKS_CHG0DIS TASKS_CHG[0].DIS
#define BLE_HTS_BLE_OBSERVER_PRIO 2
#define USBD_INTENCLR_ENDEPIN2_Enabled (1UL)
#define QSPI_ENABLE_ENABLE_Enabled (1UL)
#define CLOCK_EVENTS_CTSTARTED_EVENTS_CTSTARTED_Pos (0UL)
#define DEFAULT_BME_HUMIDITY_DIFF UINT16_MAX
#define NRF_LOG_INTERNAL_HEXDUMP_DEBUG(p_data,len) NRF_LOG_INTERNAL_HEXDUMP_MODULE(NRF_LOG_SEVERITY_DEBUG, NRF_LOG_SEVERITY_DEBUG, p_data, len)
#define QDEC_PSEL_B_PIN_Pos (0UL)
#define NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos)
#define SAADC_INTEN_CH6LIMITH_Enabled (1UL)
#define GPIO_DIR_PIN19_Pos (19UL)
#define NRF_TWIM0 ((NRF_TWIM_Type*) NRF_TWIM0_BASE)
#define NRF_TWIM1 ((NRF_TWIM_Type*) NRF_TWIM1_BASE)
#define SWI5_IRQHandler SWI5_EGU5_IRQHandler
#define MWU_INTENSET_REGION2RA_Enabled (1UL)
#define RADIO_PCNF1_WHITEEN_Msk (0x1UL << RADIO_PCNF1_WHITEEN_Pos)
#define USBD_EPDATASTATUS_EPOUT3_Pos (19UL)
#define MWU_PREGION_SUBS_SR14_Pos (14UL)
#define POWER_RAM_POWERSET_S2RETENTION_On (1UL)
#define GPIO_OUTSET_PIN23_Pos (23UL)
#define SAADC_INTENCLR_CH2LIMITH_Clear (1UL)
#define TWIM_INTENSET_TXSTARTED_Msk (0x1UL << TWIM_INTENSET_TXSTARTED_Pos)
#define PWM_INTENCLR_STOPPED_Pos (1UL)
#define PPI_CHEN_CH6_Disabled (0UL)
#define MWU_PREGION_SUBS_SR1_Pos (1UL)
#define QDEC_INTENCLR_STOPPED_Enabled (1UL)
#define I2S_PSEL_MCK_PORT_Pos (5UL)
#define WDT_REQSTATUS_RR5_Pos (5UL)
#define MACRO_MAP_FOR_PARAM_0(n_list,param,...) 
#define POWER_EVENTS_USBDETECTED_EVENTS_USBDETECTED_Msk (0x1UL << POWER_EVENTS_USBDETECTED_EVENTS_USBDETECTED_Pos)
#define SAADC_INTENCLR_CH5LIMITL_Enabled (1UL)
#define MWU_REGIONENCLR_RGN2RA_Enabled (1UL)
#define MWU_REGIONENCLR_RGN1RA_Disabled (0UL)
#define GPIO_DIR_PIN18_Pos (18UL)
#define USBD_INTENSET_EPDATA_Disabled (0UL)
#define COMP_EVENTS_DOWN_EVENTS_DOWN_Msk (0x1UL << COMP_EVENTS_DOWN_EVENTS_DOWN_Pos)
#define SPIS_CONFIG_CPOL_ActiveHigh (0UL)
#define UARTE_INTEN_TXDRDY_Pos (7UL)
#define SAADC_INTENCLR_CH2LIMITH_Pos (10UL)
#define FICR_CODESIZE_CODESIZE_Pos (0UL)
#define GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos)
#define UARTE_INTEN_TXDRDY_Enabled (1UL)
#define USBD_TASKS_EP0STALL_TASKS_EP0STALL_Pos (0UL)
#define GPIO_DIR_PIN13_Input (0UL)
#define UARTE_INTENSET_ERROR_Msk (0x1UL << UARTE_INTENSET_ERROR_Pos)
#define POWER_RAM_POWER_S1RETENTION_Pos (17UL)
#define QDEC_PSEL_A_PORT_Pos (5UL)
#define USBD_DPDMVALUE_STATE_Resume (1UL)
#define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Msk (0x1UL << TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Pos)
#define TWIM_INTENCLR_STOPPED_Enabled (1UL)
#define TWIS_CONFIG_ADDRESS1_Enabled (1UL)
#define COMP_INTEN_CROSS_Msk (0x1UL << COMP_INTEN_CROSS_Pos)
#define COMP_INTENCLR_READY_Pos (0UL)
#define NFCT_MAXLEN_MAXLEN_Msk (0x1FFUL << NFCT_MAXLEN_MAXLEN_Pos)
#define MWU_REGIONEN_PRGN0WA_Disable (0UL)
#define MWU_PREGION_SUBS_SR26_Include (1UL)
#define NFCT_EVENTS_FIELDLOST_EVENTS_FIELDLOST_Generated (1UL)
#define AAR_INTENCLR_RESOLVED_Pos (1UL)
#define STRING_CONCATENATE_IMPL(lhs,rhs) lhs ## rhs
#define USBD_INTENCLR_ENDEPIN7_Msk (0x1UL << USBD_INTENCLR_ENDEPIN7_Pos)
#define SAADC_INTENCLR_STARTED_Enabled (1UL)
#define GPIO_DIRCLR_PIN19_Input (0UL)
#define MWU_PERREGION_SUBSTATWA_SR24_Access (1UL)
#define GPIOTE_TASKS_SET_TASKS_SET_Msk (0x1UL << GPIOTE_TASKS_SET_TASKS_SET_Pos)
#define EGU_INTENSET_TRIGGERED14_Enabled (1UL)
#define POWER_RESETREAS_LPCOMP_NotDetected (0UL)
#define RADIO_INTENSET_CCABUSY_Enabled (1UL)
#define CH2_TEP CH[2].TEP
#define QSPI_PSEL_SCK_CONNECT_Msk (0x1UL << QSPI_PSEL_SCK_CONNECT_Pos)
#define SAADC_CH_CONFIG_GAIN_Pos (8UL)
#define RADIO_SHORTS_READY_START_Disabled (0UL)
#define USBD_EPOUTEN_OUT4_Msk (0x1UL << USBD_EPOUTEN_OUT4_Pos)
#define NRF_CLOCK_ENABLED 1
#define NRF_LOG_INSTANCE_REGISTER(_module_name,_inst_name,info_color,debug_color,_initial_lvl,compiled_lvl) 
#define MWU_PERREGION_SUBSTATRA_SR2_NoAccess (0UL)
#define SAADC_INTENCLR_RESULTDONE_Clear (1UL)
#define SPIS_STATUS_OVERREAD_Present (1UL)
#define POWER_RAM_POWERCLR_S10POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S10POWER_Pos)
#define MWU_INTENSET_REGION3RA_Pos (7UL)
#define POWER_RAM_POWERSET_S13POWER_Pos (13UL)
#define MWU_PREGION_SUBS_SR2_Include (1UL)
#define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL)
#define MWU_NMIENSET_REGION0WA_Disabled (0UL)
#define RTC_EVTEN_COMPARE1_Pos (17UL)
#define PPI_CHG2_CH15_Included PPI_CHG_CH15_Included
#define MWU_PERREGION_SUBSTATWA_SR5_Access (1UL)
#define NRFX_SPIM1_ENABLED 0
#define SAADC_INTENSET_CH4LIMITL_Pos (15UL)
#define PPI_CHEN_CH22_Enabled (1UL)
#define NFCT_EVENTS_READY_EVENTS_READY_Generated (1UL)
#define MAX_NUS_CONN_INTERVAL MSEC_TO_UNITS(50, UNIT_1_25_MS)
#define WDT_INTENSET_TIMEOUT_Set (1UL)
#define TWI_SHORTS_BB_SUSPEND_Pos (0UL)
#define ECB_INTENSET_ERRORECB_Set (1UL)
#define QDEC_INTENCLR_REPORTRDY_Enabled (1UL)
#define GPIO_DIRCLR_PIN3_Pos (3UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10 (0x18000000UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11 (0x16000000UL)
#define TWIM_INTENSET_LASTRX_Enabled (1UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15 (0x11000000UL)
#define MWU_NMIENSET_REGION1WA_Pos (2UL)
#define GPIO_OUTCLR_PIN15_Clear (1UL)
#define FICR_TRNG90B_ROSC2_ROSC2_Msk (0xFFFFFFFFUL << FICR_TRNG90B_ROSC2_ROSC2_Pos)
#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CTR_ENABLED 1
#define MWU_NMIENSET_PREGION1RA_Disabled (0UL)
#define NRFX_TWIM_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
#define SysTick_BASE (SCS_BASE + 0x0010UL)
#define PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos)
#define USBD_INTENCLR_ENDEPOUT2_Clear (1UL)
#define FICR_TEMP_B0_B_Pos (0UL)
#define GPIO_LATCH_PIN8_Pos (8UL)
#define GPIO_DIR_PIN5_Pos (5UL)
#define NRF_DFU_TRANSPORT_BLE 1
#define RTC_EVTENSET_OVRFLW_Disabled (0UL)
#define ITM_RXBUFFER_EMPTY 0x5AA55AA5U
#define USBD_EPSTATUS_EPIN0_Pos (0UL)
#define TIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL)
#define USBD_EPOUTEN_OUT1_Enable (1UL)
#define NRF_RNG ((NRF_RNG_Type*) NRF_RNG_BASE)
#define ECB_INTENSET_ERRORECB_Enabled (1UL)
#define EGU_INTEN_TRIGGERED15_Pos (15UL)
#define FICR_PRODTEST_PRODTEST_Done (0xBB42319FUL)
#define POWER_RAM_POWERCLR_S4RETENTION_Off (1UL)
#define PWM_INTEN_LOOPSDONE_Disabled (0UL)
#define PPI_CHEN_CH10_Pos (10UL)
#define MWU_NMIEN_REGION3RA_Enabled (1UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21 (0x0C000000UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23 (0x0B000000UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_BP512R1_ENABLED 1
#define UART_INTENSET_RXTO_Set (1UL)
#define MWU_NMIEN_PREGION1RA_Disabled (0UL)
#define QDEC_REPORTPER_REPORTPER_1Smpl (8UL)
#define SPIM_PSEL_CSN_CONNECT_Disconnected (1UL)
#define GPIO_LATCH_PIN27_Pos (27UL)
#define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_HFCLKSTARTED_Pos)
#define RADIO_PREFIX0_AP2_Pos (16UL)
#define MWU_NMIENSET_REGION2RA_Pos (5UL)
#define PDM_INTENCLR_STOPPED_Msk (0x1UL << PDM_INTENCLR_STOPPED_Pos)
#define USBD_INTEN_ENDEPIN5_Msk (0x1UL << USBD_INTEN_ENDEPIN5_Pos)
#define SPIM_INTENCLR_ENDRX_Msk (0x1UL << SPIM_INTENCLR_ENDRX_Pos)
#define GPIO_OUTCLR_PIN19_High (1UL)
#define USBD_EPSTALL_STALL_Stall (1UL)
#define TWIM_SHORTS_LASTTX_STOP_Pos (9UL)
#define GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos)
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
#define QDEC_INTENCLR_STOPPED_Pos (4UL)
#define GPIO_DIRSET_PIN31_Output (1UL)
#define USBD_ISOOUT_MAXCNT_MAXCNT_Pos (0UL)
#define GPIO_OUTCLR_PIN5_High (1UL)
#define CLOCK_INTENSET_DONE_Set (1UL)
#define NFCT_TASKS_ACTIVATE_TASKS_ACTIVATE_Trigger (1UL)
#define QSPI_IFCONFIG1_SCKDELAY_Pos (0UL)
#define PPI_CHG3_CH0_Excluded PPI_CHG_CH0_Excluded
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30 (0x08800000UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31 (0x08400000UL)
#define UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL)
#define POWER_RAM_POWERSET_S12RETENTION_On (1UL)
#define QDEC_INTENCLR_ACCOF_Enabled (1UL)
#define QDEC_PSEL_A_CONNECT_Msk (0x1UL << QDEC_PSEL_A_CONNECT_Pos)
#define NRF_DFU_SVCI_DISABLED 1
#define MACRO_MAP_FOR_PARAM_9(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_8 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define USBD_SHORTS_ENDEPOUT0_EP0STATUS_Pos (3UL)
#define GET_ARG_2(a1,a2) a2
#define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL << CLOCK_HFCLKRUN_STATUS_Pos)
#define BLE_HRS_BLE_OBSERVER_PRIO 2
#define EGU_INTENSET_TRIGGERED7_Enabled (1UL)
#define MWU_REGIONENSET_RGN0WA_Pos (0UL)
#define PPI_CHG1_CH14_Msk PPI_CHG_CH14_Msk
#define UARTE_INTENCLR_CTS_Clear (1UL)
#define USBD_EPINEN_IN5_Enable (1UL)
#define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL)
#define NRFX_UART_CONFIG_INFO_COLOR 0
#define UINT64_MAX 18446744073709551615ULL
#define USBD_EPSTATUS_EPIN6_DataDone (1UL)
#define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL)
#define TWIM_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
#define SAADC_CH_CONFIG_TACQ_Msk (0x7UL << SAADC_CH_CONFIG_TACQ_Pos)
#define POWER_RESETREAS_SREQ_NotDetected (0UL)
#define GPIO_OUTCLR_PIN24_High (1UL)
#define USBD_INTENCLR_ENDISOOUT_Msk (0x1UL << USBD_INTENCLR_ENDISOOUT_Pos)
#define GPIO_DIRCLR_PIN22_Clear (1UL)
#define UARTE_INTEN_ERROR_Disabled (0UL)
#define TWIS_ENABLE_ENABLE_Pos (0UL)
#define SAADC_INTENSET_CH5LIMITH_Pos (16UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42 (0x06000000UL)
#define FICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL)
#define NRF_TWIS0 ((NRF_TWIS_Type*) NRF_TWIS0_BASE)
#define POWER_RAMSTATUS_RAMBLOCK3_On (1UL)
#define RADIO_CCACTRL_CCACORRCNT_Pos (24UL)
#define GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos)
#define MWU_INTEN_PREGION1WA_Msk (0x1UL << MWU_INTEN_PREGION1WA_Pos)
#define FICR_INFO_RAM_RAM_K256 (0x100UL)
#define GPIO_OUTSET_PIN31_Set (1UL)
#define PPI_CHG1_CH0_Pos PPI_CHG_CH0_Pos
#define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Msk (0x1UL << CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Pos)
#define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_NotGenerated (0UL)
#define SPIM_INTENCLR_ENDTX_Enabled (1UL)
#define GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos)
#define PPI_CHG_CH16_Excluded (0UL)
#define MWU_PERREGION_SUBSTATRA_SR30_NoAccess (0UL)
#define QSPI_ADDRCONF_WREN_Enable (1UL)
#define RADIO_SHORTS_READY_EDSTART_Msk (0x1UL << RADIO_SHORTS_READY_EDSTART_Pos)
#define GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos)
#define NRF_ERROR_IOT_ERR_BASE_STOP (0xAFFF)
#define MWU_REGIONENSET_RGN1RA_Pos (3UL)
#define MWU_INTENCLR_REGION2RA_Pos (5UL)
#define UARTE_EVENTS_CTS_EVENTS_CTS_NotGenerated (0UL)
#define MWU_PERREGION_SUBSTATWA_SR23_NoAccess (0UL)
#define GPIO_OUTSET_PIN10_Low (0UL)
#define GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos)
#define MWU_PERREGION_SUBSTATRA_SR22_NoAccess (0UL)
#define SWI2_IRQHandler SWI2_EGU2_IRQHandler
#define I2S_PSEL_SDOUT_CONNECT_Pos (31UL)
#define AAR_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define MWU_INTENSET_REGION3WA_Enabled (1UL)
#define RADIO_SHORTS_PHYEND_DISABLE_Pos (20UL)
#define GPIO_IN_PIN1_Low (0UL)
#define UART_PSEL_RTS_CONNECT_Disconnected (1UL)
#define NRF_APP_VERSION_ADDR 0x1D000
#define NRF_SDH_LOG_LEVEL 3
#define MWU_PERREGION_SUBSTATWA_SR15_NoAccess (0UL)
#define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL)
#define SAADC_CH_PSELN_PSELN_Msk (0x1FUL << SAADC_CH_PSELN_PSELN_Pos)
#define QSPI_CINSTRCONF_LFEN_Enable (1UL)
#define MWU_PERREGION_SUBSTATRA_SR14_NoAccess (0UL)
#define POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL)
#define POWER_INTENSET_USBDETECTED_Msk (0x1UL << POWER_INTENSET_USBDETECTED_Pos)
#define MWU_PERREGION_SUBSTATRA_SR29_Pos (29UL)
#define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Pos (0UL)
#define TPI_FIFO1_ETM_ATVALID_Pos 26U
#define COMP_TASKS_STOP_TASKS_STOP_Msk (0x1UL << COMP_TASKS_STOP_TASKS_STOP_Pos)
#define MWU_REGIONENCLR_RGN3WA_Enabled (1UL)
#define TWIS_INTEN_ERROR_Disabled (0UL)
#define PWM_INTEN_LOOPSDONE_Msk (0x1UL << PWM_INTEN_LOOPSDONE_Pos)
#define PPI_CHENCLR_CH9_Enabled (1UL)
#define POWER_RAM_POWER_S7RETENTION_Msk (0x1UL << POWER_RAM_POWER_S7RETENTION_Pos)
#define NRF_LOG_INTERNAL_INST(level,level_id,p_inst,...) if (NRF_LOG_ENABLED && (NRF_LOG_LEVEL >= level) && (level <= NRF_LOG_DEFAULT_LEVEL)) { if (NRF_LOG_INST_FILTER(p_inst) >= level) { LOG_INTERNAL(LOG_SEVERITY_INST_ID(level_id, p_inst), __VA_ARGS__); } }
#define USBD_EPDATASTATUS_EPOUT1_Started (1UL)
#define TWI_INTENCLR_STOPPED_Disabled (0UL)
#define MWU_PREGION_SUBS_SR16_Exclude (0UL)
#define GPIO_OUTCLR_PIN18_Low (0UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63 (0x04100000UL)
#define PPI_CHG3_CH3_Pos PPI_CHG_CH3_Pos
#define USBD_EPINEN_IN5_Disable (0UL)
#define RTC_INTENCLR_COMPARE0_Msk (0x1UL << RTC_INTENCLR_COMPARE0_Pos)
#define UART_EVENTS_NCTS_EVENTS_NCTS_Msk (0x1UL << UART_EVENTS_NCTS_EVENTS_NCTS_Pos)
#define SAADC_INTENSET_STARTED_Disabled (0UL)
#define NRF_BLE_BMS_BLE_OBSERVER_PRIO 2
#define RADIO_DACNF_ENA0_Pos (0UL)
#define USBD_INTENCLR_EP0SETUP_Enabled (1UL)
#define RADIO_DACNF_TXADD5_Pos (13UL)
#define QDEC_ACC_ACC_Pos (0UL)
#define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Generated (1UL)
#define USBD_INTENCLR_ENDEPOUT6_Msk (0x1UL << USBD_INTENCLR_ENDEPOUT6_Pos)
#define NRF_PWM2_BASE 0x40022000UL
#define UART_INTENSET_CTS_Enabled (1UL)
#define GPIO_OUT_PIN17_Low (0UL)
#define NFCT_EVENTS_TXFRAMESTART_EVENTS_TXFRAMESTART_Pos (0UL)
#define NRF_RNG_BASE 0x4000D000UL
#define PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos)
#define USBD_EVENTS_ENDISOIN_EVENTS_ENDISOIN_Generated (1UL)
#define GPIOTE_INTENCLR_IN4_Msk (0x1UL << GPIOTE_INTENCLR_IN4_Pos)
#define MWU_PERREGION_SUBSTATRA_SR28_Access (1UL)
#define RNG_TASKS_STOP_TASKS_STOP_Msk (0x1UL << RNG_TASKS_STOP_TASKS_STOP_Pos)
#define FPU_FPCCR_THREAD_Pos 3U
#define LPCOMP_PSEL_PSEL_AnalogInput0 (0UL)
#define LPCOMP_PSEL_PSEL_AnalogInput1 (1UL)
#define LPCOMP_PSEL_PSEL_AnalogInput2 (2UL)
#define LPCOMP_PSEL_PSEL_AnalogInput3 (3UL)
#define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_NotGenerated (0UL)
#define LPCOMP_PSEL_PSEL_AnalogInput5 (5UL)
#define LPCOMP_PSEL_PSEL_AnalogInput6 (6UL)
#define LPCOMP_PSEL_PSEL_AnalogInput7 (7UL)
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)
#define PPI_CHENCLR_CH25_Pos (25UL)
#define TWIS_ERRORSRC_OVERREAD_NotDetected (0UL)
#define MWU_REGIONENCLR_RGN0RA_Pos (1UL)
#define DEFAULT_FFT_START 0
#define TWIM_TXD_LIST_LIST_Msk (0x7UL << TWIM_TXD_LIST_LIST_Pos)
#define MWU_PREGION_SUBS_SR30_Pos (30UL)
#define CH0_TEP CH[0].TEP
#define SPIS_INTENCLR_ACQUIRED_Pos (10UL)
#define FICR_NFC_TAGHEADER0_MFGID_Pos (0UL)
#define USBD_DPDMVALUE_STATE_J (2UL)
#define USBD_DPDMVALUE_STATE_K (4UL)
#define SYSTEM_NRF52840_H 
#define UARTE_PSEL_CTS_CONNECT_Connected (0UL)
#define MWU_PREGION_SUBS_SR22_Exclude (0UL)
#define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL << RADIO_CRCPOLY_CRCPOLY_Pos)
#define NRFX_PRS_BOX_3_ENABLED 0
#define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Generated (1UL)
#define SPIM_TXD_LIST_LIST_Disabled (0UL)
#define NRFX_SPIM2_ENABLED 1
#define GPIO_LATCH_PIN21_Latched (1UL)
#define TWIS_INTEN_TXSTARTED_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR9_NoAccess (0UL)
#define GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos)
#define PPI_CHENCLR_CH22_Pos (22UL)
#define TWIM_SHORTS_LASTRX_STARTTX_Pos (10UL)
#define SAADC_INTENSET_CH1LIMITL_Msk (0x1UL << SAADC_INTENSET_CH1LIMITL_Pos)
#define USBD_EPDATASTATUS_EPIN5_Pos (5UL)
#define USBD_EVENTS_ENDEPOUT_EVENTS_ENDEPOUT_Msk (0x1UL << USBD_EVENTS_ENDEPOUT_EVENTS_ENDEPOUT_Pos)
#define RFM_ENABLE 1
#define NRF_QSPI ((NRF_QSPI_Type*) NRF_QSPI_BASE)
#define MWU_INTEN_REGION1RA_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED9_Pos (9UL)
#define I2S_INTEN_TXPTRUPD_Enabled (1UL)
#define NFCT_TASKS_GOSLEEP_TASKS_GOSLEEP_Pos (0UL)
#define GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos)
#define USBD_INTEN_SOF_Pos (21UL)
#define PPI_CHENSET_CH31_Enabled (1UL)
#define MACRO_MAP_N_(N,...) CONCAT_2(MACRO_MAP_, N)(__VA_ARGS__, )
#define NRF_CRYPTO_BACKEND_OPTIGA_ECC_SECP256R1_ENABLED 1
#define USBD_EVENTCAUSE_USBWUALLOWED_Allowed (1UL)
#define EGU_INTENCLR_TRIGGERED13_Disabled (0UL)
#define TWIS_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_NotGenerated (0UL)
#define NRFX_PRS_CONFIG_LOG_LEVEL 3
#define MWU_REGIONEN_PRGN1RA_Enable (1UL)
#define RADIO_RXADDRESSES_ADDR3_Disabled (0UL)
#define USBD_INTENCLR_ENDEPIN4_Enabled (1UL)
#define NFCT_INTENSET_READY_Msk (0x1UL << NFCT_INTENSET_READY_Pos)
#define WDT_CONFIG_LOG_ENABLED 1
#define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
#define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
#define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
#define POWER_RAM_POWERSET_S5POWER_On (1UL)
#define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
#define POWER_USBREGSTATUS_OUTPUTRDY_NotReady (0UL)
#define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Msk (0x1UL << RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Pos)
#define FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL)
#define TIMER_INTENCLR_COMPARE4_Msk (0x1UL << TIMER_INTENCLR_COMPARE4_Pos)
#define RADIO_INTENCLR_EDSTOPPED_Clear (1UL)
#define __CTYPE_XDIGIT 0x80
#define NRF_LOG_FLUSH() NRF_LOG_INTERNAL_FLUSH()
#define PPI_CHG2_CH9_Msk PPI_CHG_CH9_Msk
#define SAADC_INTENCLR_RESULTDONE_Msk (0x1UL << SAADC_INTENCLR_RESULTDONE_Pos)
#define TPI_FFSR_FtStopped_Pos 1U
#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
#define MWU_REGIONEN_RGN0WA_Pos (0UL)
#define GPIO_DIRCLR_PIN15_Input (0UL)
#define PPI_CHG_CH14_Pos (14UL)
#define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL)
#define BF_CX_BOFF_POS 8U
#define DEFAULT_HX_MAX INT32_MAX
#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)
#define TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL)
#define TASK_MANAGER_CONFIG_LOG_LEVEL 3
#define DWT_FUNCTION_FUNCTION_Pos 0U
#define PDM_MODE_OPERATION_Mono (1UL)
#define BLE_CONN_STATE_BLE_OBSERVER_PRIO 0
#define EGU_INTENCLR_TRIGGERED15_Pos (15UL)
#define MWU_PERREGION_SUBSTATRA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR27_Pos)
#define MWU_INTENCLR_PREGION1WA_Pos (26UL)
#define GPIO_PIN_CNF_DRIVE_D0H1 (5UL)
#define USBD_INTENCLR_EPDATA_Disabled (0UL)
#define USBD_EPDATASTATUS_EPIN2_NotDone (0UL)
#define QSPI_DPMDUR_ENTER_Pos (0UL)
#define NRF_NFCT_BASE 0x40005000UL
#define WDT_RREN_RR6_Enabled (1UL)
#define USBD_EPSTALL_EP_Pos (0UL)
#define UART_CONFIG_STOP_Two (1UL)
#define TWIM_INTEN_LASTRX_Disabled (0UL)
#define MWU_NMIENSET_REGION2RA_Disabled (0UL)
#define USBD_TASKS_EP0RCVOUT_TASKS_EP0RCVOUT_Pos (0UL)
#define PDM_PSEL_CLK_CONNECT_Disconnected (1UL)
#define EGU_INTEN_TRIGGERED4_Msk (0x1UL << EGU_INTEN_TRIGGERED4_Pos)
#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)
#define EGU_INTENCLR_TRIGGERED6_Msk (0x1UL << EGU_INTENCLR_TRIGGERED6_Pos)
#define SAADC_INTEN_CALIBRATEDONE_Pos (4UL)
#define NRFX_RNG_CONFIG_LOG_LEVEL 3
#define QSPI_INTEN_READY_Disabled (0UL)
#define UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
#define QSPI_TASKS_DEACTIVATE_TASKS_DEACTIVATE_Msk (0x1UL << QSPI_TASKS_DEACTIVATE_TASKS_DEACTIVATE_Pos)
#define GPIO_LATCH_PIN24_Latched (1UL)
#define TWIS_PSEL_SCL_PIN_Msk (0x1FUL << TWIS_PSEL_SCL_PIN_Pos)
#define CCM_TASKS_CRYPT_TASKS_CRYPT_Pos (0UL)
#define RADIO_INTENCLR_CCABUSY_Enabled (1UL)
#define RADIO_CRCCNF_SKIPADDR_Pos (8UL)
#define UARTE_INTENCLR_TXDRDY_Pos (7UL)
#define RADIO_EVENTS_RXREADY_EVENTS_RXREADY_Generated (1UL)
#define PPI_CHENSET_CH5_Disabled (0UL)
#define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos (0UL)
#define SCB_AIRCR_VECTKEY_Pos 16U
#define GPIO_IN_PIN16_Low (0UL)
#define FPU_FPDSCR_FZ_Pos 24U
#define QDEC_SAMPLEPER_SAMPLEPER_65ms (9UL)
#define GPIO_OUTCLR_PIN28_Low (0UL)
#define NRF_ASSERT_PRESENT 0
#define NRF_MWU ((NRF_MWU_Type*) NRF_MWU_BASE)
#define NFCT_INTENCLR_RXERROR_Clear (1UL)
#define TIMER_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define SPIS_INTENCLR_ENDRX_Enabled (1UL)
#define USBD_FRAMECNTR_FRAMECNTR_Pos (0UL)
#define TWI_PSEL_SCL_CONNECT_Pos (31UL)
#define GPIOTE_INTENSET_IN1_Pos (1UL)
#define MDK_MICRO_VERSION 1
#define GPIO_IN_PIN4_High (1UL)
#define RADIO_EDSAMPLE_EDLVL_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR29_NoAccess (0UL)
#define INTPTR_MAX INT16_MAX
#define LPCOMP_TASKS_START_TASKS_START_Trigger (1UL)
#define GPIO_DETECTMODE_DETECTMODE_Default (0UL)
#define TIME_SAVE_INTERVAL_MIN (48 * 60)
#define MACRO_MAP_REC_20(macro,a,...) macro(a) MACRO_MAP_REC_19(macro, __VA_ARGS__, )
#define QDEC_PSEL_B_PORT_Msk (0x1UL << QDEC_PSEL_B_PORT_Pos)
#define PPI_CHENSET_CH21_Set (1UL)
#define TWIM_INTENSET_LASTTX_Msk (0x1UL << TWIM_INTENSET_LASTTX_Pos)
#define NRF_ERROR_DRV_TWI_ERR_ANACK (NRF_ERROR_PERIPH_DRIVERS_ERR_BASE + 0x0001)
#define MWU_INTENCLR_REGION3WA_Disabled (0UL)
#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED 0
#define TWIS_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
#define DWT_CTRL_CYCEVTENA_Pos 22U
#define RTC_EVTENCLR_OVRFLW_Disabled (0UL)
#define NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR1_ERASEPCR1_Pos)
#define RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_Generated (1UL)
#define RTC_EVTENSET_COMPARE1_Set (1UL)
#define RTC_EVTENSET_OVRFLW_Set (1UL)
#define MACRO_REPEAT_FOR_7(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_6((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define USBD_EPINEN_IN7_Msk (0x1UL << USBD_EPINEN_IN7_Pos)
#define PPI_CHENCLR_CH18_Clear (1UL)
#define PSELLED PSEL.LED
#define SAADC_SAMPLERATE_CC_Msk (0x7FFUL << SAADC_SAMPLERATE_CC_Pos)
#define PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL)
#define MWU_INTENSET_PREGION1RA_Msk (0x1UL << MWU_INTENSET_PREGION1RA_Pos)
#define QSPI_PSEL_IO2_CONNECT_Pos (31UL)
#define MAX3421E_HOST_CONFIG_LOG_ENABLED 0
#define UART_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL)
#define NRF_CC_HOST_RGF ((NRF_CC_HOST_RGF_Type*) NRF_CC_HOST_RGF_BASE)
#define PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos)
#define TWIS_EVENTS_WRITE_EVENTS_WRITE_Generated (1UL)
#define MWU_NMIENCLR_REGION1RA_Disabled (0UL)
#define MWU_NMIENCLR_PREGION0RA_Clear (1UL)
#define PPI_CHG3_CH7_Excluded PPI_CHG_CH7_Excluded
#define UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL)
#define POWER_RAM_POWERSET_S14POWER_Msk (0x1UL << POWER_RAM_POWERSET_S14POWER_Pos)
#define PPI_TASKS_CHG_EN_EN_Pos (0UL)
#define VERIFY_FALSE_VOID(statement) VERIFY_FALSE((statement), )
#define TWIM_PSEL_SCL_CONNECT_Msk (0x1UL << TWIM_PSEL_SCL_CONNECT_Pos)
#define RADIO_INTENSET_FRAMESTART_Msk (0x1UL << RADIO_INTENSET_FRAMESTART_Pos)
#define UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STOPRX_Pos)
#define WDT_RREN_RR6_Msk (0x1UL << WDT_RREN_RR6_Pos)
#define EGU_INTENSET_TRIGGERED11_Pos (11UL)
#define PPI_CHENSET_CH31_Pos (31UL)
#define MWU_INTENSET_PREGION0WA_Pos (24UL)
#define SAADC_INTENCLR_CH5LIMITL_Clear (1UL)
#define FPU_FPCCR_MONRDY_Pos 8U
#define PWM_ENABLE_ENABLE_Msk (0x1UL << PWM_ENABLE_ENABLE_Pos)
#define NFCT_INTEN_RXFRAMEEND_Pos (6UL)
#define GPIOTE_CONFIG_IRQ_PRIORITY 6
#define GPIO_DIRCLR_PIN20_Clear (1UL)
#define POWER_INTENSET_SLEEPEXIT_Set (1UL)
#define CLOCK_INTENCLR_CTSTOPPED_Disabled (0UL)
#define RTC_EVTENCLR_TICK_Pos (0UL)
#define NRFX_GPIOTE_CONFIG_IRQ_PRIORITY 6
#define MWU_INTEN_PREGION0RA_Disabled (0UL)
#define SAADC_INTENCLR_CH5LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITL_Pos)
#define PPI_CHENSET_CH19_Set (1UL)
#define POWER_INTENCLR_SLEEPEXIT_Disabled (0UL)
#define TWIM_SHORTS_LASTRX_SUSPEND_Enabled (1UL)
#define GPIO_OUTCLR_PIN6_Clear (1UL)
#define NFCT_INTENCLR_TXFRAMEEND_Enabled (1UL)
#define NRF_LOG_INTERNAL_FLUSH() 
#define PPI_CHG2_CH4_Pos PPI_CHG_CH4_Pos
#define TWI_PSEL_SDA_PORT_Msk (0x1UL << TWI_PSEL_SDA_PORT_Pos)
#define MWU_PERREGION_SUBSTATWA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR10_Pos)
#define USBD_INTEN_ENDISOIN_Msk (0x1UL << USBD_INTEN_ENDISOIN_Pos)
#define QSPI_CONFIG_ADDRMODE 0
#define MWU_REGIONENSET_RGN2RA_Msk (0x1UL << MWU_REGIONENSET_RGN2RA_Pos)
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)
#define MWU_PREGION_SUBS_SR27_Msk (0x1UL << MWU_PREGION_SUBS_SR27_Pos)
#define TWIS_CONFIG_ADDRESS0_Pos (0UL)
#define CCM_INTENCLR_ENDKSGEN_Pos (0UL)
#define MWU_INTENSET_PREGION1RA_Pos (27UL)
#define NRF_LOG_HEXDUMP_INFO(p_data,len) NRF_LOG_INTERNAL_HEXDUMP_INFO(p_data, len)
#define __stdbool_h 
#define MWU_INTENSET_REGION1WA_Msk (0x1UL << MWU_INTENSET_REGION1WA_Pos)
#define MWU_PERREGION_SUBSTATRA_SR9_Pos (9UL)
#define LPCOMP_INTENCLR_DOWN_Enabled (1UL)
#define MWU_NMIENCLR_PREGION1WA_Pos (26UL)
#define RADIO_TXPOWER_TXPOWER_Pos5dBm (0x5UL)
#define MWU_PREGION_SUBS_SR13_Pos (13UL)
#define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Generated (1UL)
#define NFCT_INTENSET_RXFRAMEEND_Pos (6UL)
#define GPIO_OUTSET_PIN22_Pos (22UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL)
#define NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos)
#define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Msk (0x1UL << CLOCK_EVENTS_CTTO_EVENTS_CTTO_Pos)
#define MWU_PREGION_SUBS_SR0_Pos (0UL)
#define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL)
#define AAR_INTENCLR_END_Disabled (0UL)
#define WDT_REQSTATUS_RR4_Pos (4UL)
#define RADIO_INTENSET_CCASTOPPED_Msk (0x1UL << RADIO_INTENSET_CCASTOPPED_Pos)
#define INT_LEAST64_MAX INT64_MAX
#define MWU_INTENSET_REGION1WA_Disabled (0UL)
#define GPIO_DIR_PIN17_Pos (17UL)
#define NRF_ERROR_GAZELLE_ERR_BASE (0x8300)
#define NRF_RTC1_BASE 0x40011000UL
#define TWIM_INTENCLR_ERROR_Clear (1UL)
#define PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_CH_TEP_TEP_Pos)
#define USBD_INTENSET_ENDEPOUT7_Pos (19UL)
#define GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos)
#define PPI_CHEN_CH25_Disabled (0UL)
#define ERASEPROTECTEDPAGE ERASEPCR0
#define POWER_RAM_POWER_S9RETENTION_Off (0UL)
#define POWER_INTENCLR_USBDETECTED_Msk (0x1UL << POWER_INTENCLR_USBDETECTED_Pos)
#define PPI_CHENCLR_CH1_Enabled (1UL)
#define GPIO_DIRCLR_PIN8_Output (1UL)
#define GPIO_DIRSET_PIN18_Input (0UL)
#define CH0_EEP CH[0].EEP
#define SAADC_CH_CONFIG_RESN_Bypass (0UL)
#define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Pos (0UL)
#define UARTE_PSEL_CTS_PORT_Pos (5UL)
#define GPIO_LATCH_PIN7_Latched (1UL)
#define USBD_INTENSET_ENDEPIN5_Enabled (1UL)
#define POWER_RAM_POWER_S3POWER_Msk (0x1UL << POWER_RAM_POWER_S3POWER_Pos)
#define USBD_INTENCLR_ENDEPIN6_Msk (0x1UL << USBD_INTENCLR_ENDEPIN6_Pos)
#define RADIO_BASE1_BASE1_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR15_Access (1UL)
#define MWU_NMIENCLR_PREGION1WA_Msk (0x1UL << MWU_NMIENCLR_PREGION1WA_Pos)
#define UART_ENABLED 1
#define NRF_ERROR_SDK_COMMON_ERROR_BASE (NRF_ERROR_BASE_NUM + 0x0080)
#define GPIO_OUT_PIN29_Pos (29UL)
#define CH1_TEP CH[1].TEP
#define I2S_TXD_PTR_PTR_Pos (0UL)
#define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
#define APP_USBD_DUMMY_CONFIG_LOG_ENABLED 0
#define SAADC_EVENTS_DONE_EVENTS_DONE_Msk (0x1UL << SAADC_EVENTS_DONE_EVENTS_DONE_Pos)
#define USBD_EPOUTEN_OUT3_Msk (0x1UL << USBD_EPOUTEN_OUT3_Pos)
#define QDEC_INTENSET_DBLRDY_Disabled (0UL)
#define SPIS_CONFIG_CPHA_Leading (0UL)
#define PDM_INTENCLR_STARTED_Clear (1UL)
#define NRF_BALLOC_CLI_CMDS 0
#define NRF_PWR_MGMT_SLEEP_DEBUG_PIN 31
#define SAADC_INTENCLR_CH6LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITH_Pos)
#define POWER_RAM_POWER_S15RETENTION_Msk (0x1UL << POWER_RAM_POWER_S15RETENTION_Pos)
#define RTC_EVTEN_COMPARE0_Pos (16UL)
#define NRF_PDM_BASE 0x4001D000UL
#define RTC_INTENSET_COMPARE2_Set (1UL)
#define TWI_INTENCLR_RXDREADY_Enabled (1UL)
#define QSPI_PSEL_IO1_CONNECT_Connected (0UL)
#define TWIM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TWIM_TASKS_STOP_TASKS_STOP_Pos)
#define USBD_INTENSET_ENDEPIN5_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED15_Disabled (0UL)
#define MWU_REGION_END_END_Msk (0xFFFFFFFFUL << MWU_REGION_END_END_Pos)
#define LPCOMP_IRQHandler COMP_LPCOMP_IRQHandler
#define xPSR_Q_Pos 27U
#define PPI_CHENCLR_CH28_Pos (28UL)
#define PPI_TASKS_CHG_EN_EN_Trigger (1UL)
#define GPIO_DIRSET_PIN5_Pos (5UL)
#define TWI_INTENSET_BB_Msk (0x1UL << TWI_INTENSET_BB_Pos)
#define PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos)
#define FICR_INFO_VARIANT_VARIANT_CAAA (0x43414141UL)
#define COMP_SHORTS_DOWN_STOP_Disabled (0UL)
#define QSPI_XIPOFFSET_XIPOFFSET_Msk (0xFFFFFFFFUL << QSPI_XIPOFFSET_XIPOFFSET_Pos)
#define USBD_INTENCLR_ENDISOOUT_Pos (20UL)
#define NRF_LOG_H_ 
#define USBD_INTEN_SOF_Disabled (0UL)
#define UART_INTENCLR_RXTO_Enabled (1UL)
#define PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos)
#define PWM_INTEN_STOPPED_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR2_Pos)
#define EGU_INTEN_TRIGGERED3_Disabled (0UL)
#define UARTE_PSEL_RXD_CONNECT_Connected (0UL)
#define EGU_INTENCLR_TRIGGERED5_Disabled (0UL)
#define FICR_TEMP_T1_T_Msk (0xFFUL << FICR_TEMP_T1_T_Pos)
#define POWER_RAM_POWERSET_S0RETENTION_Pos (16UL)
#define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Msk (0x1UL << QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Pos)
#define NFCT_EVENTS_FIELDLOST_EVENTS_FIELDLOST_NotGenerated (0UL)
#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)
#define GET_ARG_1(a1,a2) a1
#define GPIO_DIRCLR_PIN11_Input (0UL)
#define USBD_EPSTATUS_EPOUT5_DataDone (1UL)
#define RTC_EVTENSET_COMPARE3_Msk (0x1UL << RTC_EVTENSET_COMPARE3_Pos)
#define UARTE_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
#define GPIO_DIRSET_PIN27_Pos (27UL)
#define MWU_INTENCLR_REGION0WA_Disabled (0UL)
#define SCB_AIRCR_VECTRESET_Msk (1UL )
#define PPI_CHG_CH11_Included (1UL)
#define PWM_DECODER_MODE_Pos (8UL)
#define USBD_ISOOUT_AMOUNT_AMOUNT_Msk (0x3FFUL << USBD_ISOOUT_AMOUNT_AMOUNT_Pos)
#define NRF_LOG_BACKEND_RTT_TX_RETRY_CNT 3
#define SAADC_INTENCLR_CH6LIMITH_Disabled (0UL)
#define RADIO_INTENSET_EDEND_Disabled (0UL)
#define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos (0UL)
#define USBD_INTENSET_ENDEPOUT4_Msk (0x1UL << USBD_INTENSET_ENDEPOUT4_Pos)
#define GPIO_DIRSET_PIN9_Output (1UL)
#define SPIM_TASKS_START_TASKS_START_Trigger (1UL)
#define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Generated (1UL)
#define GPIO_LATCH_PIN26_Pos (26UL)
#define PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos)
#define RADIO_PREFIX0_AP1_Pos (8UL)
#define GPIO_DIRSET_PIN8_Output (1UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL)
#define USBD_INTEN_ENDEPIN4_Msk (0x1UL << USBD_INTEN_ENDEPIN4_Pos)
#define INTPTR_MIN INT16_MIN
#define I2S_INTENCLR_STOPPED_Enabled (1UL)
#define GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos)
#define INT8_C(x) (x)
#define GPIO_DIRSET_PIN22_Output (1UL)
#define RADIO_TASKS_EDSTART_TASKS_EDSTART_Pos (0UL)
#define TWIS_INTENSET_RXSTARTED_Disabled (0UL)
#define GET_ARGS_AFTER_1_(a1,...) __VA_ARGS__
#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos)
#define PDM_INTEN_STOPPED_Msk (0x1UL << PDM_INTEN_STOPPED_Pos)
#define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Generated (1UL)
#define QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL)
#define TWIS_EVENTS_WRITE_EVENTS_WRITE_Msk (0x1UL << TWIS_EVENTS_WRITE_EVENTS_WRITE_Pos)
#define QSPI_PSEL_IO3_PIN_Msk (0x1FUL << QSPI_PSEL_IO3_PIN_Pos)
#define I2S_CONFIG_FORMAT_FORMAT_Msk (0x1UL << I2S_CONFIG_FORMAT_FORMAT_Pos)
#define GPIO_DIRCLR_PIN10_Pos (10UL)
#define QDEC_SAMPLEPER_SAMPLEPER_512us (2UL)
#define NRFX_SAADC_CONFIG_RESOLUTION 2
#define CLOCK_LFRCMODE_STATUS_Normal (0UL)
#define NRF_BLOCK_DEV_RAM_CONFIG_LOG_LEVEL 3
#define POWER_INTENSET_USBPWRRDY_Set (1UL)
#define UART_PSEL_CTS_PORT_Msk (0x1UL << UART_PSEL_CTS_PORT_Pos)
#define NRF_BLE_CGMS_BLE_OBSERVER_PRIO 2
#define CLOCK_LFCLKSRC_SRC_Pos (0UL)
#define GPIO_OUT_PIN4_High (1UL)
#define SCB_SCR_SLEEPDEEP_Pos 2U
#define PWM_INTENCLR_LOOPSDONE_Pos (7UL)
#define EGU_INTENCLR_TRIGGERED12_Enabled (1UL)
#define TWIM_PSEL_SDA_PIN_Pos (0UL)
#define I2S_INTEN_TXPTRUPD_Pos (5UL)
#define PPI_CHEN_CH30_Disabled (0UL)
#define SCB_SHCSR_MEMFAULTENA_Pos 16U
#define MWU_INTEN_REGION3RA_Enabled (1UL)
#define RADIO_DACNF_ENA1_Disabled (0UL)
#define RADIO_SHORTS_CCAIDLE_STOP_Enabled (1UL)
#define TIMER_INTENCLR_COMPARE1_Disabled (0UL)
#define I2S_CONFIG_MODE_MODE_Pos (0UL)
#define USBD_EVENTCAUSE_ISOOUTCRC_NotDetected (0UL)
#define PPI_CHG3_CH9_Msk PPI_CHG_CH9_Msk
#define ALIGN_NUM(alignment,number) (((number) - 1) + (alignment) - (((number) - 1) % (alignment)))
#define RADIO_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
#define I2S_EVENTS_TXPTRUPD_EVENTS_TXPTRUPD_NotGenerated (0UL)
#define GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos)
#define PPI_CHENSET_CH11_Pos (11UL)
#define GPIO_OUTSET_PIN30_Set (1UL)
#define RADIO_INTENSET_CCASTOPPED_Enabled (1UL)
#define USBD_INTENSET_ENDEPIN7_Msk (0x1UL << USBD_INTENSET_ENDEPIN7_Pos)
#define SCB_DFSR_BKPT_Pos 1U
#define CC_HOST_RGF_HOST_IOT_KDR3_HOST_IOT_KDR3_Pos (0UL)
#define GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos)
#define TWI_INTENSET_STOPPED_Set (1UL)
#define CCM_MODE_DATARATE_125Kbps (2UL)
#define POWER_POFCON_THRESHOLDVDDH_V28 (1UL)
#define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL << RNG_SHORTS_VALRDY_STOP_Pos)
#define USBD_EPOUT_MAXCNT_MAXCNT_Msk (0x7FUL << USBD_EPOUT_MAXCNT_MAXCNT_Pos)
#define POWER_RAM_POWER_S3RETENTION_Pos (19UL)
#define UARTE_INTENSET_CTS_Enabled (1UL)
#define PPI_CHENSET_CH25_Enabled (1UL)
#define COMP_INTENCLR_READY_Enabled (1UL)
#define GPIO_IN_PIN28_Pos (28UL)
#define UART_INTENSET_ERROR_Pos (9UL)
#define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_NotGenerated (0UL)
#define GPIO_DIRSET_PIN3_Output (1UL)
#define GPIO_IN_PIN0_Low (0UL)
#define USBD_EVENTCAUSE_SUSPEND_Pos (8UL)
#define GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos)
#define PPI_CHENCLR_CH14_Clear (1UL)
#define I2S_CONFIG_RATIO_RATIO_Msk (0xFUL << I2S_CONFIG_RATIO_RATIO_Pos)
#define SAADC_INTEN_CH2LIMITL_Enabled (1UL)
#define SAADC_INTEN_RESULTDONE_Msk (0x1UL << SAADC_INTEN_RESULTDONE_Pos)
#define ASSERT(expr) if (NRF_ASSERT_PRESENT) { if (expr) { } else { assert_nrf_callback((uint16_t)__LINE__, (uint8_t *)__FILE__); } }
#define TIMER_TASKS_COUNT_TASKS_COUNT_Trigger (1UL)
#define POWER_RAM_POWERCLR_S1POWER_Pos (1UL)
#define GPIO_IN_PIN12_High (1UL)
#define NFCT_TXD_FRAMECONFIG_SOF_SoF (1UL)
#define NRF_LOG_FLOAT(val) (uint32_t)(((val) < 0 && (val) > -1.0) ? "-" : ""), (int32_t)(val), (int32_t)((((val) > 0) ? (val) - (int32_t)(val) : (int32_t)(val) - (val))*100)
#define PPI_CHENSET_CH7_Enabled (1UL)
#define SCB_SHCSR_MONITORACT_Pos 8U
#define NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_ENABLED 0
#define PPI_CHG1_CH9_Pos PPI_CHG_CH9_Pos
#define TASKS_CHG2DIS TASKS_CHG[2].DIS
#define GPIO_OUTCLR_PIN17_Low (0UL)
#define I2S_RXTXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << I2S_RXTXD_MAXCNT_MAXCNT_Pos)
#define UARTE_PSEL_RXD_CONNECT_Pos (31UL)
#define TWIM_INTENSET_SUSPENDED_Pos (18UL)
#define CCM_TASKS_CRYPT_TASKS_CRYPT_Trigger (1UL)
#define I2S_TASKS_START_TASKS_START_Pos (0UL)
#define GPIOTE_TASKS_OUT_TASKS_OUT_Pos (0UL)
#define __CM4_CMSIS_VERSION_SUB (0x1EU)
#define TIMER_INTENCLR_COMPARE3_Clear (1UL)
#define POWER_RAM_POWERSET_S12POWER_On (1UL)
#define ACL_ACL_SIZE_SIZE_Msk (0xFFFFFFFFUL << ACL_ACL_SIZE_SIZE_Pos)
#define FDS_ENABLED 1
#define RADIO_DACNF_TXADD4_Pos (12UL)
#define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
#define RTC_INTENSET_TICK_Pos (0UL)
#define INT_LEAST64_MIN INT64_MIN
#define PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos)
#define SAADC_INTENCLR_CH5LIMITH_Clear (1UL)
#define ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL << ECB_ECBDATAPTR_ECBDATAPTR_Pos)
#define GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos)
#define PPI_CHG1_CH15_Pos PPI_CHG_CH15_Pos
#define ER1 ER[1]
#define DWT_CPICNT_CPICNT_Pos 0U
#define NRFX_I2S_CONFIG_IRQ_PRIORITY 6
#define RADIO_DACNF_ENA1_Enabled (1UL)
#define NRF52_TO_NRF52840_H 
#define UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL)
#define MWU_INTENCLR_REGION0WA_Enabled (1UL)
#define MACRO_MAP_FOR_PARAM_13(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_12((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define BLE_DFU_ENABLED 1
#define NFCT_TASKS_SENSE_TASKS_SENSE_Trigger (1UL)
#define TWI_ENABLE_ENABLE_Pos (0UL)
#define NRF_FPU ((NRF_FPU_Type*) NRF_FPU_BASE)
#define POWER_INTENCLR_SLEEPENTER_Enabled (1UL)
#define LPCOMP_CONFIG_LOG_ENABLED 0
#define GPIO_DIRCLR_PIN25_Pos (25UL)
#define MACRO_MAP_FOR_PARAM_14(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_13((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos)
#define POWER_RAM_POWER_S1POWER_On (1UL)
#define RADIO_INTENCLR_MHRMATCH_Msk (0x1UL << RADIO_INTENCLR_MHRMATCH_Pos)
#define PPI_TASKS_CHG_DIS_DIS_Msk (0x1UL << PPI_TASKS_CHG_DIS_DIS_Pos)
#define POWER_RAM_POWERCLR_S6RETENTION_Off (1UL)
#define PPI_CHG2_CH11_Included PPI_CHG_CH11_Included
#define NRF_PWM3_BASE 0x4002D000UL
#define UARTE_INTENSET_TXSTOPPED_Set (1UL)
#define SPI_PSEL_SCK_PIN_Msk (0x1FUL << SPI_PSEL_SCK_PIN_Pos)
#define CCM_INTENSET_ENDKSGEN_Disabled (0UL)
#define APP_USBD_CONFIG_DEBUG_COLOR 0
#define I2S_INTENSET_RXPTRUPD_Msk (0x1UL << I2S_INTENSET_RXPTRUPD_Pos)
#define GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos)
#define GPIO_IN_PIN16_High (1UL)
#define NVMC_ICACHECNF_CACHEEN_Pos (0UL)
#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)
#define GPIO_DIR_PIN4_Output (1UL)
#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos)
#define USBD_EPDATASTATUS_EPIN4_Pos (4UL)
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL )
#define GPIO_DIRSET_PIN24_Input (0UL)
#define SAADC_INTENSET_CH7LIMITH_Disabled (0UL)
#define GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos)
#define PPI_CHENCLR_CH0_Pos (0UL)
#define I2S_PSEL_SDIN_PORT_Pos (5UL)
#define UINTMAX_MAX 18446744073709551615ULL
#define SCB_BASE (SCS_BASE + 0x0D00UL)
#define COMP_INTENCLR_DOWN_Enabled (1UL)
#define PPI_CHENCLR_CH8_Clear (1UL)
#define SPIM_PSELDCX_CONNECT_Disconnected (1UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput0 (1UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput1 (2UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput2 (3UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput3 (4UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput4 (5UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput5 (6UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput6 (7UL)
#define UART_CONFIG_STOP_Msk (0x1UL << UART_CONFIG_STOP_Pos)
#define COMP_EVENTS_UP_EVENTS_UP_Generated (1UL)
#define PDM_CONFIG_LOG_ENABLED 0
#define NRF_SDH_SOC_LOG_ENABLED 1
#define MWU_INTENSET_REGION3RA_Disabled (0UL)
#define ITM_TCR_ITMENA_Pos 0U
#define SAADC_CH_CONFIG_RESN_Msk (0x3UL << SAADC_CH_CONFIG_RESN_Pos)
#define TIMER_CC_CC_Pos (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Pos (0UL)
#define PPI_CHG_CH26_Included (1UL)
#define PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos)
#define POWER_RESETREAS_DOG_Pos (1UL)
#define GPIO_DIRSET_PIN14_Input (0UL)
#define RTC_INTENCLR_COMPARE3_Enabled (1UL)
#define RTC_EVTENSET_TICK_Msk (0x1UL << RTC_EVTENSET_TICK_Pos)
#define PPI_CHG0_CH4_Included PPI_CHG_CH4_Included
#define BLE_CSCS_BLE_OBSERVER_PRIO 2
#define QSPI_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
#define PPI_CHG_CH18_Included (1UL)
#define USBD_EPOUTEN_ISOOUT_Pos (8UL)
#define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE1_STOP_Pos)
#define I2S_ENABLE_ENABLE_DISABLE I2S_ENABLE_ENABLE_Disabled
#define SPIS_SEMSTAT_SEMSTAT_CPU (1UL)
#define PPI_CHG_CH13_Pos (13UL)
#define NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Disabled (0UL)
#define SPI_PSEL_MOSI_PIN_Msk (0x1FUL << SPI_PSEL_MOSI_PIN_Pos)
#define RADIO_INTENCLR_CRCOK_Msk (0x1UL << RADIO_INTENCLR_CRCOK_Pos)
#define APP_TIMER_ENABLED 1
#define GPIOTE_INTENSET_IN5_Msk (0x1UL << GPIOTE_INTENSET_IN5_Pos)
#define SWI_DISABLE0 1
#define POWER_INTENCLR_SLEEPENTER_Disabled (0UL)
#define I2S_CONFIG_RATIO_RATIO_384X (7UL)
#define UART_INTENCLR_ERROR_Clear (1UL)
#define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Trigger (1UL)
#define POWER_RAM_POWER_S2POWER_Off (0UL)
#define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL)
#define UARTE_PSEL_TXD_CONNECT_Msk (0x1UL << UARTE_PSEL_TXD_CONNECT_Pos)
#define USBD_INTEN_ENDISOOUT_Msk (0x1UL << USBD_INTEN_ENDISOOUT_Pos)
#define MAX3421E_HOST_CONFIG_LOG_LEVEL 3
#define I2S_PSEL_SDOUT_PIN_Msk (0x1FUL << I2S_PSEL_SDOUT_PIN_Pos)
#define MWU_PERREGION_SUBSTATRA_SR12_Pos (12UL)
#define POWER_RAM_POWER_S8POWER_Pos (8UL)
#define MIN_CONN_INTERVAL MSEC_TO_UNITS(100, UNIT_1_25_MS)
#define MWU_NMIENCLR_REGION0RA_Clear (1UL)
#define SAADC_INTENSET_CH5LIMITH_Disabled (0UL)
#define EGU_INTEN_TRIGGERED3_Msk (0x1UL << EGU_INTEN_TRIGGERED3_Pos)
#define TPI_DEVTYPE_MajorType_Pos 4U
#define EGU_INTENCLR_TRIGGERED5_Msk (0x1UL << EGU_INTENCLR_TRIGGERED5_Pos)
#define GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos)
#define I2S_INTENSET_STOPPED_Disabled (0UL)
#define PPI_CHEN_CH16_Enabled (1UL)
#define TWIM_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
#define TIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL)
#define EGU_INTEN_TRIGGERED2_Enabled (1UL)
#define TEMP_T2_T2_Pos (0UL)
#define RTC_EVTEN_COMPARE2_Pos (18UL)
#define EGU_INTENCLR_TRIGGERED4_Enabled (1UL)
#define LPCOMP_SHORTS_READY_STOP_Enabled (1UL)
#define POWER_RAM_POWERSET_S15RETENTION_On (1UL)
#define I2S_INTEN_STOPPED_Pos (2UL)
#define TWIS_RXD_LIST_LIST_Pos (0UL)
#define TWI_PSEL_SCL_PORT_Msk (0x1UL << TWI_PSEL_SCL_PORT_Pos)
#define SPIM_RXD_LIST_LIST_ArrayList (1UL)
#define GPIO_PIN_CNF_SENSE_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED7_Clear (1UL)
#define QDEC_INTENCLR_DBLRDY_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR1_Enabled (1UL)
#define GPIO_IN_PIN15_Low (0UL)
#define WDT_CONFIG_DEBUG_COLOR 0
#define CLOCK_LFCLKSRC_SRC_Msk (0x3UL << CLOCK_LFCLKSRC_SRC_Pos)
#define QDEC_INTENSET_SAMPLERDY_Set (1UL)
#define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_NotGenerated (0UL)
#define RADIO_INTENSET_DEVMATCH_Disabled (0UL)
#define GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos)
#define UARTE_INTENCLR_ENDRX_Clear (1UL)
#define POWER_INTENSET_USBREMOVED_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR0_Enabled (1UL)
#define NRFX_UART_CONFIG_LOG_ENABLED 0
#define SAADC_TASKS_STOP_TASKS_STOP_Msk (0x1UL << SAADC_TASKS_STOP_TASKS_STOP_Pos)
#define NFCT_INTEN_TXFRAMEEND_Enabled (1UL)
#define MWU_INTENCLR_REGION2RA_Clear (1UL)
#define NRFX_POWER_CONFIG_DEFAULT_DCDCENHV 0
#define MWU_INTENCLR_REGION2RA_Disabled (0UL)
#define I2S_CONFIG_ALIGN_ALIGN_LEFT I2S_CONFIG_ALIGN_ALIGN_Left
#define NFCT_SENSRES_BITFRAMESDD_SDD10000 (16UL)
#define NRFX_SAADC_CONFIG_OVERSAMPLE 0
#define FICR_TRNG90B_APCUTOFF_APCUTOFF_Pos (0UL)
#define NFCT_TXD_AMOUNT_TXDATABYTES_Msk (0x1FFUL << NFCT_TXD_AMOUNT_TXDATABYTES_Pos)
#define PPI_CHEN_CH10_Disabled (0UL)
#define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL)
#define GPIOTE_INTENSET_IN0_Pos (0UL)
#define LPCOMP_INTENSET_CROSS_Msk (0x1UL << LPCOMP_INTENSET_CROSS_Pos)
#define xPSR_T_Pos 24U
#define NRF_BLE_GATTS_C_BLE_OBSERVER_PRIO 2
#define UARTE_INTENCLR_RXDRDY_Clear (1UL)
#define TWIM_INTENSET_STOPPED_Pos (1UL)
#define SPIM_INTENSET_END_Set (1UL)
#define UARTE_INTENSET_ENDRX_Enabled (1UL)
#define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR7_Access (1UL)
#define MWU_INTENCLR_REGION2WA_Clear (1UL)
#define UICR_PSELRESET_CONNECT_Msk (0x1UL << UICR_PSELRESET_CONNECT_Pos)
#define EGU_INTENCLR_TRIGGERED11_Pos (11UL)
#define MWU_REGIONENCLR_PRGN1WA_Clear (1UL)
#define POWER_RAM_POWERCLR_S8POWER_Pos (8UL)
#define POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL)
#define SPI_TXD_TXD_Msk (0xFFUL << SPI_TXD_TXD_Pos)
#define MWU_NMIENCLR_REGION3WA_Pos (6UL)
#define TWI_ERRORSRC_ANACK_Present (1UL)
#define CCM_INTENSET_ENDCRYPT_Set (1UL)
#define RADIO_PCNF1_MAXLEN_Msk (0xFFUL << RADIO_PCNF1_MAXLEN_Pos)
#define NFCT_EVENTS_SELECTED_EVENTS_SELECTED_Msk (0x1UL << NFCT_EVENTS_SELECTED_EVENTS_SELECTED_Pos)
#define USBD_EPINEN_IN6_Msk (0x1UL << USBD_EPINEN_IN6_Pos)
#define NFCT_INTEN_RXFRAMESTART_Pos (5UL)
#define SAADC_CH_CONFIG_MODE_Msk (0x1UL << SAADC_CH_CONFIG_MODE_Pos)
#define PPI_CHENCLR_CH1_Pos (1UL)
#define RADIO_INTENSET_TXREADY_Disabled (0UL)
#define NFCT_NFCID1_LAST_NFCID1_Z_Pos (0UL)
#define __FPU_PRESENT 1
#define NRFX_PWM_DEFAULT_CONFIG_OUT0_PIN 31
#define MWU_NMIEN_REGION3WA_Pos (6UL)
#define QSPI_TASKS_ACTIVATE_TASKS_ACTIVATE_Pos (0UL)
#define GPIO_OUTSET_PIN20_High (1UL)
#define SAADC_INTEN_CH5LIMITH_Disabled (0UL)
#define QSPI_ADDRCONF_MODE_All (3UL)
#define RADIO_EVENTS_RXREADY_EVENTS_RXREADY_NotGenerated (0UL)
#define BLE_LBS_BLE_OBSERVER_PRIO 2
#define UART_ERRORSRC_BREAK_Pos (3UL)
#define GPIO_DIRSET_PIN12_Set (1UL)
#define QSPI_READ_SRC_SRC_Pos (0UL)
#define UARTE_ERRORSRC_PARITY_Msk (0x1UL << UARTE_ERRORSRC_PARITY_Pos)
#define USBD_EVENTCAUSE_READY_Pos (11UL)
#define TIMER_INTENCLR_COMPARE1_Enabled (1UL)
#define WDT_RREN_RR5_Msk (0x1UL << WDT_RREN_RR5_Pos)
#define SAADC_SAMPLERATE_MODE_Timers (1UL)
#define QSPI_INTENSET_READY_Enabled (1UL)
#define LPCOMP_ANADETECT_ANADETECT_Up (1UL)
#define PPI_CHENSET_CH30_Pos (30UL)
#define UARTE_INTEN_ENDRX_Msk (0x1UL << UARTE_INTEN_ENDRX_Pos)
#define UICR_REGOUT0_VOUT_Msk (0x7UL << UICR_REGOUT0_VOUT_Pos)
#define LPCOMP_ENABLE_ENABLE_Enabled (1UL)
#define PPI_CHG1_CH1_Excluded PPI_CHG_CH1_Excluded
#define I2S_CONFIG_SDIN_PIN 28
#define APP_USBD_CONFIG_LOG_ENABLED 0
#define MWU_INTEN_REGION3WA_Msk (0x1UL << MWU_INTEN_REGION3WA_Pos)
#define FICR_NFC_TAGHEADER2_UD9_Pos (8UL)
#define RADIO_EVENTS_READY_EVENTS_READY_Msk (0x1UL << RADIO_EVENTS_READY_EVENTS_READY_Pos)
#define POWER_INTENSET_USBREMOVED_Set (1UL)
#define PPI_CHENSET_CH18_Set (1UL)
#define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Generated (1UL)
#define UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL)
#define NFCT_FIELDPRESENT_FIELDPRESENT_Msk (0x1UL << NFCT_FIELDPRESENT_FIELDPRESENT_Pos)
#define MWU_PERREGION_SUBSTATRA_SR10_Pos (10UL)
#define SPIS_CONFIG_ORDER_MsbFirst (0UL)
#define USBD_EPOUTEN_OUT1_Disable (0UL)
#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_INIT_FILTER_LEVEL 3
#define TWI_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
#define PWM_PRESCALER_PRESCALER_Pos (0UL)
#define BLE_DIS_C_BLE_OBSERVER_PRIO 2
#define PPI_CHG2_CH4_Included PPI_CHG_CH4_Included
#define NRF_MBR_H__ 
#define USBD_EPSTATUS_EPIN2_NoData (0UL)
#define NRF_CRYPTO_BACKEND_NRF_HW_RNG_ENABLED 0
#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL)
#define NVMC_CONFIG_WEN_Een (2UL)
#define SPIS_MAXRX_MAXRX_Pos SPIS_RXD_MAXCNT_MAXCNT_Pos
#define PPI_CHENCLR_CH10_Clear (1UL)
#define LOG_INTERNAL_4(_type,_str,_arg0,_arg1,_arg2,_arg3) (void)(_type); (void)(_str); (void)(_arg0); (void)(_arg1); (void)(_arg2); (void)(_arg3)
#define GPIO_OUT_PIN18_High (1UL)
#define USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Pos (4UL)
#define QSPI_ERASE_LEN_LEN_Msk (0x3UL << QSPI_ERASE_LEN_LEN_Pos)
#define SPI1_TWI1_IRQHandler SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler
#define MWU_PREGION_SUBS_SR26_Msk (0x1UL << MWU_PREGION_SUBS_SR26_Pos)
#define RADIO_INTENCLR_BCMATCH_Disabled (0UL)
#define TASK_MANAGER_CONFIG_LOG_ENABLED 0
#define GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos)
#define MWU_INTENSET_REGION0RA_Disabled (0UL)
#define LPCOMP_HYST_HYST_Msk (0x1UL << LPCOMP_HYST_HYST_Pos)
#define PPI_CHG1_CH2_Pos PPI_CHG_CH2_Pos
#define CCM_TASKS_KSGEN_TASKS_KSGEN_Trigger (1UL)
#define SPI_INTENSET_READY_Set (1UL)
#define MWU_PREGION_SUBS_SR31_Include (1UL)
#define POWER_RAM_POWER_S12POWER_Msk (0x1UL << POWER_RAM_POWER_S12POWER_Pos)
#define MWU_PERREGION_SUBSTATRA_SR8_Pos (8UL)
#define GPIO_OUTCLR_PIN10_High (1UL)
#define POWER_POFCON_THRESHOLD_Msk (0xFUL << POWER_POFCON_THRESHOLD_Pos)
#define QSPI_CINSTRDAT0_BYTE3_Pos (24UL)
#define TEMP_INTENCLR_DATARDY_Enabled (1UL)
#define SPIM_TXD_LIST_LIST_ArrayList (1UL)
#define QDEC_INTENCLR_ACCOF_Disabled (0UL)
#define USBD_EPDATASTATUS_EPOUT1_Pos (17UL)
#define MWU_PREGION_SUBS_SR12_Pos (12UL)
#define SDK_OS_H__ 
#define RTC_INTENSET_OVRFLW_Msk (0x1UL << RTC_INTENSET_OVRFLW_Pos)
#define GPIO_OUTSET_PIN21_Pos (21UL)
#define NFCT_FRAMESTATUS_RX_OVERRUN_Msk (0x1UL << NFCT_FRAMESTATUS_RX_OVERRUN_Pos)
#define FPU_MVFR0_Square_root_Pos 20U
#define PWM_INTEN_SEQEND0_Msk (0x1UL << PWM_INTEN_SEQEND0_Pos)
#define RADIO_INTENCLR_PHYEND_Msk (0x1UL << RADIO_INTENCLR_PHYEND_Pos)
#define WDT_REQSTATUS_RR3_Pos (3UL)
#define GPIO_OUTSET_PIN31_Low (0UL)
#define RTC_INTENSET_TICK_Disabled (0UL)
#define NRF_SVC__ 
#define TWIS_INTENCLR_READ_Clear (1UL)
#define GPIO_DIR_PIN16_Pos (16UL)
#define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Pos (0UL)
#define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
#define MWU_NMIEN_REGION0WA_Disabled (0UL)
#define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Generated (1UL)
#define NVIC_STIR_INTID_Pos 0U
#define MWU_PERREGION_SUBSTATWA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR1_Pos)
#define USBD_INTENCLR_ENDEPIN6_Disabled (0UL)
#define LPCOMP_SHORTS_READY_SAMPLE_Pos (0UL)
#define USBD_INTEN_ENDEPOUT2_Enabled (1UL)
#define USBD_INTENSET_ENDEPOUT6_Pos (18UL)
#define NRF_TIMER2_BASE 0x4000A000UL
#define GPIO_OUT_PIN23_High (1UL)
#define UART_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << UART_TASKS_STARTRX_TASKS_STARTRX_Pos)
#define GPIO_OUTSET_PIN13_High (1UL)
#define POWER_RAM_POWER_S0RETENTION_Msk (0x1UL << POWER_RAM_POWER_S0RETENTION_Pos)
#define TWI_INTENSET_BB_Pos (14UL)
#define USBD_EPIN_MAXCNT_MAXCNT_Pos (0UL)
#define UARTE_ERRORSRC_PARITY_Present (1UL)
#define NRF_ATFIFO_CONFIG_DEBUG_COLOR 0
#define TEMP_TASKS_START_TASKS_START_Pos (0UL)
#define I2S_INTENSET_STOPPED_Msk (0x1UL << I2S_INTENSET_STOPPED_Pos)
#define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos)
#define SAADC_INTEN_CH4LIMITL_Pos (15UL)
#define COMP_REFSEL_REFSEL_Pos (0UL)
#define UARTE_INTENSET_CTS_Pos (0UL)
#define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL)
#define SAADC_INTENCLR_CH1LIMITH_Enabled (1UL)
#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)
#define USBD_INTENCLR_ENDEPIN5_Msk (0x1UL << USBD_INTENCLR_ENDEPIN5_Pos)
#define RNG_INTENCLR_VALRDY_Clear (1UL)
#define SPIM_TASKS_START_TASKS_START_Msk (0x1UL << SPIM_TASKS_START_TASKS_START_Pos)
#define POWER_RAM_POWER_S9POWER_Off (0UL)
#define GPIO_OUT_PIN28_Pos (28UL)
#define GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos)
#define TWIM_INTEN_LASTTX_Disabled (0UL)
#define RADIO_EDCNT_EDCNT_Msk (0x1FFFFFUL << RADIO_EDCNT_EDCNT_Pos)
#define NRFX_PWM3_ENABLED 0
#define QSPI_INTENSET_READY_Disabled (0UL)
#define QSPI_TASKS_WRITESTART_TASKS_WRITESTART_Pos (0UL)
#define RADIO_PDUSTAT_PDUSTAT_LessThan (0UL)
#define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk (0xFFFFUL << NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos)
#define USBD_EPOUTEN_OUT2_Msk (0x1UL << USBD_EPOUTEN_OUT2_Pos)
#define NVMC_ICACHECNF_CACHEPROFEN_Pos (8UL)
#define NFCT_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
#define UARTE_INTEN_RXSTARTED_Enabled (1UL)
#define FICR_INFO_PART_PART_Pos (0UL)
#define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL)
#define MWU_REGIONENSET_RGN1WA_Disabled (0UL)
#define USBD_EPDATASTATUS_EPIN1_DataDone (1UL)
#define CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL << CLOCK_LFCLKSRC_BYPASS_Pos)
#define COMP_ENABLE_ENABLE_Pos (0UL)
#define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE1_CLEAR_Pos)
#define UARTE_INTEN_NCTS_Msk (0x1UL << UARTE_INTEN_NCTS_Pos)
#define QSPI_IFCONFIG0_DPMENABLE_Disable (0UL)
#define PPI_CHENCLR_CH4_Clear (1UL)
#define RTC_INTENSET_COMPARE1_Set (1UL)
#define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define PDM_GAINR_GAINR_DefaultGain (0x28UL)
#define UART_PSEL_CTS_CONNECT_Pos (31UL)
#define POWER_RAM_POWER_S4POWER_Pos (4UL)
#define RTC_EVTEN_TICK_Enabled (1UL)
#define SPIS_ENABLE_ENABLE_Msk (0xFUL << SPIS_ENABLE_ENABLE_Pos)
#define UART_CONFIG_PARITY_Included (0x7UL)
#define WDT_CONFIG_HALT_Pos (3UL)
#define TEMP_T0_T0_Pos (0UL)
#define PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos)
#define PPI_CHENSET_CH1_Set (1UL)
#define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Pos (0UL)
#define TWIS_PSEL_SDA_CONNECT_Disconnected (1UL)
#define GPIOTE_INTENCLR_IN3_Clear (1UL)
#define GPIO_DIRSET_PIN4_Pos (4UL)
#define NVMC_ICACHECNF_CACHEPROFEN_Enabled (1UL)
#define GPIO_DIRCLR_PIN28_Pos (28UL)
#define RADIO_INTENSET_CRCERROR_Msk (0x1UL << RADIO_INTENSET_CRCERROR_Pos)
#define POWER_RAM_POWERCLR_S2POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S2POWER_Pos)
#define GPIO_DIRSET_PIN10_Input (0UL)
#define LPCOMP_INTENSET_UP_Disabled (0UL)
#define PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos)
#define UART_ENABLE_ENABLE_Disabled (0UL)
#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos)
#define GPIO_DIR_PIN14_Output (1UL)
#define GPIO_LATCH_PIN6_Pos (6UL)
#define RADIO_TASKS_CCASTOP_TASKS_CCASTOP_Msk (0x1UL << RADIO_TASKS_CCASTOP_TASKS_CCASTOP_Pos)
#define EGU_INTEN_TRIGGERED13_Pos (13UL)
#define RADIO_INTENCLR_EDEND_Enabled (1UL)
#define RTC_EVTENSET_COMPARE2_Msk (0x1UL << RTC_EVTENSET_COMPARE2_Pos)
#define GPIO_IN_PIN13_Low (0UL)
#define TWIS_ERRORSRC_OVERFLOW_Pos (0UL)
#define GPIO_DIRSET_PIN26_Pos (26UL)
#define RXDPTR RXD.PTR
#define APSR_Q_Msk (1UL << APSR_Q_Pos)
#define UART_INTENSET_ERROR_Set (1UL)
#define QDEC_SAMPLEPER_SAMPLEPER_32ms (8UL)
#define NUM_VA_ARGS_LESS_1(...) NUM_VA_ARGS_LESS_1_IMPL(__VA_ARGS__, 63, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, ~)
#define USBD_INTENCLR_ENDEPOUT7_Enabled (1UL)
#define SAADC_INTENCLR_CH7LIMITL_Disabled (0UL)
#define PPI_CHG2_CH15_Msk PPI_CHG_CH15_Msk
#define GPIO_LATCH_PIN25_Pos (25UL)
#define MDK_MAJOR_VERSION 8
#define RADIO_PREFIX0_AP0_Pos (0UL)
#define GPIOTE_TASKS_CLR_TASKS_CLR_Msk (0x1UL << GPIOTE_TASKS_CLR_TASKS_CLR_Pos)
#define USBD_INTEN_ENDEPIN3_Msk (0x1UL << USBD_INTEN_ENDEPIN3_Pos)
#define TWIS_SHORTS_READ_SUSPEND_Msk (0x1UL << TWIS_SHORTS_READ_SUSPEND_Pos)
#define GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos)
#define GPIO_DIRSET_PIN13_Output (1UL)
#define RADIO_INTENCLR_CRCERROR_Clear (1UL)
#define DEFAULT_BME_TEMP_DIFF UINT16_MAX
#define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL)
#define POWER_RAM_POWER_S12RETENTION_Msk (0x1UL << POWER_RAM_POWER_S12RETENTION_Pos)
#define GPIO_DIRCLR_PIN16_Clear (1UL)
#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)
#define CLOCK_CONFIG_SOC_OBSERVER_PRIO 0
#define CLOCK_INTENSET_CTTO_Disabled (0UL)
#define PPI_CHENCLR_CH20_Disabled (0UL)
#define MWU_PREGION_SUBS_SR12_Include (1UL)
#define MWU_REGIONENSET_PRGN0WA_Enabled (1UL)
#define UARTE_PSEL_TXD_CONNECT_Connected (0UL)
#define CoreDebug_DEMCR_VC_STATERR_Pos 7U
#define RADIO_INTENCLR_PHYEND_Clear (1UL)
#define USBD_EVENTS_EP0DATADONE_EVENTS_EP0DATADONE_Msk (0x1UL << USBD_EVENTS_EP0DATADONE_EVENTS_EP0DATADONE_Pos)
#define USBD_SIZE_ISOOUT_SIZE_Pos (0UL)
#define USBD_INTEN_EP0DATADONE_Msk (0x1UL << USBD_INTEN_EP0DATADONE_Pos)
#define USBD_INTENSET_ENDEPOUT1_Disabled (0UL)
#define UARTE_ERRORSRC_OVERRUN_NotPresent (0UL)
#define UARTE_INTEN_CTS_Pos (0UL)
#define PWM_EVENTS_SEQEND_EVENTS_SEQEND_NotGenerated (0UL)
#define PPI_CHENCLR_CH12_Disabled (0UL)
#define NRF_SDH_CLOCK_LF_RC_TEMP_CTIV 0
#define EGU_INTENCLR_TRIGGERED3_Clear (1UL)
#define POWER_POFCON_THRESHOLDVDDH_V34 (7UL)
#define FIRMWARE_MINOR 5
#define NFCT_INTENCLR_FIELDDETECTED_Clear (1UL)
#define TIMER_INTENSET_COMPARE5_Set (1UL)
#define RADIO_INTENSET_DEVMATCH_Enabled (1UL)
#define PPI_CHG2_CH2_Excluded PPI_CHG_CH2_Excluded
#define USBD_EVENTS_EPDATA_EVENTS_EPDATA_NotGenerated (0UL)
#define USBD_BMREQUESTTYPE_TYPE_Class (1UL)
#define NFCT_INTENSET_TXFRAMEEND_Pos (4UL)
#define POWER_POFCON_THRESHOLDVDDH_V35 (8UL)
#define MWU_INTENSET_REGION0WA_Set (1UL)
#define CCM_INTENCLR_ENDCRYPT_Enabled (1UL)
#define BLE_ADV_START_STOP 0
#define MWU_REGIONEN_PRGN0RA_Msk (0x1UL << MWU_REGIONEN_PRGN0RA_Pos)
#define FICR_TRNG90B_ROSC1_ROSC1_Msk (0xFFFFFFFFUL << FICR_TRNG90B_ROSC1_ROSC1_Pos)
#define PPI_CHG1_CH8_Excluded PPI_CHG_CH8_Excluded
#define UARTE_CONFIG_PARITY_Msk (0x7UL << UARTE_CONFIG_PARITY_Pos)
#define GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos)
#define TWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWI_FREQUENCY_FREQUENCY_Pos)
#define BLE_DFU_BLE_OBSERVER_PRIO 2
#define TWIM_INTENCLR_LASTRX_Pos (23UL)
#define RTC_EVENTS_TICK_EVENTS_TICK_Msk (0x1UL << RTC_EVENTS_TICK_EVENTS_TICK_Pos)
#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)
#define SPIS_PSEL_MISO_CONNECT_Disconnected (1UL)
#define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos)
#define GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos)
#define SPIM_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
#define PPI_CHG2_CH7_Msk PPI_CHG_CH7_Msk
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Pos (14UL)
#define QSPI_XIPOFFSET_XIPOFFSET_Pos (0UL)
#define NFCT_INTEN_RXERROR_Pos (10UL)
#define POWER_POFCON_THRESHOLDVDDH_V38 (11UL)
#define USBD_HALTED_EPIN_GETSTATUS_NotHalted (0UL)
#define MWU_INTENSET_PREGION0RA_Enabled (1UL)
#define COMP_INTENCLR_CROSS_Disabled (0UL)
#define PPI_CHENCLR_CH17_Enabled (1UL)
#define UART_INTENSET_RXDRDY_Pos (2UL)
#define GPIO_OUTSET_PIN9_Pos (9UL)
#define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL)
#define GPIO_IN_PIN28_High (1UL)
#define GPIO_DIRCLR_PIN0_Output (1UL)
#define MWU_REGIONENSET_RGN3WA_Set (1UL)
#define MWU_NMIEN_PREGION0WA_Enabled (1UL)
#define MPU_RNR_REGION_Msk (0xFFUL )
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)
#define MWU_INTENSET_REGION1RA_Set (1UL)
#define USBD_EPSTALL_STALL_Pos (8UL)
#define GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos)
#define NRF_BLOCK_DEV_QSPI_ENABLED 1
#define CLOCK_HFCLKSTAT_SRC_Xtal (1UL)
#define NRFX_RNG_CONFIG_IRQ_PRIORITY 6
#define MWU_PREGION_SUBS_SR25_Msk (0x1UL << MWU_PREGION_SUBS_SR25_Pos)
#define INT64_MIN (-9223372036854775807LL-1)
#define SAADC_INTENSET_STARTED_Msk (0x1UL << SAADC_INTENSET_STARTED_Pos)
#define CLOCK_LFCLKSTAT_STATE_Running (1UL)
#define GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos)
#define RADIO_TASKS_START_TASKS_START_Msk (0x1UL << RADIO_TASKS_START_TASKS_START_Pos)
#define TEMP_A0_A0_Pos (0UL)
#define NRFX_UART0_ENABLED 1
#define PDM_INTENSET_STARTED_Enabled (1UL)
#define RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_Msk (0x1UL << RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_Pos)
#define RTC_CONFIG_LOG_LEVEL 3
#define SAADC_INTEN_DONE_Pos (2UL)
#define SAADC_INTENSET_CH6LIMITH_Msk (0x1UL << SAADC_INTENSET_CH6LIMITH_Pos)
#define NRF_TWI0 ((NRF_TWI_Type*) NRF_TWI0_BASE)
#define NRF_TWI1 ((NRF_TWI_Type*) NRF_TWI1_BASE)
#define PPI_CHG1_CH8_Pos PPI_CHG_CH8_Pos
#define GPIOTE_INTENCLR_IN4_Enabled (1UL)
#define RADIO_TASKS_RXEN_TASKS_RXEN_Trigger (1UL)
#define GPIO_OUTCLR_PIN16_Low (0UL)
#define PPI_CHG3_CH1_Pos PPI_CHG_CH1_Pos
#define NRF51_TO_NRF52840_H 
#define UART_PSEL_CTS_PIN_Pos (0UL)
#define GPIO_OUT_PIN1_Low (0UL)
#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Msk (0x7UL << NFCT_NFCTAGSTATE_NFCTAGSTATE_Pos)
#define SPIM_PSEL_CSN_PORT_Pos (5UL)
#define MACRO_MAP_FOR_PARAM_20(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_19((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define RADIO_DACNF_TXADD3_Pos (11UL)
#define LPCOMP_INTENSET_DOWN_Pos (1UL)
#define TIMER_BITMODE_BITMODE_24Bit (2UL)
#define PPI_CHEN_CH7_Enabled (1UL)
#define RADIO_INTENSET_DEVMISS_Pos (6UL)
#define PDM_INTENSET_END_Set (1UL)
#define NFCT_INTENSET_FIELDDETECTED_Set (1UL)
#define PPI_CHG3_CH12_Pos PPI_CHG_CH12_Pos
#define USBD_TASKS_DPDMDRIVE_TASKS_DPDMDRIVE_Trigger (1UL)
#define PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos)
#define TWI_INTENCLR_RXDREADY_Clear (1UL)
#define NRF_BLOCK_DEV_EMPTY_CONFIG_LOG_ENABLED 0
#define GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos)
#define PPI_CHG1_CH14_Pos PPI_CHG_CH14_Pos
#define MWU_NMIENCLR_REGION0RA_Pos (1UL)
#define SPI_PSEL_MOSI_PORT_Msk (0x1UL << SPI_PSEL_MOSI_PORT_Pos)
#define QSPI_PSEL_CSN_CONNECT_Disconnected (1UL)
#define MSB_16(a) (((a) & 0xFF00) >> 8)
#define SAADC_INTEN_CH1LIMITL_Msk (0x1UL << SAADC_INTEN_CH1LIMITL_Pos)
#define RADIO_INTENCLR_CRCERROR_Enabled (1UL)
#define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Pos (0UL)
#define SCB_ICSR_PENDSVSET_Pos 28U
#define NRFX_QSPI_CONFIG_ADDRMODE 0
#define MWU_NMIEN_REGION0RA_Pos (1UL)
#define NFCT_FIELDPRESENT_LOCKDETECT_Msk (0x1UL << NFCT_FIELDPRESENT_LOCKDETECT_Pos)
#define COMP_TASKS_START_TASKS_START_Msk (0x1UL << COMP_TASKS_START_TASKS_START_Pos)
#define POWER_RAM_POWERSET_S2RETENTION_Pos (18UL)
#define UART_TASKS_STOPRX_TASKS_STOPRX_Trigger (1UL)
#define MACRO_MAP_FOR_PARAM_24(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_23((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define TWIM_INTENSET_RXSTARTED_Set (1UL)
#define USBD_INTENSET_ENDEPIN6_Pos (8UL)
#define I2S_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
#define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL)
#define TLV_ENABLE 1
#define NRF_SDH_CLOCK_LF_ACCURACY 7
#define QSPI_PSEL_SCK_PIN_Msk (0x1FUL << QSPI_PSEL_SCK_PIN_Pos)
#define __MPU_PRESENT 1
#define TPI_DEVTYPE_SubType_Msk (0xFUL )
#define RADIO_FREQUENCY_FREQUENCY_Pos (0UL)
#define GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos)
#define MWU_NMIENSET_REGION3WA_Msk (0x1UL << MWU_NMIENSET_REGION3WA_Pos)
#define TWIS_PSEL_SCL_CONNECT_Msk (0x1UL << TWIS_PSEL_SCL_CONNECT_Pos)
#define CCM_INTENCLR_ERROR_Clear (1UL)
#define PPI_CHENCLR_CH20_Pos (20UL)
#define USBD_DPDMVALUE_STATE_Pos (0UL)
#define UART_INTENSET_ERROR_Enabled (1UL)
#define FICR_TEMP_B2_B_Msk (0x3FFFUL << FICR_TEMP_B2_B_Pos)
#define POWER_RAM_POWER_S11RETENTION_On (1UL)
#define MWU_INTEN_REGION0RA_Msk (0x1UL << MWU_INTEN_REGION0RA_Pos)
#define GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos)
#define CCM_INTENCLR_ENDKSGEN_Enabled (1UL)
#define NFCT_INTEN_AUTOCOLRESSTARTED_Enabled (1UL)
#define I2S_PSEL_SCK_CONNECT_Msk (0x1UL << I2S_PSEL_SCK_CONNECT_Pos)
#define UARTE_INTENCLR_ERROR_Clear (1UL)
#define MWU_PERREGION_SUBSTATWA_SR23_Access (1UL)
#define POWER_RAM_POWERCLR_S9POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S9POWER_Pos)
#define GPIO_OUTSET_PIN0_High (1UL)
#define NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL 3
#define SPI0_TWI0_IRQn SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn
#define MWU_PERREGION_SUBSTATRA_SR13_Pos (13UL)
#define EGU_INTENCLR_TRIGGERED11_Clear (1UL)
#define USBD_INTENSET_EP0SETUP_Msk (0x1UL << USBD_INTENSET_EP0SETUP_Pos)
#define COMP_INTENSET_CROSS_Enabled (1UL)
#define SCB_CCR_NONBASETHRDENA_Pos 0U
#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)
#define TWI_PSEL_SCL_CONNECT_Connected (0UL)
#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP224R1_ENABLED 1
#define MWU_PERREGION_SUBSTATWA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR31_Pos)
#define SAADC_INTEN_CALIBRATEDONE_Enabled (1UL)
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
#define PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos)
#define TIMER_INTENCLR_COMPARE2_Msk (0x1UL << TIMER_INTENCLR_COMPARE2_Pos)
#define NFCT_INTENSET_RXFRAMESTART_Enabled (1UL)
#define I2S_EVENTS_RXPTRUPD_EVENTS_RXPTRUPD_Pos (0UL)
#define PPI_CHENSET_CH26_Disabled (0UL)
#define APP_SDCARD_FREQ_INIT 67108864
#define MWU_INTENCLR_PREGION0RA_Clear (1UL)
#define NRFX_SPI_ENABLED 1
#define NFCT_EVENTS_SELECTED_EVENTS_SELECTED_NotGenerated (0UL)
#define NRF_CLOCK_BASE 0x40000000UL
#define PPI_CHG_CH12_Pos (12UL)
#define FICR_INFO_FLASH_FLASH_K2048 (0x800UL)
#define USBD_TASKS_STARTISOOUT_TASKS_STARTISOOUT_Msk (0x1UL << USBD_TASKS_STARTISOOUT_TASKS_STARTISOOUT_Pos)
#define NRFX_PRS_ENABLED 1
#define QSPI_CINSTRCONF_WIPWAIT_Pos (14UL)
#define WDT_RREN_RR6_Disabled (0UL)
#define RADIO_INTENCLR_EDSTOPPED_Pos (16UL)
#define SPI0_USE_EASY_DMA 0
#define TWIM_PSEL_SDA_CONNECT_Pos (31UL)
#define MWU_REGIONENSET_RGN2WA_Msk (0x1UL << MWU_REGIONENSET_RGN2WA_Pos)
#define MWU_PERREGION_SUBSTATRA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR25_Pos)
#define DEFAULT_DS_TEMP_DIFF UINT16_MAX
#define MWU_INTENCLR_REGION3WA_Msk (0x1UL << MWU_INTENCLR_REGION3WA_Pos)
#define SAADC_INTEN_CH2LIMITH_Msk (0x1UL << SAADC_INTEN_CH2LIMITH_Pos)
#define SAADC_CH_CONFIG_TACQ_Pos (16UL)
#define COMP_INTEN_READY_Enabled (1UL)
#define COMP_CONFIG_INFO_COLOR 0
#define TWIS_INTENCLR_ERROR_Clear (1UL)
#define MWU_NMIENCLR_PREGION1WA_Disabled (0UL)
#define FICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL)
#define GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos)
#define POWER_RAM_POWER_S5RETENTION_Pos (21UL)
#define COMP_INTENSET_READY_Set (1UL)
#define PPI_CHG3_CH10_Pos PPI_CHG_CH10_Pos
#define MWU_REGIONENSET_RGN3RA_Disabled (0UL)
#define GPIO_DIR_PIN31_Output (1UL)
#define GPIO_DIR_PIN5_Output (1UL)
#define RADIO_INTENSET_END_Set (1UL)
#define MWU_PERREGION_SUBSTATRA_SR11_Pos (11UL)
#define PPI_CHENCLR_CH27_Disabled (0UL)
#define GPIO_LATCH_PIN9_Pos (9UL)
#define NFCT_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
#define USBD_INTENSET_ENDEPOUT2_Enabled (1UL)
#define NRF_LOG_MODULE_ID_BITS 16
#define SAADC_CH_CONFIG_TACQ_40us (5UL)
#define EGU_INTEN_TRIGGERED2_Msk (0x1UL << EGU_INTEN_TRIGGERED2_Pos)
#define EGU_INTENCLR_TRIGGERED4_Msk (0x1UL << EGU_INTENCLR_TRIGGERED4_Pos)
#define GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos)
#define SAADC_INTENSET_CH6LIMITL_Disabled (0UL)
#define SPIS_TASKS_RELEASE_TASKS_RELEASE_Msk (0x1UL << SPIS_TASKS_RELEASE_TASKS_RELEASE_Pos)
#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_ECB_ENABLED 1
#define SAADC_INTENSET_CH0LIMITH_Set (1UL)
#define PPI_CHENCLR_CH19_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_ENABLED 1
#define LPCOMP_REFSEL_REFSEL_Ref3_8Vdd (2UL)
#define ECB_INTENSET_ENDECB_Enabled (1UL)
#define SCB_CCR_NONBASETHRDENA_Msk (1UL )
#define PPI_CHENSET_CH8_Pos (8UL)
#define PWM_INTENSET_SEQSTARTED1_Msk (0x1UL << PWM_INTENSET_SEQSTARTED1_Pos)
#define MWU_REGIONENSET_RGN3RA_Msk (0x1UL << MWU_REGIONENSET_RGN3RA_Pos)
#define SPIM_INTENSET_STARTED_Msk (0x1UL << SPIM_INTENSET_STARTED_Pos)
#define GPIOTE_INTENSET_IN5_Disabled (0UL)
#define NFCT_EVENTS_RXFRAMESTART_EVENTS_RXFRAMESTART_Msk (0x1UL << NFCT_EVENTS_RXFRAMESTART_EVENTS_RXFRAMESTART_Pos)
#define GPIO_IN_PIN14_Low (0UL)
#define CLOCK_EVENTS_CTSTOPPED_EVENTS_CTSTOPPED_Generated (1UL)
#define GPIO_DIRSET_PIN30_Output (1UL)
#define USBD_ISOOUT_PTR_PTR_Pos (0UL)
#define EGU_INTENSET_TRIGGERED0_Disabled (0UL)
#define QSPI_PSEL_CSN_CONNECT_Pos (31UL)
#define GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos)
#define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Msk (0x1UL << SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Pos)
#define CCM_INTENCLR_ENDCRYPT_Disabled (0UL)
#define GPIO_LATCH_PIN19_NotLatched (0UL)
#define MWU_INTENSET_PREGION1WA_Enabled (1UL)
#define USBD_INTENSET_ENDEPIN7_Set (1UL)
#define PPI_CHENSET_CH26_Set (1UL)
#define MWU_EVENTS_REGION_RA_RA_Generated (1UL)
#define USBD_BMREQUESTTYPE_TYPE_Standard (0UL)
#define RADIO_INTENCLR_TXREADY_Pos (21UL)
#define NFCT_SENSRES_BITFRAMESDD_SDD00000 (0UL)
#define NFCT_SENSRES_BITFRAMESDD_SDD00001 (1UL)
#define MWU_NMIEN_PREGION1WA_Pos (26UL)
#define FICR_TEMP_A5_A_Pos (0UL)
#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)
#define CLOCK_MONOTONIC 1
#define MWU_REGIONENCLR_RGN1WA_Msk (0x1UL << MWU_REGIONENCLR_RGN1WA_Pos)
#define QDEC_INTENCLR_DBLRDY_Clear (1UL)
#define PPI_CHG0_CH8_Excluded PPI_CHG_CH8_Excluded
#define QSPI_IFCONFIG0_ADDRMODE_Msk (0x1UL << QSPI_IFCONFIG0_ADDRMODE_Pos)
#define USBD_EPINEN_IN4_Enable (1UL)
#define USBD_INTENCLR_ENDISOIN_Msk (0x1UL << USBD_INTENCLR_ENDISOIN_Pos)
#define PPI_CHEN_CH9_Enabled (1UL)
#define CONTROL_nPRIV_Msk (1UL )
#define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Msk (0x1UL << SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Pos)
#define PWM_PSEL_OUT_PIN_Pos (0UL)
#define GPIO_OUTCLR_PIN16_Pos (16UL)
#define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Msk (0x1UL << TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos)
#define QDEC_REPORTPER_REPORTPER_120Smpl (3UL)
#define SAADC_INTENCLR_CH3LIMITH_Disabled (0UL)
#define TWIS_INTENCLR_WRITE_Pos (25UL)
#define RADIO_EVENTS_END_EVENTS_END_Generated (1UL)
#define NRF_QSPI_BASE 0x40029000UL
#define PDM_INTENCLR_STARTED_Disabled (0UL)
#define POWER_RAM_POWERCLR_S8RETENTION_Off (1UL)
#define GPIO_LATCH_PIN7_NotLatched (0UL)
#define MWU_REGIONENCLR_PRGN0RA_Pos (25UL)
#define NRFX_SPI_CONFIG_INFO_COLOR 0
#define NFCT_SENSRES_BITFRAMESDD_SDD00010 (2UL)
#define UARTE_ERRORSRC_BREAK_Msk (0x1UL << UARTE_ERRORSRC_BREAK_Pos)
#define ATECC_ID_LENGHT 9
#define PPI_CHG_CH0_Included (1UL)
#define USBD_EPINEN_IN5_Msk (0x1UL << USBD_EPINEN_IN5_Pos)
#define NFCT_SELRES_RFU43_Msk (0x3UL << NFCT_SELRES_RFU43_Pos)
#define NFCT_INTENSET_RXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_RXFRAMESTART_Pos)
#define PPI_CHEN_CH30_Pos (30UL)
#define RTC_EVTENCLR_OVRFLW_Clear (1UL)
#define NFCT_NFCID1_LAST_NFCID1_Y_Pos (8UL)
#define GPIO_OUT_PIN22_Low (0UL)
#define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL << WDT_RUNSTATUS_RUNSTATUS_Pos)
#define POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos)
#define USBD_EVENTS_EP0DATADONE_EVENTS_EP0DATADONE_NotGenerated (0UL)
#define NFCT_INTENCLR_ENDTX_Clear (1UL)
#define MWU_REGIONENCLR_RGN2RA_Msk (0x1UL << MWU_REGIONENCLR_RGN2RA_Pos)
#define SAADC_INTENSET_CALIBRATEDONE_Pos (4UL)
#define CCM_INTENCLR_ERROR_Pos (2UL)
#define PPI_CHG_CH11_Excluded (0UL)
#define SAADC_INTEN_CH6LIMITL_Disabled (0UL)
#define UARTE_TXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << UARTE_TXD_MAXCNT_MAXCNT_Pos)
#define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Msk (0x1UL << TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Pos)
#define GPIO_OUTCLR_PIN2_Pos (2UL)
#define NRF_SDH_BLE_GATT_MIN_MTU_SIZE 27
#define DEFAULT_FFT_STOP UINT8_MAX
#define RTC_EVTENCLR_COMPARE0_Enabled (1UL)
#define UART_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
#define GPIO_DIRSET_PIN11_Set (1UL)
#define TEMP_B0_B0_Msk (0x3FFFUL << TEMP_B0_B0_Pos)
#define POWER_RAM_POWER_S5POWER_Msk (0x1UL << POWER_RAM_POWER_S5POWER_Pos)
#define WDT_RREN_RR4_Msk (0x1UL << WDT_RREN_RR4_Pos)
#define SPIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
#define SAADC_INTENCLR_END_Enabled (1UL)
#define UARTE_CONFIG_STOP_Pos (4UL)
#define NFCT_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
#define SPI_PSEL_MISO_PORT_Pos (5UL)
#define PPI_CHG0_CH0_Msk PPI_CHG_CH0_Msk
#define CCM_INTENSET_ERROR_Disabled (0UL)
#define USBD_EPOUTEN_OUT6_Disable (0UL)
#define POWER_RAM_POWERSET_S8RETENTION_On (1UL)
#define GPIO_DIRCLR_PIN31_Pos (31UL)
#define BUZZER_ENABLE 1
#define MWU_REGIONENCLR_PRGN0WA_Enabled (1UL)
#define SAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL)
#define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL)
#define GPIO_LATCH_PIN10_Latched (1UL)
#define USBD_INTEN_ENDEPOUT7_Pos (19UL)
#define NRFX_I2S_CONFIG_MASTER 0
#define SAADC_INTENCLR_STARTED_Clear (1UL)
#define NRF_BLOCK_DEV_EMPTY_CONFIG_DEBUG_COLOR 0
#define LOG_SEVERITY_INST_ID(severity,p_inst) ((severity) | NRF_LOG_INST_ID(p_inst) << NRF_LOG_MODULE_ID_POS)
#define QSPI_WRITE_SRC_SRC_Pos (0UL)
#define SPIM_SHORTS_END_START_Enabled (1UL)
#define FIRMWARE_MAJOR 1
#define APP_USBD_CONFIG_LOG_LEVEL 3
#define MWU_INTENSET_REGION3WA_Msk (0x1UL << MWU_INTENSET_REGION3WA_Pos)
#define GPIO_OUTCLR_PIN26_High (1UL)
#define I2S_CONFIG_CHANNELS_CHANNELS_STEREO I2S_CONFIG_CHANNELS_CHANNELS_Stereo
#define NVMC_ERASEALL_ERASEALL_Erase (1UL)
#define MWU_PERREGION_SUBSTATRA_SR27_Access (1UL)
#define POWER_RAM_POWER_S2RETENTION_Pos (18UL)
#define SAADC_INTENSET_CH7LIMITH_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR19_Pos (19UL)
#define SPIS_PSEL_MISO_CONNECT_Msk (0x1UL << SPIS_PSEL_MISO_CONNECT_Pos)
#define RTC_TASKS_CLEAR_TASKS_CLEAR_Pos (0UL)
#define BLE_LLS_BLE_OBSERVER_PRIO 2
#define RADIO_CRCCNF_SKIPADDR_Skip (1UL)
#define NFCT_RXD_FRAMECONFIG_PARITY_Parity (1UL)
#define MWU_INTEN_PREGION0WA_Msk (0x1UL << MWU_INTEN_PREGION0WA_Pos)
#define SAADC_INTEN_CH7LIMITH_Pos (20UL)
#define TIMER_INTENSET_COMPARE4_Enabled (1UL)
#define MACRO_REPEAT_9(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_8(macro, __VA_ARGS__)
#define MWU_PERREGION_SUBSTATRA_SR7_Pos (7UL)
#define NFCT_TXD_FRAMECONFIG_SOF_NoSoF (0UL)
#define PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos)
#define RADIO_SHORTS_EDEND_DISABLE_Pos (16UL)
#define MWU_PREGION_SUBS_SR11_Pos (11UL)
#define NRF_LPCOMP ((NRF_LPCOMP_Type*) NRF_LPCOMP_BASE)
#define I2S_PSEL_SCK_CONNECT_Connected (0UL)
#define SAADC_INTENCLR_CH6LIMITL_Enabled (1UL)
#define MWU_REGIONEN_RGN2WA_Msk (0x1UL << MWU_REGIONEN_RGN2WA_Pos)
#define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE2_STOP_Pos)
#define USBD_EVENTS_EP0DATADONE_EVENTS_EP0DATADONE_Generated (1UL)
#define NVMC_IMISS_MISSES_Msk (0xFFFFFFFFUL << NVMC_IMISS_MISSES_Pos)
#define WDT_REQSTATUS_RR2_Pos (2UL)
#define QDEC_TASKS_START_TASKS_START_Msk (0x1UL << QDEC_TASKS_START_TASKS_START_Pos)
#define GPIO_OUTSET_PIN30_Low (0UL)
#define PPI_CHENSET_CH11_Disabled (0UL)
#define GPIO_OUTCLR_PIN9_Low (0UL)
#define GPIO_DIR_PIN15_Pos (15UL)
#define GPIO_OUTCLR_PIN31_High (1UL)
#define USBD_INTENSET_ENDEPOUT5_Pos (17UL)
#define SCB_DFSR_EXTERNAL_Pos 4U
#define UARTE_PSEL_CTS_CONNECT_Pos (31UL)
#define MWU_INTEN_PREGION1RA_Msk (0x1UL << MWU_INTEN_PREGION1RA_Pos)
#define USBD_EPIN_PTR_PTR_Msk (0xFFFFFFFFUL << USBD_EPIN_PTR_PTR_Pos)
#define PDM_INTENCLR_STARTED_Enabled (1UL)
#define GPIO_OUTCLR_PIN28_Pos (28UL)
#define NUM_VA_ARGS(...) NUM_VA_ARGS_IMPL(__VA_ARGS__, 63, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0)
#define MACRO_MAP_FOR_PARAM_10(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_9 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MWU_REGIONENSET_RGN0RA_Disabled (0UL)
#define USBD_INTEN_EPDATA_Enabled (1UL)
#define USBD_INTENCLR_ENDEPIN4_Msk (0x1UL << USBD_INTENCLR_ENDEPIN4_Pos)
#define UARTE_EVENTS_RXTO_EVENTS_RXTO_NotGenerated (0UL)
#define GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos)
#define MWU_REGIONEN_RGN3RA_Msk (0x1UL << MWU_REGIONEN_RGN3RA_Pos)
#define SAADC_CH_CONFIG_MODE_Pos (20UL)
#define POWER_RAM_POWERCLR_S12POWER_Off (1UL)
#define GPIO_OUT_PIN27_Pos (27UL)
#define __CORE_CMSIMD_H 
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )
#define GPIO_OUTCLR_PIN11_Clear (1UL)
#define GPIO_OUTCLR_PIN26_Low (0UL)
#define USBD_INTENSET_ENDEPOUT3_Enabled (1UL)
#define USBD_EPOUTEN_OUT1_Msk (0x1UL << USBD_EPOUTEN_OUT1_Pos)
#define NFCT_INTENCLR_SELECTED_Msk (0x1UL << NFCT_INTENCLR_SELECTED_Pos)
#define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL)
#define USBD_INTENSET_EP0DATADONE_Disabled (0UL)
#define NRFX_SPIM_CONFIG_LOG_LEVEL 3
#define CEIL_DIV(A,B) (((A) + (B) - 1) / (B))
#define QSPI_CINSTRDAT1_BYTE6_Pos (16UL)
#define FICR_TEMP_A4_A_Pos (0UL)
#define ECB_INTENCLR_ENDECB_Disabled (0UL)
#define GPIO_OUTSET_PIN14_Pos (14UL)
#define TWIS_TXD_LIST_LIST_Pos (0UL)
#define RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_Generated (1UL)
#define NRF_CRYPTO_MAX_INSTANCE_COUNT 1
#define CC_HOST_RGF_HOST_IOT_KPRTL_LOCK_HOST_IOT_KPRTL_LOCK_Msk (0x1UL << CC_HOST_RGF_HOST_IOT_KPRTL_LOCK_HOST_IOT_KPRTL_LOCK_Pos)
#define GPIO_DIRSET_PIN29_Pos (29UL)
#define RTC_INTENSET_COMPARE0_Set (1UL)
#define INTMAX_C(x) (x ##LL)
#define NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos (0UL)
#define POWER_POFCON_POF_Pos (0UL)
#define POWER_RAM_POWERCLR_S2RETENTION_Pos (18UL)
#define I2S_CONFIG_MCK_PIN 255
#define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Trigger (1UL)
#define PDM_TASKS_START_TASKS_START_Pos (0UL)
#define PPI_CHG0_CH0_Excluded PPI_CHG_CH0_Excluded
#define GPIO_LATCH_PIN16_NotLatched (0UL)
#define UART_INTENSET_NCTS_Enabled (1UL)
#define GPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos)
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )
#define GPIO_DIRSET_PIN3_Pos (3UL)
#define USBD_INTENCLR_EP0DATADONE_Clear (1UL)
#define MWU_NMIENSET_REGION0RA_Msk (0x1UL << MWU_NMIENSET_REGION0RA_Pos)
#define NRF_PWR_MGMT_CONFIG_LOG_ENABLED 1
#define TWIS_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
#define GPIO_DIRCLR_PIN30_Input (0UL)
#define EGU_INTENCLR_TRIGGERED15_Clear (1UL)
#define PDM_INTENSET_STARTED_Disabled (0UL)
#define PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos)
#define RADIO_INTENCLR_DISABLED_Msk (0x1UL << RADIO_INTENCLR_DISABLED_Pos)
#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos)
#define GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL)
#define GPIO_LATCH_PIN5_Pos (5UL)
#define BRACKET_EXTRACT(a) BRACKET_EXTRACT_(a)
#define NRF_CRYPTO_BACKEND_OBERON_HASH_SHA512_ENABLED 1
#define RTC_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Msk (0x1UL << QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Pos)
#define PPI_CHG1_CH3_Included PPI_CHG_CH3_Included
#define SAADC_INTENSET_CH6LIMITL_Set (1UL)
#define UARTE_PSEL_TXD_CONNECT_Disconnected (1UL)
#define NFCT_INTENSET_FIELDLOST_Enabled (1UL)
#define EGU_INTEN_TRIGGERED12_Pos (12UL)
#define SPIS_MAXTX_MAXTX_Msk SPIS_TXD_MAXCNT_MAXCNT_Msk
#define NFCT_INTEN_FIELDDETECTED_Disabled (0UL)
#define RTC_EVTENSET_COMPARE1_Msk (0x1UL << RTC_EVTENSET_COMPARE1_Pos)
#define TWI0_ENABLED 1
#define GPIO_DIRSET_PIN25_Pos (25UL)
#define TWIM_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define GPIOTE_INTENSET_IN4_Set (1UL)
#define GPIO_DIR_PIN7_Output (1UL)
#define PWM_INTENSET_SEQEND1_Set (1UL)
#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
#define SCB_DFSR_HALTED_Pos 0U
#define NRF_LOG_CTRL_H 
#define RADIO_INTENSET_PHYEND_Set (1UL)
#define PPI_CHG_CH27_Excluded (0UL)
#define PPI_CHG2_CH14_Msk PPI_CHG_CH14_Msk
#define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define BIT_10 0x0400
#define NRF_LOG_HEXDUMP_ERROR(p_data,len) NRF_LOG_INTERNAL_HEXDUMP_ERROR(p_data, len)
#define SPIM_INTENCLR_END_Enabled (1UL)
#define PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos)
#define USBD_EPOUTEN_OUT3_Enable (1UL)
#define POWER_RAM_POWERCLR_S10RETENTION_Off (1UL)
#define USBD_INTEN_ENDEPIN2_Msk (0x1UL << USBD_INTEN_ENDEPIN2_Pos)
#define GPIO_IN_PIN6_High (1UL)
#define PDM_EVENTS_END_EVENTS_END_Generated (1UL)
#define USBD_FRAMECNTR_FRAMECNTR_Msk (0x7FFUL << USBD_FRAMECNTR_FRAMECNTR_Pos)
#define GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos)
#define TASK_MANAGER_CONFIG_DEBUG_COLOR 0
#define NRF_LOG_INTERNAL_HEXDUMP_INFO(p_data,len) NRF_LOG_INTERNAL_HEXDUMP_MODULE(NRF_LOG_SEVERITY_INFO, NRF_LOG_SEVERITY_INFO, p_data, len)
#define RADIO_SHORTS_RXREADY_START_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR1_NoAccess (0UL)
#define COMP_INTENSET_DOWN_Msk (0x1UL << COMP_INTENSET_DOWN_Pos)
#define BIT_12 0x1000
#define PPI_CHG_CH7_Included (1UL)
#define POWER_RAM_POWERSET_S2POWER_Msk (0x1UL << POWER_RAM_POWERSET_S2POWER_Pos)
#define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL)
#define PPI_CHG2_CH4_Excluded PPI_CHG_CH4_Excluded
#define WDT_RREN_RR2_Pos (2UL)
#define SAADC_INTENCLR_DONE_Msk (0x1UL << SAADC_INTENCLR_DONE_Pos)
#define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_NotGenerated (0UL)
#define I2S_CONFIG_CHANNELS_CHANNELS_Right (2UL)
#define NRF_ACL_BASE 0x4001E000UL
#define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Msk (0x1UL << CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Pos)
#define LPCOMP_EVENTS_READY_EVENTS_READY_Pos (0UL)
#define GPIO_OUTSET_PIN11_Set (1UL)
#define NFCT_INTENSET_FIELDDETECTED_Msk (0x1UL << NFCT_INTENSET_FIELDDETECTED_Pos)
#define MPU_RBAR_VALID_Pos 4U
#define TWI_ERRORSRC_DNACK_Present (1UL)
#define TWIS_INTENCLR_TXSTARTED_Disabled (0UL)
#define GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos (0UL)
#define SAADC_INTENSET_CH2LIMITH_Disabled (0UL)
#define SPI_CONFIG_ORDER_Pos (0UL)
#define TIMER_INTENSET_COMPARE4_Set (1UL)
#define QDEC_CONFIG_LOG_LEVEL 3
#define LPCOMP_INTENCLR_READY_Enabled (1UL)
#define TXDPTR TXD.PTR
#define RADIO_PCNF0_PLEN_Pos (24UL)
#define RADIO_INTENCLR_CRCOK_Clear (1UL)
#define USBD_DTOGGLE_IO_Msk (0x1UL << USBD_DTOGGLE_IO_Pos)
#define RADIO_INTENCLR_READY_Clear (1UL)
#define USBD_INTEN_EPDATA_Msk (0x1UL << USBD_INTEN_EPDATA_Pos)
#define UARTE_INTENCLR_RXSTARTED_Pos (19UL)
#define MWU_REGIONENCLR_RGN3RA_Disabled (0UL)
#define POWER_INTENCLR_SLEEPENTER_Pos (5UL)
#define NRF_ERROR_BLE_IPSP_ERR_BASE (0x8400)
#define TWI_ERRORSRC_OVERRUN_Msk (0x1UL << TWI_ERRORSRC_OVERRUN_Pos)
#define GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos)
#define RTC_CC_COMPARE_Pos (0UL)
#define LPCOMP_HYST_HYST_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224K1_ENABLED 1
#define USBD_INTENSET_USBEVENT_Enabled (1UL)
#define RADIO_BCC_BCC_Pos (0UL)
#define QSPI_CINSTRCONF_WIPWAIT_Msk (0x1UL << QSPI_CINSTRCONF_WIPWAIT_Pos)
#define RADIO_CCACTRL_CCACORRTHRES_Pos (16UL)
#define RADIO_INTENCLR_END_Disabled (0UL)
#define GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos)
#define RADIO_INTENSET_EDSTOPPED_Msk (0x1UL << RADIO_INTENSET_EDSTOPPED_Pos)
#define NVMC_READYNEXT_READYNEXT_Ready (1UL)
#define SPIS_CONFIG_ORDER_Msk (0x1UL << SPIS_CONFIG_ORDER_Pos)
#define GPIO_DIRCLR_PIN9_Input (0UL)
#define COMP_TH_THDOWN_Pos (0UL)
#define RADIO_INTENSET_ADDRESS_Disabled (0UL)
#define MWU_EVENTS_REGION_RA_RA_Msk (0x1UL << MWU_EVENTS_REGION_RA_RA_Pos)
#define POWER_RAM_POWER_S2RETENTION_Msk (0x1UL << POWER_RAM_POWER_S2RETENTION_Pos)
#define UART_EVENTS_RXTO_EVENTS_RXTO_Pos (0UL)
#define CC_HOST_RGF_HOST_CRYPTOKEY_SEL_HOST_CRYPTOKEY_SEL_Pos (0UL)
#define SAADC_INTENCLR_STOPPED_Pos (5UL)
#define GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos)
#define MWU_PREGION_SUBS_SR29_Exclude (0UL)
#define UARTE_INTENCLR_TXSTOPPED_Clear (1UL)
#define SAADC_INTENSET_CH2LIMITH_Msk (0x1UL << SAADC_INTENSET_CH2LIMITH_Pos)
#define SAADC_INTENSET_CH7LIMITH_Set (1UL)
#define GPIO_OUTSET_PIN8_Pos (8UL)
#define PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED1_Pos)
#define RADIO_PCNF0_PLEN_Msk (0x3UL << RADIO_PCNF0_PLEN_Pos)
#define I2S_CONFIG_TXEN_TXEN_DISABLE I2S_CONFIG_TXEN_TXEN_Disabled
#define NRF_BLOCK_DEV_QSPI_CONFIG_DEBUG_COLOR 0
#define NFCT_AUTOCOLRESCONFIG_MODE_Msk (0x1UL << NFCT_AUTOCOLRESCONFIG_MODE_Pos)
#define GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos)
#define PWM_DECODER_LOAD_Msk (0x3UL << PWM_DECODER_LOAD_Pos)
#define SPIM_CONFIG_CPOL_ActiveHigh (0UL)
#define GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos)
#define POWER_RAM_POWERSET_S4POWER_Pos (4UL)
#define I2S_TASKS_STOP_TASKS_STOP_Msk (0x1UL << I2S_TASKS_STOP_TASKS_STOP_Pos)
#define USBD_INTEN_ENDEPOUT6_Disabled (0UL)
#define UART_PSEL_TXD_CONNECT_Msk (0x1UL << UART_PSEL_TXD_CONNECT_Pos)
#define GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos)
#define BF_CX_BOFF_MASK (0xffU << BF_CX_BOFF_POS)
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)
#define GPIOTE_INTENSET_IN2_Enabled (1UL)
#define NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos)
#define PPI_CHG1_CH7_Pos PPI_CHG_CH7_Pos
#define POWER_RAM_POWERCLR_S15RETENTION_Off (1UL)
#define GPIO_OUTCLR_PIN15_Low (0UL)
#define FICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL << FICR_INFO_RAM_RAM_Pos)
#define GPIO_IN_PIN5_Pos (5UL)
#define PPI_CHEN_CH1_Enabled (1UL)
#define PPI_CHG3_CH0_Pos PPI_CHG_CH0_Pos
#define SPIS_PSEL_MOSI_CONNECT_Connected (0UL)
#define TWIS_INTENSET_STOPPED_Pos (1UL)
#define USBD_WVALUEH_WVALUEH_Msk (0xFFUL << USBD_WVALUEH_WVALUEH_Pos)
#define GPIO_OUT_PIN0_Low (0UL)
#define POWER_RAM_POWER_S13RETENTION_On (1UL)
#define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Pos (0UL)
#define POWER_RAMSTATUS_RAMBLOCK3_Off (0UL)
#define QSPI_ERASE_LEN_LEN_64KB (1UL)
#define SAADC_INTEN_CH5LIMITH_Pos (16UL)
#define PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos)
#define EGU_INTEN_TRIGGERED7_Msk (0x1UL << EGU_INTEN_TRIGGERED7_Pos)
#define SAADC_INTEN_CH2LIMITH_Disabled (0UL)
#define GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos)
#define QSPI_TASKS_DEACTIVATE_TASKS_DEACTIVATE_Trigger (1UL)
#define UINT16_MAX 65535
#define APP_SDCARD_SPI_INSTANCE 0
#define USBD_EPSTATUS_EPOUT0_NoData (0UL)
#define SPI_PSEL_MISO_CONNECT_Connected (0UL)
#define UART_SHORTS_NCTS_STOPRX_Pos (4UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL)
#define MACRO_MAP_FOR_PARAM_32(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_31((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define QDEC_PSEL_A_PIN_Pos (0UL)
#define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
#define USBD_EPINEN_IN3_Enable (1UL)
#define TWIS_CONFIG_DEBUG_COLOR 0
#define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Trigger (1UL)
#define UARTE_INTEN_TXSTARTED_Enabled (1UL)
#define MWU_NMIENSET_PREGION1WA_Set (1UL)
#define PDM_PSEL_DIN_CONNECT_Disconnected (1UL)
#define GPIO_LATCH_PIN27_NotLatched (0UL)
#define SAADC_INTENSET_STOPPED_Enabled (1UL)
#define TWIM_PSEL_SDA_CONNECT_Connected (0UL)
#define TWI_INTENSET_TXDSENT_Msk (0x1UL << TWI_INTENSET_TXDSENT_Pos)
#define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Msk (0x1UL << UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos)
#define NRF_SPIM1_BASE 0x40004000UL
#define BLE_NFC_SEC_PARAM_KDIST_PEER_ENC 1
#define NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS 1
#define SPI_PSEL_MISO_PIN_Msk (0x1FUL << SPI_PSEL_MISO_PIN_Pos)
#define NFCT_SELRES_PROTOCOL_Pos (5UL)
#define GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos)
#define TWIS_CONFIG_ADDRESS0_Disabled (0UL)
#define GPIO_OUT_PIN2_Low (0UL)
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U
#define GPIO_LATCH_PIN13_NotLatched (0UL)
#define USBD_INTENSET_STARTED_Set (1UL)
#define EGU_INTENSET_TRIGGERED6_Enabled (1UL)
#define NRFX_UART_DEFAULT_CONFIG_BAUDRATE 30924800
#define QSPI_ADDRCONF_MODE_Pos (24UL)
#define QSPI_INTENSET_READY_Msk (0x1UL << QSPI_INTENSET_READY_Pos)
#define GPIO_PIN_CNF_DRIVE_Pos (8UL)
#define USBD_EPDATASTATUS_EPIN2_Pos (2UL)
#define PWM_INTENSET_SEQEND0_Msk (0x1UL << PWM_INTENSET_SEQEND0_Pos)
#define GPIOTE_TASKS_SET_TASKS_SET_Trigger (1UL)
#define TWIM_PSEL_SCL_PORT_Msk (0x1UL << TWIM_PSEL_SCL_PORT_Pos)
#define EGU_INTENSET_TRIGGERED6_Pos (6UL)
#define WDT_RREN_RR3_Disabled (0UL)
#define MWU_REGIONEN_RGN1WA_Disable (0UL)
#define GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos)
#define TWIS_CONFIG_ADDRESS0_Enabled (1UL)
#define POWER_RAM_POWERCLR_S14POWER_Pos (14UL)
#define MWU_PREGION_SUBS_SR25_Include (1UL)
#define USBD_BREQUEST_BREQUEST_STD_SET_CONFIGURATION (9UL)
#define I2S_INTENSET_RXPTRUPD_Disabled (0UL)
#define WDT_INTENSET_TIMEOUT_Disabled (0UL)
#define USBD_EPSTALL_IO_Out (0UL)
#define CoreDebug_DCRSR_REGWnR_Pos 16U
#define PDM_EVENTS_END_EVENTS_END_Msk (0x1UL << PDM_EVENTS_END_EVENTS_END_Pos)
#define USBD_SHORTS_EP0DATADONE_STARTEPIN0_Pos (0UL)
#define EGU_INTENSET_TRIGGERED13_Enabled (1UL)
#define LORAWAN_NVM_SIZE 1600
#define NRF_ERROR_SVC_HANDLER_MISSING (NRF_ERROR_BASE_NUM + 1)
#define QDEC_ENABLE_ENABLE_Pos (0UL)
#define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR30_Pos)
#define PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos)
#define RADIO_INTENSET_CRCERROR_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CCM_ENABLED 1
#define MWU_PREGION_SUBS_SR1_Include (1UL)
#define TIMER_INTENCLR_COMPARE1_Msk (0x1UL << TIMER_INTENCLR_COMPARE1_Pos)
#define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL)
#define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Generated (1UL)
#define USBD_BREQUEST_BREQUEST_STD_GET_STATUS (0UL)
#define RTC_EVTEN_OVRFLW_Pos (1UL)
#define PPI_CHEN_CH21_Enabled (1UL)
#define CoreDebug_DEMCR_MON_PEND_Pos 17U
#define MWU_NMIENCLR_PREGION0RA_Disabled (0UL)
#define PDM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
#define POWER_RAM_POWER_S1RETENTION_On (1UL)
#define PPI_CHG_CH11_Pos (11UL)
#define I2S_CONFIG_RXEN_RXEN_Enabled (1UL)
#define QDEC_ENABLE_ENABLE_Disabled (0UL)
#define PPI_CHG3_CH8_Excluded PPI_CHG_CH8_Excluded
#define POWER_RESETREAS_VBUS_Pos (20UL)
#define UART_INTENSET_NCTS_Disabled (0UL)
#define NFCT_INTENCLR_RXFRAMESTART_Disabled (0UL)
#define USBD_TASKS_EP0STATUS_TASKS_EP0STATUS_Msk (0x1UL << USBD_TASKS_EP0STATUS_TASKS_EP0STATUS_Pos)
#define EGU_INTENSET_TRIGGERED12_Disabled (0UL)
#define GPIO_DIRCLR_PIN31_Input (0UL)
#define POWER_RAM_POWERSET_S6POWER_Msk (0x1UL << POWER_RAM_POWERSET_S6POWER_Pos)
#define UICR_PSELRESET_PORT_Msk (0x1UL << UICR_PSELRESET_PORT_Pos)
#define SAADC_INTENCLR_CH0LIMITL_Pos (7UL)
#define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Generated (1UL)
#define MWU_PERREGION_SUBSTATRA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR24_Pos)
#define SCB_SHCSR_SVCALLACT_Pos 7U
#define MWU_PERREGION_SUBSTATWA_SR8_NoAccess (0UL)
#define SPIM_CONFIG_ORDER_LsbFirst (1UL)
#define FICR_TEMP_A0_A_Pos (0UL)
#define MWU_REGIONENSET_RGN0WA_Enabled (1UL)
#define GPIO_DIR_PIN22_Output (1UL)
#define UART_ENABLE_ENABLE_Pos (0UL)
#define SAADC_CH_CONFIG_BURST_Enabled (1UL)
#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)
#define PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos)
#define SPIM_INTENCLR_STOPPED_Pos (1UL)
#define SAADC_EVENTS_CH_LIMITL_LIMITL_Pos (0UL)
#define USBD_INTENSET_EP0DATADONE_Enabled (1UL)
#define EGU_INTEN_TRIGGERED1_Msk (0x1UL << EGU_INTEN_TRIGGERED1_Pos)
#define EGU_INTENCLR_TRIGGERED3_Msk (0x1UL << EGU_INTENCLR_TRIGGERED3_Pos)
#define GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos)
#define MWU_REGIONENCLR_RGN0RA_Disabled (0UL)
#define PPI_CHENSET_CH19_Enabled (1UL)
#define USBD_INTENSET_USBRESET_Msk (0x1UL << USBD_INTENSET_USBRESET_Pos)
#define PWM_MODE_UPDOWN_Pos (0UL)
#define MPU_RASR_TEX_Pos 19U
#define USBD_INTEN_ENDEPIN3_Disabled (0UL)
#define ECB_TASKS_STOPECB_TASKS_STOPECB_Pos (0UL)
#define UARTE_INTENCLR_ENDRX_Disabled (0UL)
#define FICR_TRNG90B_ROSC3_ROSC3_Pos (0UL)
#define RADIO_INTENSET_RSSIEND_Set (1UL)
#define RADIO_DAB_DAB_Msk (0xFFFFFFFFUL << RADIO_DAB_DAB_Pos)
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
#define PPI_CHENSET_CH7_Pos (7UL)
#define TWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL)
#define NRF_SPIS0_BASE 0x40003000UL
#define PWM_INTENSET_SEQSTARTED0_Msk (0x1UL << PWM_INTENSET_SEQSTARTED0_Pos)
#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)
#define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Msk (0x1UL << UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos)
#define NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL)
#define GPIO_DIRSET_PIN21_Output (1UL)
#define USBD_EPIN_AMOUNT_AMOUNT_Msk (0x7FUL << USBD_EPIN_AMOUNT_AMOUNT_Pos)
#define POWER_RESETREAS_LPCOMP_Pos (17UL)
#define TPI_DEVID_NrTraceInput_Pos 0U
#define ITM_LSR_Present_Msk (1UL )
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP224R1_ENABLED 1
#define NRF_BALLOC_CONFIG_INFO_COLOR 0
#define GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos)
#define RADIO_SHORTS_CCAIDLE_TXEN_Pos (12UL)
#define GPIO_OUTCLR_PIN4_High (1UL)
#define UARTE_EVENTS_CTS_EVENTS_CTS_Pos (0UL)
#define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Msk (0x1UL << CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Pos)
#define USBD_INTENSET_ENDEPIN6_Set (1UL)
#define TPI_ITATBCTR0_ATREADY_Pos 0U
#define PWM_SEQ_CNT_CNT_Pos (0UL)
#define USBD_EVENTS_ENDISOOUT_EVENTS_ENDISOOUT_Generated (1UL)
#define MWU_INTENSET_REGION0WA_Pos (0UL)
#define APP_USBD_DUMMY_CONFIG_DEBUG_COLOR 0
#define NRF_SDH_BLE_STACK_OBSERVER_PRIO 0
#define QDEC_REPORTPER_REPORTPER_280Smpl (7UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL << SAADC_OVERSAMPLE_OVERSAMPLE_Pos)
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U
#define GPIO_DIRSET_PIN6_Input (0UL)
#define USBD_EVENTS_EP0SETUP_EVENTS_EP0SETUP_Pos (0UL)
#define TEMP_A2_A2_Pos (0UL)
#define RTC_EVENTS_TICK_EVENTS_TICK_Generated (1UL)
#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_ENABLED 0
#define GET_VA_ARG_1(...) GET_VA_ARG_1_(__VA_ARGS__, )
#define PPI_CHEN_CH4_Disabled (0UL)
#define FDS_OP_QUEUE_SIZE 6
#define SPIM_STALLSTAT_TX_STALL (1UL)
#define MWU_INTENSET_REGION1RA_Enabled (1UL)
#define QSPI_INTEN_READY_Msk (0x1UL << QSPI_INTEN_READY_Pos)
#define UARTE_INTENSET_TXSTOPPED_Disabled (0UL)
#define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Generated (1UL)
#define PPI_CHENSET_CH19_Disabled (0UL)
#define SPIM_PSEL_MOSI_PORT_Pos (5UL)
#define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos)
#define CC_HOST_RGF_HOST_IOT_KDR2_HOST_IOT_KDR2_Msk (0xFFFFFFFFUL << CC_HOST_RGF_HOST_IOT_KDR2_HOST_IOT_KDR2_Pos)
#define MWU_EVENTS_PREGION_RA_RA_NotGenerated (0UL)
#define I2S_CONFIG_ALIGN 0
#define UARTE_INTEN_RXDRDY_Pos (2UL)
#define LPCOMP_REFSEL_REFSEL_Ref3_16Vdd (9UL)
#define MWU_REGIONENCLR_RGN1RA_Enabled (1UL)
#define RADIO_INTENSET_MHRMATCH_Enabled (1UL)
#define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
#define NRF_LOG_INTERNAL_PROCESS() false
#define USBD_EPINEN_IN4_Msk (0x1UL << USBD_EPINEN_IN4_Pos)
#define SAADC_INTENCLR_CH1LIMITH_Pos (8UL)
#define MWU_REGIONENCLR_RGN3RA_Clear (1UL)
#define NFCT_NFCID1_LAST_NFCID1_X_Pos (16UL)
#define MWU_NMIENSET_REGION2WA_Set (1UL)
#define PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos)
#define ECB_INTENCLR_ERRORECB_Enabled (1UL)
#define SDK_MUTEX_LOCK(X) 
#define USBD_INTENSET_STARTED_Pos (1UL)
#define TIMER_TASKS_COUNT_TASKS_COUNT_Msk (0x1UL << TIMER_TASKS_COUNT_TASKS_COUNT_Pos)
#define NRF_ERROR_INVALID_ADDR (NRF_ERROR_BASE_NUM + 16)
#define MACRO_MAP_FOR_PARAM(param,...) MACRO_MAP_FOR_PARAM_(param, __VA_ARGS__)
#define RADIO_TASKS_BCSTART_TASKS_BCSTART_Trigger (1UL)
#define RTC_EVTENCLR_COMPARE3_Pos (19UL)
#define MWU_PERREGION_SUBSTATRA_SR27_Pos (27UL)
#define SAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL << SAADC_RESULT_AMOUNT_AMOUNT_Pos)
#define NFCT_TASKS_ACTIVATE_TASKS_ACTIVATE_Msk (0x1UL << NFCT_TASKS_ACTIVATE_TASKS_ACTIVATE_Pos)
#define I2S_ENABLE_ENABLE_Pos (0UL)
#define USBD_INTEN_ENDISOOUT_Enabled (1UL)
#define GPIO_LATCH_PIN24_NotLatched (0UL)
#define MWU_PERREGION_SUBSTATRA_SR0_NoAccess (0UL)
#define WDT_RREN_RR3_Msk (0x1UL << WDT_RREN_RR3_Pos)
#define SPIM_DCXCNT_DCXCNT_Pos (0UL)
#define FICR_NFC_TAGHEADER0_UD3_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD3_Pos)
#define POWER_RAM_POWERSET_S11POWER_Pos (11UL)
#define PDM_GAINL_GAINL_Msk (0x7FUL << PDM_GAINL_GAINL_Pos)
#define TWI_DEFAULT_CONFIG_CLR_BUS_INIT 0
#define QDEC_CONFIG_DEBUG_COLOR 0
#define UARTE_INTENCLR_TXSTARTED_Clear (1UL)
#define GPIO_OUTSET_PIN1_High (1UL)
#define GPIO_DIRCLR_PIN5_Input (0UL)
#define MWU_PERREGION_SUBSTATRA_SR19_Pos (19UL)
#define COMP_RESULT_RESULT_Pos (0UL)
#define UART_ERRORSRC_PARITY_Pos (1UL)
#define GPIO_LATCH_PIN10_NotLatched (0UL)
#define TWIS_INTENCLR_TXSTARTED_Clear (1UL)
#define TIMER_MODE_MODE_Counter (1UL)
#define USBD_INTEN_ENDEPOUT6_Pos (18UL)
#define PPI_CHENSET_CH16_Set (1UL)
#define USBD_EPINEN_IN4_Disable (0UL)
#define MWU_NMIENSET_REGION3RA_Set (1UL)
#define SAADC_INTENSET_CH3LIMITL_Pos (13UL)
#define QSPI_ADDRCONF_OPCODE_Pos (0UL)
#define RADIO_INTENSET_TXREADY_Enabled (1UL)
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP192R1_ENABLED 1
#define GPIO_OUT_PIN6_High (1UL)
#define USBD_BMREQUESTTYPE_DIRECTION_Pos (7UL)
#define GPIO_DIRSET_PIN29_Set (1UL)
#define RADIO_INTENCLR_END_Msk (0x1UL << RADIO_INTENCLR_END_Pos)
#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL << PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos)
#define MWU_PERREGION_SUBSTATRA_SR18_Access (1UL)
#define USBD_EPDATASTATUS_EPIN3_DataDone (1UL)
#define GPIO_DIR_PIN26_Input (0UL)
#define NFCT_INTENCLR_FIELDDETECTED_Pos (1UL)
#define RTC_EVTENSET_COMPARE3_Enabled (1UL)
#define RTC_EVTENSET_COMPARE3_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR18_Pos (18UL)
#define RADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos)
#define NRF_LOG_BACKEND_RTT_ENABLED 0
#define MACRO_MAP_FOR_PARAM_N_(N,param,...) CONCAT_2(MACRO_MAP_FOR_PARAM_, N)((MACRO_MAP_FOR_N_LIST), param, __VA_ARGS__, )
#define RADIO_PCNF0_S1INCL_Include (1UL)
#define MWU_PERREGION_SUBSTATRA_SR6_Pos (6UL)
#define SPIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define QSPI_CINSTRDAT0_BYTE1_Pos (8UL)
#define NRFX_POWER_CONFIG_IRQ_PRIORITY 6
#define MWU_NMIENCLR_PREGION0RA_Msk (0x1UL << MWU_NMIENCLR_PREGION0RA_Pos)
#define USBD_TASKS_STARTEPOUT_TASKS_STARTEPOUT_Msk (0x1UL << USBD_TASKS_STARTEPOUT_TASKS_STARTEPOUT_Pos)
#define AAR_STATUS_STATUS_Pos (0UL)
#define MWU_PREGION_SUBS_SR10_Pos (10UL)
#define GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos)
#define MWU_PREGION_SUBS_SR21_Exclude (0UL)
#define POWER_RAM_POWER_S14RETENTION_On (1UL)
#define TWI_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
#define NRFX_PRS_BOX_2_ENABLED 0
#define QDEC_INTENSET_REPORTRDY_Disabled (0UL)
#define UARTE_INTENSET_RXSTARTED_Msk (0x1UL << UARTE_INTENSET_RXSTARTED_Pos)
#define SAADC_INTENSET_CALIBRATEDONE_Disabled (0UL)
#define WDT_REQSTATUS_RR1_Pos (1UL)
#define GPIO_OUT_PIN17_High (1UL)
#define APP_UTIL_H__ 
#define QSPI_TASKS_ERASESTART_TASKS_ERASESTART_Msk (0x1UL << QSPI_TASKS_ERASESTART_TASKS_ERASESTART_Pos)
#define GPIO_OUTCLR_PIN8_Low (0UL)
#define GPIO_DIR_PIN14_Pos (14UL)
#define MWU_PERREGION_SUBSTATWA_SR26_NoAccess (0UL)
#define USBD_INTENSET_ENDEPOUT4_Pos (16UL)
#define UART_PSEL_TXD_PIN_Pos (0UL)
#define NRF_ERROR_H__ 
#define RADIO_SHORTS_CCAIDLE_TXEN_Disabled (0UL)
#define POWER_USBREGSTATUS_VBUSDETECT_Msk (0x1UL << POWER_USBREGSTATUS_VBUSDETECT_Pos)
#define TWIM_SHORTS_LASTRX_STOP_Enabled (1UL)
#define SCB_SHCSR_MEMFAULTACT_Pos 0U
#define GPIO_IN_PIN14_High (1UL)
#define SPIS_INTENSET_ENDRX_Msk (0x1UL << SPIS_INTENSET_ENDRX_Pos)
#define PPI_CHENSET_CH30_Enabled (1UL)
#define GPIO_OUTCLR_PIN27_Pos (27UL)
#define UART_INTENCLR_TXDRDY_Clear (1UL)
#define SPIS_INTENCLR_ENDRX_Disabled (0UL)
#define MWU_REGIONENSET_RGN2RA_Set (1UL)
#define I2S_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define USBD_INTENCLR_ENDEPIN3_Msk (0x1UL << USBD_INTENCLR_ENDEPIN3_Pos)
#define TIMER_INTENSET_COMPARE5_Disabled (0UL)
#define POWER_ENABLED 1
#define DEFAULT_BME_HUMIDITY_MIN 0
#define USBD_EVENTS_EP0SETUP_EVENTS_EP0SETUP_NotGenerated (0UL)
#define RADIO_INTENSET_END_Enabled (1UL)
#define GPIO_OUT_PIN26_Pos (26UL)
#define MWU_PERREGION_SUBSTATWA_SR31_Access (1UL)
#define PPI_CHG_CH30_Excluded (0UL)
#define POWER_RAM_POWERSET_S4POWER_On (1UL)
#define TWIS_INTENCLR_RXSTARTED_Pos (19UL)
#define NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA512_ENABLED 1
#define POWER_RAM_POWERSET_S4RETENTION_Pos (20UL)
#define RADIO_INTENCLR_FRAMESTART_Msk (0x1UL << RADIO_INTENCLR_FRAMESTART_Pos)
#define USBD_EPOUTEN_OUT0_Msk (0x1UL << USBD_EPOUTEN_OUT0_Pos)
#define GPIO_LATCH_PIN18_Latched (1UL)
#define SAADC_CH_PSELN_PSELN_VDD (9UL)
#define SPIM_INTENCLR_ENDRX_Clear (1UL)
#define PPI_CHG_CH22_Excluded (0UL)
#define NVMC_ERASEALL_ERASEALL_Msk (0x1UL << NVMC_ERASEALL_ERASEALL_Pos)
#define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos)
#define SPIM_INTENSET_STARTED_Disabled (0UL)
#define GPIO_LATCH_PIN4_NotLatched (0UL)
#define NRFX_QSPI_CONFIG_FREQUENCY 0
#define ITM_TCR_TSPrescale_Pos 8U
#define __CTYPE_LOWER 0x02
#define NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos (8UL)
#define SPIM_INTENCLR_ENDRX_Enabled (1UL)
#define WDT_TASKS_START_TASKS_START_Trigger (1UL)
#define PPI_CHG_CH14_Excluded (0UL)
#define SPIS_CONFIG_CPHA_Msk (0x1UL << SPIS_CONFIG_CPHA_Pos)
#define FPU_FPCCR_USER_Pos 1U
#define PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos)
#define VERIFY_PARAM_NOT_NULL(param) VERIFY_FALSE(((param) == NULL), NRF_ERROR_NULL)
#define SAADC_INTENCLR_STOPPED_Enabled (1UL)
#define GPIO_DIRSET_PIN2_Pos (2UL)
#define PPI_CHENCLR_CH24_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CFB_ENABLED 1
#define MWU_PERREGION_SUBSTATWA_SR21_NoAccess (0UL)
#define POWER_RAM_POWERSET_S5POWER_Msk (0x1UL << POWER_RAM_POWERSET_S5POWER_Pos)
#define RADIO_EVENTS_PHYEND_EVENTS_PHYEND_Generated (1UL)
#define QSPI_PSEL_CSN_PIN_Msk (0x1FUL << QSPI_PSEL_CSN_PIN_Pos)
#define SAADC_CH_PSELP_PSELP_AnalogInput4 (5UL)
#define NRFX_QSPI_CONFIG_IRQ_PRIORITY 6
#define CLOCK_LFRCMODE_STATUS_Pos (16UL)
#define USBD_EPDATASTATUS_EPIN1_NotDone (0UL)
#define PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos)
#define MWU_NMIENSET_REGION2WA_Pos (4UL)
#define PPI_CHENCLR_CH6_Disabled (0UL)
#define WDT_RREN_RR5_Enabled (1UL)
#define RTC_EVTENCLR_COMPARE2_Clear (1UL)
#define MWU_PERREGION_SUBSTATWA_SR13_NoAccess (0UL)
#define UARTE_INTENSET_TXSTARTED_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR12_NoAccess (0UL)
#define EGU_INTEN_TRIGGERED11_Pos (11UL)
#define CLOCK_CONFIG_LOG_ENABLED 0
#define RADIO_INTENSET_MHRMATCH_Set (1UL)
#define MWU_INTENSET_REGION2WA_Enabled (1UL)
#define NRF_CRYPTO_BACKEND_CC310_HMAC_SHA256_ENABLED 1
#define GPIO_DIRSET_PIN24_Pos (24UL)
#define I2S_INTENCLR_RXPTRUPD_Pos (1UL)
#define LPCOMP_INTENSET_UP_Msk (0x1UL << LPCOMP_INTENSET_UP_Pos)
#define NRF_LOG_HEXDUMP_DEBUG(p_data,len) NRF_LOG_INTERNAL_HEXDUMP_DEBUG(p_data, len)
#define RADIO_INTENCLR_CCASTOPPED_Disabled (0UL)
#define NFCT_INTEN_TXFRAMESTART_Pos (3UL)
#define USBD_INTENSET_USBEVENT_Pos (22UL)
#define USBD_INTENSET_ENDEPIN4_Msk (0x1UL << USBD_INTENSET_ENDEPIN4_Pos)
#define NRF_BLE_ES_BLE_OBSERVER_PRIO 2
#define GPIO_OUTCLR_PIN16_Clear (1UL)
#define PWM_SEQ_REFRESH_CNT_Pos (0UL)
#define APSR_Z_Pos 30U
#define UARTE_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << UARTE_TASKS_STARTTX_TASKS_STARTTX_Pos)
#define MWU_REGIONENCLR_RGN2WA_Enabled (1UL)
#define GPIO_LATCH_PIN23_Pos (23UL)
#define NFCT_INTEN_READY_Enabled (1UL)
#define GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos)
#define NRF_CLI_LIBUARTE_CONFIG_LOG_LEVEL 3
#define GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos)
#define NRF_LOG_RAW_INFO(...) NRF_LOG_INTERNAL_RAW_INFO( __VA_ARGS__)
#define LPCOMP_SHORTS_UP_STOP_Disabled (0UL)
#define CCM_RATEOVERRIDE_RATEOVERRIDE_Msk (0x3UL << CCM_RATEOVERRIDE_RATEOVERRIDE_Pos)
#define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_NotGenerated (0UL)
#define PPI_CHENCLR_CH5_Pos (5UL)
#define RADIO_TASKS_EDSTOP_TASKS_EDSTOP_Trigger (1UL)
#define PPI_CHENCLR_CH13_Clear (1UL)
#define POWER_RESETREAS_SREQ_Pos (2UL)
#define GPIO_IN_PIN1_Pos (1UL)
#define DWT_CTRL_NOEXTTRIG_Pos 26U
#define MACRO_MAP_FOR_10(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_9 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define GPIO_LATCH_PIN21_NotLatched (0UL)
#define PDM_PSEL_DIN_CONNECT_Connected (0UL)
#define TWIM_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
#define QDEC_REPORTPER_REPORTPER_200Smpl (5UL)
#define NRF_MPU_LIB_CONFIG_LOG_LEVEL 3
#define PPI_CHG1_CH0_Excluded PPI_CHG_CH0_Excluded
#define USBD_INTENSET_EPDATA_Enabled (1UL)
#define TWI_INTENSET_SUSPENDED_Pos (18UL)
#define PPI_CHENCLR_CH22_Enabled (1UL)
#define EGU_INTEN_TRIGGERED0_Disabled (0UL)
#define PDM_INTENSET_END_Disabled (0UL)
#define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
#define TWIM_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define TWIS_PSEL_SDA_CONNECT_Pos (31UL)
#define SAADC_INTENSET_CH3LIMITL_Disabled (0UL)
#define TIMER_INTENSET_COMPARE3_Set (1UL)
#define MWU_PERREGION_SUBSTATRA_SR6_Access (1UL)
#define MWU_PERREGION_SUBSTATRA_SR7_NoAccess (0UL)
#define NRF_CRYPTO_BACKEND_OBERON_HMAC_SHA256_ENABLED 1
#define POWER_RAM_POWERCLR_S15POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S15POWER_Pos)
#define SPIM_INTENSET_STOPPED_Set (1UL)
#define RADIO_EVENTS_END_EVENTS_END_Msk (0x1UL << RADIO_EVENTS_END_EVENTS_END_Pos)
#define PDM_MODE_OPERATION_Pos (0UL)
#define BIT_26 0x04000000
#define SAADC_INTENCLR_CH7LIMITL_Pos (21UL)
#define UARTE_INTENSET_ENDRX_Set (1UL)
#define SPI_EVENTS_READY_EVENTS_READY_Msk (0x1UL << SPI_EVENTS_READY_EVENTS_READY_Pos)
#define EGU_INTENCLR_TRIGGERED2_Disabled (0UL)
#define GPIO_DIRSET_PIN2_Input (0UL)
#define MACRO_MAP_FOR_15(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_14((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MWU_EVENTS_REGION_WA_WA_Generated (1UL)
#define LPCOMP_INTENCLR_READY_Pos (0UL)
#define SPIS_STATUS_OVERFLOW_Clear (1UL)
#define PPI_CHENSET_CH11_Enabled (1UL)
#define QSPI_ADDRCONF_WREN_Disable (0UL)
#define SAADC_INTENSET_CH0LIMITL_Msk (0x1UL << SAADC_INTENSET_CH0LIMITL_Pos)
#define NRF_ERROR_MODULE_NOT_INITIALIZED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0000)
#define EGU_INTENCLR_TRIGGERED11_Disabled (0UL)
#define GPIOTE_INTENCLR_PORT_Disabled (0UL)
#define TIMER_DEFAULT_CONFIG_MODE 0
#define UARTE_INTENCLR_ENDTX_Pos (8UL)
#define POWER_RAM_POWER_S8POWER_On (1UL)
#define RADIO_RXADDRESSES_ADDR1_Disabled (0UL)
#define UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_RXD_PTR_PTR_Pos)
#define MWU_PREGION_START_START_Pos (0UL)
#define USBD_INTENSET_EPDATA_Set (1UL)
#define GPIO_IN_PIN25_Pos (25UL)
#define NRFX_TWIM0_ENABLED 1
#define GPIOTE_INTENCLR_PORT_Enabled (1UL)
#define NFCT_INTEN_FIELDDETECTED_Pos (1UL)
#define SAADC_INTENSET_CH3LIMITL_Enabled (1UL)
#define GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos)
#define TIMER_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TIMER_TASKS_STOP_TASKS_STOP_Pos)
#define CCM_CNFPTR_CNFPTR_Pos (0UL)
#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U
#define RADIO_INTENSET_RXREADY_Pos (22UL)
#define GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos)
#define NRF_LOG_BACKEND_UART_ENABLED 0
#define MWU_NMIEN_REGION3WA_Enabled (1UL)
#define PWM_INTENSET_PWMPERIODEND_Pos (6UL)
#define PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos)
#define GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos)
#define PDM_MODE_EDGE_LeftRising (1UL)
#define SAADC_INTENCLR_CH0LIMITH_Disabled (0UL)
#define CLOCK_CONFIG_INFO_COLOR 0
#define RADIO_INTENCLR_ADDRESS_Pos (1UL)
#define NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos)
#define PPI_CHG1_CH6_Pos PPI_CHG_CH6_Pos
#define SPI_CONFIG_CPHA_Msk (0x1UL << SPI_CONFIG_CPHA_Pos)
#define CLOCK_LFCLKSRC_BYPASS_Disabled (0UL)
#define NFCT_NFCTAGSTATE_NFCTAGSTATE_FrameDelay (5UL)
#define GPIO_OUTCLR_PIN14_Low (0UL)
#define TWIM_INTENSET_ERROR_Pos (9UL)
#define GPIO_OUTSET_PIN17_High (1UL)
#define SPIS_CONFIG_ORDER_LsbFirst (1UL)
#define I2S_CONFIG_INFO_COLOR 0
#define SPIM_PSEL_MOSI_CONNECT_Connected (0UL)
#define RADIO_DACNF_TXADD1_Pos (9UL)
#define FPU_MVFR1_FP_fused_MAC_Pos 28U
#define USBD_INTENCLR_ENDEPIN7_Clear (1UL)
#define USBD_EPSTATUS_EPIN1_NoData (0UL)
#define POWER_RAM_POWERCLR_S4RETENTION_Pos (20UL)
#define GPIO_OUT_PIN13_Low (0UL)
#define CLOCK_INTENSET_CTSTARTED_Set (1UL)
#define RTC_EVTENSET_COMPARE0_Enabled (1UL)
#define PPI_CHG2_CH0_Excluded PPI_CHG_CH0_Excluded
#define TEMP_T4_T4_Msk (0xFFUL << TEMP_T4_T4_Pos)
#define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Msk (0x1UL << QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Pos)
#define USBD_EPSTATUS_EPIN8_Msk (0x1UL << USBD_EPSTATUS_EPIN8_Pos)
#define ECB_TASKS_STARTECB_TASKS_STARTECB_Msk (0x1UL << ECB_TASKS_STARTECB_TASKS_STARTECB_Pos)
#define GPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos)
#define PPI_CHG1_CH12_Pos PPI_CHG_CH12_Pos
#define GPIO_DIRCLR_PIN1_Input (0UL)
#define SAADC_INTEN_CH3LIMITL_Disabled (0UL)
#define QDEC_LEDPOL_LEDPOL_Pos (0UL)
#define UICR_DEBUGCTRL_CPUFPBEN_Msk (0xFFUL << UICR_DEBUGCTRL_CPUFPBEN_Pos)
#define USBD_INTENSET_STARTED_Enabled (1UL)
#define MPU_RBAR_ADDR_Pos 5U
#define TWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
#define PPI_CHG1_CH13_Included PPI_CHG_CH13_Included
#define POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S1RETENTION_Pos)
#define QSPI_IFCONFIG0_READOC_READ2O (1UL)
#define UARTE_INTENCLR_RXSTARTED_Enabled (1UL)
#define NFCT_FRAMESTATUS_RX_OVERRUN_Overrun (1UL)
#define MWU_INTEN_PREGION1RA_Disabled (0UL)
#define USBD_INTENSET_ENDEPOUT7_Disabled (0UL)
#define EGU_INTEN_TRIGGERED10_Enabled (1UL)
#define MWU_PREGION_SUBS_SR28_Exclude (0UL)
#define GPIO_OUTSET_PIN22_High (1UL)
#define GPIO_LATCH_PIN1_NotLatched (0UL)
#define GPIOTE_EVENTS_PORT_EVENTS_PORT_Generated (1UL)
#define I2S_PSEL_SDOUT_CONNECT_Connected (0UL)
#define UARTE_INTENCLR_RXDRDY_Pos (2UL)
#define RTC_EVTEN_COMPARE2_Enabled (1UL)
#define PPI_CHENSET_CH3_Disabled (0UL)
#define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_NotGenerated (0UL)
#define GPIO_DIR_PIN22_Input (0UL)
#define SAADC_INTEN_CH7LIMITH_Disabled (0UL)
#define UICR_NFCPINS_PROTECT_Pos (0UL)
#define PPI_CHG_CH29_Excluded (0UL)
#define TWIM_ERRORSRC_ANACK_NotReceived (0UL)
#define LPCOMP_INTENSET_CROSS_Enabled (1UL)
#define TWIM_INTENCLR_LASTTX_Enabled (1UL)
#define NRFX_PWM_DEFAULT_CONFIG_LOAD_MODE 0
#define SAADC_INTENSET_CH1LIMITH_Msk (0x1UL << SAADC_INTENSET_CH1LIMITH_Pos)
#define UARTE_INTEN_RXSTARTED_Pos (19UL)
#define USBD_EPDATASTATUS_EPIN1_Pos (1UL)
#define POWER_RAM_POWERCLR_S12RETENTION_Off (1UL)
#define PPI_CHENCLR_CH0_Enabled (1UL)
#define USBD_INTENSET_ENDISOOUT_Enabled (1UL)
#define GPIO_DIRCLR_PIN28_Input (0UL)
#define EGU_INTENSET_TRIGGERED5_Pos (5UL)
#define QDEC_INTENCLR_SAMPLERDY_Clear (1UL)
#define GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos)
#define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL)
#define USBD_INTEN_USBRESET_Pos (0UL)
#define GPIO_LATCH_PIN6_Latched (1UL)
#define USBD_INTENSET_ENDEPIN4_Enabled (1UL)
#define USBD_EPSTATUS_EPOUT2_DataDone (1UL)
#define QSPI_ADDRCONF_BYTE0_Msk (0xFFUL << QSPI_ADDRCONF_BYTE0_Pos)
#define EGU_INTEN_TRIGGERED9_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR28_NoAccess (0UL)
#define RADIO_TASKS_CCASTART_TASKS_CCASTART_Trigger (1UL)
#define GPIO_DIR_PIN23_Output (1UL)
#define MWU_PERREGION_SUBSTATRA_SR27_NoAccess (0UL)
#define RADIO_INTENCLR_DEVMISS_Clear (1UL)
#define SCB_ICSR_PENDSVCLR_Pos 27U
#define NRF_BALLOC_ENABLED 1
#define NRF_LOG_MODULE_ID_GET_CONST(addr) (((uint32_t)(addr) - (uint32_t)NRF_SECTION_START_ADDR(log_const_data)) / sizeof(nrf_log_module_const_data_t))
#define UART_ERRORSRC_FRAMING_Pos (2UL)
#define PWM_INTENSET_SEQSTARTED0_Disabled (0UL)
#define SPIS_MAXRX_MAXRX_Msk SPIS_RXD_MAXCNT_MAXCNT_Msk
#define QSPI_IFCONFIG0_READOC_READ4O (3UL)
#define MWU_PERREGION_SUBSTATRA_SR19_NoAccess (0UL)
#define SPIS_INTENCLR_ACQUIRED_Disabled (0UL)
#define PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos)
#define NRF_ECB_BASE 0x4000E000UL
#define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos)
#define TIMER_INTENCLR_COMPARE0_Msk (0x1UL << TIMER_INTENCLR_COMPARE0_Pos)
#define QSPI_READ_DST_DST_Pos (0UL)
#define RADIO_RXADDRESSES_ADDR7_Enabled (1UL)
#define POWER_POFCON_THRESHOLD_V17 (4UL)
#define POWER_POFCON_THRESHOLD_V18 (5UL)
#define POWER_POFCON_THRESHOLD_V19 (6UL)
#define RADIO_INTENSET_CCABUSY_Set (1UL)
#define GPIO_OUTCLR_PIN24_Clear (1UL)
#define GPIO_IN_PIN31_Low (0UL)
#define PPI_CHG_CH10_Pos (10UL)
#define SAADC_EVENTS_DONE_EVENTS_DONE_NotGenerated (0UL)
#define NFCT_INTENCLR_STARTED_Pos (20UL)
#define VERIFY_SUCCESS_VOID(err_code) VERIFY_TRUE_VOID((err_code) == NRF_SUCCESS)
#define USBD_WLENGTHH_WLENGTHH_Pos (0UL)
#define QDEC_INTENCLR_REPORTRDY_Clear (1UL)
#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)
#define __CTYPE_PUNCT 0x10
#define RADIO_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define PDM_INTENSET_STARTED_Set (1UL)
#define NRFX_TIMER0_ENABLED 0
#define AAR_NIRK_NIRK_Pos (0UL)
#define QSPI_PSEL_IO3_PORT_Msk (0x1UL << QSPI_PSEL_IO3_PORT_Pos)
#define MWU_PERREGION_SUBSTATRA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR23_Pos)
#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart (1UL)
#define INTMAX_MIN (-9223372036854775807LL-1)
#define NRFX_SPIM3_ENABLED 1
#define POWER_RAM_POWER_S4RETENTION_Msk (0x1UL << POWER_RAM_POWER_S4RETENTION_Pos)
#define CLOCK_LFCLKSTAT_SRC_Xtal (1UL)
#define GPIO_DIR_PIN13_Output (1UL)
#define POWER_POFCON_THRESHOLD_V20 (7UL)
#define POWER_POFCON_THRESHOLD_V21 (8UL)
#define POWER_POFCON_THRESHOLD_V22 (9UL)
#define POWER_POFCON_THRESHOLD_V23 (10UL)
#define POWER_POFCON_THRESHOLD_V24 (11UL)
#define POWER_POFCON_THRESHOLD_V25 (12UL)
#define POWER_POFCON_THRESHOLD_V26 (13UL)
#define POWER_POFCON_THRESHOLD_V27 (14UL)
#define POWER_POFCON_THRESHOLD_V28 (15UL)
#define RADIO_SHORTS_READY_START_Pos (0UL)
#define NRF_TIMER4_BASE 0x4001B000UL
#define PWM_INTENSET_STOPPED_Set (1UL)
#define PPI_CHG0_CH5_Included PPI_CHG_CH5_Included
#define UART_INTENSET_RXTO_Pos (17UL)
#define NFCT_INTENCLR_RXFRAMESTART_Pos (5UL)
#define TWI_INTENSET_RXDREADY_Msk (0x1UL << TWI_INTENSET_RXDREADY_Pos)
#define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Pos (0UL)
#define EGU_INTEN_TRIGGERED0_Msk (0x1UL << EGU_INTEN_TRIGGERED0_Pos)
#define EGU_INTENCLR_TRIGGERED2_Msk (0x1UL << EGU_INTENCLR_TRIGGERED2_Pos)
#define GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos)
#define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL)
#define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL << NVMC_ERASEUICR_ERASEUICR_Pos)
#define POWER_EVENTS_USBDETECTED_EVENTS_USBDETECTED_NotGenerated (0UL)
#define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Pos (0UL)
#define UARTE_PSEL_RTS_PORT_Pos (5UL)
#define I2S_PSEL_LRCK_PORT_Msk (0x1UL << I2S_PSEL_LRCK_PORT_Pos)
#define AAR_INTENSET_END_Set (1UL)
#define NRF_CRYPTO_BACKEND_CC310_BL_ENABLED 0
#define PPI_CHENSET_CH6_Pos (6UL)
#define TEMP_A4_A4_Msk (0xFFFUL << TEMP_A4_A4_Pos)
#define UICR_REGOUT0_VOUT_1V8 (0UL)
#define GPIO_DIRSET_PIN21_Set (1UL)
#define POWER_CONFIG_IRQ_PRIORITY 6
#define UARTE_INTENSET_NCTS_Set (1UL)
#define SAADC_INTENCLR_CH4LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITL_Pos)
#define USBD_SIZE_ISOOUT_ZERO_Msk (0x1UL << USBD_SIZE_ISOOUT_ZERO_Pos)
#define NFCT_INTENCLR_TXFRAMESTART_Disabled (0UL)
#define QSPI_ADDRCONF_BYTE1_Pos (16UL)
#define GPIO_DIRSET_PIN12_Output (1UL)
#define UARTE_INTENCLR_CTS_Msk (0x1UL << UARTE_INTENCLR_CTS_Pos)
#define GPIO_IN_PIN12_Low (0UL)
#define UARTE_INTENCLR_ENDTX_Clear (1UL)
#define NFCT_INTENSET_RXERROR_Set (1UL)
#define UART_ENABLE_ENABLE_Enabled (4UL)
#define RADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos)
#define QSPI_PSEL_IO2_PIN_Msk (0x1FUL << QSPI_PSEL_IO2_PIN_Pos)
#define TWIS_EVENTS_READ_EVENTS_READ_Pos (0UL)
#define GPIO_OUT_PIN30_High (1UL)
#define USBD_INTENSET_ENDEPIN5_Set (1UL)
#define SPIS_STATUS_OVERFLOW_NotPresent (0UL)
#define MWU_INTENSET_PREGION1WA_Disabled (0UL)
#define POWER_DCDCEN_DCDCEN_Pos (0UL)
#define RADIO_STATE_STATE_TxDisable (12UL)
#define I2S_CONFIG_FORMAT_FORMAT_ALIGNED I2S_CONFIG_FORMAT_FORMAT_Aligned
#define SPI2_ENABLED 1
#define MPU_RASR_S_Pos 18U
#define TWIS_INTENSET_RXSTARTED_Msk (0x1UL << TWIS_INTENSET_RXSTARTED_Pos)
#define PDM_INTENSET_END_Enabled (1UL)
#define MWU_NMIEN_REGION1WA_Msk (0x1UL << MWU_NMIEN_REGION1WA_Pos)
#define GPIO_DIRCLR_PIN31_Clear (1UL)
#define COMP_SHORTS_CROSS_STOP_Msk (0x1UL << COMP_SHORTS_CROSS_STOP_Pos)
#define MWU_REGIONEN_PRGN1WA_Disable (0UL)
#define UARTE_PSEL_RXD_CONNECT_Msk (0x1UL << UARTE_PSEL_RXD_CONNECT_Pos)
#define EGU_INTENCLR_TRIGGERED11_Enabled (1UL)
#define PPI_CHG0_CH8_Msk PPI_CHG_CH8_Msk
#define PPI_CHEN_CH31_Disabled (0UL)
#define PWM_INTEN_PWMPERIODEND_Msk (0x1UL << PWM_INTEN_PWMPERIODEND_Pos)
#define SCB_CCR_DIV_0_TRP_Pos 4U
#define I2S_PSEL_SDIN_CONNECT_Pos (31UL)
#define AAR_INTENSET_NOTRESOLVED_Pos (2UL)
#define NFCT_EVENTS_TXFRAMESTART_EVENTS_TXFRAMESTART_NotGenerated (0UL)
#define FICR_TRNG90B_APCUTOFF_APCUTOFF_Msk (0xFFFFFFFFUL << FICR_TRNG90B_APCUTOFF_APCUTOFF_Pos)
#define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
#define GPIO_DIRCLR_PIN0_Input (0UL)
#define PPI_CHG1_CH11_Msk PPI_CHG_CH11_Msk
#define SPIM_INTENCLR_END_Pos (6UL)
#define SAADC_INTENCLR_CH4LIMITL_Disabled (0UL)
#define PWM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << PWM_TASKS_STOP_TASKS_STOP_Pos)
#define SAADC_INTENSET_DONE_Pos (2UL)
#define SPIS_RXD_LIST_LIST_Msk (0x3UL << SPIS_RXD_LIST_LIST_Pos)
#define RADIO_INTENCLR_PHYEND_Enabled (1UL)
#define GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos)
#define RADIO_INTENCLR_RATEBOOST_Pos (20UL)
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear (1UL)
#define PPI_CHG0_CH9_Included PPI_CHG_CH9_Included
#define MWU_NMIENCLR_REGION2RA_Msk (0x1UL << MWU_NMIENCLR_REGION2RA_Pos)
#define USBD_EPINEN_IN3_Msk (0x1UL << USBD_EPINEN_IN3_Pos)
#define RADIO_INTENCLR_CRCERROR_Pos (13UL)
#define PPI_CHEN_CH15_Disabled (0UL)
#define GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos)
#define NFCT_NFCID1_LAST_NFCID1_W_Pos (24UL)
#define UARTE_EVENTS_NCTS_EVENTS_NCTS_Pos (0UL)
#define AAR_INTENCLR_RESOLVED_Disabled (0UL)
#define MWU_NMIEN_REGION2RA_Msk (0x1UL << MWU_NMIEN_REGION2RA_Pos)
#define INT_FAST64_MAX INT64_MAX
#define NRF_TIMER0 ((NRF_TIMER_Type*) NRF_TIMER0_BASE)
#define NRF_TIMER1 ((NRF_TIMER_Type*) NRF_TIMER1_BASE)
#define CC_HOST_RGF_HOST_IOT_LCS_LCS_Pos (0UL)
#define MWU_NMIENCLR_REGION3RA_Enabled (1UL)
#define NRF_TIMER4 ((NRF_TIMER_Type*) NRF_TIMER4_BASE)
#define PPI_CHG2_CH7_Excluded PPI_CHG_CH7_Excluded
#define RTC_EVTENCLR_COMPARE2_Pos (18UL)
#define RADIO_EVENTS_END_EVENTS_END_NotGenerated (0UL)
#define APP_TIMER_KEEPS_RTC_ACTIVE 1
#define TWIS_RXD_PTR_PTR_Pos (0UL)
#define RADIO_PCNF0_PLEN_8bit (0UL)
#define SPI_CONFIG_CPOL_Pos (2UL)
#define SAADC_EVENTS_END_EVENTS_END_Generated (1UL)
#define WDT_RREN_RR2_Msk (0x1UL << WDT_RREN_RR2_Pos)
#define TWI_INTENCLR_RXDREADY_Disabled (0UL)
#define USBD_EPDATASTATUS_EPIN3_Msk (0x1UL << USBD_EPDATASTATUS_EPIN3_Pos)
#define PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos)
#define FICR_NFC_TAGHEADER0_UD2_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD2_Pos)
#define PPI_CHENSET_CH6_Enabled (1UL)
#define QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_STOP_Pos)
#define GPIO_OUTCLR_PIN6_High (1UL)
#define PPI_CHG0_CH9_Pos PPI_CHG_CH9_Pos
#define PWM_INTEN_SEQEND0_Pos (4UL)
#define UARTE_INTENSET_TXSTARTED_Pos (20UL)
#define USBD_INTEN_ENDEPOUT5_Pos (17UL)
#define GPIOTE_INTENCLR_IN5_Clear (1UL)
#define SAADC_INTENCLR_CH5LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITH_Pos)
#define EGU_INTENSET_TRIGGERED13_Disabled (0UL)
#define PPI_CHENSET_CH15_Set (1UL)
#define UART0_IRQHandler UARTE0_UART0_IRQHandler
#define NRF_BLE_CONN_PARAMS_MAX_SLAVE_LATENCY_DEVIATION 499
#define RNG_EVENTS_VALRDY_EVENTS_VALRDY_NotGenerated (0UL)
#define SPIS_PSEL_MOSI_PIN_Msk (0x1FUL << SPIS_PSEL_MOSI_PIN_Pos)
#define TIMER_INTENCLR_COMPARE2_Clear (1UL)
#define RADIO_SHORTS_PHYEND_START_Pos (21UL)
#define SPIM_INTENSET_STOPPED_Disabled (0UL)
#define GPIO_OUT_PIN6_Pos (6UL)
#define I2S_INTENSET_TXPTRUPD_Disabled (0UL)
#define GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos)
#define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Pos (0UL)
#define RADIO_STATE_STATE_Rx (3UL)
#define MWU_INTENSET_PREGION1WA_Set (1UL)
#define SPI_PSEL_SCK_CONNECT_Connected (0UL)
#define USBD_INTENCLR_USBRESET_Enabled (1UL)
#define RADIO_CRCCNF_SKIPADDR_Ieee802154 (2UL)
#define DEVICEADDR1 DEVICEADDR[1]
#define QDEC_SAMPLEPER_SAMPLEPER_4096us (5UL)
#define MWU_PERREGION_SUBSTATWA_SR17_Pos (17UL)
#define IR1 IR[1]
#define RADIO_DACNF_ENA0_Enabled (1UL)
#define IR3 IR[3]
#define SAADC_INTENSET_CH7LIMITL_Enabled (1UL)
#define USBD_EPSTATUS_EPOUT3_DataDone (1UL)
#define POWER_RAM_POWERSET_S7RETENTION_Pos (23UL)
#define TWIM_INTENCLR_LASTTX_Pos (24UL)
#define PWM_INTEN_SEQEND1_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR5_Pos (5UL)
#define GPIO_OUTSET_PIN6_Pos (6UL)
#define QSPI_CINSTRDAT0_BYTE0_Pos (0UL)
#define RADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos)
#define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Trigger (1UL)
#define POWER_RAM_POWER_S0POWER_On (1UL)
#define TWIM_INTEN_SUSPENDED_Enabled (1UL)
#define GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos)
#define TIMER_TASKS_CLEAR_TASKS_CLEAR_Msk (0x1UL << TIMER_TASKS_CLEAR_TASKS_CLEAR_Pos)
#define PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos)
#define UARTE_INTENCLR_ENDRX_Pos (4UL)
#define NRF_SDH_DEBUG_COLOR 0
#define USBD_INTENCLR_ENDEPIN3_Clear (1UL)
#define TWIM_INTENCLR_SUSPENDED_Disabled (0UL)
#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL)
#define WDT_REQSTATUS_RR0_Pos (0UL)
#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)
#define UART_EVENTS_NCTS_EVENTS_NCTS_Pos (0UL)
#define GPIO_OUTCLR_PIN7_Low (0UL)
#define GPIO_DIR_PIN13_Pos (13UL)
#define PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_STOP_Pos)
#define CCM_OUTPTR_OUTPTR_Pos (0UL)
#define MWU_INTENSET_REGION2WA_Pos (4UL)
#define RADIO_MODE_MODE_Pos (0UL)
#define USBD_INTENSET_ENDEPOUT3_Pos (15UL)
#define RADIO_INTENCLR_CCAIDLE_Msk (0x1UL << RADIO_INTENCLR_CCAIDLE_Pos)
#define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Msk (0x1UL << SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Pos)
#define SPIS_PSEL_SCK_PORT_Pos (5UL)
#define SAADC_INTENCLR_CH2LIMITH_Enabled (1UL)
#define CLOCK_INTENSET_CTSTOPPED_Pos (11UL)
#define GPIO_OUTCLR_PIN26_Pos (26UL)
#define RADIO_SHORTS_END_DISABLE_Pos (1UL)
#define TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL)
#define MPU_TYPE_DREGION_Pos 8U
#define MWU_REGIONENSET_PRGN0RA_Set (1UL)
#define RADIO_STATE_STATE_Tx (11UL)
#define USBD_INTENCLR_ENDEPIN2_Msk (0x1UL << USBD_INTENCLR_ENDEPIN2_Pos)
#define NRF_ERROR_FORBIDDEN (NRF_ERROR_BASE_NUM + 15)
#define xPSR_IT_Pos 25U
#define EGU_INTEN_TRIGGERED8_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR22_Access (1UL)
#define GPIO_OUT_PIN25_Pos (25UL)
#define USBD_EVENTS_ENDEPIN_EVENTS_ENDEPIN_Msk (0x1UL << USBD_EVENTS_ENDEPIN_EVENTS_ENDEPIN_Pos)
#define I2S_CONFIG_RATIO_RATIO_96X (3UL)
#define POWER_RAM_POWER_S4RETENTION_On (1UL)
#define QSPI_STATUS_READY_Pos (3UL)
#define PPI_CHG0_CH1_Pos PPI_CHG_CH1_Pos
#define NFCT_INTENSET_FIELDLOST_Pos (2UL)
#define MWU_INTENCLR_PREGION0RA_Msk (0x1UL << MWU_INTENCLR_PREGION0RA_Pos)
#define MWU_REGIONENSET_PRGN0RA_Pos (25UL)
#define GPIO_DIRCLR_PIN24_Input (0UL)
#define SPIS_PSEL_MISO_PORT_Pos (5UL)
#define RTC_INTENCLR_COMPARE2_Enabled (1UL)
#define ITM ((ITM_Type *) ITM_BASE )
#define MWU_INTEN_REGION2RA_Enabled (1UL)
#define POWER_RAM_POWERSET_S6RETENTION_Pos (22UL)
#define TWIS_INTENSET_RXSTARTED_Set (1UL)
#define MWU_PERREGION_SUBSTATWA_SR3_Access (1UL)
#define SysTick_CTRL_COUNTFLAG_Pos 16U
#define USBD_EPOUT_PTR_PTR_Msk (0xFFFFFFFFUL << USBD_EPOUT_PTR_PTR_Pos)
#define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos (16UL)
#define USBD_INTEN_ENDEPIN5_Enabled (1UL)
#define COMP_INTEN_UP_Disabled (0UL)
#define MWU_PREGION_SUBS_SR19_Include (1UL)
#define POWER_RAM_POWERCLR_S4POWER_Off (1UL)
#define VERIFY_MODULE_INITIALIZED() VERIFY_TRUE((MODULE_INITIALIZED), NRF_ERROR_INVALID_STATE)
#define UINT8_C(x) (x ##U)
#define GPIO_DIRSET_PIN1_Pos (1UL)
#define GPIO_DIR_PIN27_Pos (27UL)
#define TWI_INTENSET_ERROR_Msk (0x1UL << TWI_INTENSET_ERROR_Pos)
#define FICR_TRNG90B_STARTUP_STARTUP_Pos (0UL)
#define RADIO_INTENSET_PAYLOAD_Enabled (1UL)
#define UART_INTENCLR_RXTO_Pos (17UL)
#define PPI_CHG_CH24_Included (1UL)
#define GPIO_DIR_PIN26_Output (1UL)
#define RADIO_SFD_SFD_Pos (0UL)
#define GPIO_LATCH_PIN3_Pos (3UL)
#define RADIO_INTENCLR_DEVMATCH_Pos (5UL)
#define NFCT_RXD_FRAMECONFIG_SOF_NoSoF (0UL)
#define RTC_EVTENCLR_COMPARE0_Clear (1UL)
#define GPIO_DIRCLR_PIN29_Clear (1UL)
#define GPIO_DIR_PIN30_Output (1UL)
#define NRF_BLOCK_DEV_EMPTY_CONFIG_INFO_COLOR 0
#define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL << RADIO_RXADDRESSES_ADDR7_Pos)
#define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Trigger (1UL)
#define WDT_INTENSET_TIMEOUT_Enabled (1UL)
#define GPIO_OUTCLR_PIN20_Clear (1UL)
#define EGU_INTEN_TRIGGERED10_Pos (10UL)
#define MWU_PERREGION_SUBSTATWA_SR9_Pos (9UL)
#define TEMP_B2_B2_Pos (0UL)
#define GPIO_DIRSET_PIN23_Pos (23UL)
#define PPI_CHEN_CH15_Enabled (1UL)
#define NRF_RTC0 ((NRF_RTC_Type*) NRF_RTC0_BASE)
#define APSR_N_Msk (1UL << APSR_N_Pos)
#define TWIS_INTEN_READ_Enabled (1UL)
#define EGU_INTEN_TRIGGERED1_Enabled (1UL)
#define USBD_EPOUT_AMOUNT_AMOUNT_Pos (0UL)
#define PPI_CHG_CH12_Included (1UL)
#define TWIS_INTEN_WRITE_Pos (25UL)
#define SPI_PSEL_SCK_PORT_Pos (5UL)
#define NRF_UARTE0_BASE 0x40002000UL
#define RADIO_PREFIX0_AP3_Msk (0xFFUL << RADIO_PREFIX0_AP3_Pos)
#define UARTE_PSEL_TXD_PIN_Msk (0x1FUL << UARTE_PSEL_TXD_PIN_Pos)
#define SAADC_INTENCLR_RESULTDONE_Pos (3UL)
#define FICR_TEMP_T2_T_Pos (0UL)
#define GPIO_LATCH_PIN22_Pos (22UL)
#define TWIS_INTEN_RXSTARTED_Pos (19UL)
#define QDEC_TASKS_START_TASKS_START_Trigger (1UL)
#define USBD_INTEN_ENDEPIN0_Msk (0x1UL << USBD_INTEN_ENDEPIN0_Pos)
#define UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_TXD_PTR_PTR_Pos)
#define NRFX_PWM_DEFAULT_CONFIG_OUT3_PIN 31
#define DWT_CTRL_CYCCNTENA_Pos 0U
#define GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos)
#define UARTE_INTENCLR_NCTS_Clear (1UL)
#define PPI_CHENSET_CH29_Pos (29UL)
#define GPIO_DIRCLR_PIN28_Output (1UL)
#define POWER_RAM_POWERSET_S7RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S7RETENTION_Pos)
#define SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN 16
#define POWER_RAM_POWER_S11RETENTION_Off (0UL)
#define PDM_INTENSET_STOPPED_Pos (1UL)
#define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL)
#define RADIO_INTENSET_CCAIDLE_Disabled (0UL)
#define RADIO_CCACTRL_CCACORRTHRES_Msk (0xFFUL << RADIO_CCACTRL_CCACORRTHRES_Pos)
#define USBD_LOWPOWER_LOWPOWER_Pos (0UL)
#define NRF_LOG_MODULE_ID_POS 16
#define DWT_FUNCTION_CYCMATCH_Pos 7U
#define NRFX_I2S_CONFIG_CHANNELS 1
#define TWIM_INTEN_STOPPED_Pos (1UL)
#define TWIS_INTEN_WRITE_Disabled (0UL)
#define QDEC_SAMPLEPER_SAMPLEPER_128us (0UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL)
#define UART_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << UART_EVENTS_ERROR_EVENTS_ERROR_Pos)
#define NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED 1
#define PPI_CHG0_CH11_Included PPI_CHG_CH11_Included
#define QDEC_INTENSET_DBLRDY_Msk (0x1UL << QDEC_INTENSET_DBLRDY_Pos)
#define TWIS_INTENSET_ERROR_Msk (0x1UL << TWIS_INTENSET_ERROR_Pos)
#define FIRMWARE_TO_UINT32_T(major,minor,sub) ((((uint32_t)major) << 16) | (((uint32_t)minor) << 8) | (((uint32_t)sub) << 0))
#define CH3_TEP CH[3].TEP
#define QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos)
#define UART_INTENSET_NCTS_Pos (1UL)
#define COMP_CONFIG_INPUT 0
#define POWER_RAM_POWER_S9RETENTION_Pos (25UL)
#define MWU_INTENCLR_REGION1WA_Clear (1UL)
#define TIMER_INTENSET_COMPARE2_Set (1UL)
#define INT_FAST64_MIN INT64_MIN
#define PPI_CHENCLR_CH27_Clear (1UL)
#define MACRO_MAP_FOR_23(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_22((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MWU_REGIONENCLR_PRGN0WA_Clear (1UL)
#define PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED13_Enabled (1UL)
#define UART_PSEL_RXD_CONNECT_Msk (0x1UL << UART_PSEL_RXD_CONNECT_Pos)
#define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL << TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos)
#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8 (0x20000000UL)
#define MWU_PERREGION_SUBSTATRA_SR31_Pos (31UL)
#define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
#define NRF_QUEUE_CONFIG_DEBUG_COLOR 0
#define DEFAULT_AUDIO_COARSE_GAIN (20 * 2)
#define MWU_PREGION_SUBS_SR21_Include (1UL)
#define SAADC_INTEN_RESULTDONE_Disabled (0UL)
#define BLE_BAS_CONFIG_LOG_LEVEL 3
#define GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos)
#define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Trigger (1UL)
#define TWIM_SHORTS_LASTRX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTRX_SUSPEND_Pos)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_Msk (0xFFFFFFFFUL << I2S_CONFIG_MCKFREQ_MCKFREQ_Pos)
#define USBD_BMREQUESTTYPE_TYPE_Msk (0x3UL << USBD_BMREQUESTTYPE_TYPE_Pos)
#define TWI_PSEL_SCL_PIN_Msk (0x1FUL << TWI_PSEL_SCL_PIN_Pos)
#define LPCOMP_REFSEL_REFSEL_Ref5_8Vdd (4UL)
#define NRF_SPI0_BASE 0x40003000UL
#define SPI_INTENSET_READY_Disabled (0UL)
#define FPU_FPDSCR_AHP_Pos 26U
#define USBD_BMREQUESTTYPE_TYPE_Pos (5UL)
#define GPIO_IN_PIN24_Pos (24UL)
#define I2S_PSEL_SDOUT_PORT_Msk (0x1UL << I2S_PSEL_SDOUT_PORT_Pos)
#define GPIOTE_EVENTS_IN_EVENTS_IN_Pos (0UL)
#define GPIO_DIRCLR_PIN21_Output (1UL)
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window (1UL)
#define TIMER_INTENCLR_COMPARE0_Enabled (1UL)
#define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_NotGenerated (0UL)
#define PPI_CHG3_CH13_Excluded PPI_CHG_CH13_Excluded
#define NRF_LOG_HEXDUMP_INST_DEBUG(p_inst,p_data,len) NRF_LOG_INTERNAL_HEXDUMP_INST_DEBUG(p_inst, p_data, len)
#define PPI_CHG_CH10_Excluded (0UL)
#define GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos)
#define PWM_SHORTS_SEQEND0_STOP_Pos (0UL)
#define MWU_PREGION_SUBS_SR20_Exclude (0UL)
#define NRF_APP_VERSION 0x00000001
#define GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos)
#define PPI_CHG_CH16_Included (1UL)
#define NRF_SECTION_ITER_ENABLED 1
#define MWU_REGIONENCLR_PRGN0WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0WA_Pos)
#define SAADC_INTENCLR_CH1LIMITL_Disabled (0UL)
#define VBITS_1(v) ((((v) & (0x0001U << 0)) != 0) ? 1U : 0U)
#define FICR_ER_ER_Pos (0UL)
#define PPI_CHG1_CH5_Pos PPI_CHG_CH5_Pos
#define POWER_RAM_POWERSET_S10RETENTION_Pos (26UL)
#define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_NotGenerated (0UL)
#define GPIO_OUTCLR_PIN13_Low (0UL)
#define SPIS_PSEL_CSN_PIN_Msk (0x1FUL << SPIS_PSEL_CSN_PIN_Pos)
#define TWIS_INTENSET_WRITE_Set (1UL)
#define VBITS_2(v) ((((v) & (0x0001U << 1)) != 0) ? VBITS_1 ((v) >> 1) + 1 : VBITS_1 (v))
#define DWT_BASE (0xE0001000UL)
#define RADIO_DACNF_TXADD0_Pos (8UL)
#define WDT_CONFIG_HALT_Run (1UL)
#define POWER_RAM_POWER_S0POWER_Off (0UL)
#define AAR_INTENCLR_NOTRESOLVED_Pos (2UL)
#define GPIO_OUT_PIN12_Low (0UL)
#define GPIOTE_INTENSET_IN7_Set (1UL)
#define TWIM_RXD_PTR_PTR_Pos (0UL)
#define RTC_EVTENSET_TICK_Disabled (0UL)
#define MWU_PERREGION_SUBSTATRA_SR26_Access (1UL)
#define CLOCK_TASKS_CAL_TASKS_CAL_Pos (0UL)
#define NRF_QUEUE_CONFIG_INFO_COLOR 0
#define USBD_INTENCLR_SOF_Pos (21UL)
#define CHG0 CHG[0]
#define PPI_CHG_CH9_Pos (9UL)
#define GPIO_LATCH_PIN14_Pos (14UL)
#define GPIO_DIRSET_PIN10_Set (1UL)
#define MWU_PREGION_SUBS_SR30_Include (1UL)
#define NRF_UARTE1 ((NRF_UARTE_Type*) NRF_UARTE1_BASE)
#define CCM_INTENSET_ERROR_Set (1UL)
#define MWU_REGIONENCLR_PRGN1RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1RA_Pos)
#define USBD_INTENSET_ENDISOIN_Set (1UL)
#define PM_LOG_ENABLED 1
#define TWI_ENABLE_ENABLE_Disabled (0UL)
#define BLE_ADVERTISING_ENABLED 1
#define RADIO_INTENCLR_CRCOK_Disabled (0UL)
#define UARTE_ERRORSRC_FRAMING_Pos (2UL)
#define PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos)
#define NRF_SWI3_BASE 0x40017000UL
#define MWU_INTEN_REGION3WA_Enabled (1UL)
#define RADIO_DACNF_ENA6_Disabled (0UL)
#define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL)
#define QSPI_TASKS_ACTIVATE_TASKS_ACTIVATE_Trigger (1UL)
#define SAADC_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
#define NFCT_INTENCLR_ENDTX_Msk (0x1UL << NFCT_INTENCLR_ENDTX_Pos)
#define SAADC_CH_CONFIG_REFSEL_Msk (0x1UL << SAADC_CH_CONFIG_REFSEL_Pos)
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled (0UL)
#define GPIO_DIRSET_PIN27_Input (0UL)
#define VBITS_8(v) ((((v) & (0x000fU << 4)) != 0) ? VBITS_4 ((v) >> 4) + 4 : VBITS_4 (v))
#define USBD_INTEN_ENDEPOUT1_Enabled (1UL)
#define PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos)
#define GPIO_DIRSET_PIN31_Set (1UL)
#define SAADC_EVENTS_END_EVENTS_END_Msk (0x1UL << SAADC_EVENTS_END_EVENTS_END_Pos)
#define GPIOTE_INTENCLR_IN4_Pos (4UL)
#define PDM_TASKS_START_TASKS_START_Msk (0x1UL << PDM_TASKS_START_TASKS_START_Pos)
#define GPIO_DIRCLR_PIN6_Clear (1UL)
#define USBD_INTEN_ENDEPOUT3_Pos (15UL)
#define USBD_TASKS_EP0STATUS_TASKS_EP0STATUS_Trigger (1UL)
#define RADIO_EVENTS_PHYEND_EVENTS_PHYEND_Msk (0x1UL << RADIO_EVENTS_PHYEND_EVENTS_PHYEND_Pos)
#define PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL)
#define MWU_NMIEN_REGION2WA_Msk (0x1UL << MWU_NMIEN_REGION2WA_Pos)
#define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Generated (1UL)
#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled (1UL)
#define ECB_INTENSET_ENDECB_Pos (0UL)
#define GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos)
#define COMP_INTENCLR_CROSS_Msk (0x1UL << COMP_INTENCLR_CROSS_Pos)
#define TPI_SPPR_TXMODE_Pos 0U
#define QSPI_PSEL_SCK_PORT_Pos (5UL)
#define RADIO_INTENCLR_CCABUSY_Disabled (0UL)
#define MWU_PREGION_SUBS_SR15_Exclude (0UL)
#define NFCT_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << NFCT_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
#define SPIM_IFTIMING_RXDELAY_RXDELAY_Msk (0x7UL << SPIM_IFTIMING_RXDELAY_RXDELAY_Pos)
#define CCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << CCM_SCRATCHPTR_SCRATCHPTR_Pos)
#define UART_INTENCLR_TXDRDY_Pos (7UL)
#define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos (0UL)
#define SPI_PSEL_MISO_CONNECT_Disconnected (1UL)
#define GPIO_OUTCLR_PIN28_High (1UL)
#define SAADC_INTENSET_CALIBRATEDONE_Enabled (1UL)
#define POWER_RAM_POWERCLR_S6POWER_Pos (6UL)
#define NFCT_INTENSET_ENDTX_Disabled (0UL)
#define GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos)
#define PPI_CHG2_CH0_Pos PPI_CHG_CH0_Pos
#define DEFAULT_AUDIO_INPUT_DIV false
#define GPIO_OUTCLR_PIN26_Clear (1UL)
#define DWT_CTRL_POSTPRESET_Pos 1U
#define DWT_CTRL_FOLDEVTENA_Pos 21U
#define USBD_EPSTATUS_EPIN0_DataDone (1UL)
#define UARTE_INTENSET_RXTO_Pos (17UL)
#define RADIO_SHORTS_FRAMESTART_BCSTART_Pos (14UL)
#define NRF_SDH_SOC_LOG_LEVEL 3
#define UARTE_INTENCLR_RXSTARTED_Clear (1UL)
#define NFCT_INTENCLR_COLLISION_Disabled (0UL)
#define USBD_INTENCLR_ENDEPOUT7_Msk (0x1UL << USBD_INTENCLR_ENDEPOUT7_Pos)
#define MWU_PREGION_SUBS_SR31_Pos (31UL)
#define PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL)
#define GPIO_DIR_PIN7_Input (0UL)
#define TWI_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
#define TWIM_ADDRESS_ADDRESS_Msk (0x7FUL << TWIM_ADDRESS_ADDRESS_Pos)
#define PWM_INTENSET_SEQEND1_Enabled (1UL)
#define GPIO_DIRCLR_PIN20_Input (0UL)
#define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_NotGenerated (0UL)
#define QSPI_WRITE_DST_DST_Pos (0UL)
#define MWU_PREGION_SUBS_SR7_Include (1UL)
#define SPIM_RXD_LIST_LIST_Msk (0x3UL << SPIM_RXD_LIST_LIST_Pos)
#define GPIO_OUTSET_PIN28_Set (1UL)
#define ITM_TPR_PRIVMASK_Pos 0U
#define NFCT_RXD_AMOUNT_RXDATABYTES_Msk (0x1FFUL << NFCT_RXD_AMOUNT_RXDATABYTES_Pos)
#define SPIS_INTENCLR_ACQUIRED_Clear (1UL)
#define BF_CX(bcnt,boff) ( ((((uint32_t)(bcnt)) << BF_CX_BCNT_POS) & BF_CX_BCNT_MASK) | ((((uint32_t)(boff)) << BF_CX_BOFF_POS) & BF_CX_BOFF_MASK) )
#define QSPI_EVENTS_READY_EVENTS_READY_Generated (1UL)
#define NRFX_TWI_CONFIG_INFO_COLOR 0
#define SAADC_EVENTS_CH_LIMITH_LIMITH_Generated (1UL)
#define TWIM_INTEN_RXSTARTED_Enabled (1UL)
#define MWU_NMIEN_REGION3WA_Disabled (0UL)
#define I2S_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
#define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Generated (1UL)
#define EGU_INTENCLR_TRIGGERED1_Msk (0x1UL << EGU_INTENCLR_TRIGGERED1_Pos)
#define QSPI_PSEL_IO2_PORT_Pos (5UL)
#define RADIO_INTENCLR_END_Pos (3UL)
#define USBD_INTENCLR_ENDEPOUT6_Enabled (1UL)
#define __CTYPE_GRAPH (__CTYPE_PUNCT | __CTYPE_UPPER | __CTYPE_LOWER | __CTYPE_DIGIT)
#define REGION_EU868 1
#define COMP_INTENSET_DOWN_Set (1UL)
#define USBD_CONFIG_DEBUG_COLOR 0
#define SPIS_RXD_LIST_LIST_Disabled (0UL)
#define BUZZER_START_UP_MELODY_EN 1
#define MWU_INTENSET_PREGION0RA_Disabled (0UL)
#define PPI_CHENSET_CH5_Pos (5UL)
#define SCB_SHCSR_SYSTICKACT_Pos 11U
#define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL << TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos)
#define PPI_CHG2_CH2_Included PPI_CHG_CH2_Included
#define MWU_PERREGION_SUBSTATWA_SR12_Pos (12UL)
#define TWIM_PSEL_SCL_PIN_Pos (0UL)
#define QSPI_ADDRCONF_BYTE0_Pos (8UL)
#define NRF_GPIO NRF_P0
#define USBD_INTENCLR_STARTED_Disabled (0UL)
#define GPIO_IN_PIN11_Low (0UL)
#define UART_INTENSET_ERROR_Disabled (0UL)
#define QDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL << QDEC_ACCREAD_ACCREAD_Pos)
#define SPIS_INTENCLR_ENDRX_Clear (1UL)
#define TWIM_INTENSET_SUSPENDED_Enabled (1UL)
#define GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos)
#define FICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL << FICR_INFO_PACKAGE_PACKAGE_Pos)
#define POWER_RAM_POWERCLR_S6RETENTION_Pos (22UL)
#define MWU_PERREGION_SUBSTATWA_SR8_Pos (8UL)
#define USBD_INTENSET_ENDEPIN4_Set (1UL)
#define PPI_CHG_CH3_Excluded (0UL)
#define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Generated (1UL)
#define MWU_PREGION_SUBS_SR11_Include (1UL)
#define POWER_RAM_POWER_S10POWER_Msk (0x1UL << POWER_RAM_POWER_S10POWER_Pos)
#define WDT_INTENSET_TIMEOUT_Msk (0x1UL << WDT_INTENSET_TIMEOUT_Pos)
#define CH15_TEP CH[15].TEP
#define ECB_INTENSET_ERRORECB_Msk (0x1UL << ECB_INTENSET_ERRORECB_Pos)
#define MWU_NMIEN_PREGION0RA_Msk (0x1UL << MWU_NMIEN_PREGION0RA_Pos)
#define PPI_CHENSET_CH9_Pos (9UL)
#define GPIO_LATCH_PIN17_Latched (1UL)
#define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Generated (1UL)
#define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_NotGenerated (0UL)
#define SAADC_EVENTS_END_EVENTS_END_Pos (0UL)
#define NFCT_INTENSET_SELECTED_Set (1UL)
#define POWER_RAM_POWERSET_S3RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S3RETENTION_Pos)
#define RADIO_INTENCLR_PAYLOAD_Enabled (1UL)
#define POWER_RAM_POWER_S9POWER_On (1UL)
#define SCB_CPUID_VARIANT_Pos 20U
#define I2S_CONFIG_MCK_SETUP 536870912
#define USBD_INTENCLR_ENDEPIN4_Disabled (0UL)
#define TWIM_INTEN_STOPPED_Enabled (1UL)
#define USBD_BREQUEST_BREQUEST_STD_SET_DESCRIPTOR (7UL)
#define USBD_INTEN_USBRESET_Enabled (1UL)
#define NRF_TWI_SENSOR_CONFIG_DEBUG_COLOR 0
#define TPI_FFCR_TrigIn_Pos 8U
#define USBD_INTENCLR_USBEVENT_Disabled (0UL)
#define WDT_INTENCLR_TIMEOUT_Enabled (1UL)
#define RADIO_EVENTS_TXREADY_EVENTS_TXREADY_Msk (0x1UL << RADIO_EVENTS_TXREADY_EVENTS_TXREADY_Pos)
#define NFCT_INTENSET_ENDRX_Pos (11UL)
#define USBD_EPINEN_IN2_Msk (0x1UL << USBD_EPINEN_IN2_Pos)
#define SPIM_INTENSET_ENDTX_Pos (8UL)
#define PWM_SEQ_PTR_PTR_Pos (0UL)
#define SPI_ENABLE_ENABLE_Disabled (0UL)
#define POWER_POFCON_POF_Enabled (1UL)
#define MACRO_REPEAT_10(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_9(macro, __VA_ARGS__)
#define MACRO_REPEAT_11(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_10(macro, __VA_ARGS__)
#define UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL)
#define MACRO_REPEAT_13(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_12(macro, __VA_ARGS__)
#define POWER_RAM_POWERCLR_S14RETENTION_Off (1UL)
#define MACRO_REPEAT_15(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_14(macro, __VA_ARGS__)
#define MACRO_REPEAT_16(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_15(macro, __VA_ARGS__)
#define UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos)
#define MACRO_REPEAT_18(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_17(macro, __VA_ARGS__)
#define MACRO_REPEAT_19(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_18(macro, __VA_ARGS__)
#define ECB_INTENCLR_ERRORECB_Pos (1UL)
#define RADIO_INTENSET_DISABLED_Set (1UL)
#define PPI_CHENCLR_CH16_Enabled (1UL)
#define SAADC_INTEN_STARTED_Enabled (1UL)
#define SAADC_INTEN_CH3LIMITL_Pos (13UL)
#define PPI_CHENCLR_CH19_Pos (19UL)
#define RTC_EVTENCLR_COMPARE1_Pos (17UL)
#define NRF_LOG_BACKEND_RTT_TEMP_BUFFER_SIZE 256
#define UARTE_INTENCLR_TXSTARTED_Enabled (1UL)
#define TIMER_BITMODE_BITMODE_Pos (0UL)
#define GPIO_IN_PIN8_High (1UL)
#define SPIM_PSEL_SCK_PORT_Msk (0x1UL << SPIM_PSEL_SCK_PORT_Pos)
#define GPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos)
#define USBD_INTENCLR_USBEVENT_Enabled (1UL)
#define WDT_RREN_RR1_Msk (0x1UL << WDT_RREN_RR1_Pos)
#define CLOCK_INTENSET_DONE_Msk (0x1UL << CLOCK_INTENSET_DONE_Pos)
#define FICR_NFC_TAGHEADER0_UD1_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD1_Pos)
#define PPI_CHEN_CH27_Enabled (1UL)
#define SAADC_INTENSET_CH0LIMITL_Disabled (0UL)
#define MACRO_REPEAT_20(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_19(macro, __VA_ARGS__)
#define MACRO_REPEAT_21(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_20(macro, __VA_ARGS__)
#define MACRO_REPEAT_22(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_21(macro, __VA_ARGS__)
#define QSPI_CINSTRCONF_LENGTH_1B (1UL)
#define MACRO_REPEAT_24(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_23(macro, __VA_ARGS__)
#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
#define MACRO_REPEAT_27(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_26(macro, __VA_ARGS__)
#define MACRO_REPEAT_28(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_27(macro, __VA_ARGS__)
#define MACRO_REPEAT_29(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_28(macro, __VA_ARGS__)
#define POWER_RAM_POWER_S2POWER_Pos (2UL)
#define PPI_CHG0_CH8_Pos PPI_CHG_CH8_Pos
#define NRFX_SPI0_ENABLED 0
#define GPIOTE_INTENCLR_IN3_Enabled (1UL)
#define USBD_INTEN_ENDEPOUT4_Pos (16UL)
#define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE0_CLEAR_Pos)
#define PPI_CHENSET_CH14_Set (1UL)
#define NRF_BLOCK_DEV_RAM_CONFIG_DEBUG_COLOR 0
#define UARTE_INTEN_TXSTARTED_Msk (0x1UL << UARTE_INTEN_TXSTARTED_Pos)
#define SAADC_INTENSET_CH5LIMITL_Pos (17UL)
#define POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S0POWER_Pos)
#define QSPI_STATUS_DPM_Disabled (0UL)
#define PPI_CHENCLR_CH8_Enabled (1UL)
#define RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_Msk (0x1UL << RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_Pos)
#define NRF_TWI_SENSOR_CONFIG_LOG_ENABLED 1
#define USBD_ISOINCONFIG_RESPONSE_ZeroData (1UL)
#define QSPI_EVENTS_READY_EVENTS_READY_Msk (0x1UL << QSPI_EVENTS_READY_EVENTS_READY_Pos)
#define MACRO_REPEAT_30(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_29(macro, __VA_ARGS__)
#define MACRO_REPEAT_31(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_30(macro, __VA_ARGS__)
#define MACRO_REPEAT_32(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_31(macro, __VA_ARGS__)
#define QSPI_CINSTRCONF_LENGTH_2B (2UL)
#define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Generated (1UL)
#define MWU_PREGION_SUBS_SR22_Msk (0x1UL << MWU_PREGION_SUBS_SR22_Pos)
#define MWU_PERREGION_SUBSTATWA_SR16_Pos (16UL)
#define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
#define GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos)
#define NFCT_SHORTS_FIELDLOST_SENSE_Pos (1UL)
#define UARTE_ERRORSRC_OVERRUN_Present (1UL)
#define POWER_RAM_POWER_S6RETENTION_Msk (0x1UL << POWER_RAM_POWER_S6RETENTION_Pos)
#define SAADC_INTENCLR_CH7LIMITL_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR4_Pos (4UL)
#define SPIM_STALLSTAT_TX_NOSTALL (0UL)
#define NFCT_INTENSET_FIELDLOST_Disabled (0UL)
#define GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos)
#define GPIO_DIRCLR_PIN30_Pos (30UL)
#define NRF_MEMOBJ_CONFIG_DEBUG_COLOR 0
#define PPI_CHG0_CH15_Msk PPI_CHG_CH15_Msk
#define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL)
#define PDM_MODE_EDGE_Pos (1UL)
#define UICR_REGOUT0_VOUT_2V4 (2UL)
#define NFCT_EVENTS_FIELDLOST_EVENTS_FIELDLOST_Msk (0x1UL << NFCT_EVENTS_FIELDLOST_EVENTS_FIELDLOST_Pos)
#define NRF_TWIS1_BASE 0x40004000UL
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Set (1UL)
#define QSPI_CINSTRCONF_LENGTH_3B (3UL)
#define GPIO_DIR_PIN12_Pos (12UL)
#define USBD_EVENTS_EPDATA_EVENTS_EPDATA_Pos (0UL)
#define RTC_INTENSET_OVRFLW_Disabled (0UL)
#define NFCT_EVENTS_ENDTX_EVENTS_ENDTX_Msk (0x1UL << NFCT_EVENTS_ENDTX_EVENTS_ENDTX_Pos)
#define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Pos (0UL)
#define RNG_TASKS_START_TASKS_START_Pos (0UL)
#define USBD_INTENSET_ENDEPOUT2_Pos (14UL)
#define GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos)
#define LPCOMP_RESULT_RESULT_Above (1UL)
#define FICR_TEMP_A2_A_Msk (0xFFFUL << FICR_TEMP_A2_A_Pos)
#define POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos)
#define TWIS_INTENSET_READ_Disabled (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL)
#define POWER_RAM_POWERSET_S11RETENTION_Pos (27UL)
#define NRF_ECB ((NRF_ECB_Type*) NRF_ECB_BASE)
#define GPIO_OUTCLR_PIN25_Pos (25UL)
#define RTC_INTENCLR_TICK_Msk (0x1UL << RTC_INTENCLR_TICK_Pos)
#define SAADC_INTEN_CH4LIMITH_Pos (14UL)
#define UART_INTENCLR_CTS_Disabled (0UL)
#define MWU_INTENCLR_REGION1RA_Msk (0x1UL << MWU_INTENCLR_REGION1RA_Pos)
#define SAADC_INTEN_CH0LIMITL_Disabled (0UL)
#define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
#define USBD_INTENCLR_ENDEPIN1_Msk (0x1UL << USBD_INTENCLR_ENDEPIN1_Pos)
#define MWU_PERREGION_SUBSTATWA_SR13_Access (1UL)
#define NRF_CRYPTO_BACKEND_OPTIGA_RNG_ENABLED 0
#define SPIM_PSEL_CSN_CONNECT_Msk (0x1UL << SPIM_PSEL_CSN_CONNECT_Pos)
#define QSPI_CINSTRCONF_LENGTH_4B (4UL)
#define GPIO_DIRSET_PIN23_Input (0UL)
#define USBD_INTENCLR_ENDISOOUT_Disabled (0UL)
#define RNG_ENABLED 1
#define TIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL)
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk (0x3UL << NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos)
#define GPIO_DIRCLR_PIN2_Clear (1UL)
#define NFCT_INTENSET_TXFRAMESTART_Pos (3UL)
#define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL)
#define TPI_FIFO0_ETM2_Pos 16U
#define PPI_CHG1_CH6_Excluded PPI_CHG_CH6_Excluded
#define PPI_CHG_CH6_Pos (6UL)
#define NFCT_INTENSET_FIELDDETECTED_Disabled (0UL)
#define PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL << PWM_COUNTERTOP_COUNTERTOP_Pos)
#define TWIM_INTENSET_RXSTARTED_Disabled (0UL)
#define MACRO_MAP_REC_(...) MACRO_MAP_REC_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), __VA_ARGS__)
#define UARTE_ENABLE_ENABLE_Disabled (0UL)
#define NVMC_READYNEXT_READYNEXT_Pos (0UL)
#define SPI_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
#define QSPI_CINSTRCONF_LENGTH_5B (5UL)
#define GPIO_DIRSET_PIN13_Set (1UL)
#define RNG_INTENSET_VALRDY_Pos (0UL)
#define CLOCK_INTENCLR_DONE_Disabled (0UL)
#define SPIS_CONFIG_CPOL_Msk (0x1UL << SPIS_CONFIG_CPOL_Pos)
#define PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos)
#define MWU_REGIONENCLR_PRGN1WA_Disabled (0UL)
#define UICR_PSELRESET_PIN_Pos (0UL)
#define PPI_CHG2_CH9_Included PPI_CHG_CH9_Included
#define GPIO_DIRSET_PIN0_Pos (0UL)
#define __string_H 
#define PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND1_STOP_Pos)
#define CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL)
#define UART_TXD_TXD_Msk (0xFFUL << UART_TXD_TXD_Pos)
#define RTC_INTENCLR_OVRFLW_Pos (1UL)
#define TWIS_PSEL_SCL_PORT_Pos (5UL)
#define GPIO_LATCH_PIN2_Pos (2UL)
#define UARTE_INTEN_TXDRDY_Msk (0x1UL << UARTE_INTEN_TXDRDY_Pos)
#define GPIO_DIR_PIN21_Output (1UL)
#define GPIOTE_INTENCLR_IN6_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL << RADIO_RXADDRESSES_ADDR6_Pos)
#define PPI_CHEN_CH29_Pos (29UL)
#define USBD_INTENSET_ENDEPOUT1_Enabled (1UL)
#define TWIM_ERRORSRC_DNACK_Msk (0x1UL << TWIM_ERRORSRC_DNACK_Pos)
#define QSPI_CINSTRCONF_LENGTH_6B (6UL)
#define FICR_PRODTEST_PRODTEST_Pos (0UL)
#define RADIO_INTENCLR_PAYLOAD_Disabled (0UL)
#define GPIO_DIRSET_PIN22_Pos (22UL)
#define TWIM_INTENCLR_TXSTARTED_Clear (1UL)
#define PWM_ENABLE_ENABLE_Disabled (0UL)
#define UICR_PSELRESET_CONNECT_Connected (0UL)
#define QSPI_PSEL_CSN_CONNECT_Connected (0UL)
#define GPIO_DIR_PIN3_Input (0UL)
#define SPIS_TXD_LIST_LIST_Msk (0x3UL << SPIS_TXD_LIST_LIST_Pos)
#define UARTE_INTEN_ENDTX_Disabled (0UL)
#define GPIO_DIRSET_PIN7_Output (1UL)
#define PPI_CHG2_CH11_Msk PPI_CHG_CH11_Msk
#define GPIO_LATCH_PIN21_Pos (21UL)
#define RTC_EVTENCLR_COMPARE1_Clear (1UL)
#define SPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_RXD_PTR_PTR_Pos)
#define POWER_INTENCLR_USBPWRRDY_Pos (9UL)
#define __STDC__ 1
#define TWIS_INTENCLR_WRITE_Enabled (1UL)
#define GPIO_DIRCLR_PIN19_Output (1UL)
#define I2S_CONFIG_LOG_ENABLED 1
#define GPIO_DIRSET_PIN20_Output (1UL)
#define QSPI_CINSTRCONF_LENGTH_7B (7UL)
#define UARTE_INTEN_RXTO_Disabled (0UL)
#define MWU_INTENCLR_REGION1RA_Clear (1UL)
#define __NVM_FS_H__ 
#define RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_Msk (0x1UL << RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_Pos)
#define SCB_AIRCR_ENDIANESS_Pos 15U
#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)
#define NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos)
#define LPCOMP_REFSEL_REFSEL_Ref7_16Vdd (11UL)
#define SAADC_INTENSET_RESULTDONE_Enabled (1UL)
#define UART_SHORTS_NCTS_STOPRX_Disabled (0UL)
#define CH13_EEP CH[13].EEP
#define CLOCK_EVENTS_CTSTARTED_EVENTS_CTSTARTED_NotGenerated (0UL)
#define NRFX_TWI_CONFIG_DEBUG_COLOR 0
#define RADIO_INTENSET_PHYEND_Disabled (0UL)
#define PPI_CHG_CH31_Pos (31UL)
#define SAADC_INTEN_CH0LIMITL_Msk (0x1UL << SAADC_INTEN_CH0LIMITL_Pos)
#define I2S_CONFIG_ALIGN_ALIGN_Pos (0UL)
#define USBD_INTENCLR_ENDEPIN0_Enabled (1UL)
#define CLOCK_INTENCLR_CTTO_Clear (1UL)
#define MACRO_MAP_FOR_31(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_30((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define PPI_CHEN_CH8_Enabled (1UL)
#define NRF_LOG_INSTANCE_H 
#define TPI_FFSR_FlInProg_Pos 0U
#define QSPI_CINSTRCONF_LENGTH_8B (8UL)
#define NFCT_TASKS_DISABLE_TASKS_DISABLE_Trigger (1UL)
#define PPI_CHENSET_CH17_Msk (0x1UL << PPI_CHENSET_CH17_Pos)
#define SAADC_EVENTS_CH_LIMITH_LIMITH_Msk (0x1UL << SAADC_EVENTS_CH_LIMITH_LIMITH_Pos)
#define MACRO_MAP_FOR_32(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_31((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define GPIO_DIRSET_PIN27_Output (1UL)
#define __CM4_CMSIS_VERSION_MAIN (0x04U)
#define NRFX_GPIOTE_CONFIG_DEBUG_COLOR 0
#define COMP_HYST_HYST_Msk (0x1UL << COMP_HYST_HYST_Pos)
#define USBD_EPDATASTATUS_EPIN6_DataDone (1UL)
#define I2S_PSEL_SCK_PIN_Msk (0x1FUL << I2S_PSEL_SCK_PIN_Pos)
#define LPCOMP_PSEL_PSEL_Pos (0UL)
#define QDEC_PSEL_LED_CONNECT_Msk (0x1UL << QDEC_PSEL_LED_CONNECT_Pos)
#define GPIO_OUTCLR_PIN3_Clear (1UL)
#define USBD_EVENTS_SOF_EVENTS_SOF_Pos (0UL)
#define FPU_FPDSCR_RMode_Pos 22U
#define MWU_PERREGION_SUBSTATRA_SR30_Pos (30UL)
#define POWER_RAM_POWER_S9POWER_Pos (9UL)
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP224R1_ENABLED 1
#define DEFAULT_LORAWAN_MSG_INTERVAL_MINUTES 15
#define RADIO_PDUSTAT_CISTAT_Msk (0x3UL << RADIO_PDUSTAT_CISTAT_Pos)
#define GPIO_OUTSET_PIN19_Pos (19UL)
#define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_NotGenerated (0UL)
#define NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP256R1_ENABLED 1
#define QSPI_CINSTRCONF_LENGTH_9B (9UL)
#define GPIO_OUTSET_PIN29_Low (0UL)
#define PDM_MODE_OPERATION_Msk (0x1UL << PDM_MODE_OPERATION_Pos)
#define GPIO_OUT_PIN11_High (1UL)
#define POWER_RAM_POWERCLR_S7POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S7POWER_Pos)
#define MWU_REGIONEN_PRGN1RA_Pos (27UL)
#define NRF_SPIS2_BASE 0x40023000UL
#define GPIO_IN_PIN23_Pos (23UL)
#define UART_INTENSET_CTS_Set (1UL)
#define NRFX_I2S_CONFIG_LOG_ENABLED 0
#define UARTE_INTEN_ENDTX_Msk (0x1UL << UARTE_INTEN_ENDTX_Pos)
#define GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos)
#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)
#define USBD_INTENCLR_USBRESET_Pos (0UL)
#define SCB_HFSR_VECTTBL_Pos 1U
#define GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos)
#define USBD_EPOUTEN_OUT5_Disable (0UL)
#define PPI_CHENSET_CH24_Disabled (0UL)
#define GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos)
#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos)
#define NFCT_EVENTS_TXFRAMEEND_EVENTS_TXFRAMEEND_Pos (0UL)
#define CLOCK_EVENTS_CTSTARTED_EVENTS_CTSTARTED_Generated (1UL)
#define UARTE_INTEN_TXSTOPPED_Pos (22UL)
#define I2S_PSEL_SDOUT_CONNECT_Disconnected (1UL)
#define PPI_CHG1_CH4_Pos PPI_CHG_CH4_Pos
#define LPCOMP_INTENSET_READY_Disabled (0UL)
#define PPI_CHENSET_CH16_Disabled (0UL)
#define POWER_RAM_POWERSET_S8RETENTION_Pos (24UL)
#define SPI_CONFIG_LOG_ENABLED 0
#define UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STARTRX_Pos)
#define SAADC_INTEN_RESULTDONE_Enabled (1UL)
#define SPIM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define WDT_RREN_RR4_Disabled (0UL)
#define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Msk (0x1UL << PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Pos)
#define POWER_RAM_POWERCLR_S3RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S3RETENTION_Pos)
#define UART_INTENCLR_CTS_Enabled (1UL)
#define USBD_EVENTCAUSE_ISOOUTCRC_Detected (1UL)
#define GPIO_OUT_PIN11_Low (0UL)
#define DWT_CTRL_CPIEVTENA_Pos 17U
#define GPIOTE_INTENSET_IN6_Set (1UL)
#define MWU_PERREGION_SUBSTATRA_SR17_Access (1UL)
#define RADIO_DAP_DAP_Pos (0UL)
#define GPIO_DIR_PIN16_Input (0UL)
#define MWU_REGIONENSET_PRGN0RA_Msk (0x1UL << MWU_REGIONENSET_PRGN0RA_Pos)
#define SPIM_RXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << SPIM_RXD_MAXCNT_MAXCNT_Pos)
#define NFCT_INTEN_COLLISION_Disabled (0UL)
#define PPI_CHENCLR_CH25_Disabled (0UL)
#define PPI_CHG_CH8_Pos (8UL)
#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL)
#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL)
#define NFCT_INTEN_RXERROR_Enabled (1UL)
#define UART_PSEL_RXD_PIN_Msk (0x1FUL << UART_PSEL_RXD_PIN_Pos)
#define UARTE_INTENSET_ENDTX_Set (1UL)
#define PPI_CHEN_CH28_Enabled (1UL)
#define PDM_INTENSET_STOPPED_Enabled (1UL)
#define USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Enabled (1UL)
#define UARTE_INTENSET_ERROR_Enabled (1UL)
#define RADIO_CRCCNF_SKIPADDR_Include (0UL)
#define SER_HAL_TRANSPORT_CONFIG_LOG_LEVEL 3
#define INT_LEAST16_MIN INT16_MIN
#define RADIO_SHORTS_RXREADY_CCASTART_Pos (11UL)
#define PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos)
#define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Msk (0x1UL << TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Pos)
#define NFCT_SENSRES_BITFRAMESDD_SDD00100 (4UL)
#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)
#define MWU_INTEN_REGION0WA_Pos (0UL)
#define USBD_INTENCLR_ENDISOOUT_Clear (1UL)
#define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Generated (1UL)
#define GPIOTE_INTENSET_IN3_Disabled (0UL)
#define USBD_ISOIN_PTR_PTR_Pos (0UL)
#define CC_HOST_RGF_HOST_IOT_LCS_LCS_Secure (2UL)
#define GPIO_DIRSET_PIN30_Set (1UL)
#define USBD_BREQUEST_BREQUEST_Msk (0xFFUL << USBD_BREQUEST_BREQUEST_Pos)
#define QSPI_ADDRCONF_MODE_OpByte0 (2UL)
#define DWT_CTRL_SLEEPEVTENA_Pos 19U
#define POWER_RAM_POWER_S7RETENTION_On (1UL)
#define EGU_INTENSET_TRIGGERED3_Pos (3UL)
#define SAADC_CH_CONFIG_RESP_Bypass (0UL)
#define GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos)
#define POWER_INTENSET_SLEEPEXIT_Msk (0x1UL << POWER_INTENSET_SLEEPEXIT_Pos)
#define NRF_WDT_BASE 0x40010000UL
#define NFCT_INTENCLR_ENDTX_Enabled (1UL)
#define POWER_RAM_POWER_S13RETENTION_Off (0UL)
#define RADIO_INTENSET_RATEBOOST_Enabled (1UL)
#define MWU_INTENSET_PREGION0WA_Enabled (1UL)
#define PPI_CHENSET_CH19_Msk (0x1UL << PPI_CHENSET_CH19_Pos)
#define NRF_SAADC_BASE 0x40007000UL
#define GPIO_OUTCLR_PIN18_Clear (1UL)
#define MPU_RASR_SIZE_Pos 1U
#define MWU_REGIONENSET_RGN1WA_Pos (2UL)
#define NRFX_RNG_CONFIG_LOG_ENABLED 0
#define NRF_CRYPTO_BACKEND_CC310_HASH_SHA256_ENABLED 1
#define TWIS_INTEN_STOPPED_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR30_Access (1UL)
#define SPIM_PSEL_SCK_PIN_Msk (0x1FUL << SPIM_PSEL_SCK_PIN_Pos)
#define FICR_TEMP_B3_B_Pos (0UL)
#define NFCT_INTENSET_ERROR_Set (1UL)
#define GPIO_OUT_PIN8_High (1UL)
#define NFCT_RXD_FRAMECONFIG_SOF_SoF (1UL)
#define NRF_TIMER0_BASE 0x40008000UL
#define RADIO_CRCCNF_SKIPADDR_Msk (0x3UL << RADIO_CRCCNF_SKIPADDR_Pos)
#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)
#define MWU_INTEN_REGION1RA_Pos (3UL)
#define UART_CONFIG_HWFC_Pos (0UL)
#define COMP_EXTREFSEL_EXTREFSEL_Msk (0x7UL << COMP_EXTREFSEL_EXTREFSEL_Pos)
#define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL)
#define MACRO_MAP_REC_10(macro,a,...) macro(a) MACRO_MAP_REC_9 (macro, __VA_ARGS__, )
#define USBD_INTENSET_ENDISOIN_Enabled (1UL)
#define PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos)
#define MACRO_MAP_REC_13(macro,a,...) macro(a) MACRO_MAP_REC_12(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_14(macro,a,...) macro(a) MACRO_MAP_REC_13(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_15(macro,a,...) macro(a) MACRO_MAP_REC_14(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_16(macro,a,...) macro(a) MACRO_MAP_REC_15(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_18(macro,a,...) macro(a) MACRO_MAP_REC_17(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_19(macro,a,...) macro(a) MACRO_MAP_REC_18(macro, __VA_ARGS__, )
#define TWIM_ERRORSRC_DNACK_NotReceived (0UL)
#define CH13_TEP CH[13].TEP
#define APP_USBD_CONFIG_INFO_COLOR 0
#define USBD_WINDEXL_WINDEXL_Msk (0xFFUL << USBD_WINDEXL_WINDEXL_Pos)
#define NRF_EGU0 ((NRF_EGU_Type*) NRF_EGU0_BASE)
#define NRF_EGU1 ((NRF_EGU_Type*) NRF_EGU1_BASE)
#define NRF_EGU2 ((NRF_EGU_Type*) NRF_EGU2_BASE)
#define NRF_EGU3 ((NRF_EGU_Type*) NRF_EGU3_BASE)
#define NRF_EGU4 ((NRF_EGU_Type*) NRF_EGU4_BASE)
#define NRF_EGU5 ((NRF_EGU_Type*) NRF_EGU5_BASE)
#define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL)
#define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Pos (0UL)
#define LPCOMP_COMP_IRQHandler COMP_LPCOMP_IRQHandler
#define SPIM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << SPIM_TASKS_STOP_TASKS_STOP_Pos)
#define MWU_NMIEN_REGION2RA_Disabled (0UL)
#define TWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
#define BF_CX_MASK(bf_cx) BF_MASK(BF_CX_BCNT(bf_cx), BF_CX_BOFF(bf_cx))
#define MWU_PERREGION_SUBSTATRA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR21_Pos)
#define TWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTTX_SUSPEND_Pos)
#define MACRO_MAP_REC_21(macro,a,...) macro(a) MACRO_MAP_REC_20(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_22(macro,a,...) macro(a) MACRO_MAP_REC_21(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_23(macro,a,...) macro(a) MACRO_MAP_REC_22(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_24(macro,a,...) macro(a) MACRO_MAP_REC_23(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_26(macro,a,...) macro(a) MACRO_MAP_REC_25(macro, __VA_ARGS__, )
#define GPIO_DIR_PIN2_Pos (2UL)
#define MACRO_MAP_REC_28(macro,a,...) macro(a) MACRO_MAP_REC_27(macro, __VA_ARGS__, )
#define PPI_CHG3_CH15_Included PPI_CHG_CH15_Included
#define RTC_INTENCLR_OVRFLW_Disabled (0UL)
#define NRF_ERROR_STK_BASE_NUM (0x3000)
#define GPIO_OUTSET_PIN27_Set (1UL)
#define FICR_TRNG90B_BYTES_BYTES_Msk (0xFFFFFFFFUL << FICR_TRNG90B_BYTES_BYTES_Pos)
#define TWIM_TXD_PTR_PTR_Pos (0UL)
#define MWU_NMIENCLR_PREGION1RA_Enabled (1UL)
#define SAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENCLR_CALIBRATEDONE_Pos)
#define RTC_INTENCLR_COMPARE2_Clear (1UL)
#define SAADC_INTEN_END_Msk (0x1UL << SAADC_INTEN_END_Pos)
#define NFCT_SELRES_RFU7_Msk (0x1UL << NFCT_SELRES_RFU7_Pos)
#define NFCT_INTENCLR_READY_Enabled (1UL)
#define QDEC_INTENCLR_SAMPLERDY_Pos (0UL)
#define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Msk (0x1UL << RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Pos)
#define EGU_INTENCLR_TRIGGERED0_Msk (0x1UL << EGU_INTENCLR_TRIGGERED0_Pos)
#define GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos)
#define MWU_REGIONENSET_RGN3WA_Pos (6UL)
#define RTC_EVTENCLR_COMPARE2_Msk (0x1UL << RTC_EVTENCLR_COMPARE2_Pos)
#define TWIM_INTEN_RXSTARTED_Msk (0x1UL << TWIM_INTEN_RXSTARTED_Pos)
#define NRF_UARTE1_BASE 0x40028000UL
#define USBD_INTENSET_EP0DATADONE_Msk (0x1UL << USBD_INTENSET_EP0DATADONE_Pos)
#define EGU_INTEN_TRIGGERED9_Pos (9UL)
#define MACRO_MAP_REC_30(macro,a,...) macro(a) MACRO_MAP_REC_29(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_31(macro,a,...) macro(a) MACRO_MAP_REC_30(macro, __VA_ARGS__, )
#define MACRO_MAP_REC_32(macro,a,...) macro(a) MACRO_MAP_REC_31(macro, __VA_ARGS__, )
#define TWIS_TXD_LIST_LIST_Disabled (0UL)
#define NRF_SORTLIST_CONFIG_INFO_COLOR 0
#define RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_NotGenerated (0UL)
#define PPI_CHENSET_CH4_Pos (4UL)
#define RADIO_PCNF0_TERMLEN_Msk (0x3UL << RADIO_PCNF0_TERMLEN_Pos)
#define GPIO_DIRCLR_PIN25_Clear (1UL)
#define CC_HOST_RGF_HOST_IOT_KDR2_HOST_IOT_KDR2_Pos (0UL)
#define RADIO_PCNF1_BALEN_Pos (16UL)
#define QSPI_DPMDUR_ENTER_Msk (0xFFFFUL << QSPI_DPMDUR_ENTER_Pos)
#define COMP_INTENCLR_READY_Clear (1UL)
#define SCB_ICSR_NMIPENDSET_Pos 31U
#define APP_USBD_DUMMY_CONFIG_INFO_COLOR 0
#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL)
#define SPIM_INTENSET_ENDRX_Disabled (0UL)
#define GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos)
#define TWI_TXD_TXD_Pos (0UL)
#define USBD_INTENSET_ENDEPIN3_Set (1UL)
#define PWM_INTEN_LOOPSDONE_Enabled (1UL)
#define RTC_INTENSET_COMPARE2_Msk (0x1UL << RTC_INTENSET_COMPARE2_Pos)
#define RADIO_MODE_MODE_Ble_LR125Kbit (5UL)
#define CH14_TEP CH[14].TEP
#define GPIO_IN_PIN21_High (1UL)
#define SAADC_CH_CONFIG_TACQ_15us (3UL)
#define USBD_EPDATASTATUS_EPOUT7_Started (1UL)
#define __CTYPE_CNTRL 0x20
#define QSPI_CINSTRCONF_LFEN_Pos (16UL)
#define INT16_C(x) (x)
#define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE0_STOP_Pos)
#define USBD_INTENCLR_ENDEPOUT1_Disabled (0UL)
#define QDEC_PSEL_LED_PORT_Msk (0x1UL << QDEC_PSEL_LED_PORT_Pos)
#define MWU_PERREGION_SUBSTATRA_SR5_Access (1UL)
#define CLOCK_INTENSET_CTSTARTED_Disabled (0UL)
#define NVMC_CONFIG_WEN_Ren (0UL)
#define UARTE_INTENCLR_RXTO_Clear (1UL)
#define I2S_CONFIG_CHANNELS 1
#define SPIS_PSEL_MISO_PIN_Msk (0x1FUL << SPIS_PSEL_MISO_PIN_Pos)
#define MWU_NMIEN_PREGION1WA_Msk (0x1UL << MWU_NMIEN_PREGION1WA_Pos)
#define ECB_TASKS_STOPECB_TASKS_STOPECB_Trigger (1UL)
#define MWU_REGIONENCLR_RGN2WA_Pos (4UL)
#define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
#define POWER_RAM_POWERSET_S15POWER_On (1UL)
#define ATCAPRINTF 1
#define USBD_EPINEN_IN1_Msk (0x1UL << USBD_EPINEN_IN1_Pos)
#define MWU_NMIENSET_PREGION0RA_Pos (25UL)
#define SWI1_IRQn SWI1_EGU1_IRQn
#define INT8_MAX 127
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)
#define UINT_LEAST64_MAX UINT64_MAX
#define RADIO_INTENCLR_BCMATCH_Clear (1UL)
#define TPI_ITCTRL_Mode_Msk (0x1UL )
#define UART_EVENTS_RXTO_EVENTS_RXTO_NotGenerated (0UL)
#define LPCOMP_SHORTS_CROSS_STOP_Msk (0x1UL << LPCOMP_SHORTS_CROSS_STOP_Pos)
#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)
#define SCB_SHCSR_USGFAULTACT_Pos 3U
#define NRF_LOG_INTERNAL_MODULE(level,level_id,...) if (NRF_LOG_ENABLED && (NRF_LOG_LEVEL >= level) && (level <= NRF_LOG_DEFAULT_LEVEL)) { if (NRF_LOG_FILTER >= level) { LOG_INTERNAL(LOG_SEVERITY_MOD_ID(level_id), __VA_ARGS__); } }
#define POWER_RAM_POWERCLR_S10POWER_Off (1UL)
#define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
#define PPI_CHENCLR_CH18_Pos (18UL)
#define RTC_EVTENCLR_COMPARE0_Pos (16UL)
#define PPI_CHG3_CH4_Excluded PPI_CHG_CH4_Excluded
#define TWI_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << TWI_TASKS_STARTRX_TASKS_STARTRX_Pos)
#define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Pos (0UL)
#define MWU_NMIENSET_PREGION0RA_Set (1UL)
#define PDM_EVENTS_END_EVENTS_END_Pos (0UL)
#define TWIM_PSEL_SDA_PORT_Msk (0x1UL << TWIM_PSEL_SDA_PORT_Pos)
#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)
#define DEVICEADDR0 DEVICEADDR[0]
#define WDT_RREN_RR0_Msk (0x1UL << WDT_RREN_RR0_Pos)
#define NFCT_INTEN_ERROR_Disabled (0UL)
#define TWIS_ENABLE_ENABLE_Disabled (0UL)
#define MPU_RASR_SRD_Pos 8U
#define COMP_INTEN_DOWN_Pos (1UL)
#define TWIS_INTEN_READ_Pos (26UL)
#define MWU_REGIONENCLR_RGN3RA_Pos (7UL)
#define GPIOTE_TASKS_CLR_TASKS_CLR_Trigger (1UL)
#define SPIM_PSELDCX_PORT_Msk (0x1UL << SPIM_PSELDCX_PORT_Pos)
#define LOG_INTERNAL(type,...) LOG_INTERNAL_X(NUM_VA_ARGS_LESS_1( __VA_ARGS__), type, __VA_ARGS__)
#define GPIOTE_INTENSET_IN1_Enabled (1UL)
#define MWU_PREGION_SUBS_SR4_Exclude (0UL)
#define PPI_CHG0_CH7_Pos PPI_CHG_CH7_Pos
#define NFCT_INTEN_STARTED_Pos (20UL)
#define RADIO_INTENCLR_PHYEND_Disabled (0UL)
#define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL)
#define POWER_INTENSET_USBPWRRDY_Msk (0x1UL << POWER_INTENSET_USBPWRRDY_Pos)
#define NRFX_PRS_BOX_4_ENABLED 1
#define PPI_CHEN_CH0_Enabled (1UL)
#define PPI_CHENSET_CH13_Set (1UL)
#define PWM_PRESCALER_PRESCALER_DIV_128 (7UL)
#define NRF_ERROR_INVALID_STATE (NRF_ERROR_BASE_NUM + 8)
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
#define MWU_PERREGION_SUBSTATWA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR29_Pos)
#define NRFX_USBD_CONFIG_DEBUG_COLOR 0
#define USBD_EPSTATUS_EPIN0_NoData (0UL)
#define SAADC_INTEN_CH7LIMITL_Msk (0x1UL << SAADC_INTEN_CH7LIMITL_Pos)
#define I2S_INTENSET_STOPPED_Pos (2UL)
#define EGU_INTENSET_TRIGGERED5_Disabled (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
#define LPCOMP_INTENSET_READY_Set (1UL)
#define PPI_CHG1_CH1_Included PPI_CHG_CH1_Included
#define RADIO_INTENSET_DEVMISS_Enabled (1UL)
#define MWU_PREGION_SUBS_SR21_Msk (0x1UL << MWU_PREGION_SUBS_SR21_Pos)
#define MWU_PERREGION_SUBSTATWA_SR15_Pos (15UL)
#define COMP_INTENSET_DOWN_Disabled (0UL)
#define STRINGIFY_(val) #val
#define USBD_EPSTALL_IO_Pos (7UL)
#define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL << UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos)
#define USBD_TASKS_STARTISOIN_TASKS_STARTISOIN_Msk (0x1UL << USBD_TASKS_STARTISOIN_TASKS_STARTISOIN_Pos)
#define GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos)
#define GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos)
#define MWU_PERREGION_SUBSTATRA_SR3_Pos (3UL)
#define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Pos (0UL)
#define PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL)
#define TWI_INTENSET_STOPPED_Msk (0x1UL << TWI_INTENSET_STOPPED_Pos)
#define SAADC_INTENSET_CH5LIMITL_Set (1UL)
#define GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos)
#define RADIO_EVENTS_RXREADY_EVENTS_RXREADY_Pos (0UL)
#define PPI_CHG0_CH14_Msk PPI_CHG_CH14_Msk
#define TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL)
#define MACRO_REPEAT(count,macro,...) MACRO_REPEAT_(count, macro, __VA_ARGS__)
#define COMP_INTENCLR_DOWN_Disabled (0UL)
#define GPIOTE_CONFIG_OUTINIT_High (1UL)
#define INT16_MAX 32767
#define USBD_INTENSET_SOF_Set (1UL)
#define MWU_INTEN_PREGION1WA_Pos (26UL)
#define GPIO_OUTCLR_PIN5_Low (0UL)
#define GPIO_DIR_PIN11_Pos (11UL)
#define SPIS_STATUS_OVERFLOW_Present (1UL)
#define MACRO_MAP_FOR(...) MACRO_MAP_FOR_(__VA_ARGS__)
#define NFCT_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
#define RADIO_SHORTS_CCAIDLE_STOP_Msk (0x1UL << RADIO_SHORTS_CCAIDLE_STOP_Pos)
#define NRF_ERROR_INVALID_LENGTH (NRF_ERROR_BASE_NUM + 9)
#define UART_CONFIG_INFO_COLOR 0
#define NRFX_SPIM_EXTENDED_ENABLED 0
#define PPI_CHG_CH5_Included (1UL)
#define MWU_REGIONEN_RGN3WA_Pos (6UL)
#define GPIO_DIRCLR_PIN18_Input (0UL)
#define LPCOMP_INTENCLR_DOWN_Msk (0x1UL << LPCOMP_INTENCLR_DOWN_Pos)
#define ADC_IRQHandler SAADC_IRQHandler
#define UARTE_INTENCLR_ENDTX_Msk (0x1UL << UARTE_INTENCLR_ENDTX_Pos)
#define MWU_PREGION_SUBS_SR24_Include (1UL)
#define SAADC_INTEN_CH1LIMITL_Enabled (1UL)
#define MPU_RASR_ATTRS_Pos 16U
#define GPIO_OUTCLR_PIN24_Pos (24UL)
#define NRF_SORTLIST_CONFIG_DEBUG_COLOR 0
#define RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_Pos (0UL)
#define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Pos (0UL)
#define NRF_LOG_INTERNAL_DEBUG(...) NRF_LOG_INTERNAL_MODULE(NRF_LOG_SEVERITY_DEBUG, NRF_LOG_SEVERITY_DEBUG, __VA_ARGS__)
#define USBD_INTENCLR_ENDEPIN0_Msk (0x1UL << USBD_INTENCLR_ENDEPIN0_Pos)
#define EGU_INTENSET_TRIGGERED12_Enabled (1UL)
#define POWER_RAM_POWERCLR_S8RETENTION_Pos (24UL)
#define SPI_RXD_RXD_Pos (0UL)
#define RADIO_FREQUENCY_MAP_Low (1UL)
#define GPIO_OUTSET_PIN19_High (1UL)
#define GPIO_OUT_PIN23_Pos (23UL)
#define NRF_LOG_USES_COLORS 0
#define SPIM_CONFIG_CPHA_Trailing (1UL)
#define NRFX_TWIM_CONFIG_LOG_ENABLED 0
#define PPI_CHG1_CH9_Included PPI_CHG_CH9_Included
#define CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL << CLOCK_LFCLKSRC_EXTERNAL_Pos)
#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U
#define GPIO_OUTCLR_PIN14_Pos (14UL)
#define MWU_PREGION_SUBS_SR0_Include (1UL)
#define TPI_FIFO0_ETM1_Pos 8U
#define UART_ERRORSRC_BREAK_NotPresent (0UL)
#define POWER_RAM_POWERSET_S5RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S5RETENTION_Pos)
#define RTC_EVTEN_COMPARE2_Disabled (0UL)
#define PPI_CHEN_CH20_Enabled (1UL)
#define MWU_NMIENSET_REGION0WA_Pos (0UL)
#define GPIO_OUTCLR_PIN14_Clear (1UL)
#define NRF_ERROR_INVALID_PARAM (NRF_ERROR_BASE_NUM + 7)
#define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_NotGenerated (0UL)
#define USBD_INTENCLR_ENDEPOUT1_Clear (1UL)
#define PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos)
#define COMP_SHORTS_DOWN_STOP_Msk (0x1UL << COMP_SHORTS_DOWN_STOP_Pos)
#define PPI_CHENCLR_CH29_Enabled (1UL)
#define UARTE_INTENSET_TXSTOPPED_Msk (0x1UL << UARTE_INTENSET_TXSTOPPED_Pos)
#define GPIO_OUTSET_PIN24_High (1UL)
#define UART_INTENCLR_ERROR_Pos (9UL)
#define BLE_ANCS_C_ENABLED 0
#define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Pos (0UL)
#define USBD_EPDATASTATUS_EPOUT5_NotStarted (0UL)
#define TWIM_PSEL_SCL_CONNECT_Disconnected (1UL)
#define DEFAULT_BME_HUMIDITY_MAX UINT16_MAX
#define SPIM_CSNPOL_CSNPOL_LOW (0UL)
#define GPIO_DIR_PIN12_Output (1UL)
#define LPCOMP_TASKS_SAMPLE_TASKS_SAMPLE_Msk (0x1UL << LPCOMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos)
#define GPIO_LATCH_PIN1_Pos (1UL)
#define POWER_RAM_POWER_S11POWER_Pos (11UL)
#define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL << RADIO_RXADDRESSES_ADDR5_Pos)
#define LPCOMP_SHORTS_DOWN_STOP_Pos (2UL)
#define GPIO_PIN_CNF_INPUT_Disconnect (1UL)
#define MWU_PERREGION_SUBSTATWA_SR7_Pos (7UL)
#define USBD_INTEN_ENDEPOUT4_Disabled (0UL)
#define NFCT_EVENTS_COLLISION_EVENTS_COLLISION_Generated (1UL)
#define DWT_MASK_MASK_Pos 0U
#define RTC_INTENSET_COMPARE2_Disabled (0UL)
#define GPIO_DIRSET_PIN21_Pos (21UL)
#define MWU_NMIENSET_REGION1RA_Pos (3UL)
#define SPIM_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << SPIM_TASKS_RESUME_TASKS_RESUME_Pos)
#define USBD_INTENSET_ENDEPIN0_Disabled (0UL)
#define PPI_CHENSET_CH18_Enabled (1UL)
#define NRF_BALLOC_CONFIG_LOG_LEVEL 3
#define MWU_INTEN_REGION2WA_Disabled (0UL)
#define GPIO_DIRCLR_PIN9_Output (1UL)
#define NRF_FSTORAGE_ENABLED 1
#define GPIOTE_EVENTS_IN_EVENTS_IN_NotGenerated (0UL)
#define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
#define PPI_CHG2_CH10_Msk PPI_CHG_CH10_Msk
#define NRF_ERROR_DATA_SIZE (NRF_ERROR_BASE_NUM + 12)
#define USBD_TASKS_STARTEPOUT_TASKS_STARTEPOUT_Pos (0UL)
#define QSPI_READ_CNT_CNT_Msk (0x3FFFFUL << QSPI_READ_CNT_CNT_Pos)
#define GPIO_LATCH_PIN20_Pos (20UL)
#define RADIO_SHORTS_CCABUSY_DISABLE_Enabled (1UL)
#define SPIS_RXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << SPIS_RXD_MAXCNT_MAXCNT_Pos)
#define NRFX_PWM_DEFAULT_CONFIG_OUT1_PIN 31
#define GPIO_DIRSET_PIN11_Output (1UL)
#define NFCT_INTEN_FIELDLOST_Msk (0x1UL << NFCT_INTEN_FIELDLOST_Pos)
#define NRF_LOG_COLOR_DEFAULT 0
#define SAADC_INTENSET_CH3LIMITL_Set (1UL)
#define NRF_CRYPTO_BACKEND_NRF_HW_RNG_MBEDTLS_CTR_DRBG_ENABLED 1
#define TWIS_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
#define QSPI_IFCONFIG0_ADDRMODE_24BIT (0UL)
#define GPIO_DIRCLR_PIN29_Pos (29UL)
#define NFCT_SLEEPSTATE_SLEEPSTATE_Msk (0x1UL << NFCT_SLEEPSTATE_SLEEPSTATE_Pos)
#define QSPI_IFCONFIG0_READOC_Msk (0x7UL << QSPI_IFCONFIG0_READOC_Pos)
#define MWU_INTENCLR_REGION0WA_Pos (0UL)
#define TWIS_INTENSET_ERROR_Enabled (1UL)
#define USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Pos (1UL)
#define TWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL << TWIS_SHORTS_WRITE_SUSPEND_Pos)
#define CH12_EEP CH[12].EEP
#define CCM_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define EGU_INTENSET_TRIGGERED5_Enabled (1UL)
#define PPI_CHG_CH30_Pos (30UL)
#define GPIO_OUTCLR_PIN14_High (1UL)
#define INT8_MIN (-128)
#define PPI_CHG3_CH10_Included PPI_CHG_CH10_Included
#define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL << RTC_COUNTER_COUNTER_Pos)
#define GPIO_DIRCLR_PIN21_Clear (1UL)
#define SAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL << SAADC_CH_LIMIT_HIGH_Pos)
#define TWI_INTENSET_ERROR_Enabled (1UL)
#define GPIO_DIR_PIN12_Input (0UL)
#define POWER_RAM_POWER_S8RETENTION_Msk (0x1UL << POWER_RAM_POWER_S8RETENTION_Pos)
#define SCB_ICSR_ISRPREEMPT_Pos 23U
#define USBD_EVENTCAUSE_ISOOUTCRC_Pos (0UL)
#define TIMER_INTENSET_COMPARE0_Set (1UL)
#define POWER_RESETREAS_LOCKUP_Detected (1UL)
#define SAADC_INTENSET_CH6LIMITH_Enabled (1UL)
#define FICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL)
#define UART_EVENTS_RXTO_EVENTS_RXTO_Generated (1UL)
#define QSPI_CINSTRCONF_LFEN_Disable (0UL)
#define SCB_ICSR_PENDSTCLR_Pos 25U
#define TWIM_ADDRESS_ADDRESS_Pos (0UL)
#define GPIOTE_CONFIG_INFO_COLOR 0
#define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL)
#define TWI_INTENCLR_SUSPENDED_Enabled (1UL)
#define UART_EVENTS_CTS_EVENTS_CTS_Pos (0UL)
#define CLOCK_HFCLKSTAT_SRC_RC (0UL)
#define TWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWIM_FREQUENCY_FREQUENCY_Pos)
#define SPI_INTENCLR_READY_Clear (1UL)
#define GPIO_OUT_PIN27_High (1UL)
#define MWU_REGIONENSET_RGN0RA_Pos (1UL)
#define POWER_RAM_POWERCLR_S12POWER_Pos (12UL)
#define FICR_IR_IR_Pos (0UL)
#define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL << RADIO_DATAWHITEIV_DATAWHITEIV_Pos)
#define MWU_REGIONENCLR_RGN2RA_Clear (1UL)
#define GPIO_OUTSET_PIN18_Pos (18UL)
#define PPI_CHG0_CH5_Excluded PPI_CHG_CH5_Excluded
#define EGU_INTENSET_TRIGGERED6_Disabled (0UL)
#define BLE_ADV_SOC_OBSERVER_PRIO 1
#define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos (0UL)
#define USBD_INTENCLR_EP0DATADONE_Msk (0x1UL << USBD_INTENCLR_EP0DATADONE_Pos)
#define QSPI_PSEL_IO3_CONNECT_Msk (0x1UL << QSPI_PSEL_IO3_CONNECT_Pos)
#define UARTE_INTENCLR_CTS_Enabled (1UL)
#define GPIO_OUTSET_PIN28_Low (0UL)
#define MWU_REGIONEN_RGN0WA_Disable (0UL)
#define GPIO_IN_PIN9_Pos (9UL)
#define NFCT_TASKS_GOSLEEP_TASKS_GOSLEEP_Trigger (1UL)
#define TIMER0_ENABLED 0
#define QSPI_PIN_IO0 NRF_QSPI_PIN_NOT_CONNECTED
#define SAADC_INTEN_CH4LIMITL_Enabled (1UL)
#define POWER_RAM_POWERSET_S13RETENTION_Pos (29UL)
#define TWIS_ERRORSRC_OVERREAD_Detected (1UL)
#define POWER_USBREGSTATUS_VBUSDETECT_VbusPresent (1UL)
#define GPIO_OUTSET_PIN4_Pos (4UL)
#define GPIO_IN_PIN22_Pos (22UL)
#define TWI_INTENCLR_RXDREADY_Pos (2UL)
#define CCM_TASKS_KSGEN_TASKS_KSGEN_Msk (0x1UL << CCM_TASKS_KSGEN_TASKS_KSGEN_Pos)
#define PPI_CHG1_CH8_Included PPI_CHG_CH8_Included
#define GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos)
#define TWIM_ERRORSRC_ANACK_Received (1UL)
#define PWM_INTEN_SEQSTARTED1_Pos (3UL)
#define LPCOMP_TASKS_STOP_TASKS_STOP_Msk (0x1UL << LPCOMP_TASKS_STOP_TASKS_STOP_Pos)
#define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos)
#define UICR_DEBUGCTRL_CPUNIDEN_Msk (0xFFUL << UICR_DEBUGCTRL_CPUNIDEN_Pos)
#define GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos)
#define USBD_INTEN_USBEVENT_Enabled (1UL)
#define UARTE_EVENTS_RXTO_EVENTS_RXTO_Generated (1UL)
#define PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos)
#define PPI_CHENCLR_CH7_Enabled (1UL)
#define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Msk (0x1UL << CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Pos)
#define GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos)
#define FPU_MVFR0_FP_rounding_modes_Pos 28U
#define FICR_NFC_TAGHEADER1_UD7_Pos (24UL)
#define RTC_INTENCLR_OVRFLW_Clear (1UL)
#define PPI_CHG3_CH6_Excluded PPI_CHG_CH6_Excluded
#define PPI_CHG1_CH3_Pos PPI_CHG_CH3_Pos
#define USBD_EPINEN_IN3_Disable (0UL)
#define POWER_INTENSET_SLEEPENTER_Disabled (0UL)
#define GPIO_OUTCLR_PIN11_Low (0UL)
#define USBD_SIZE_ISOOUT_ZERO_Normal (0UL)
#define TWIM_ENABLE_ENABLE_Pos (0UL)
#define RADIO_PCNF0_S1LEN_Msk (0xFUL << RADIO_PCNF0_S1LEN_Pos)
#define SPIM_INTENSET_END_Msk (0x1UL << SPIM_INTENSET_END_Pos)
#define QSPI_PSEL_IO3_CONNECT_Connected (0UL)
#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL)
#define I2S_CONFIG_ALIGN_ALIGN_Left (0UL)
#define MWU_NMIEN_PREGION0WA_Disabled (0UL)
#define INT16_MIN (-32767-1)
#define MWU_PERREGION_SUBSTATWA_SR6_NoAccess (0UL)
#define GPIO_LATCH_PIN5_NotLatched (0UL)
#define GPIOTE_INTENSET_IN5_Set (1UL)
#define RTC_EVTENSET_COMPARE2_Enabled (1UL)
#define TWI_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define UARTE_PSEL_TXD_PORT_Pos (5UL)
#define PPI_CHG2_CH13_Included PPI_CHG_CH13_Included
#define QSPI_IFCONFIG0_PPSIZE_Msk (0x1UL << QSPI_IFCONFIG0_PPSIZE_Pos)
#define PPI_CHG_CH7_Pos (7UL)
#define NFCT_TASKS_DISABLE_TASKS_DISABLE_Msk (0x1UL << NFCT_TASKS_DISABLE_TASKS_DISABLE_Pos)
#define CCM_INTENSET_ENDCRYPT_Msk (0x1UL << CCM_INTENSET_ENDCRYPT_Pos)
#define SPIS_SEMSTAT_SEMSTAT_Pos (0UL)
#define RTC_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define TWIM_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << TWIM_TASKS_RESUME_TASKS_RESUME_Pos)
#define WDT_RUNSTATUS_RUNSTATUS_Running (1UL)
#define GPIO_LATCH_PIN30_Pos (30UL)
#define SCB_ICSR_PENDSTSET_Pos 26U
#define GPIO_IN_PIN7_Pos (7UL)
#define USBD_EPOUTEN_ISOOUT_Enable (1UL)
#define UINTMAX_C(x) (x ##ULL)
#define BLE_NFC_SEC_PARAM_BOND 1
#define GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 10
#define UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL)
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)
#define USBD_INTEN_ENDEPIN1_Disabled (0UL)
#define USBD_EPSTATUS_EPOUT8_Msk (0x1UL << USBD_EPSTATUS_EPOUT8_Pos)
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP256K1_ENABLED 1
#define NRF_ASSERT_H_ 
#define RADIO_DACNF_ENA1_Pos (1UL)
#define NRF_ERROR_INVALID_FLAGS (NRF_ERROR_BASE_NUM + 10)
#define PPI_CHEN_CH19_Msk (0x1UL << PPI_CHEN_CH19_Pos)
#define PWM_LOOP_CNT_Msk (0xFFFFUL << PWM_LOOP_CNT_Pos)
#define USBD_BMREQUESTTYPE_RECIPIENT_Other (3UL)
#define USBD_INTENSET_ENDEPOUT1_Pos (13UL)
#define I2S_PSEL_SDIN_CONNECT_Connected (0UL)
#define GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos)
#define NFCT_EVENTS_FIELDDETECTED_EVENTS_FIELDDETECTED_Generated (1UL)
#define NRF_SDH_SOC_ENABLED 1
#define RADIO_DACNF_TXADD6_Pos (14UL)
#define COMP_CONFIG_HYST 0
#define TWIM_RXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << TWIM_RXD_MAXCNT_MAXCNT_Pos)
#define RADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos)
#define EGU_INTENSET_TRIGGERED2_Pos (2UL)
#define USBD_SHORTS_EP0DATADONE_EP0STATUS_Enabled (1UL)
#define USBD_EPDATASTATUS_EPOUT2_NotStarted (0UL)
#define GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos)
#define QSPI_ADDRCONF_WIPWAIT_Enable (1UL)
#define POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL)
#define GPIO_OUTCLR_PIN8_High (1UL)
#define UARTE_INTEN_TXSTOPPED_Enabled (1UL)
#define POWER_INTENSET_USBREMOVED_Msk (0x1UL << POWER_INTENSET_USBREMOVED_Pos)
#define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Pos (0UL)
#define PPI_CHENSET_CH18_Msk (0x1UL << PPI_CHENSET_CH18_Pos)
#define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Pos (0UL)
#define QSPI_PSEL_IO1_CONNECT_Msk (0x1UL << QSPI_PSEL_IO1_CONNECT_Pos)
#define PPI_CHG3_CH5_Included PPI_CHG_CH5_Included
#define EGU_INTENSET_TRIGGERED15_Set (1UL)
#define QSPI_IFCONFIG1_DPMEN_Pos (24UL)
#define FPU_MVFR0_Divide_Pos 16U
#define RADIO_PCNF0_S1INCL_Pos (20UL)
#define UICR_DEBUGCTRL_CPUNIDEN_Enabled (0xFFUL)
#define MWU_PERREGION_SUBSTATWA_SR21_Access (1UL)
#define PPI_CHEN_CH2_Disabled (0UL)
#define POWER_RAM_POWERSET_S3POWER_On (1UL)
#define SAADC_INTENCLR_CH0LIMITL_Clear (1UL)
#define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Pos (0UL)
#define UART_TASKS_STOPTX_TASKS_STOPTX_Msk (0x1UL << UART_TASKS_STOPTX_TASKS_STOPTX_Pos)
#define UARTE_INTENSET_NCTS_Disabled (0UL)
#define POWER_RAM_POWERSET_S9POWER_Pos (9UL)
#define PDM_GAINL_GAINL_DefaultGain (0x28UL)
#define __DSP_PRESENT 0
#define GPIO_DIRCLR_PIN14_Input (0UL)
#define PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos)
#define SPIM_INTENCLR_STOPPED_Disabled (0UL)
#define MWU_INTENSET_REGION0RA_Enabled (1UL)
#define RADIO_INTENCLR_DEVMISS_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR2_Access (1UL)
#define PWM_INTENSET_PWMPERIODEND_Disabled (0UL)
#define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL << TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos)
#define USBD_HALTED_EPOUT_GETSTATUS_Msk (0xFFFFUL << USBD_HALTED_EPOUT_GETSTATUS_Pos)
#define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL)
#define CONN_SUP_TIMEOUT MSEC_TO_UNITS(4000, UNIT_10_MS)
#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)
#define MWU_REGIONENCLR_RGN0RA_Enabled (1UL)
#define NFCT_TASKS_SENSE_TASKS_SENSE_Pos (0UL)
#define BME280_ENABLE 1
#define NFCT_SENSRES_BITFRAMESDD_SDD01000 (8UL)
#define SAADC_INTENCLR_CH0LIMITH_Pos (6UL)
#define IPSR_ISR_Msk (0x1FFUL )
#define NRF_LOG_INTERNAL_HEXDUMP_INST_DEBUG(p_inst,p_data,len) NRF_LOG_INTERNAL_HEXDUMP_INST(NRF_LOG_SEVERITY_DEBUG, NRF_LOG_SEVERITY_DEBUG, p_inst, p_data, len)
#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL << FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos)
#define SPIS_STATUS_OVERREAD_Msk (0x1UL << SPIS_STATUS_OVERREAD_Pos)
#define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Generated (1UL)
#define PWM_INTEN_SEQEND0_Disabled (0UL)
#define WDT_RREN_RR4_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR20_Access (1UL)
#define CoreDebug_DEMCR_VC_INTERR_Pos 9U
#define SAADC_CH_CONFIG_MODE_SE (0UL)
#define RADIO_INTENSET_RATEBOOST_Msk (0x1UL << RADIO_INTENSET_RATEBOOST_Pos)
#define MWU_REGIONEN_RGN0RA_Pos (1UL)
#define USBD_EPSTATUS_EPOUT1_NoData (0UL)
#define GPIO_DIR_PIN3_Output (1UL)
#define NRF_SDH_BLE_SERVICE_CHANGED 0
#define GPIO_OUTCLR_PIN10_Clear (1UL)
#define MACRO_REPEAT_FOR(count,macro,...) MACRO_REPEAT_FOR_(count, macro, __VA_ARGS__)
#define QSPI_CONFIG_IRQ_PRIORITY 6
#define UART_PSEL_TXD_PORT_Msk (0x1UL << UART_PSEL_TXD_PORT_Pos)
#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)
#define MWU_NMIEN_REGION2RA_Enabled (1UL)
#define POWER_EVENTS_USBPWRRDY_EVENTS_USBPWRRDY_Pos (0UL)
#define QDEC_INTENSET_STOPPED_Disabled (0UL)
#define WDT_CONFIG_SLEEP_Pos (0UL)
#define COMP_SHORTS_READY_STOP_Pos (1UL)
#define RADIO_CCACTRL_CCAMODE_Pos (0UL)
#define TWIM_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << TWIM_EVENTS_ERROR_EVENTS_ERROR_Pos)
#define INT_FAST8_MAX INT8_MAX
#define NRF_FPU_BASE 0x40026000UL
#define TEMP_TEMP_TEMP_Pos (0UL)
#define COMP_CONFIG_LOG_LEVEL 3
#define RADIO_INTENCLR_EDEND_Msk (0x1UL << RADIO_INTENCLR_EDEND_Pos)
#define EGU_INTEN_TRIGGERED8_Pos (8UL)
#define I2S_ENABLE_ENABLE_Enabled (1UL)
#define SPIS_PSEL_CSN_CONNECT_Msk (0x1UL << SPIS_PSEL_CSN_CONNECT_Pos)
#define SPIM_PSEL_MOSI_CONNECT_Pos (31UL)
#define PPI_CHENSET_CH3_Pos (3UL)
#define PPI_CHG1_CH11_Pos PPI_CHG_CH11_Pos
#define PWM_INTEN_PWMPERIODEND_Disabled (0UL)
#define LPCOMP_INTENSET_DOWN_Set (1UL)
#define RNG_SHORTS_VALRDY_STOP_Disabled (0UL)
#define AAR_INTENCLR_END_Pos (0UL)
#define GPIO_DIRCLR_PIN27_Output (1UL)
#define UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL)
#define SAADC_INTENSET_CH2LIMITL_Pos (11UL)
#define WCHAR_MAX 4294967295U
#define RTC_EVTENSET_COMPARE1_Disabled (0UL)
#define GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos)
#define POWER_RAM_POWERCLR_S5RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S5RETENTION_Pos)
#define NFCT_INTEN_STARTED_Disabled (0UL)
#define FICR_NFC_TAGHEADER3_UD15_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD15_Pos)
#define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Trigger (1UL)
#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)
#define NRF_LOG_INST_INFO(p_inst,...) NRF_LOG_INTERNAL_INST_INFO(p_inst, __VA_ARGS__)
#define USBD_INTENSET_ENDEPIN2_Set (1UL)
#define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Trigger (1UL)
#define HEADER_TYPE_INVALID 3U
#define TWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL)
#define xPSR_C_Msk (1UL << xPSR_C_Pos)
#define UARTE_INTENSET_RXDRDY_Enabled (1UL)
#define CoreDebug_DHCSR_C_STEP_Pos 2U
#define PPI_CHENCLR_CH21_Enabled (1UL)
#define PWM_SHORTS_SEQEND1_STOP_Enabled (1UL)
#define TWIM_INTENCLR_STOPPED_Pos (1UL)
#define xPSR_N_Pos 31U
#define USBD_EPINEN_IN2_Enable (1UL)
#define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_NotGenerated (0UL)
#define SPIS_INTENSET_END_Set (1UL)
#define UARTE_TASKS_STOPTX_TASKS_STOPTX_Trigger (1UL)
#define TWI_EVENTS_BB_EVENTS_BB_Pos (0UL)
#define RTC_EVENTS_TICK_EVENTS_TICK_Pos (0UL)
#define EGU_ENABLED 0
#define UART_ERRORSRC_FRAMING_NotPresent (0UL)
#define PPI_CHENCLR_CH17_Clear (1UL)
#define MWU_NMIEN_REGION1RA_Enabled (1UL)
#define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL)
#define CC_HOST_RGF_HOST_IOT_LCS_LCS_IS_VALID_Invalid (0UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA512_ENABLED 1
#define GPIO_DIRSET_PIN9_Set (1UL)
#define NRF_TWIM0_BASE 0x40003000UL
#define PPI_CHG0_CH14_Included PPI_CHG_CH14_Included
#define TWIM_INTENSET_TXSTARTED_Enabled (1UL)
#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)
#define PPI_CHENSET_CH10_Enabled (1UL)
#define RADIO_INTENSET_FRAMESTART_Pos (14UL)
#define ATECC_ENABLED 0
#define GPIO_OUT_PIN25_High (1UL)
#define UART_INTENCLR_RXTO_Disabled (0UL)
#define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL)
#define TWI_PSEL_SDA_CONNECT_Msk (0x1UL << TWI_PSEL_SDA_CONNECT_Pos)
#define POWER_RAM_POWER_S7POWER_On (1UL)
#define UICR_NRFHW_NRFHW_Pos (0UL)
#define TIMER_INTENSET_COMPARE3_Disabled (0UL)
#define NRFX_SPIM_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define RTC_EVENTS_TICK_EVENTS_TICK_NotGenerated (0UL)
#define PWM_LOOP_CNT_Disabled (0UL)
#define USBD_EPSTATUS_EPIN2_DataDone (1UL)
#define GPIO_OUTCLR_PIN17_Pos (17UL)
#define CRYPTOCELL_ENABLE_ENABLE_Pos (0UL)
#define POWER_INTENSET_POFWARN_Pos (2UL)
#define PPI_CHENCLR_CH17_Pos (17UL)
#define NRFX_I2S_ENABLED 1
#define POWER_RAM_POWER_S15RETENTION_Off (0UL)
#define NRF_LOG_INST_DEBUG(p_inst,...) NRF_LOG_INTERNAL_INST_DEBUG(p_inst, __VA_ARGS__)
#define NFCT_INTENCLR_ERROR_Disabled (0UL)
#define ITM_LSR_ByteAcc_Pos 2U
#define PWM_INTENSET_PWMPERIODEND_Msk (0x1UL << PWM_INTENSET_PWMPERIODEND_Pos)
#define NFCT_INTEN_ENDRX_Enabled (1UL)
#define TPI_FIFO1_ITM2_Pos 16U
#define MWU_INTEN_REGION1WA_Enabled (1UL)
#define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL)
#define NRF_LOG_PROCESS() NRF_LOG_INTERNAL_PROCESS()
#define RTC_EVTENCLR_TICK_Enabled (1UL)
#define PPI_CHG_CH20_Excluded (0UL)
#define NRF_SDH_ANT_INFO_COLOR 0
#define NRF_LOG_TYPES_H 
#define CLOCK_LFRCMODE_MODE_Pos (0UL)
#define PPI_CHG0_CH6_Pos PPI_CHG_CH6_Pos
#define PPI_CHG_CH12_Excluded (0UL)
#define TWI_PSEL_SCL_CONNECT_Disconnected (1UL)
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP256R1_ENABLED 1
#define USBD_INTEN_ENDEPOUT2_Pos (14UL)
#define NFCT_INTENCLR_FIELDLOST_Pos (2UL)
#define RADIO_MODECNF0_DTX_Center (2UL)
#define PPI_CHENSET_CH12_Set (1UL)
#define TWIS_INTEN_RXSTARTED_Disabled (0UL)
#define RADIO_MODE_MODE_Ble_2Mbit (4UL)
#define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Msk (0x1UL << QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Pos)
#define AAR_ENABLE_ENABLE_Enabled (3UL)
#define USBD_LOWPOWER_LOWPOWER_ForceNormal (0UL)
#define POWER_RAM_POWERSET_S3POWER_Msk (0x1UL << POWER_RAM_POWERSET_S3POWER_Pos)
#define CLOCK_INTENCLR_DONE_Clear (1UL)
#define MWU_PERREGION_SUBSTATWA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR28_Pos)
#define TIMER_INTENSET_COMPARE5_Msk (0x1UL << TIMER_INTENSET_COMPARE5_Pos)
#define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk (0xFFFFFUL << NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos)
#define MWU_INTENSET_PREGION0RA_Pos (25UL)
#define GET_VA_ARG_1_(a1,...) a1
#define TEMP_T3_T3_Msk (0xFFUL << TEMP_T3_T3_Pos)
#define MWU_INTENSET_REGION0WA_Msk (0x1UL << MWU_INTENSET_REGION0WA_Pos)
#define PPI_CHENCLR_CH4_Disabled (0UL)
#define SPIM_INTENCLR_STARTED_Clear (1UL)
#define MWU_NMIENCLR_PREGION0WA_Pos (24UL)
#define TIMER_MODE_MODE_LowPowerCounter (2UL)
#define MWU_PERREGION_SUBSTATRA_SR25_Access (1UL)
#define FICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL << FICR_DEVICEID_DEVICEID_Pos)
#define MWU_PERREGION_SUBSTATRA_SR10_NoAccess (0UL)
#define MWU_PERREGION_SUBSTATWA_SR14_Pos (14UL)
#define NRFX_TWI1_ENABLED 0
#define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Pos (0UL)
#define GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos)
#define NFCT_INTEN_TXFRAMESTART_Msk (0x1UL << NFCT_INTEN_TXFRAMESTART_Pos)
#define LPCOMP_EVENTS_CROSS_EVENTS_CROSS_Msk (0x1UL << LPCOMP_EVENTS_CROSS_EVENTS_CROSS_Pos)
#define SCB_DFSR_HALTED_Msk (1UL )
#define MWU_PERREGION_SUBSTATRA_SR2_Pos (2UL)
#define QDEC_INTENCLR_DBLRDY_Msk (0x1UL << QDEC_INTENCLR_DBLRDY_Pos)
#define GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos)
#define PPI_CHEN_CH9_Disabled (0UL)
#define GPIOTE_CONFIG_LOG_ENABLED 1
#define BIT_0 0x01
#define BIT_2 0x04
#define BIT_4 0x10
#define BIT_5 0x20
#define BIT_6 0x40
#define BIT_7 0x80
#define BIT_8 0x0100
#define BIT_9 0x0200
#define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos)
#define MWU_INTENCLR_REGION3RA_Pos (7UL)
#define NRF_SPI2_BASE 0x40023000UL
#define GPIO_OUTCLR_PIN4_Low (0UL)
#define GPIO_DIRSET_PIN17_Input (0UL)
#define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos)
#define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL)
#define MWU_REGIONENCLR_RGN1WA_Enabled (1UL)
#define PWM_INTENSET_SEQEND1_Disabled (0UL)
#define MWU_INTENSET_REGION1RA_Msk (0x1UL << MWU_INTENSET_REGION1RA_Pos)
#define SAADC_INTENCLR_CH3LIMITH_Enabled (1UL)
#define USBD_INTENSET_ENDEPOUT0_Pos (12UL)
#define MWU_REGIONEN_RGN2WA_Enable (1UL)
#define MWU_NMIENCLR_PREGION1RA_Pos (27UL)
#define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos)
#define FICR_INFO_PACKAGE_PACKAGE_QI (0x2004UL)
#define TWI_RXD_RXD_Pos (0UL)
#define SAADC_INTENSET_STOPPED_Set (1UL)
#define RADIO_PREFIX1_AP7_Msk (0xFFUL << RADIO_PREFIX1_AP7_Pos)
#define POWER_RAM_POWERSET_S10RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S10RETENTION_Pos)
#define NFCT_INTENCLR_TXFRAMEEND_Clear (1UL)
#define I2S_INTENCLR_STOPPED_Msk (0x1UL << I2S_INTENCLR_STOPPED_Pos)
#define I2S_CONFIG_CHANNELS_CHANNELS_Msk (0x3UL << I2S_CONFIG_CHANNELS_CHANNELS_Pos)
#define UART_INTENCLR_TXDRDY_Msk (0x1UL << UART_INTENCLR_TXDRDY_Pos)
#define GPIO_OUTCLR_PIN23_Pos (23UL)
#define USBD_TASKS_STARTEPIN_TASKS_STARTEPIN_Trigger (1UL)
#define EGU_INTEN_TRIGGERED8_Enabled (1UL)
#define LPCOMP_RESULT_RESULT_Below (0UL)
#define USBD_EPDATASTATUS_EPIN4_DataDone (1UL)
#define UARTE_INTEN_ENDTX_Enabled (1UL)
#define NRF_LOG_INFO(...) NRF_LOG_INTERNAL_INFO( __VA_ARGS__)
#define GPIO_OUT_PIN22_Pos (22UL)
#define BLE_NFC_SEC_PARAM_MIN_KEY_SIZE 7
#define MWU_PERREGION_SUBSTATRA_SR5_NoAccess (0UL)
#define QDEC_SHORTS_DBLRDY_STOP_Pos (5UL)
#define PDM_INTENSET_END_Msk (0x1UL << PDM_INTENSET_END_Pos)
#define POWER_RAM_POWERCLR_S13POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S13POWER_Pos)
#define SCB_HFSR_DEBUGEVT_Pos 31U
#define QDEC_REPORTPER_REPORTPER_160Smpl (4UL)
#define USBD_EVENTCAUSE_USBWUALLOWED_Pos (10UL)
#define FICR_TRNG90B_BYTES_BYTES_Pos (0UL)
#define UART_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
#define UARTE_INTENCLR_ERROR_Msk (0x1UL << UARTE_INTENCLR_ERROR_Pos)
#define TPI_FIFO0_ETM0_Pos 0U
#define SysTick_LOAD_RELOAD_Pos 0U
#define EGU_INTENSET_TRIGGERED4_Pos (4UL)
#define USBD_EPOUTEN_OUT7_Pos (7UL)
#define POWER_EVENTS_USBPWRRDY_EVENTS_USBPWRRDY_Generated (1UL)
#define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
#define RADIO_RXADDRESSES_ADDR6_Enabled (1UL)
#define GPIOTE_CONFIG_PORT_Msk (0x1UL << GPIOTE_CONFIG_PORT_Pos)
#define RADIO_INTENCLR_ADDRESS_Msk (0x1UL << RADIO_INTENCLR_ADDRESS_Pos)
#define QDEC_DBFEN_DBFEN_Enabled (1UL)
#define PDM_INTEN_END_Enabled (1UL)
#define SysTick_CTRL_CLKSOURCE_Pos 2U
#define NRF_EGU1_BASE 0x40015000UL
#define SAADC_INTENCLR_CH6LIMITL_Pos (19UL)
#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )
#define NRF_LPCOMP_BASE 0x40013000UL
#define LPCOMP_SHORTS_DOWN_STOP_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_CC310_AES_CCM_STAR_ENABLED 1
#define SAADC_INTENCLR_CH0LIMITH_Clear (1UL)
#define PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos)
#define TWIM_INTENSET_RXSTARTED_Msk (0x1UL << TWIM_INTENSET_RXSTARTED_Pos)
#define INT_FAST8_MIN INT8_MIN
#define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_NotGenerated (0UL)
#define FICR_TEMP_T0_T_Msk (0xFFUL << FICR_TEMP_T0_T_Pos)
#define COMP_SHORTS_UP_STOP_Enabled (1UL)
#define NRF_SWI5_BASE 0x40019000UL
#define NRF_ERROR_INVALID_DATA (NRF_ERROR_BASE_NUM + 11)
#define UICR_APPROTECT_PALL_Pos (0UL)
#define USBD_INTENSET_ENDEPIN1_Disabled (0UL)
#define GPIO_DIRCLR_PIN10_Input (0UL)
#define LPCOMP_INTENCLR_UP_Disabled (0UL)
#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)
#define RADIO_INTENSET_READY_Enabled (1UL)
#define SCB_AIRCR_VECTRESET_Pos 0U
#define TWIM_INTENCLR_TXSTARTED_Disabled (0UL)
#define GPIO_LATCH_PIN0_Pos (0UL)
#define INT_LEAST16_MAX INT16_MAX
#define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL << RADIO_RXADDRESSES_ADDR4_Pos)
#define GPIO_DIRCLR_PIN28_Clear (1UL)
#define PPI_CHEN_CH27_Pos (27UL)
#define GPIO_DIR_PIN0_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR6_Pos (6UL)
#define WCHAR_MIN 0U
#define PM_MAX_REGISTRANTS 3
#define EGU_INTENCLR_TRIGGERED4_Clear (1UL)
#define GPIO_DIRSET_PIN20_Pos (20UL)
#define NRFX_SPI_CONFIG_DEBUG_COLOR 0
#define PPI_CHG0_CH0_Included PPI_CHG_CH0_Included
#define MWU_NMIEN_REGION2WA_Enabled (1UL)
#define PPI_CHG0_CH13_Excluded PPI_CHG_CH13_Excluded
#define SPIS_INTENSET_ACQUIRED_Enabled (1UL)
#define BEEP_LORAWAN_MAX_LENGHT 52
#define PPI_CHG0_CH14_Excluded PPI_CHG_CH14_Excluded
#define APSR_V_Pos 28U
#define PPI_CHENSET_CH6_Disabled (0UL)
#define PPI_CHG1_CH6_Msk PPI_CHG_CH6_Msk
#define TEMP_A3_A3_Msk (0xFFFUL << TEMP_A3_A3_Pos)
#define USBD_SIZE_EPOUT_SIZE_Pos (0UL)
#define MWU_INTENCLR_PREGION0WA_Disabled (0UL)
#define TWI_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL << TWI_TASKS_RESUME_TASKS_RESUME_Pos)
#define CLOCK_LFCLKSTAT_SRC_Synth (2UL)
#define PPI_CHENSET_CH26_Pos (26UL)
#define RADIO_SHORTS_RXREADY_START_Pos (19UL)
#define POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos)
#define QSPI_PSEL_IO1_PIN_Msk (0x1FUL << QSPI_PSEL_IO1_PIN_Pos)
#define RNG_CONFIG_POOL_SIZE 64
#define QDEC_INTENSET_ACCOF_Pos (2UL)
#define TIMER_CONFIG_INFO_COLOR 0
#define USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Disabled (0UL)
#define MACRO_MAP_REC_N_(N,...) CONCAT_2(MACRO_MAP_REC_, N)(__VA_ARGS__, )
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)
#define NVMC_ERASEUICR_ERASEUICR_Erase (1UL)
#define PPI_CHG1_CH11_Included PPI_CHG_CH11_Included
#define SPI1_ENABLED 0
#define CH11_EEP CH[11].EEP
#define QSPI_WRITE_CNT_CNT_Msk (0x3FFFFUL << QSPI_WRITE_CNT_CNT_Pos)
#define PPI_CHG3_CH1_Included PPI_CHG_CH1_Included
#define SAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL)
#define USBD_INTENSET_ENDEPOUT5_Disabled (0UL)
#define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL)
#define APSR_GE_Pos 16U
#define RNG_CONFIG_LOG_LEVEL 3
#define UARTE_EVENTS_NCTS_EVENTS_NCTS_NotGenerated (0UL)
#define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos (0UL)
#define NFC_BLE_PAIR_LIB_BLE_OBSERVER_PRIO 1
#define PPI_CHENSET_CH1_Disabled (0UL)
#define __MAX_CATEGORY 5
#define TWIS_RXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << TWIS_RXD_MAXCNT_MAXCNT_Pos)
#define MWU_EVENTS_PREGION_WA_WA_Pos (0UL)
#define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Pos (0UL)
#define LPCOMP_REFSEL_REFSEL_Ref4_8Vdd (3UL)
#define TWI_ERRORSRC_DNACK_NotPresent (0UL)
#define RADIO_STATE_STATE_RxRu (1UL)
#define TWI_ERRORSRC_ANACK_Pos (1UL)
#define COMP_INTENSET_READY_Msk (0x1UL << COMP_INTENSET_READY_Pos)
#define TWIM_INTENCLR_LASTRX_Enabled (1UL)
#define SAADC_INTENCLR_CH7LIMITH_Pos (20UL)
#define RADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos)
#define MWU_PREGION_SUBS_SR9_Msk (0x1UL << MWU_PREGION_SUBS_SR9_Pos)
#define EGU_INTEN_TRIGGERED11_Enabled (1UL)
#define SPIS_TXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << SPIS_TXD_MAXCNT_MAXCNT_Pos)
#define GPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos)
#define PPI_CHG_CH19_Excluded (0UL)
#define COMP_INTENCLR_CROSS_Clear (1UL)
#define GPIO_OUTSET_PIN17_Pos (17UL)
#define TASK_MANAGER_CONFIG_INFO_COLOR 0
#define SAADC_INTENSET_CH0LIMITH_Msk (0x1UL << SAADC_INTENSET_CH0LIMITH_Pos)
#define I2S_EVENTS_RXPTRUPD_EVENTS_RXPTRUPD_Msk (0x1UL << I2S_EVENTS_RXPTRUPD_EVENTS_RXPTRUPD_Pos)
#define GPIO_OUTSET_PIN27_Low (0UL)
#define GPIO_IN_PIN8_Pos (8UL)
#define MWU_PERREGION_SUBSTATRA_SR25_NoAccess (0UL)
#define NRF_BLE_QWR_BLE_OBSERVER_PRIO 2
#define RADIO_MODECNF0_RU_Default (0UL)
#define GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos)
#define APP_SDCARD_ENABLED 0
#define UINT_FAST16_MAX UINT32_MAX
#define SPIM_CONFIG_ORDER_Pos (0UL)
#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)
#define GPIO_OUTSET_PIN3_Pos (3UL)
#define GPIO_IN_PIN21_Pos (21UL)
#define MWU_PERREGION_SUBSTATWA_SR18_NoAccess (0UL)
#define GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos)
#define MWU_PERREGION_SUBSTATRA_SR17_NoAccess (0UL)
#define PWM_INTEN_SEQSTARTED0_Pos (2UL)
#define TWIM_INTEN_TXSTARTED_Enabled (1UL)
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )
#define PPI_CHG0_CH1_Excluded PPI_CHG_CH1_Excluded
#define RTC_EVTENSET_OVRFLW_Enabled (1UL)
#define NRF_SORTLIST_CONFIG_LOG_ENABLED 0
#define SAADC_INTENCLR_STARTED_Msk (0x1UL << SAADC_INTENCLR_STARTED_Pos)
#define AAR_INTENSET_RESOLVED_Pos (1UL)
#define BLE_BAS_C_BLE_OBSERVER_PRIO 2
#define PPI_CHENSET_CH5_Enabled (1UL)
#define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Generated (1UL)
#define POWER_RAM_POWERSET_S10RETENTION_On (1UL)
#define PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos)
#define GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos)
#define FICR_NFC_TAGHEADER1_UD6_Pos (16UL)
#define NRF_RTC1 ((NRF_RTC_Type*) NRF_RTC1_BASE)
#define NRF_RTC2 ((NRF_RTC_Type*) NRF_RTC2_BASE)
#define QDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL << QDEC_SAMPLEPER_SAMPLEPER_Pos)
#define GPIO_OUTCLR_PIN10_Low (0UL)
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)
#define PWM_INTEN_SEQSTARTED1_Disabled (0UL)
#define QSPI_PSEL_IO1_PORT_Msk (0x1UL << QSPI_PSEL_IO1_PORT_Pos)
#define POWER_RAM_POWERSET_S10POWER_Msk (0x1UL << POWER_RAM_POWERSET_S10POWER_Pos)
#define RADIO_INTENCLR_DEVMISS_Pos (6UL)
#define MWU_NMIENSET_PREGION1WA_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R2_ENABLED 1
#define CCM_MODE_DATARATE_Msk (0x3UL << CCM_MODE_DATARATE_Pos)
#define RTC_INTENCLR_COMPARE3_Pos (19UL)
#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U
#define CLOCK_EVENTS_CTSTOPPED_EVENTS_CTSTOPPED_Msk (0x1UL << CLOCK_EVENTS_CTSTOPPED_EVENTS_CTSTOPPED_Pos)
#define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Pos (0UL)
#define TWI_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << TWI_EVENTS_ERROR_EVENTS_ERROR_Pos)
#define QSPI_PSEL_IO0_CONNECT_Msk (0x1UL << QSPI_PSEL_IO0_CONNECT_Pos)
#define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Generated (1UL)
#define COMP_EVENTS_READY_EVENTS_READY_Pos (0UL)
#define UICR_REGOUT0_VOUT_2V1 (1UL)
#define I2S_PSEL_LRCK_CONNECT_Pos (31UL)
#define SDK_ERRORS_H__ 
#define UICR_REGOUT0_VOUT_2V7 (3UL)
#define UARTE_TASKS_STOPTX_TASKS_STOPTX_Msk (0x1UL << UARTE_TASKS_STOPTX_TASKS_STOPTX_Pos)
#define GPIOTE_INTENCLR_IN7_Pos (7UL)
#define NFCT_INTENSET_ENDTX_Pos (12UL)
#define STRING_CONCATENATE(lhs,rhs) STRING_CONCATENATE_IMPL(lhs, rhs)
#define PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos)
#define FICR_INFO_FLASH_FLASH_K512 (0x200UL)
#define FICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL << FICR_INFO_VARIANT_VARIANT_Pos)
#define PWM_DECODER_LOAD_Common (0UL)
#define SPIS_PSEL_MOSI_CONNECT_Pos (31UL)
#define TIME_DEFAULT 0
#define NVMC_IHIT_HITS_Pos (0UL)
#define QSPI_CINSTRCONF_LFSTOP_Stop (1UL)
#define EGU_INTEN_TRIGGERED15_Disabled (0UL)
#define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Generated (1UL)
#define USBD_EPSTATUS_EPOUT7_Msk (0x1UL << USBD_EPSTATUS_EPOUT7_Pos)
#define USBD_INTENCLR_EP0DATADONE_Disabled (0UL)
#define EGU_INTEN_TRIGGERED12_Disabled (0UL)
#define TWI_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL)
#define TWIS_ERRORSRC_DNACK_Received (1UL)
#define PPI_CHEN_CH18_Msk (0x1UL << PPI_CHEN_CH18_Pos)
#define COMP_INTENSET_CROSS_Pos (3UL)
#define I2S_INTENSET_TXPTRUPD_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED14_Msk (0x1UL << EGU_INTENCLR_TRIGGERED14_Pos)
#define GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos)
#define FICR_TRNG90B_ROSC2_ROSC2_Pos (0UL)
#define POWER_RAM_POWER_S15POWER_On (1UL)
#define NRF_SPIM3_BASE 0x4002F000UL
#define UART_PSEL_RTS_CONNECT_Msk (0x1UL << UART_PSEL_RTS_CONNECT_Pos)
#define PPI_CHENCLR_CH7_Clear (1UL)
#define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL)
#define GPIO_DIR_PIN4_Input (0UL)
#define SAADC_INTENCLR_CH3LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITL_Pos)
#define CCM_ENABLE_ENABLE_Enabled (2UL)
#define RADIO_CRCCNF_SKIP_ADDR_Include RADIO_CRCCNF_SKIPADDR_Include
#define UARTE_INTEN_RXDRDY_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED1_Pos (1UL)
#define TWI_PSEL_SDA_PIN_Msk (0x1FUL << TWI_PSEL_SDA_PIN_Pos)
#define GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos)
#define PPI_CHG3_CH15_Pos PPI_CHG_CH15_Pos
#define COMP_INTENSET_UP_Set (1UL)
#define USBD_EVENTS_ENDISOIN_EVENTS_ENDISOIN_Pos (0UL)
#define GPIOTE_INTENCLR_IN6_Clear (1UL)
#define RADIO_RXADDRESSES_ADDR6_Disabled (0UL)
#define MWU_REGIONENSET_PRGN1WA_Disabled (0UL)
#define INITIALIZE_USER_SECTIONS 1
#define EGU_INTENSET_TRIGGERED14_Set (1UL)
#define MWU_PERREGION_SUBSTATWA_SR12_Access (1UL)
#define QDEC_INTENSET_SAMPLERDY_Enabled (1UL)
#define GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos)
#define GPIO_DIRSET_PIN13_Input (0UL)
#define PWM_INTENCLR_SEQSTARTED0_Disabled (0UL)
#define PDM_INTEN_STOPPED_Pos (1UL)
#define RTC_INTENCLR_COMPARE1_Enabled (1UL)
#define PPI_CHEN_CH21_Disabled (0UL)
#define PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos)
#define NVMC_READYNEXT_READYNEXT_Busy (0UL)
#define COMP_INTEN_DOWN_Disabled (0UL)
#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)
#define RADIO_INTENCLR_EDSTOPPED_Disabled (0UL)
#define PPI_CHG2_CH3_Pos PPI_CHG_CH3_Pos
#define TWI_PSEL_SCL_PORT_Pos (5UL)
#define POWER_RESETREAS_NFC_Msk (0x1UL << POWER_RESETREAS_NFC_Pos)
#define PPI_CHG0_CH7_Included PPI_CHG_CH7_Included
#define NFCT_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
#define DEFAULT_SUPPLY_MAX UINT16_MAX
#define USBD_INTEN_ENDEPIN4_Enabled (1UL)
#define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Pos (0UL)
#define PPI_CHEN_CH13_Disabled (0UL)
#define TIMER_SHORTS_COMPARE5_STOP_Enabled (1UL)
#define SPI_CONFIG_DEBUG_COLOR 0
#define PPI_CHG2_CH4_Msk PPI_CHG_CH4_Msk
#define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL)
#define TWIM_TXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << TWIM_TXD_MAXCNT_MAXCNT_Pos)
#define USBD_INTENCLR_ENDEPOUT4_Msk (0x1UL << USBD_INTENCLR_ENDEPOUT4_Pos)
#define NFCT_INTENCLR_READY_Msk (0x1UL << NFCT_INTENCLR_READY_Pos)
#define SPI_CONFIG_CPOL_ActiveLow (1UL)
#define __CTYPE_BLANK 0x40
#define TIMER2_ENABLED 0
#define NRFX_PWM_CONFIG_LOG_LEVEL 3
#define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Msk (0x1UL << RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Pos)
#define PPI_CHG2_CH5_Excluded PPI_CHG_CH5_Excluded
#define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL << RADIO_RXCRC_RXCRC_Pos)
#define MPU_TYPE_SEPARATE_Msk (1UL )
#define USBD_EPDATASTATUS_EPIN3_Pos (3UL)
#define GPIO_DIR_PIN20_Output (1UL)
#define GPIO_OUTSET_PIN25_Set (1UL)
#define SAADC_INTENSET_END_Pos (1UL)
#define MWU_NMIENCLR_REGION2RA_Enabled (1UL)
#define POWER_RAM_POWERSET_S15RETENTION_Pos (31UL)
#define NRFX_I2S_CONFIG_LOG_LEVEL 3
#define APP_TIMER_CONFIG_LOG_ENABLED 1
#define NFCT_INTENCLR_READY_Clear (1UL)
#define TWIS_INTENCLR_RXSTARTED_Enabled (1UL)
#define MWU_REGIONENCLR_PRGN0RA_Disabled (0UL)
#define COMP_INTENCLR_UP_Pos (2UL)
#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)
#define PPI_CHEN_CH14_Enabled (1UL)
#define PPI_CHG3_CH8_Included PPI_CHG_CH8_Included
#define COMP_SHORTS_DOWN_STOP_Enabled (1UL)
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)
#define EGU_INTEN_TRIGGERED0_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED2_Enabled (1UL)
#define AMOUNTRX RXD.AMOUNT
#define QDEC_INTENSET_REPORTRDY_Pos (1UL)
#define EGU_INTENSET_TRIGGERED11_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED6_Clear (1UL)
#define EGU_INTEN_TRIGGERED7_Pos (7UL)
#define EGU_INTENCLR_TRIGGERED9_Pos (9UL)
#define PPI_CHENSET_CH8_Disabled (0UL)
#define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Msk (0x1UL << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos)
#define PPI_CHENSET_CH2_Pos (2UL)
#define TWI0_USE_EASY_DMA 1
#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)
#define SPIS_CONFIG_CPHA_Trailing (1UL)
#define SAADC_INTENCLR_CH4LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITH_Pos)
#define NRFX_TIMER_DEFAULT_CONFIG_FREQUENCY 0
#define GPIO_DIRCLR_PIN18_Output (1UL)
#define GPIOTE_INTENSET_PORT_Set (1UL)
#define MACRO_REPEAT_FOR_11(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_10((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_12(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_11((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_13(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_12((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_14(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_13((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_15(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_14((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_16(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_15((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define EGU_INTENCLR_TRIGGERED1_Disabled (0UL)
#define MACRO_REPEAT_FOR_18(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_17((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_19(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_18((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define RADIO_EVENTS_EDEND_EVENTS_EDEND_Pos (0UL)
#define UARTE_ENABLE_ENABLE_Msk (0xFUL << UARTE_ENABLE_ENABLE_Pos)
#define GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos)
#define NRFX_SAADC_CONFIG_LP_MODE 0
#define FICR_NFC_TAGHEADER3_UD14_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD14_Pos)
#define TIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL)
#define POWER_INTENSET_USBPWRRDY_Disabled (0UL)
#define USBD_INTENSET_ENDEPIN1_Set (1UL)
#define RTC_INTENSET_COMPARE0_Msk (0x1UL << RTC_INTENSET_COMPARE0_Pos)
#define EGU_INTENSET_TRIGGERED7_Pos (7UL)
#define CH12_TEP CH[12].TEP
#define NRF_LOG_INIT(...) NRF_LOG_INTERNAL_INIT(__VA_ARGS__)
#define GPIO_OUTSET_PIN6_Low (0UL)
#define UART_CONFIG_STOP_One (0UL)
#define USBD_INTEN_EP0DATADONE_Enabled (1UL)
#define NRF_SDH_BLE_GAP_EVENT_LENGTH 12
#define RADIO_MODE_MODE_Ble_LR500Kbit (6UL)
#define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL)
#define SPIS_PSEL_MISO_CONNECT_Connected (0UL)
#define MWU_INTENCLR_REGION0WA_Clear (1UL)
#define MACRO_REPEAT_FOR_20(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_19((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_21(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_20((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define UART_ERRORSRC_OVERRUN_Present (1UL)
#define POWER_RAM_POWER_S0RETENTION_Off (0UL)
#define MACRO_REPEAT_FOR_24(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_23((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_26(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_25((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MWU_NMIENCLR_REGION2WA_Pos (4UL)
#define MACRO_REPEAT_FOR_28(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_27((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_29(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_28((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125 (0x020C0000UL)
#define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Msk (0x1UL << ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Pos)
#define ITM_IMCR_INTEGRATION_Msk (1UL )
#define MWU_PREGION_SUBS_SR16_Pos (16UL)
#define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL)
#define GPIO_DIRSET_PIN8_Set (1UL)
#define NRF_BALLOC_CONFIG_DEBUG_ENABLED 0
#define USBD_TASKS_DPDMNODRIVE_TASKS_DPDMNODRIVE_Pos (0UL)
#define NRF_LOG_HIGH_ACCURACY_TIMESTAMP 0
#define NUM_VA_ARGS_LESS_1_IMPL(_ignored,_0,_1,_2,_3,_4,_5,_6,_7,_8,_9,_10,_11,_12,_13,_14,_15,_16,_17,_18,_19,_20,_21,_22,_23,_24,_25,_26,_27,_28,_29,_30,_31,_32,_33,_34,_35,_36,_37,_38,_39,_40,_41,_42,_43,_44,_45,_46,_47,_48,_49,_50,_51,_52,_53,_54,_55,_56,_57,_58,_59,_60,_61,_62,N,...) N
#define MWU_NMIEN_REGION2WA_Pos (4UL)
#define SPIM_ORC_ORC_Msk (0xFFUL << SPIM_ORC_ORC_Pos)
#define GPIO_OUTSET_PIN10_High (1UL)
#define GPIOTE_INTENCLR_IN7_Clear (1UL)
#define SPIS_STATUS_OVERREAD_NotPresent (0UL)
#define GPIO_DIR_PIN3_Pos (3UL)
#define CCM_MODE_DATARATE_1Mbit (0UL)
#define PWM_INTENSET_SEQEND1_Msk (0x1UL << PWM_INTENSET_SEQEND1_Pos)
#define NRF_ERROR_STORAGE_FULL (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0006)
#define MACRO_REPEAT_FOR_30(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_29((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_31(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_30((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define RADIO_INTENSET_PHYEND_Msk (0x1UL << RADIO_INTENSET_PHYEND_Pos)
#define RADIO_EVENTS_EDEND_EVENTS_EDEND_Generated (1UL)
#define PDM_INTENSET_STOPPED_Disabled (0UL)
#define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Msk (0x1UL << CLOCK_TASKS_CTSTART_TASKS_CTSTART_Pos)
#define USBD_SHORTS_EP0DATADONE_EP0STATUS_Pos (2UL)
#define USBD_HALTED_EPIN_GETSTATUS_Halted (1UL)
#define GPIO_OUTCLR_PIN28_Clear (1UL)
#define PPI_CHENCLR_CH16_Pos (16UL)
#define GPIOTE_TASKS_OUT_TASKS_OUT_Trigger (1UL)
#define SAADC_INTEN_STARTED_Pos (0UL)
#define VERIFY_TRUE(statement,err_code) do { if (!(statement)) { return err_code; } } while (0)
#define MWU_NMIENCLR_REGION3RA_Pos (7UL)
#define TPI_FIFO1_ITM1_Pos 8U
#define TEMP_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define PPI_CHG1_CH9_Msk PPI_CHG_CH9_Msk
#define UART_ERRORSRC_OVERRUN_NotPresent (0UL)
#define TWIS_TASKS_RESUME_TASKS_RESUME_Trigger (1UL)
#define MWU_INTEN_REGION2WA_Msk (0x1UL << MWU_INTEN_REGION2WA_Pos)
#define QSPI_STATUS_DPM_Pos (2UL)
#define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Msk (0x1UL << POWER_TASKS_LOWPWR_TASKS_LOWPWR_Pos)
#define TWI_INTENCLR_SUSPENDED_Msk (0x1UL << TWI_INTENCLR_SUSPENDED_Pos)
#define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Msk (0x1UL << RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Pos)
#define SCB_CCR_BFHFNMIGN_Pos 8U
#define MWU_NMIEN_REGION3RA_Pos (7UL)
#define CCM_MODE_MODE_Decryption (1UL)
#define PPI_CHG0_CH5_Pos PPI_CHG_CH5_Pos
#define GPIO_OUTCLR_PIN19_Pos (19UL)
#define PIN_CODE_BLE_LENGHT 6
#define USBD_INTEN_ENDEPOUT1_Pos (13UL)
#define MWU_INTEN_REGION1RA_Enabled (1UL)
#define PPI_CHENSET_CH11_Set (1UL)
#define RADIO_MODE_MODE_Ble_1Mbit (3UL)
#define CC_HOST_RGF_HOST_CRYPTOKEY_SEL_HOST_CRYPTOKEY_SEL_K_DR (0UL)
#define RADIO_INTENCLR_EDSTOPPED_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR27_Pos)
#define TIMER_INTENSET_COMPARE4_Msk (0x1UL << TIMER_INTENSET_COMPARE4_Pos)
#define LPCOMP_INTENCLR_DOWN_Disabled (0UL)
#define RTC_INTENSET_COMPARE3_Enabled (1UL)
#define GPIO_IN_PIN27_Pos (27UL)
#define QSPI_ERASE_PTR_PTR_Pos (0UL)
#define FICR_TEMP_B5_B_Msk (0x3FFFUL << FICR_TEMP_B5_B_Pos)
#define PPI_CHG1_CH12_Msk PPI_CHG_CH12_Msk
#define __stdint_H 
#define QSPI_CONFIG_MODE 0
#define MWU_INTEN_REGION3RA_Msk (0x1UL << MWU_INTEN_REGION3RA_Pos)
#define MWU_NMIENSET_REGION2WA_Disabled (0UL)
#define NRF_SECTION_ITEM_COUNT(section_name,data_type) NRF_SECTION_LENGTH(section_name) / sizeof(data_type)
#define GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos)
#define ACL_ACL_PERM_WRITE_Msk (0x1UL << ACL_ACL_PERM_WRITE_Pos)
#define PDM_RATIO_RATIO_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR1_Pos (1UL)
#define QSPI_PSEL_IO0_CONNECT_Pos (31UL)
#define GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos)
#define TIMER_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define MWU_REGIONEN_RGN0RA_Disable (0UL)
#define PM_LOG_LEVEL 3
#define GPIO_OUT_PIN13_High (1UL)
#define SAADC_INTENSET_CH7LIMITH_Msk (0x1UL << SAADC_INTENSET_CH7LIMITH_Pos)
#define USBD_INTENSET_ENDEPOUT0_Disabled (0UL)
#define USBD_INTEN_STARTED_Pos (1UL)
#define GPIO_OUTCLR_PIN3_Low (0UL)
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz (3UL)
#define I2S_CONFIG_TXEN_TXEN_Disabled (0UL)
#define RADIO_PDUSTAT_PDUSTAT_GreaterThan (1UL)
#define USBD_EPSTATUS_EPIN4_DataDone (1UL)
#define COMP_SHORTS_READY_SAMPLE_Pos (0UL)
#define SPIM_IFTIMING_CSNDUR_CSNDUR_Pos (0UL)
#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )
#define POWER_DCDCEN_DCDCEN_Disabled (0UL)
#define POWER_INTENCLR_USBDETECTED_Disabled (0UL)
#define CLOCK_CTIV_CTIV_Pos (0UL)
#define RADIO_PREFIX1_AP6_Msk (0xFFUL << RADIO_PREFIX1_AP6_Pos)
#define SPIM_PSEL_MISO_CONNECT_Msk (0x1UL << SPIM_PSEL_MISO_CONNECT_Pos)
#define GPIO_OUTCLR_PIN22_Pos (22UL)
#define NFCT_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << NFCT_TASKS_STARTTX_TASKS_STARTTX_Pos)
#define BLE_BAS_CONFIG_LOG_ENABLED 0
#define PSELCSN PSEL.CSN
#define ONOFF_CONTROL_TILTSWITCH_MASK 0x02
#define POWER_RAM_POWER_S14POWER_On (1UL)
#define NRF_CRYPTOCELL ((NRF_CRYPTOCELL_Type*) NRF_CRYPTOCELL_BASE)
#define LPCOMP_EVENTS_UP_EVENTS_UP_Generated (1UL)
#define SPI_PSEL_SCK_CONNECT_Pos (31UL)
#define NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX (0UL)
#define MWU_NMIENCLR_REGION3WA_Enabled (1UL)
#define MWU_PREGION_SUBS_SR14_Exclude (0UL)
#define RADIO_INTENCLR_RATEBOOST_Disabled (0UL)
#define SPIM_RXD_LIST_LIST_Disabled (0UL)
#define NRFX_PWM1_ENABLED 0
#define __STDC_HOSTED__ 1
#define POWER_MAINREGSTATUS_MAINREGSTATUS_Normal (0UL)
#define GPIO_OUT_PIN21_Pos (21UL)
#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
#define NRF_SDH_BLE_LOG_ENABLED 1
#define UARTE_INTENSET_TXDRDY_Enabled (1UL)
#define PPI_CHENCLR_CH3_Clear (1UL)
#define RADIO_INTENSET_ADDRESS_Set (1UL)
#define GPIO_OUT_PIN31_Low (0UL)
#define GPIOTE_INTENCLR_IN7_Enabled (1UL)
#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)
#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U
#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
#define USBD_EPOUTEN_OUT6_Pos (6UL)
#define SPIM_INTENCLR_END_Disabled (0UL)
#define GPIOTE_INTENCLR_IN2_Clear (1UL)
#define USBD_SHORTS_EP0DATADONE_STARTEPIN0_Enabled (1UL)
#define PSELCTS PSEL.CTS
#define USBD_INTENCLR_SOF_Clear (1UL)
#define PPI_CHENSET_CH23_Enabled (1UL)
#define QDEC_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define NRF_LOG_INTERNAL_INST_DEBUG(p_inst,...) NRF_LOG_INTERNAL_INST(NRF_LOG_SEVERITY_DEBUG, NRF_LOG_SEVERITY_DEBUG, p_inst, __VA_ARGS__)
#define CUSTOM_BOARD_INC beepbaseboard
#define RTC_EVTEN_OVRFLW_Disabled (0UL)
#define SAADC_INTEN_STOPPED_Msk (0x1UL << SAADC_INTEN_STOPPED_Pos)
#define PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL << PWM_INTENCLR_PWMPERIODEND_Pos)
#define PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos)
#define MWU_INTENCLR_PREGION1RA_Pos (27UL)
#define PPI_CHG_CH30_Included (1UL)
#define SPIM_SHORTS_END_START_Msk (0x1UL << SPIM_SHORTS_END_START_Pos)
#define MWU_NMIENCLR_REGION1WA_Disabled (0UL)
#define TPI_DEVID_MANCVALID_Pos 10U
#define NFCT_INTENCLR_ERROR_Clear (1UL)
#define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
#define POWER_INTENCLR_USBREMOVED_Enabled (1UL)
#define PPI_CHENCLR_CH23_Pos (23UL)
#define PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos)
#define NRF_LOG_WARNING_COLOR 4
#define EGU_INTEN_TRIGGERED6_Disabled (0UL)
#define NRF_STACK_GUARD_CONFIG_LOG_ENABLED 0
#define EGU_INTENCLR_TRIGGERED8_Disabled (0UL)
#define PPI_CHG_CH22_Included (1UL)
#define NRF_ERROR_SDM_BASE_NUM (0x1000)
#define USBD_INTENSET_STARTED_Msk (0x1UL << USBD_INTENSET_STARTED_Pos)
#define NFCT_TASKS_ENABLERXDATA_TASKS_ENABLERXDATA_Trigger (1UL)
#define TWIM_INTENSET_LASTRX_Pos (23UL)
#define USBD_EPSTATUS_EPOUT8_DataDone (1UL)
#define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL << RADIO_RXADDRESSES_ADDR3_Pos)
#define RADIO_INTENCLR_CCASTOPPED_Msk (0x1UL << RADIO_INTENCLR_CCASTOPPED_Pos)
#define PPI_CHEN_CH26_Pos (26UL)
#define NFCT_EVENTS_FIELDDETECTED_EVENTS_FIELDDETECTED_Msk (0x1UL << NFCT_EVENTS_FIELDDETECTED_EVENTS_FIELDDETECTED_Pos)
#define CLOCK_TASKS_CAL_TASKS_CAL_Trigger (1UL)
#define COMP_SHORTS_CROSS_STOP_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR5_Pos (5UL)
#define TWIM_INTEN_ERROR_Enabled (1UL)
#define PPI_CHG2_CH12_Pos PPI_CHG_CH12_Pos
#define RTC_EVTENCLR_COMPARE2_Disabled (0UL)
#define GPIO_OUTSET_PIN5_High (1UL)
#define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Generated (1UL)
#define POWER_RAM_POWERCLR_S3RETENTION_Off (1UL)
#define MWU_INTEN_PREGION0WA_Disabled (0UL)
#define SAADC_SAMPLERATE_MODE_Task (0UL)
#define PWM_INTEN_SEQSTARTED1_Enabled (1UL)
#define RADIO_INTENSET_DEVMATCH_Set (1UL)
#define FLOAT_ABI_HARD 1
#define POWER_RAM_POWER_S14POWER_Pos (14UL)
#define SDK_COMMON_H__ 
#define CCM_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
#define NRF_LOG_FILTERS_ENABLED 0
#define GPIO_DIRCLR_PIN15_Clear (1UL)
#define SWI4_IRQHandler SWI4_EGU4_IRQHandler
#define QDEC_DBFEN_DBFEN_Disabled (0UL)
#define GPIOTE_TASKS_SET_TASKS_SET_Pos (0UL)
#define MACRO_REPEAT_(count,macro,...) CONCAT_2(MACRO_REPEAT_, count)(macro, __VA_ARGS__)
#define NRF_UICR ((NRF_UICR_Type*) NRF_UICR_BASE)
#define PPI_CHENSET_CH25_Pos (25UL)
#define UART_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << UART_TASKS_STARTTX_TASKS_STARTTX_Pos)
#define USBD_INTEN_ENDEPIN7_Pos (9UL)
#define USBD_ISOSPLIT_SPLIT_HalfIN (0x0080UL)
#define RADIO_INTENCLR_TXREADY_Clear (1UL)
#define GPIO_DIRCLR_PIN27_Pos (27UL)
#define UART_EVENTS_CTS_EVENTS_CTS_Generated (1UL)
#define NRF_AAR ((NRF_AAR_Type*) NRF_AAR_BASE)
#define CC_HOST_RGF_HOST_IOT_LCS_LCS_IS_VALID_Valid (1UL)
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )
#define NFCT_RXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_PARITY_Pos)
#define UART_INTENSET_TXDRDY_Set (1UL)
#define MWU_PREGION_SUBS_SR10_Include (1UL)
#define SAADC_ENABLE_ENABLE_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED2_Clear (1UL)
#define CLOCK_HFXODEBOUNCE_HFXODEBOUNCE_Pos (0UL)
#define MPU_RBAR_REGION_Pos 0U
#define CH10_EEP CH[10].EEP
#define QSPI_STATUS_READY_BUSY (0UL)
#define GPIO_LATCH_PIN16_Latched (1UL)
#define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Msk (0x1UL << PWM_TASKS_SEQSTART_TASKS_SEQSTART_Pos)
#define FPU_MVFR0_A_SIMD_registers_Pos 0U
#define CoreDebug_DEMCR_TRCENA_Pos 24U
#define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated (0UL)
#define RADIO_MHRMATCHCONF_MHRMATCHCONF_Msk (0xFFFFFFFFUL << RADIO_MHRMATCHCONF_MHRMATCHCONF_Pos)
#define RADIO_TASKS_TXEN_TASKS_TXEN_Pos (0UL)
#define TIMER_INTENCLR_COMPARE4_Disabled (0UL)
#define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Msk (0x1UL << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos)
#define AAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL << AAR_ADDRPTR_ADDRPTR_Pos)
#define PPI_CHEN_CH17_Disabled (0UL)
#define PDM_INTEN_END_Pos (2UL)
#define CCM_INTENSET_ENDKSGEN_Pos (0UL)
#define CLOCK_LFCLKSRC_SRC_Xtal (1UL)
#define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos)
#define USBD_TASKS_DPDMDRIVE_TASKS_DPDMDRIVE_Pos (0UL)
#define USBD_EPSTATUS_EPIN6_NoData (0UL)
#define I2S_CONFIG_RATIO_RATIO_192X (5UL)
#define NFCT_INTENSET_STARTED_Set (1UL)
#define CLOCK_HFXODEBOUNCE_HFXODEBOUNCE_Db256us (0x10UL)
#define MWU_INTEN_REGION2WA_Enabled (1UL)
#define GPIOTE_CONFIG_OUTINIT_Low (0UL)
#define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL)
#define USBD_EPDATASTATUS_EPIN6_Pos (6UL)
#define MWU_PREGION_SUBS_SR8_Msk (0x1UL << MWU_PREGION_SUBS_SR8_Pos)
#define COMP_EVENTS_UP_EVENTS_UP_Pos (0UL)
#define SAADC_INTENSET_DONE_Set (1UL)
#define COMP_CONFIG_DEBUG_COLOR 0
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )
#define POWER_RAM_POWERCLR_S9POWER_Off (1UL)
#define TIMER_MODE_MODE_Pos (0UL)
#define APP_TIMER_WITH_PROFILER 0
#define NFCT_SELRES_PROTOCOL_Msk (0x3UL << NFCT_SELRES_PROTOCOL_Pos)
#define AAR_INTENSET_END_Disabled (0UL)
#define GPIO_IN_PIN18_High (1UL)
#define PM_CENTRAL_ENABLED 0
#define RADIO_MODECNF0_DTX_B0 (1UL)
#define RADIO_MODECNF0_DTX_B1 (0UL)
#define PPI_CONFIG_LOG_ENABLED 1
#define NRFX_SPI_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define GPIO_OUTSET_PIN26_Low (0UL)
#define PPI_CHENCLR_CH15_Enabled (1UL)
#define NRFX_USBD_CONFIG_LOG_LEVEL 3
#define MWU_INTENSET_REGION0RA_Set (1UL)
#define UARTE_INTENSET_ERROR_Disabled (0UL)
#define SPIM_PSELDCX_CONNECT_Pos (31UL)
#define AAR_INTENCLR_RESOLVED_Clear (1UL)
#define MSB_32(a) (((a) & 0xFF000000) >> 24)
#define GPIO_OUTSET_PIN2_Pos (2UL)
#define POWER_INTENSET_POFWARN_Enabled (1UL)
#define USBD_EVENTS_ENDEPOUT_EVENTS_ENDEPOUT_Generated (1UL)
#define USBD_USBPULLUP_CONNECT_Msk (0x1UL << USBD_USBPULLUP_CONNECT_Pos)
#define GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos)
#define SCB_CFSR_BUSFAULTSR_Pos 8U
#define NFCT_INTENSET_RXERROR_Disabled (0UL)
#define CoreDebug_DEMCR_VC_MMERR_Pos 4U
#define GPIO_IN_PIN30_Low (0UL)
#define POWER_RAM_POWERCLR_S4POWER_Pos (4UL)
#define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated (0UL)
#define UART_INTENCLR_CTS_Pos (0UL)
#define MWU_NMIENSET_PREGION0RA_Disabled (0UL)
#define USBD_INTENSET_ENDEPIN6_Msk (0x1UL << USBD_INTENSET_ENDEPIN6_Pos)
#define TWIS_TXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << TWIS_TXD_MAXCNT_MAXCNT_Pos)
#define GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos)
#define QSPI_DPMDUR_EXIT_Pos (16UL)
#define SAADC_INTENSET_RESULTDONE_Set (1UL)
#define NRF_P1_BASE 0x50000300UL
#define SAADC_INTENSET_CH0LIMITH_Enabled (1UL)
#define FICR_NFC_TAGHEADER1_UD5_Pos (8UL)
#define RADIO_PACKETPTR_PACKETPTR_Pos (0UL)
#define GPIO_IN_PIN23_High (1UL)
#define NFCT_AUTOCOLRESCONFIG_MODE_Disabled (1UL)
#define TWIS_INTENCLR_STOPPED_Pos (1UL)
#define POWER_RESETREAS_RESETPIN_NotDetected (0UL)
#define MWU_REGIONENSET_PRGN1RA_Disabled (0UL)
#define FDS_MAX_USERS 4
#define TWI_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
#define EGU_INTENSET_TRIGGERED7_Disabled (0UL)
#define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Generated (1UL)
#define UARTE_PSEL_RTS_CONNECT_Msk (0x1UL << UARTE_PSEL_RTS_CONNECT_Pos)
#define MAX3421E_HOST_CONFIG_DEBUG_COLOR 0
#define PDM_INTEN_END_Disabled (0UL)
#define CLOCK_LFCLKSTAT_STATE_Pos (16UL)
#define GPIOTE_INTENSET_IN3_Set (1UL)
#define QDEC_INTENCLR_DBLRDY_Pos (3UL)
#define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Msk (0x1UL << EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Pos)
#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos)
#define PPI_CHG3_CH7_Included PPI_CHG_CH7_Included
#define QDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos)
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)
#define I2S_CONFIG_TXEN_TXEN_Enabled (1UL)
#define LPCOMP_REFSEL_REFSEL_Pos (0UL)
#define UARTE_INTEN_NCTS_Enabled (1UL)
#define PPI_CHG_CH5_Pos (5UL)
#define FPU_MVFR1_FtZ_mode_Msk (0xFUL )
#define NUM_IS_MORE_THAN_1_PROBE_1 ~, 0
#define GPIOTE_INTENCLR_IN6_Pos (6UL)
#define PDM_MODE_EDGE_Msk (0x1UL << PDM_MODE_EDGE_Pos)
#define __CM4_REV 0x0001U
#define PDM_PSEL_DIN_PORT_Msk (0x1UL << PDM_PSEL_DIN_PORT_Pos)
#define DWT_FUNCTION_DATAVSIZE_Pos 10U
#define DWT_EXCCNT_EXCCNT_Pos 0U
#define SWI3_IRQn SWI3_EGU3_IRQn
#define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL)
#define USBD_EPSTATUS_EPIN7_Msk (0x1UL << USBD_EPSTATUS_EPIN7_Pos)
#define MWU_NMIENSET_REGION2WA_Msk (0x1UL << MWU_NMIENSET_REGION2WA_Pos)
#define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL)
#define UART_INTENSET_RXTO_Enabled (1UL)
#define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL << CLOCK_HFCLKSTAT_SRC_Pos)
#define TWI_INTENCLR_TXDSENT_Msk (0x1UL << TWI_INTENCLR_TXDSENT_Pos)
#define LPCOMP_EVENTS_UP_EVENTS_UP_Pos (0UL)
#define I2S_CONFIG_MCKEN_MCKEN_DISABLE I2S_CONFIG_MCKEN_MCKEN_Disabled
#define POWER_RAM_POWER_S11RETENTION_Pos (27UL)
#define MWU_PREGION_SUBS_SR18_Include (1UL)
#define FICR_TEMP_B1_B_Msk (0x3FFFUL << FICR_TEMP_B1_B_Pos)
#define PPI_CHG2_CH0_Included PPI_CHG_CH0_Included
#define TWIS_PSEL_SDA_PORT_Pos (5UL)
#define I2S_ENABLE_ENABLE_Disabled (0UL)
#define ITM_IWR_ATVALIDM_Pos 0U
#define MWU_NMIENCLR_REGION2WA_Clear (1UL)
#define GPIO_DIR_PIN2_Output (1UL)
#define GPIO_LATCH_PIN3_NotLatched (0UL)
#define SPIM_PSEL_MISO_PORT_Msk (0x1UL << SPIM_PSEL_MISO_PORT_Pos)
#define NRF_MEMOBJ_ENABLED 1
#define EGU_INTENSET_TRIGGERED0_Pos (0UL)
#define PPI_CHG_CH1_Excluded (0UL)
#define MWU_PERREGION_SUBSTATWA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR0_Pos)
#define USBD_EVENTS_USBRESET_EVENTS_USBRESET_NotGenerated (0UL)
#define USBD_INTENSET_EP0SETUP_Pos (23UL)
#define AAR_INTENSET_RESOLVED_Enabled (1UL)
#define GPIO_DIRSET_PIN17_Output (1UL)
#define FPU_BASE (SCS_BASE + 0x0F30UL)
#define USBD_ISOIN_AMOUNT_AMOUNT_Pos (0UL)
#define ACL_ACL_PERM_READ_Msk (0x1UL << ACL_ACL_PERM_READ_Pos)
#define MWU_NMIENSET_REGION3RA_Msk (0x1UL << MWU_NMIENSET_REGION3RA_Pos)
#define EGU_INTENSET_TRIGGERED13_Set (1UL)
#define I2S_CONFIG_MODE_MODE_SLAVE I2S_CONFIG_MODE_MODE_Slave
#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK (0UL)
#define GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos)
#define WDT_CRV_CRV_Pos (0UL)
#define SPIS_STATUS_OVERREAD_Clear (1UL)
#define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL)
#define RADIO_PCNF0_CRCINC_Pos (26UL)
#define PPI_CHG_CH29_Included (1UL)
#define SCB_AIRCR_SYSRESETREQ_Pos 2U
#define POWER_RAM_POWERSET_S3RETENTION_On (1UL)
#define POWER_INTENCLR_USBREMOVED_Clear (1UL)
#define SAADC_INTENCLR_CH3LIMITH_Clear (1UL)
#define USBD_INTENCLR_ENDEPIN2_Disabled (0UL)
#define USBD_INTEN_ENDEPIN6_Disabled (0UL)
#define DEFAULT_HX_MIN INT32_MIN
#define NFCT_INTENSET_COLLISION_Set (1UL)
#define RNG_CONFIG_DERCEN_Disabled (0UL)
#define SWI1_IRQHandler SWI1_EGU1_IRQHandler
#define SAADC_INTENCLR_DONE_Disabled (0UL)
#define PPI_CHENSET_CH24_Enabled (1UL)
#define USBD_INTENCLR_EPDATA_Enabled (1UL)
#define MWU_REGIONENSET_RGN1WA_Msk (0x1UL << MWU_REGIONENSET_RGN1WA_Pos)
#define NFCT_EVENTS_RXERROR_EVENTS_RXERROR_Msk (0x1UL << NFCT_EVENTS_RXERROR_EVENTS_RXERROR_Pos)
#define MWU_INTENCLR_REGION2WA_Msk (0x1UL << MWU_INTENCLR_REGION2WA_Pos)
#define UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL)
#define RADIO_SHORTS_TXREADY_START_Pos (18UL)
#define POWER_RAM_POWER_S5POWER_Off (0UL)
#define PDM_PDMCLKCTRL_FREQ_1333K (0x0A800000UL)
#define NRF_SDH_BLE_INFO_COLOR 0
#define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Generated (1UL)
#define POWER_RESETREAS_OFF_Pos (16UL)
#define CLOCK_INTENCLR_CTSTOPPED_Msk (0x1UL << CLOCK_INTENCLR_CTSTOPPED_Pos)
#define GPIO_DIR_PIN31_Pos (31UL)
#define GPIO_DIR_PIN11_Output (1UL)
#define GPIO_DIRCLR_PIN19_Clear (1UL)
#define GPIO_OUTSET_PIN24_Set (1UL)
#define UARTE_INTENCLR_NCTS_Pos (1UL)
#define SAADC_INTEN_CH2LIMITL_Pos (11UL)
#define USBD_INTENSET_ENDEPOUT0_Enabled (1UL)
#define QSPI_CINSTRCONF_WIPWAIT_Disable (0UL)
#define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL)
#define MWU_REGIONEN_RGN1RA_Pos (3UL)
#define VBITS_16(v) ((((v) & (0x00ffU << 8)) != 0) ? VBITS_8 ((v) >> 8) + 8 : VBITS_8 (v))
#define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Generated (1UL)
#define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Msk (0x1UL << RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Pos)
#define GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos)
#define POWER_RAM_POWER_S0POWER_Pos (0UL)
#define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL)
#define PDM_PDMCLKCTRL_FREQ_Pos (0UL)
#define NFCT_INTENCLR_FIELDLOST_Msk (0x1UL << NFCT_INTENCLR_FIELDLOST_Pos)
#define AAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
#define NFCT_EVENTS_RXFRAMESTART_EVENTS_RXFRAMESTART_Pos (0UL)
#define AAR_EVENTS_END_EVENTS_END_Msk (0x1UL << AAR_EVENTS_END_EVENTS_END_Pos)
#define EGU_INTEN_TRIGGERED6_Pos (6UL)
#define NRF_SDH_CLOCK_LF_SRC 1
#define EGU_INTENCLR_TRIGGERED8_Pos (8UL)
#define NRFX_USBD_CONFIG_LOG_ENABLED 0
#define MWU_NMIENCLR_REGION3RA_Disabled (0UL)
#define PPI_CHENSET_CH1_Pos (1UL)
#define I2S_CONFIG_RATIO_RATIO_32X (0UL)
#define TWI_CONFIG_LOG_ENABLED 0
#define UARTE_INTENSET_NCTS_Enabled (1UL)
#define NRF_LOG_BACKEND_UART_TX_PIN 6
#define USBD_EVENTS_EPDATA_EVENTS_EPDATA_Msk (0x1UL << USBD_EVENTS_EPDATA_EVENTS_EPDATA_Pos)
#define NRFX_SPI_CONFIG_LOG_LEVEL 3
#define POWER_RAM_POWERSET_S9RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S9RETENTION_Pos)
#define GPIO_DIRSET_PIN10_Output (1UL)
#define MWU_NMIEN_PREGION0WA_Pos (24UL)
#define COMP_REFSEL_REFSEL_ARef (5UL)
#define QSPI_CONFIG_READOC 0
#define GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos)
#define RADIO_DACNF_ENA7_Msk (0x1UL << RADIO_DACNF_ENA7_Pos)
#define MWU_REGIONENCLR_RGN0WA_Msk (0x1UL << MWU_REGIONENCLR_RGN0WA_Pos)
#define FICR_NFC_TAGHEADER3_UD13_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD13_Pos)
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)
#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S 3
#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)
#define USBD_INTENSET_ENDEPIN0_Set (1UL)
#define PWM_INTEN_STOPPED_Pos (1UL)
#define SPIS_EVENTS_END_EVENTS_END_Generated (1UL)
#define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL << CCM_SHORTS_ENDKSGEN_CRYPT_Pos)
#define LPCOMP_SHORTS_READY_STOP_Pos (1UL)
#define FICR_DEVICEADDR_DEVICEADDR_Pos (0UL)
#define PPI_CH_EEP_EEP_Pos (0UL)
#define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos (0UL)
#define USBD_INTENSET_SOF_Enabled (1UL)
#define USBD_TASKS_EP0STALL_TASKS_EP0STALL_Trigger (1UL)
#define SAADC_INTENCLR_CH7LIMITH_Disabled (0UL)
#define WDT_INTENCLR_TIMEOUT_Clear (1UL)
#define NFCT_INTEN_SELECTED_Enabled (1UL)
#define PWM_INTENCLR_SEQEND0_Enabled (1UL)
#define GPIO_OUTSET_PIN26_High (1UL)
#define VBITS_32(v) ((((v) & (0xffffU << 16)) != 0) ? VBITS_16((v) >> 16) + 16 : VBITS_16(v))
#define NRF_WDT ((NRF_WDT_Type*) NRF_WDT_BASE)
#define NFCT_INTENSET_RXFRAMESTART_Pos (5UL)
#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_ENABLED 0
#define RADIO_PCNF1_ENDIAN_Msk (0x1UL << RADIO_PCNF1_ENDIAN_Pos)
#define EGU_INTENSET_TRIGGERED2_Msk (0x1UL << EGU_INTENSET_TRIGGERED2_Pos)
#define CLOCK_INTENSET_CTTO_Pos (4UL)
#define MWU_NMIEN_PREGION1RA_Pos (27UL)
#define GPIO_DIRSET_PIN7_Set (1UL)
#define USBD_INTENCLR_ENDEPIN7_Enabled (1UL)
#define PPI_CHG2_CH9_Excluded PPI_CHG_CH9_Excluded
#define GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos)
#define MWU_REGIONENCLR_RGN1RA_Msk (0x1UL << MWU_REGIONENCLR_RGN1RA_Pos)
#define SPIS_SEMSTAT_SEMSTAT_SPIS (2UL)
#define PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos)
#define CLOCK_EVENTS_DONE_EVENTS_DONE_Msk (0x1UL << CLOCK_EVENTS_DONE_EVENTS_DONE_Pos)
#define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Msk (0x1UL << POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Pos)
#define LPCOMP_INTENCLR_CROSS_Msk (0x1UL << LPCOMP_INTENCLR_CROSS_Pos)
#define PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos)
#define COMP_SHORTS_UP_STOP_Msk (0x1UL << COMP_SHORTS_UP_STOP_Pos)
#define NFCT_EVENTS_TXFRAMESTART_EVENTS_TXFRAMESTART_Generated (1UL)
#define SPI_ENABLE_ENABLE_Pos (0UL)
#define UART_PSEL_RXD_PORT_Pos (5UL)
#define SAADC_INTENSET_CH4LIMITH_Pos (14UL)
#define TWI_INTENCLR_SUSPENDED_Disabled (0UL)
#define POWER_RAM_POWERSET_S13RETENTION_On (1UL)
#define QDEC_PSEL_B_CONNECT_Msk (0x1UL << QDEC_PSEL_B_CONNECT_Pos)
#define TWI_INTENCLR_TXDSENT_Disabled (0UL)
#define RNG_TASKS_START_TASKS_START_Msk (0x1UL << RNG_TASKS_START_TASKS_START_Pos)
#define SAADC_INTEN_CH3LIMITH_Pos (12UL)
#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL)
#define PPI_CHENCLR_CH15_Pos (15UL)
#define MWU_INTENSET_REGION3WA_Disabled (0UL)
#define QSPI_ENABLE_ENABLE_Disabled (0UL)
#define GPIO_OUTSET_PIN31_High (1UL)
#define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
#define SPIS_INTENCLR_END_Disabled (0UL)
#define TPI_FIFO1_ITM0_Pos 0U
#define LPCOMP_EVENTS_DOWN_EVENTS_DOWN_Msk (0x1UL << LPCOMP_EVENTS_DOWN_EVENTS_DOWN_Pos)
#define PPI_CHG1_CH4_Excluded PPI_CHG_CH4_Excluded
#define COMP_INTENSET_DOWN_Enabled (1UL)
#define USBD_EPOUTEN_OUT4_Disable (0UL)
#define UART_INTENCLR_NCTS_Msk (0x1UL << UART_INTENCLR_NCTS_Pos)
#define QSPI_ENABLE_ENABLE_Pos (0UL)
#define INT_FAST16_MAX INT32_MAX
#define TWI_ERRORSRC_ANACK_NotPresent (0UL)
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)
#define PPI_CHG0_CH11_Excluded PPI_CHG_CH11_Excluded
#define USBD_INTEN_ENDEPOUT0_Pos (12UL)
#define MWU_NMIENSET_REGION1RA_Disabled (0UL)
#define PPI_CHENSET_CH10_Set (1UL)
#define GPIO_OUTCLR_PIN16_High (1UL)
#define SysTick_CTRL_ENABLE_Msk (1UL )
#define PPI_CHG2_CH7_Included PPI_CHG_CH7_Included
#define RADIO_PCNF0_S0LEN_Msk (0x1UL << RADIO_PCNF0_S0LEN_Pos)
#define SPIS_PSEL_MISO_CONNECT_Pos (31UL)
#define SAADC_INTEN_STOPPED_Enabled (1UL)
#define NRF_ERROR_RESOURCES (NRF_ERROR_BASE_NUM + 19)
#define MWU_PERREGION_SUBSTATWA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR26_Pos)
#define TIMER_INTENSET_COMPARE3_Msk (0x1UL << TIMER_INTENSET_COMPARE3_Pos)
#define FPU_MVFR0_Single_precision_Pos 4U
#define QSPI_CONFIG_SCK_DELAY 1
#define NFCT_INTENSET_STARTED_Enabled (1UL)
#define UARTE_INTENCLR_TXSTOPPED_Enabled (1UL)
#define MWU_REGIONEN_RGN3RA_Enable (1UL)
#define DWT_FOLDCNT_FOLDCNT_Pos 0U
#define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Msk (0x1UL << EGU_TASKS_TRIGGER_TASKS_TRIGGER_Pos)
#define CCM_MODE_DATARATE_2Mbit (1UL)
#define GPIOTE_INTENCLR_IN4_Disabled (0UL)
#define I2S_CONFIG_FORMAT_FORMAT_I2S (0UL)
#define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL << RADIO_INTENCLR_PAYLOAD_Pos)
#define PPI_CHG_CH8_Excluded (0UL)
#define UARTE_INTENSET_ENDRX_Msk (0x1UL << UARTE_INTENSET_ENDRX_Pos)
#define NRF_BLE_QWR_ENABLED 1
#define TIMER_INTENSET_COMPARE2_Enabled (1UL)
#define POWER_RAM_POWER_S15POWER_Msk (0x1UL << POWER_RAM_POWER_S15POWER_Pos)
#define RTC_INTENCLR_COMPARE3_Disabled (0UL)
#define MWU_REGIONEN_RGN1WA_Msk (0x1UL << MWU_REGIONEN_RGN1WA_Pos)
#define PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL << PWM_SEQ_ENDDELAY_CNT_Pos)
#define GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos)
#define GPIO_OUT_PIN29_High (1UL)
#define MWU_PREGION_SUBS_SR29_Pos (29UL)
#define MWU_PERREGION_SUBSTATRA_SR0_Pos (0UL)
#define POWER_INTENSET_SLEEPEXIT_Disabled (0UL)
#define NUM_VA_ARGS_IMPL(_0,_1,_2,_3,_4,_5,_6,_7,_8,_9,_10,_11,_12,_13,_14,_15,_16,_17,_18,_19,_20,_21,_22,_23,_24,_25,_26,_27,_28,_29,_30,_31,_32,_33,_34,_35,_36,_37,_38,_39,_40,_41,_42,_43,_44,_45,_46,_47,_48,_49,_50,_51,_52,_53,_54,_55,_56,_57,_58,_59,_60,_61,_62,N,...) N
#define POWER_RAM_POWERSET_S1POWER_Msk (0x1UL << POWER_RAM_POWERSET_S1POWER_Pos)
#define NFCT_INTENSET_TXFRAMEEND_Enabled (1UL)
#define TWIS_INTEN_RXSTARTED_Msk (0x1UL << TWIS_INTEN_RXSTARTED_Pos)
#define GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos)
#define GPIO_OUT_PIN5_High (1UL)
#define GPIO_OUTCLR_PIN21_High (1UL)
#define PPI_CHG0_CH11_Msk PPI_CHG_CH11_Msk
#define UART_SHORTS_CTS_STARTRX_Msk (0x1UL << UART_SHORTS_CTS_STARTRX_Pos)
#define TWIM_SHORTS_LASTTX_STOP_Enabled (1UL)
#define USBD_INTENSET_EPDATA_Msk (0x1UL << USBD_INTENSET_EPDATA_Pos)
#define POWER_INTENCLR_POFWARN_Enabled (1UL)
#define TPI_FFCR_EnFCont_Pos 1U
#define NRF_ERROR_MUTEX_INIT_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0001)
#define GPIO_OUTCLR_PIN2_Low (0UL)
#define MWU_INTEN_PREGION0RA_Msk (0x1UL << MWU_INTEN_PREGION0RA_Pos)
#define ITM_IRR_ATREADYM_Pos 0U
#define RADIO_PCNF1_STATLEN_Pos (8UL)
#define BLE_GLS_BLE_OBSERVER_PRIO 2
#define USBD_INTENCLR_EPDATA_Clear (1UL)
#define FDS_VIRTUAL_PAGE_SIZE 1024
#define PPI_CONFIG_LOG_LEVEL 3
#define NFCT_INTENCLR_ERROR_Pos (7UL)
#define RADIO_PREFIX1_AP5_Msk (0xFFUL << RADIO_PREFIX1_AP5_Pos)
#define MWU_REGIONEN_RGN2RA_Msk (0x1UL << MWU_REGIONEN_RGN2RA_Pos)
#define PDM_PSEL_DIN_CONNECT_Msk (0x1UL << PDM_PSEL_DIN_CONNECT_Pos)
#define RNG_VALUE_VALUE_Pos (0UL)
#define MWU_INTENCLR_REGION2WA_Disabled (0UL)
#define RADIO_INTENSET_CCAIDLE_Pos (17UL)
#define GPIO_OUTCLR_PIN21_Pos (21UL)
#define USBD_TASKS_STARTISOIN_TASKS_STARTISOIN_Trigger (1UL)
#define POWER_EVENTS_USBPWRRDY_EVENTS_USBPWRRDY_NotGenerated (0UL)
#define SPI_PSEL_MISO_CONNECT_Pos (31UL)
#define SAADC_INTENCLR_END_Clear (1UL)
#define NRF_ERROR_PERIPH_DRIVERS_ERR_BASE (0x8200)
#define UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL)
#define PWM_INTENSET_STOPPED_Enabled (1UL)
#define GPIO_OUTCLR_PIN31_Low (0UL)
#define RADIO_INTENCLR_END_Enabled (1UL)
#define MWU_PREGION_SUBS_SR24_Msk (0x1UL << MWU_PREGION_SUBS_SR24_Pos)
#define LPCOMP_CONFIG_INFO_COLOR 0
#define TWIS_INTENCLR_TXSTARTED_Enabled (1UL)
#define GPIO_OUT_PIN20_Pos (20UL)
#define FICR_TEMP_A3_A_Pos (0UL)
#define LPCOMP_SHORTS_UP_STOP_Enabled (1UL)
#define CLOCK_INTENSET_CTSTARTED_Msk (0x1UL << CLOCK_INTENSET_CTSTARTED_Pos)
#define TWIM_INTENCLR_RXSTARTED_Clear (1UL)
#define GPIO_OUT_PIN30_Low (0UL)
#define FPU_FPDSCR_DN_Pos 25U
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U
#define MWU_NMIENCLR_REGION0RA_Disabled (0UL)
#define SAADC_RESOLUTION_VAL_12bit (2UL)
#define USBD_EPOUTEN_OUT5_Pos (5UL)
#define POWER_RAM_POWERCLR_S14RETENTION_Pos (30UL)
#define POWER_RAM_POWER_S2RETENTION_Off (0UL)
#define TWIM_RXD_LIST_LIST_Pos (0UL)
#define POWER_RAM_POWER_S7POWER_Pos (7UL)
#define POWER_CONFIG_STATE_OBSERVER_PRIO 0
#define MWU_PERREGION_SUBSTATWA_SR1_Access (1UL)
#define MWU_PERREGION_SUBSTATWA_SR0_NoAccess (0UL)
#define MWU_NMIENCLR_REGION0WA_Msk (0x1UL << MWU_NMIENCLR_REGION0WA_Pos)
#define TWI_ENABLE_ENABLE_Enabled (5UL)
#define RNG_CONFIG_INFO_COLOR 0
#define TWI_SHORTS_BB_STOP_Enabled (1UL)
#define NRFX_TIMER4_ENABLED 0
#define QSPI_IFCONFIG0_WRITEOC_Msk (0x7UL << QSPI_IFCONFIG0_WRITEOC_Pos)
#define MWU_PERREGION_SUBSTATWA_SR4_Access (1UL)
#define EGU_INTENCLR_TRIGGERED14_Clear (1UL)
#define CLOCK_EVENTS_CTTO_EVENTS_CTTO_NotGenerated (0UL)
#define PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos)
#define TPI_FFSR_FtNonStop_Pos 3U
#define CH1_EEP CH[1].EEP
#define POWER_RAM_POWERCLR_S5POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S5POWER_Pos)
#define NRF_LOG_MODULE_ID 0
#define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Pos (0UL)
#define PDM_PSEL_CLK_PIN_Msk (0x1FUL << PDM_PSEL_CLK_PIN_Pos)
#define CCM_INTENCLR_ENDCRYPT_Pos (1UL)
#define PPI_CHG0_CH10_Included PPI_CHG_CH10_Included
#define RTC_EVTENSET_COMPARE2_Set (1UL)
#define RADIO_TASKS_START_TASKS_START_Trigger (1UL)
#define PPI_CHENSET_CH30_Disabled (0UL)
#define __CTYPE_UPPER 0x01
#define PPI_CHG2_CH13_Excluded PPI_CHG_CH13_Excluded
#define MWU_REGIONENCLR_RGN2WA_Disabled (0UL)
#define POWER_RAM_POWER_S4RETENTION_Pos (20UL)
#define QDEC_INTENSET_REPORTRDY_Set (1UL)
#define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL << RADIO_RXADDRESSES_ADDR2_Pos)
#define UART_EVENTS_CTS_EVENTS_CTS_NotGenerated (0UL)
#define PPI_CHEN_CH25_Pos (25UL)
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)
#define SPIM_STALLSTAT_RX_Pos (1UL)
#define MWU_PERREGION_SUBSTATWA_SR4_Pos (4UL)
#define SPIS_TASKS_RELEASE_TASKS_RELEASE_Pos (0UL)
#define PPI_CHENSET_CH22_Disabled (0UL)
#define QSPI_STATUS_DPM_Enabled (1UL)
#define GPIO_DIRSET_PIN9_Input (0UL)
#define COMP_CONFIG_MAIN_MODE 0
#define GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos)
#define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_NotGenerated (0UL)
#define DWT_LSUCNT_LSUCNT_Pos 0U
#define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Pos (0UL)
#define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos)
#define EGU_INTENCLR_TRIGGERED3_Disabled (0UL)
#define TWIM_INTEN_RXSTARTED_Disabled (0UL)
#define NO_VTOR_CONFIG 1
#define USBD_ENABLE_ENABLE_Enabled (1UL)
#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)
#define PPI_CHENSET_CH14_Disabled (0UL)
#define AAR_EVENTS_END_EVENTS_END_Generated (1UL)
#define UINT_LEAST8_MAX UINT8_MAX
#define POWER_RAM_POWERSET_S2POWER_Pos (2UL)
#define WDT_RREN_RR2_Disabled (0UL)
#define NRFX_PWM_DEFAULT_CONFIG_STEP_MODE 0
#define RADIO_PCNF0_PLEN_16bit (1UL)
#define PPI_CHENCLR_CH31_Disabled (0UL)
#define CCM_ENABLE_ENABLE_Disabled (0UL)
#define PPI_CHEN_CH28_Pos (28UL)
#define TIMER_SHORTS_COMPARE4_STOP_Pos (12UL)
#define PPI_CHENSET_CH24_Pos (24UL)
#define GPIO_DIRCLR_PIN26_Output (1UL)
#define MWU_INTENSET_PREGION1WA_Msk (0x1UL << MWU_INTENSET_PREGION1WA_Pos)
#define SPIS_SHORTS_END_ACQUIRE_Pos (2UL)
#define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Pos (0UL)
#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)
#define NRF_MPU_LIB_CONFIG_INFO_COLOR 0
#define NFCT_TASKS_ENABLERXDATA_TASKS_ENABLERXDATA_Msk (0x1UL << NFCT_TASKS_ENABLERXDATA_TASKS_ENABLERXDATA_Pos)
#define USBD_INTEN_EP0SETUP_Msk (0x1UL << USBD_INTEN_EP0SETUP_Pos)
#define GPIO_DIRCLR_PIN26_Pos (26UL)
#define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Trigger (1UL)
#define USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Disabled (0UL)
#define QSPI_INTENCLR_READY_Disabled (0UL)
#define PPI_CHENCLR_CH23_Disabled (0UL)
#define TWIM_ENABLE_ENABLE_Disabled (0UL)
#define MWU_INTENSET_REGION0WA_Disabled (0UL)
#define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL)
#define USBD_EPSTATUS_EPOUT6_Pos (22UL)
#define RADIO_INTENSET_CCABUSY_Msk (0x1UL << RADIO_INTENSET_CCABUSY_Pos)
#define TWIS_CONFIG_INFO_COLOR 0
#define QSPI_PSEL_SCK_CONNECT_Connected (0UL)
#define USBD_EPDATASTATUS_EPOUT6_Started (1UL)
#define RNG_CONFIG_ERROR_CORRECTION 1
#define RADIO_RXMATCH_RXMATCH_Msk (0x7UL << RADIO_RXMATCH_RXMATCH_Pos)
#define NFCT_EVENTS_COLLISION_EVENTS_COLLISION_Pos (0UL)
#define SAADC_INTEN_CH0LIMITH_Msk (0x1UL << SAADC_INTEN_CH0LIMITH_Pos)
#define PDM_INTENSET_STARTED_Msk (0x1UL << PDM_INTENSET_STARTED_Pos)
#define SAADC_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL)
#define USBD_EPINEN_IN1_Enable (1UL)
#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)
#define USBD_HALTED_EPIN_GETSTATUS_Msk (0xFFFFUL << USBD_HALTED_EPIN_GETSTATUS_Pos)
#define GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos)
#define GPIOTE_INTENSET_IN1_Disabled (0UL)
#define GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos)
#define NRF_CC_HOST_RGF_BASE 0x5002A000UL
#define SAADC_INTENCLR_END_Pos (1UL)
#define NRF_CRYPTO_BACKEND_CC310_BL_HASH_SHA256_ENABLED 1
#define LPCOMP_REFSEL_REFSEL_Ref15_16Vdd (15UL)
#define PDM_PSEL_CLK_PORT_Pos (5UL)
#define GPIO_DIRCLR_PIN8_Input (0UL)
#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos)
#define MWU_PREGION_SUBS_SR7_Msk (0x1UL << MWU_PREGION_SUBS_SR7_Pos)
#define PWM_INTENSET_STOPPED_Msk (0x1UL << PWM_INTENSET_STOPPED_Pos)
#define UARTE_INTENSET_TXDRDY_Msk (0x1UL << UARTE_INTENSET_TXDRDY_Pos)
#define POWER_RAM_POWERSET_S14POWER_On (1UL)
#define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Msk (0x1UL << CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Pos)
#define SAADC_CH_LIMIT_LOW_Pos (0UL)
#define SAADC_INTENSET_CH2LIMITH_Pos (10UL)
#define RTC_TASKS_START_TASKS_START_Pos (0UL)
#define GPIO_OUTSET_PIN15_Pos (15UL)
#define NFCT_INTENCLR_ENDRX_Enabled (1UL)
#define MWU_INTENSET_PREGION1WA_Pos (26UL)
#define UICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL << UICR_NRFFW_NRFFW_Pos)
#define SAADC_INTEN_CH5LIMITL_Enabled (1UL)
#define USBD_INTEN_USBEVENT_Msk (0x1UL << USBD_INTEN_USBEVENT_Pos)
#define INT_FAST16_MIN INT32_MIN
#define GPIO_OUTSET_PIN25_Low (0UL)
#define MWU_PREGION_SUBS_SR27_Exclude (0UL)
#define AAR_INTENSET_END_Msk (0x1UL << AAR_INTENSET_END_Pos)
#define RADIO_INTENCLR_DISABLED_Disabled (0UL)
#define PPI_CHG3_CH8_Msk PPI_CHG_CH8_Msk
#define SPIS_PSEL_CSN_PORT_Msk (0x1UL << SPIS_PSEL_CSN_PORT_Pos)
#define UARTE_INTENSET_NCTS_Msk (0x1UL << UARTE_INTENSET_NCTS_Pos)
#define UART_PSEL_RTS_PORT_Pos (5UL)
#define GPIO_OUTSET_PIN1_Pos (1UL)
#define GPIO_DIR_PIN29_Input (0UL)
#define NRF_CLOCK ((NRF_CLOCK_Type*) NRF_CLOCK_BASE)
#define POWER_RAM_POWERCLR_S9RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S9RETENTION_Pos)
#define GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos)
#define NRF_BLOCK_DEV_EMPTY_ENABLED 1
#define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Pos (0UL)
#define RADIO_INTENCLR_RXREADY_Pos (22UL)
#define NRF_LOG_MODULE_NAME Error
#define NFCT_INTENSET_RXERROR_Msk (0x1UL << NFCT_INTENSET_RXERROR_Pos)
#define SCS_BASE (0xE000E000UL)
#define TEMP_B1_B1_Pos (0UL)
#define PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos)
#define NFCT_TXD_FRAMECONFIG_PARITY_Pos (0UL)
#define GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos)
#define __RAL_SIZE_MAX 4294967295UL
#define UICR_DEBUGCTRL_CPUFPBEN_Enabled (0xFFUL)
#define GPIOTE_INTENSET_IN0_Enabled (1UL)
#define MWU_PREGION_SUBS_SR3_Exclude (0UL)
#define FICR_NFC_TAGHEADER1_UD4_Pos (0UL)
#define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Generated (1UL)
#define MWU_REGIONEN_PRGN1WA_Enable (1UL)
#define NFCT_TASKS_GOIDLE_TASKS_GOIDLE_Msk (0x1UL << NFCT_TASKS_GOIDLE_TASKS_GOIDLE_Pos)
#define MWU_REGIONENSET_PRGN0WA_Pos (24UL)
#define SAADC_INTEN_CH6LIMITH_Disabled (0UL)
#define QSPI_PSEL_IO3_CONNECT_Pos (31UL)
#define RTC_INTENCLR_COMPARE1_Pos (17UL)
#define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos (0UL)
#define TWI_EVENTS_RXDREADY_EVENTS_RXDREADY_Pos (0UL)
#define PPI_CHG3_CH13_Included PPI_CHG_CH13_Included
#define NRF_PWM0 ((NRF_PWM_Type*) NRF_PWM0_BASE)
#define NRF_PWM1 ((NRF_PWM_Type*) NRF_PWM1_BASE)
#define NRF_PWM2 ((NRF_PWM_Type*) NRF_PWM2_BASE)
#define NRF_PWM3 ((NRF_PWM_Type*) NRF_PWM3_BASE)
#define TWIS_ERRORSRC_OVERREAD_Msk (0x1UL << TWIS_ERRORSRC_OVERREAD_Pos)
#define GPIOTE_INTENSET_IN2_Set (1UL)
#define PWM_CONFIG_DEBUG_COLOR 0
#define MWU_PERREGION_SUBSTATRA_SR20_NoAccess (0UL)
#define MWU_PERREGION_SUBSTATRA_SR24_Access (1UL)
#define NRF_SECTION_H__ 
#define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_NotGenerated (0UL)
#define MWU_NMIENSET_PREGION0WA_Set (1UL)
#define GPIO_DIRSET_PIN6_Output (1UL)
#define QDEC_INTENSET_REPORTRDY_Enabled (1UL)
#define QSPI_IFCONFIG0_DPMENABLE_Msk (0x1UL << QSPI_IFCONFIG0_DPMENABLE_Pos)
#define PPI_CHG_CH4_Pos (4UL)
#define PPI_CHENCLR_CH29_Pos (29UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL)
#define GPIOTE_INTENCLR_IN5_Pos (5UL)
#define MWU_REGION_START_START_Msk (0xFFFFFFFFUL << MWU_REGION_START_START_Pos)
#define NFCT_INTENCLR_TXFRAMEEND_Pos (4UL)
#define NRF_SDH_BLE_ENABLED 1
#define RTC_CONFIG_INFO_COLOR 0
#define USBD_WVALUEL_WVALUEL_Msk (0xFFUL << USBD_WVALUEL_WVALUEL_Pos)
#define COMP_INTEN_UP_Msk (0x1UL << COMP_INTEN_UP_Pos)
#define QSPI_CINSTRDAT1_BYTE7_Msk (0xFFUL << QSPI_CINSTRDAT1_BYTE7_Pos)
#define SAADC_INTENCLR_CH6LIMITL_Clear (1UL)
#define USBD_EPSTATUS_EPOUT5_Msk (0x1UL << USBD_EPSTATUS_EPOUT5_Pos)
#define PWM_INTENSET_SEQEND0_Pos (4UL)
#define NRF_LOG_DEFAULT_LEVEL 3
#define MWU_REGIONENSET_PRGN1RA_Pos (27UL)
#define PPI_CHEN_CH16_Msk (0x1UL << PPI_CHEN_CH16_Pos)
#define SPI0_TWI0_IRQHandler SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQHandler
#define NRFX_TWI0_ENABLED 0
#define NFCT_SENSRES_RFU5_Pos (5UL)
#define UARTE_INTENCLR_RXTO_Msk (0x1UL << UARTE_INTENCLR_RXTO_Pos)
#define MWU_PREGION_SUBS_SR14_Msk (0x1UL << MWU_PREGION_SUBS_SR14_Pos)
#define UARTE_TASKS_STOPRX_TASKS_STOPRX_Pos (0UL)
#define QDEC_INTENCLR_STOPPED_Clear (1UL)
#define NRFX_UART_ENABLED 1
#define TWI_SHORTS_BB_STOP_Disabled (0UL)
#define NRF_SDH_ANT_LOG_LEVEL 3
#define MWU_NMIENSET_PREGION1RA_Set (1UL)
#define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL)
#define __CTYPE_SPACE 0x08
#define MWU_PREGION_SUBS_SR23_Include (1UL)
#define QSPI_IFCONFIG0_READOC_READ4IO (4UL)
#define NFCT_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << NFCT_EVENTS_STARTED_EVENTS_STARTED_Pos)
#define __RAL_SIZE_T_DEFINED 
#define PDM_TASKS_STOP_TASKS_STOP_Msk (0x1UL << PDM_TASKS_STOP_TASKS_STOP_Pos)
#define QDEC_INTENSET_STOPPED_Msk (0x1UL << QDEC_INTENSET_STOPPED_Pos)
#define GPIO_LATCH_PIN29_Latched (1UL)
#define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_LFCLKSTARTED_Pos)
#define GPIO_LATCH_PIN19_Pos (19UL)
#define EGU_INTENSET_TRIGGERED11_Enabled (1UL)
#define POWER_DCDCEN_DCDCEN_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED12_Set (1UL)
#define SCB_CPUID_REVISION_Pos 0U
#define NFCT_INTEN_ERROR_Pos (7UL)
#define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL)
#define GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos)
#define NRF_CRYPTO_BACKEND_CC310_BL_HASH_AUTOMATIC_RAM_BUFFER_SIZE 4096
#define BEEP_MIN_LENGHT 1
#define PDM_TASKS_START_TASKS_START_Trigger (1UL)
#define CLOCK_EVENTS_DONE_EVENTS_DONE_Pos (0UL)
#define GPIO_OUTCLR_PIN6_Low (0UL)
#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)
#define APP_TIMER_SAFE_WINDOW_MS 300000
#define SPIM_PSELDCX_CONNECT_Connected (0UL)
#define NRF_QUEUE_CONFIG_LOG_INIT_FILTER_LEVEL 3
#define NFCT_INTENCLR_STARTED_Enabled (1UL)
#define USBD_WINDEXH_WINDEXH_Pos (0UL)
#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)
#define CCM_INTENSET_ERROR_Enabled (1UL)
#define TWIS_ADDRESS_ADDRESS_Pos (0UL)
#define WINT_MAX 2147483647L
#define LPCOMP_EXTREFSEL_EXTREFSEL_Pos (0UL)
#define SAADC_CH_CONFIG_RESP_Pos (0UL)
#define PPI_CHENSET_CH29_Disabled (0UL)
#define FICR_TEMP_B4_B_Pos (0UL)
#define LOG_INTERNAL_1(_type,_str,_arg0) (void)(_type); (void)(_str); (void)(_arg0)
#define PPI_CHEN_CH3_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_OBERON_ENABLED 0
#define PPI_CHG_CH29_Pos (29UL)
#define PSELRTS PSEL.RTS
#define QDEC_REPORTPER_REPORTPER_40Smpl (1UL)
#define I2S_INTEN_STOPPED_Msk (0x1UL << I2S_INTEN_STOPPED_Pos)
#define TWIM_INTENSET_ERROR_Enabled (1UL)
#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U
#define TWIS_INTENSET_STOPPED_Disabled (0UL)
#define RADIO_TXPOWER_TXPOWER_Pos (0UL)
#define NRFX_TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
#define USBD_INTENCLR_ENDEPOUT2_Msk (0x1UL << USBD_INTENCLR_ENDEPOUT2_Pos)
#define RADIO_INTENCLR_FRAMESTART_Enabled (1UL)
#define RTC_EVTENCLR_OVRFLW_Pos (1UL)
#define GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos)
#define PPI_CHENCLR_CH28_Enabled (1UL)
#define MACRO_MAP_FOR_N_LIST 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32
#define COMP_PSEL_PSEL_Pos (0UL)
#define COMP_INTENCLR_DOWN_Pos (1UL)
#define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Msk (0x1UL << CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Pos)
#define GPIO_DIR_PIN30_Pos (30UL)
#define RADIO_INTENSET_EDEND_Pos (15UL)
#define USBD_INTEN_ENDISOIN_Enabled (1UL)
#define POWER_RAM_POWERSET_S14RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S14RETENTION_Pos)
#define MWU_PERREGION_SUBSTATRA_SR28_Pos (28UL)
#define GPIO_OUTSET_PIN23_Set (1UL)
#define SPIM_EVENTS_END_EVENTS_END_Pos (0UL)
#define NVMC_ERASEPAGEPARTIALCFG_DURATION_Pos (0UL)
#define DWT_CTRL_POSTINIT_Pos 5U
#define PDM_INTENCLR_END_Pos (2UL)
#define RADIO_CCACTRL_CCAEDTHRES_Msk (0xFFUL << RADIO_CCACTRL_CCAEDTHRES_Pos)
#define NRF_LOG_INTERNAL_H__ 
#define POWER_GPREGRET2_GPREGRET_Msk (0xFFUL << POWER_GPREGRET2_GPREGRET_Pos)
#define SysTick ((SysTick_Type *) SysTick_BASE )
#define DWT_CTRL_SYNCTAP_Pos 10U
#define UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL)
#define GPIO_LATCH_PIN4_Pos (4UL)
#define USBD_INTENSET_ENDEPIN2_Pos (4UL)
#define GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos)
#define PPI_CHENSET_CH17_Enabled (1UL)
#define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Generated (1UL)
#define SPIM_INTENCLR_STARTED_Msk (0x1UL << SPIM_INTENCLR_STARTED_Pos)
#define TEMP_INTENSET_DATARDY_Msk (0x1UL << TEMP_INTENSET_DATARDY_Pos)
#define EGU_INTEN_TRIGGERED5_Pos (5UL)
#define EGU_INTENCLR_TRIGGERED7_Pos (7UL)
#define xPSR_ISR_Msk (0x1FFUL )
#define USBD_INTEN_ENDEPIN6_Pos (8UL)
#define AAR_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define NRF_SDH_SOC_OBSERVER_PRIO_LEVELS 2
#define I2S_INTEN_RXPTRUPD_Enabled (1UL)
#define NRFX_RNG_CONFIG_ERROR_CORRECTION 1
#define CCM_MODE_MODE_Pos (0UL)
#define BOOTLOADER_ADDRESS ((*(uint32_t *)MBR_BOOTLOADER_ADDR) == 0xFFFFFFFF ? *MBR_UICR_BOOTLOADER_ADDR : *(uint32_t *)MBR_BOOTLOADER_ADDR)
#define USBD_ISOINCONFIG_RESPONSE_Msk (0x1UL << USBD_ISOINCONFIG_RESPONSE_Pos)
#define RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_NotGenerated (0UL)
#define EGU_INTENSET_TRIGGERED3_Disabled (0UL)
#define MACRO_REPEAT_FOR_0(n_list,macro,...) 
#define MACRO_REPEAT_FOR_1(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_0((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_2(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_1((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_3(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_2((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_4(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_3((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_5(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_4((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_6(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_5((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define PDM_ENABLE_ENABLE_Pos (0UL)
#define MACRO_REPEAT_FOR_8(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_7((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define MACRO_REPEAT_FOR_9(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_8((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define RADIO_INTENCLR_BCMATCH_Msk (0x1UL << RADIO_INTENCLR_BCMATCH_Pos)
#define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_NotGenerated (0UL)
#define GPIO_DIRSET_PIN5_Input (0UL)
#define RADIO_TXPOWER_TXPOWER_Pos7dBm (0x7UL)
#define RADIO_DACNF_ENA6_Msk (0x1UL << RADIO_DACNF_ENA6_Pos)
#define TWIS_INTENCLR_READ_Enabled (1UL)
#define FICR_NFC_TAGHEADER3_UD12_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD12_Pos)
#define SPIM_STALLSTAT_RX_NOSTALL (0UL)
#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)
#define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Pos (0UL)
#define I2S_CONFIG_RATIO_RATIO_128X (4UL)
#define EGU_INTENSET_TRIGGERED4_Enabled (1UL)
#define QSPI_TASKS_READSTART_TASKS_READSTART_Pos (0UL)
#define NRF_CLI_LIBUARTE_CONFIG_DEBUG_COLOR 0
#define POWER_RAM_POWER_S7RETENTION_Pos (23UL)
#define NRF_EGU3_BASE 0x40017000UL
#define PDM_INTENCLR_END_Enabled (1UL)
#define I2S_CONFIG_SCK_PIN 31
#define POWER_RAM_POWERCLR_S11RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S11RETENTION_Pos)
#define RTC_EVTEN_COMPARE0_Disabled (0UL)
#define SAADC_INTENSET_CH4LIMITL_Set (1UL)
#define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL)
#define MWU_REGIONENSET_RGN1WA_Set (1UL)
#define __CTYPE_ALPHA (__CTYPE_UPPER | __CTYPE_LOWER)
#define CH4_EEP CH[4].EEP
#define MWU_INTENCLR_REGION3RA_Clear (1UL)
#define SPIS_INTENCLR_END_Pos (1UL)
#define CLOCK_INTENSET_DONE_Disabled (0UL)
#define POWER_RAM_POWER_S13RETENTION_Pos (29UL)
#define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Generated (1UL)
#define GPIO_DIRSET_PIN6_Set (1UL)
#define PPI_CHG_CH3_Included (1UL)
#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)
#define LSB_32(a) ((a) & 0x000000FF)
#define MWU_NMIENSET_REGION1WA_Set (1UL)
#define MWU_INTENSET_REGION2RA_Disabled (0UL)
#define NFCT_INTENCLR_TXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_TXFRAMESTART_Pos)
#define PSELRXD PSEL.RXD
#define QDEC_SAMPLEPER_SAMPLEPER_131ms (10UL)
#define MWU_REGIONENCLR_RGN1RA_Clear (1UL)
#define PWM_SHORTS_SEQEND0_STOP_Disabled (0UL)
#define PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos)
#define TWIS_TXD_PTR_PTR_Pos (0UL)
#define QSPI_INTEN_READY_Enabled (1UL)
#define ONOFF_CONTROL_REEDSWITCH_MASK 0x01
#define RADIO_CRCCNF_SKIP_ADDR_Msk RADIO_CRCCNF_SKIPADDR_Msk
#define RADIO_INTENSET_MHRMATCH_Msk (0x1UL << RADIO_INTENSET_MHRMATCH_Pos)
#define CCM_MODE_LENGTH_Msk (0x1UL << CCM_MODE_LENGTH_Pos)
#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos)
#define I2S_INTEN_STOPPED_Disabled (0UL)
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
#define GPIO_DIRSET_PIN28_Set (1UL)
#define TIMER_CC_CC_Msk (0xFFFFFFFFUL << TIMER_CC_CC_Pos)
#define GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos)
#define PPI_CHENCLR_CH14_Pos (14UL)
#define COMP_INTEN_READY_Msk (0x1UL << COMP_INTEN_READY_Pos)
#define POWER_RAM_POWER_S8POWER_Msk (0x1UL << POWER_RAM_POWER_S8POWER_Pos)
#define LPCOMP_REFSEL_REFSEL_Ref11_16Vdd (13UL)
#define GPIO_DIRCLR_PIN4_Input (0UL)
#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)
#define MWU_NMIENCLR_PREGION1WA_Enabled (1UL)
#define ECB_INTENCLR_ENDECB_Enabled (1UL)
#define SDK_CONFIG_H 
#define MPU_CTRL_ENABLE_Pos 0U
#define PPI_CHG1_CH11_Excluded PPI_CHG_CH11_Excluded
#define PPI_CHENCLR_CH6_Enabled (1UL)
#define MWU_NMIENSET_REGION2RA_Set (1UL)
#define WDT_RREN_RR7_Pos (7UL)
#define PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos)
#define I2S_PSEL_SDIN_PIN_Msk (0x1FUL << I2S_PSEL_SDIN_PIN_Pos)
#define UARTE_INTEN_CTS_Msk (0x1UL << UARTE_INTEN_CTS_Pos)
#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)
#define GPIO_OUTSET_PIN4_Set (1UL)
#define PPI_CHG0_CH3_Pos PPI_CHG_CH3_Pos
#define USBD_EPINEN_IN2_Disable (0UL)
#define NRF_PDM ((NRF_PDM_Type*) NRF_PDM_BASE)
#define USBD_DTOGGLE_IO_Out (0UL)
#define STRINGIFY(val) STRINGIFY_(val)
#define GPIO_DIR_PIN25_Input (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
#define NFCT_EVENTS_READY_EVENTS_READY_NotGenerated (0UL)
#define MWU_PERREGION_SUBSTATWA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR25_Pos)
#define TIMER_INTENSET_COMPARE2_Msk (0x1UL << TIMER_INTENSET_COMPARE2_Pos)
#define NFCT_EVENTS_TXFRAMEEND_EVENTS_TXFRAMEEND_Generated (1UL)
#define SAADC_INTEN_CH7LIMITH_Msk (0x1UL << SAADC_INTEN_CH7LIMITH_Pos)
#define QSPI_CINSTRCONF_LENGTH_Msk (0xFUL << QSPI_CINSTRCONF_LENGTH_Pos)
#define RTC_EVTENSET_COMPARE1_Enabled (1UL)
#define TWIM_INTEN_LASTRX_Enabled (1UL)
#define MWU_REGIONENSET_RGN0WA_Set (1UL)
#define MWU_REGIONENSET_RGN3WA_Disabled (0UL)
#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)
#define MACRO_REPEAT_FOR_10(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_9((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define QSPI_IFCONFIG1_SPIMODE_Msk (0x1UL << QSPI_IFCONFIG1_SPIMODE_Pos)
#define POWER_RAM_POWERSET_S0POWER_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR11_Pos (11UL)
#define USBD_INTEN_ENDEPOUT2_Disabled (0UL)
#define NRF_BLE_GATT_ENABLED 1
#define GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos)
#define POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos)
#define SPIM_CONFIG_CPHA_Pos (1UL)
#define MWU_PREGION_SUBS_SR28_Pos (28UL)
#define GPIO_OUT_PIN1_High (1UL)
#define SAADC_INTENSET_CH5LIMITH_Set (1UL)
#define CCM_INPTR_INPTR_Msk (0xFFFFFFFFUL << CCM_INPTR_INPTR_Pos)
#define GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos)
#define TIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE5_STOP_Pos)
#define USBD_INTENCLR_ENDEPOUT6_Disabled (0UL)
#define GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos)
#define NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos (4UL)
#define MWU_PERREGION_SUBSTATRA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR19_Pos)
#define PPI_CHG0_CH10_Msk PPI_CHG_CH10_Msk
#define MPU_RASR_ENABLE_Pos 0U
#define MWU_INTENCLR_REGION1RA_Disabled (0UL)
#define RADIO_PCNF1_WHITEEN_Pos (25UL)
#define USBD_TASKS_EP0RCVOUT_TASKS_EP0RCVOUT_Trigger (1UL)
#define SAADC_INTENCLR_CH4LIMITH_Enabled (1UL)
#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)
#define NRF_DFU_BLE_BUTTONLESS_SUPPORTS_BONDS 0
#define TWIM_INTENSET_TXSTARTED_Pos (20UL)
#define GPIO_OUTCLR_PIN1_Low (0UL)
#define GPIOTE_EVENTS_IN_EVENTS_IN_Generated (1UL)
#define NRF_LOG_INST_WARNING(p_inst,...) NRF_LOG_INTERNAL_INST_WARNING(p_inst,__VA_ARGS__)
#define EGU_INTENCLR_TRIGGERED11_Msk (0x1UL << EGU_INTENCLR_TRIGGERED11_Pos)
#define CONCAT_2_(p1,p2) p1 ##p2
#define POWER_MAINREGSTATUS_MAINREGSTATUS_Pos (0UL)
#define RADIO_FREQUENCY_MAP_Msk (0x1UL << RADIO_FREQUENCY_MAP_Pos)
#define MWU_REGIONENSET_RGN1RA_Set (1UL)
#define NRF_I2S ((NRF_I2S_Type*) NRF_I2S_BASE)
#define COMP_EVENTS_DOWN_EVENTS_DOWN_Pos (0UL)
#define RTC_EVTENSET_COMPARE0_Msk (0x1UL << RTC_EVTENSET_COMPARE0_Pos)
#define RADIO_PREFIX1_AP4_Msk (0xFFUL << RADIO_PREFIX1_AP4_Pos)
#define POWER_RAM_POWERSET_S6RETENTION_On (1UL)
#define SAADC_INTENCLR_CH6LIMITH_Clear (1UL)
#define GPIO_OUTCLR_PIN20_Pos (20UL)
#define TWIM_SHORTS_LASTRX_STOP_Pos (12UL)
#define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
#define RADIO_INTENCLR_CCASTOPPED_Clear (1UL)
#define UARTE_INTENSET_ERROR_Pos (9UL)
#define POWER_RAM_POWERCLR_S15POWER_Off (1UL)
#define MACRO_REPEAT_FOR_17(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_16((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_Pos (0UL)
#define TWIS_INTENSET_WRITE_Msk (0x1UL << TWIS_INTENSET_WRITE_Pos)
#define COMP_INTEN_CROSS_Pos (3UL)
#define MWU_PERREGION_SUBSTATWA_SR11_Access (1UL)
#define NFCT_MAXLEN_MAXLEN_Pos (0UL)
#define GPIO_DIRSET_PIN29_Output (1UL)
#define POWER_RAM_POWERSET_S2POWER_On (1UL)
#define USBD_INTENCLR_ENDEPIN7_Pos (9UL)
#define CONCAT_3_(p1,p2,p3) p1 ##p2 ##p3
#define GPIO_DIRSET_PIN2_Set (1UL)
#define SCB_ICSR_ISRPENDING_Pos 22U
#define NFCT_INTENSET_COLLISION_Pos (18UL)
#define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Trigger (1UL)
#define GPIOTE_INTENSET_IN7_Msk (0x1UL << GPIOTE_INTENSET_IN7_Pos)
#define GPIO_OUTCLR_PIN21_Low (0UL)
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos (14UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL)
#define CCM_INTENSET_ERROR_Msk (0x1UL << CCM_INTENSET_ERROR_Pos)
#define POWER_RAM_POWERCLR_S10POWER_Pos (10UL)
#define NFCT_TASKS_GOIDLE_TASKS_GOIDLE_Trigger (1UL)
#define USBD_INTENSET_ENDISOIN_Msk (0x1UL << USBD_INTENSET_ENDISOIN_Pos)
#define PPI_CHG0_CH3_Excluded PPI_CHG_CH3_Excluded
#define UART_EVENTS_CTS_EVENTS_CTS_Msk (0x1UL << UART_EVENTS_CTS_EVENTS_CTS_Pos)
#define true 1
#define SAADC_CONFIG_LOG_ENABLED 0
#define TASKS_CHG1EN TASKS_CHG[1].EN
#define UART_DEFAULT_CONFIG_HWFC 0
#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)
#define LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref5_8Vdd
#define SAADC_INTENSET_CH6LIMITH_Disabled (0UL)
#define PPI_CHENCLR_CH0_Clear (1UL)
#define RNG_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define WDT_RREN_RR3_Enabled (1UL)
#define NRF_LOG_STR_FORMATTER_TIMESTAMP_FORMAT_ENABLED 0
#define NRF_GPIOTE_BASE 0x40006000UL
#define GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos)
#define SPIM_PSEL_SCK_CONNECT_Disconnected (1UL)
#define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Generated (1UL)
#define PPI_CHENCLR_CH2_Pos (2UL)
#define COMP_SHORTS_READY_SAMPLE_Enabled (1UL)
#define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL << RADIO_RXADDRESSES_ADDR1_Pos)
#define PPI_CHEN_CH24_Pos (24UL)
#define USBD_WLENGTHL_WLENGTHL_Msk (0xFFUL << USBD_WLENGTHL_WLENGTHL_Pos)
#define MWU_PREGION_SUBS_SR17_Msk (0x1UL << MWU_PREGION_SUBS_SR17_Pos)
#define MWU_PERREGION_SUBSTATWA_SR3_Pos (3UL)
#define CC_HOST_RGF_HOST_IOT_KDR0_HOST_IOT_KDR0_Msk (0xFFFFFFFFUL << CC_HOST_RGF_HOST_IOT_KDR0_HOST_IOT_KDR0_Pos)
#define GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos)
#define USBD_EPOUTEN_OUT0_Enable (1UL)
#define FICR_NFC_TAGHEADER2_UD8_Pos (0UL)
#define USBD_DTOGGLE_VALUE_Data1 (2UL)
#define RADIO_POWER_POWER_Pos (0UL)
#define SPIM_FREQUENCY_FREQUENCY_M16 (0x0A000000UL)
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
#define GPIO_DIRSET_PIN5_Output (1UL)
#define EGU_INTENSET_TRIGGERED9_Set (1UL)
#define MWU_INTENCLR_PREGION1RA_Msk (0x1UL << MWU_INTENCLR_PREGION1RA_Pos)
#define MACRO_MAP_FOR_20(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_19((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define GPIO_OUT_PIN10_Pos (10UL)
#define MWU_PERREGION_SUBSTATWA_SR4_NoAccess (0UL)
#define GPIO_DIRCLR_PIN17_Output (1UL)
#define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL)
#define SAADC_SAMPLERATE_MODE_Msk (0x1UL << SAADC_SAMPLERATE_MODE_Pos)
#define COMP_SHORTS_UP_STOP_Disabled (0UL)
#define PDM_INTENCLR_STOPPED_Pos (1UL)
#define USBD_INTEN_ENDEPIN5_Pos (7UL)
#define TWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL)
#define SCB_ICSR_VECTPENDING_Pos 12U
#define RADIO_SHORTS_READY_START_Enabled (1UL)
#define TWIS_INTENSET_WRITE_Disabled (0UL)
#define TWIS_INTEN_READ_Disabled (0UL)
#define GPIOTE_CONFIG_MODE_Task (3UL)
#define TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT 0
#define QDEC_INTENSET_DBLRDY_Enabled (1UL)
#define SPIM_CONFIG_ORDER_MsbFirst (0UL)
#define MWU_PERREGION_SUBSTATWA_SR18_Access (1UL)
#define SAADC_CONFIG_LOG_LEVEL 3
#define SAADC_INTENCLR_CH2LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITH_Pos)
#define SAADC_INTENSET_CH7LIMITL_Disabled (0UL)
#define PPI_CHENCLR_CH20_Enabled (1UL)
#define QDEC_PSEL_A_CONNECT_Pos (31UL)
#define PDM_RATIO_RATIO_Msk (0x1UL << PDM_RATIO_RATIO_Pos)
#define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL << RTC_PRESCALER_PRESCALER_Pos)
#define USBD_EPSTATUS_EPOUT1_DataDone (1UL)
#define SAADC_ENABLE_ENABLE_Msk (0x1UL << SAADC_ENABLE_ENABLE_Pos)
#define PDM_CONFIG_INFO_COLOR 0
#define CLOCK_HFCLKRUN_STATUS_Pos (0UL)
#define RADIO_TASKS_STOP_TASKS_STOP_Msk (0x1UL << RADIO_TASKS_STOP_TASKS_STOP_Pos)
#define GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos)
#define GPIO_IN_PIN1_High (1UL)
#define QSPI_ERASE_LEN_LEN_All (2UL)
#define MWU_PREGION_SUBS_SR19_Msk (0x1UL << MWU_PREGION_SUBS_SR19_Pos)
#define GPIO_DIRSET_PIN1_Input (0UL)
#define QSPI_IFCONFIG0_WRITEOC_PP (0UL)
#define SPIM_FREQUENCY_FREQUENCY_M32 (0x14000000UL)
#define GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos)
#define LPCOMP_RESULT_RESULT_Pos (0UL)
#define PPI_CHENCLR_CH15_Disabled (0UL)
#define PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL << PDM_PDMCLKCTRL_FREQ_Pos)
#define MWU_PREGION_SUBS_SR6_Msk (0x1UL << MWU_PREGION_SUBS_SR6_Pos)
#define NFCT_INTENCLR_TXFRAMESTART_Enabled (1UL)
#define UARTE_TASKS_STOPRX_TASKS_STOPRX_Trigger (1UL)
#define MACRO_MAP_(...) MACRO_MAP_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), __VA_ARGS__)
#define RADIO_DACNF_ENA6_Enabled (1UL)
#define GPIO_LATCH_PIN23_Latched (1UL)
#define UARTE_RXD_PTR_PTR_Pos (0UL)
#define USBD_INTENSET_SOF_Disabled (0UL)
#define UARTE_ENABLE_ENABLE_Enabled (8UL)
#define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Msk (0x1UL << SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Pos)
#define UARTE_INTENCLR_RXSTARTED_Disabled (0UL)
#define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
#define MWU_REGIONENSET_RGN0WA_Disabled (0UL)
#define POWER_RAM_POWER_S6POWER_On (1UL)
#define BLE_RSCS_BLE_OBSERVER_PRIO 2
#define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Pos (0UL)
#define SAADC_INTENCLR_END_Msk (0x1UL << SAADC_INTENCLR_END_Pos)
#define GPIO_OUTSET_PIN24_Low (0UL)
#define UARTE_INTENSET_RXDRDY_Pos (2UL)
#define PPI_CHEN_CH0_Disabled (0UL)
#define QSPI_STATUS_SREG_Msk (0xFFUL << QSPI_STATUS_SREG_Pos)
#define TWI_INTENCLR_SUSPENDED_Clear (1UL)
#define RADIO_SHORTS_READY_EDSTART_Pos (15UL)
#define GPIO_OUTSET_PIN0_Pos (0UL)
#define POWER_RAM_POWERSET_S8RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S8RETENTION_Pos)
#define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Trigger (1UL)
#define NRF_LOG_INST_FILTER(p_inst) NRF_LOG_SEVERITY_DEBUG
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_CURVE25519_ENABLED 1
#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk (0x1UL << NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos)
#define GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos)
#define POWER_RAM_POWERSET_S7POWER_Pos (7UL)
#define SAADC_INTENCLR_CH4LIMITH_Disabled (0UL)
#define SPIS_AMOUNTTX_AMOUNTTX_Pos SPIS_TXD_AMOUNT_AMOUNT_Pos
#define UART_ERRORSRC_PARITY_Present (1UL)
#define GPIO_LATCH_PIN24_Pos (24UL)
#define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Trigger (1UL)
#define PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos)
#define GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos)
#define UART_RXD_RXD_Pos (0UL)
#define GPIO_OUT_PIN7_Pos (7UL)
#define SAADC_CH_PSELN_PSELN_Pos (0UL)
#define POWER_INTENSET_USBDETECTED_Pos (7UL)
#define USBD_INTENCLR_ENDEPIN6_Clear (1UL)
#define UARTE_TXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << UARTE_TXD_AMOUNT_AMOUNT_Pos)
#define RADIO_INTENSET_PAYLOAD_Disabled (0UL)
#define COMP_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define POWER_RAM_POWER_S4RETENTION_Off (0UL)
#define PWM_INTEN_LOOPSDONE_Pos (7UL)
#define USBD_BMREQUESTTYPE_RECIPIENT_Msk (0x1FUL << USBD_BMREQUESTTYPE_RECIPIENT_Pos)
#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)
#define NFCT_INTENSET_SELECTED_Msk (0x1UL << NFCT_INTENSET_SELECTED_Pos)
#define EGU_INTENCLR_TRIGGERED14_Pos (14UL)
#define DWT_FUNCTION_MATCHED_Pos 24U
#define I2S_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_RXD_PTR_PTR_Pos)
#define TWIM_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
#define USBD_ENABLE_ENABLE_Msk (0x1UL << USBD_ENABLE_ENABLE_Pos)
#define GPIO_IN_PIN0_Pos (0UL)
#define SAADC_INTEN_CH7LIMITL_Disabled (0UL)
#define RTC_INTENCLR_COMPARE0_Pos (16UL)
#define CLOCK_INTENCLR_CTSTARTED_Enabled (1UL)
#define I2S_INTENCLR_RXPTRUPD_Clear (1UL)
#define TEMP_T2_T2_Msk (0xFFUL << TEMP_T2_T2_Pos)
#define GPIOTE_INTENSET_IN1_Set (1UL)
#define MWU_PERREGION_SUBSTATRA_SR15_Access (1UL)
#define CH7_EEP CH[7].EEP
#define RADIO_INTENCLR_MHRMATCH_Disabled (0UL)
#define POWER_INTENSET_SLEEPENTER_Msk (0x1UL << POWER_INTENSET_SLEEPENTER_Pos)
#define NRF_BLE_CONN_PARAMS_ENABLED 1
#define USBD_TASKS_EP0STALL_TASKS_EP0STALL_Msk (0x1UL << USBD_TASKS_EP0STALL_TASKS_EP0STALL_Pos)
#define PPI_CHG_CH3_Pos (3UL)
#define GPIO_OUTSET_PIN12_High (1UL)
#define RNG_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define USBD_CONFIG_LOG_ENABLED 0
#define QSPI_CINSTRCONF_WREN_Disable (0UL)
#define MACRO_MAP_FOR_29(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_28((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define ITM_TCR_TraceBusID_Pos 16U
#define GPIO_DIR_PIN21_Input (0UL)
#define USBD_EPSTATUS_EPIN5_Msk (0x1UL << USBD_EPSTATUS_EPIN5_Pos)
#define NRF_USBD_BASE 0x40027000UL
#define QSPI_CINSTRDAT1_BYTE6_Msk (0xFFUL << QSPI_CINSTRDAT1_BYTE6_Pos)
#define UARTE_INTENCLR_TXSTARTED_Msk (0x1UL << UARTE_INTENCLR_TXSTARTED_Pos)
#define PM_LESC_ENABLED 1
#define ITM_TCR_GTSFREQ_Pos 10U
#define POWER_RAM_POWER_S10RETENTION_Msk (0x1UL << POWER_RAM_POWER_S10RETENTION_Pos)
#define RADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos)
#define USBD_EPSTATUS_EPOUT4_Msk (0x1UL << USBD_EPSTATUS_EPOUT4_Pos)
#define PPI_CHG1_CH15_Included PPI_CHG_CH15_Included
#define TWIM_TXD_LIST_LIST_Pos (0UL)
#define NRF_CRYPTO_BACKEND_CIFRA_AES_EAX_ENABLED 1
#define PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos)
#define GPIO_DIRCLR_PIN27_Input (0UL)
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP160K1_ENABLED 1
#define RADIO_CRCPOLY_CRCPOLY_Pos (0UL)
#define QDEC_SAMPLEPER_SAMPLEPER_16384us (7UL)
#define RADIO_TASKS_TXEN_TASKS_TXEN_Trigger (1UL)
#define USBD_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << USBD_EVENTS_STARTED_EVENTS_STARTED_Pos)
#define GPIO_DIRSET_PIN19_Pos (19UL)
#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)
#define MWU_REGIONENSET_RGN2RA_Enabled (1UL)
#define GPIO_LATCH_PIN4_Latched (1UL)
#define USBD_INTENSET_ENDEPIN2_Enabled (1UL)
#define SAADC_INTENSET_CH1LIMITL_Pos (9UL)
#define PPI_CHG2_CH13_Msk PPI_CHG_CH13_Msk
#define USBD_EVENTS_ENDEPOUT_EVENTS_ENDEPOUT_Pos (0UL)
#define EGU_INTEN_TRIGGERED7_Enabled (1UL)
#define NRF_LOG_INTERNAL_WARNING(...) NRF_LOG_INTERNAL_MODULE(NRF_LOG_SEVERITY_WARNING, NRF_LOG_SEVERITY_WARNING,__VA_ARGS__)
#define NFCT_INTEN_SELECTED_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED9_Enabled (1UL)
#define GPIO_LATCH_PIN18_Pos (18UL)
#define PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos)
#define TWI_INTENSET_TXDSENT_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED11_Set (1UL)
#define NRF_LOG_FILTER_SECTION_NAME(_module_name) log_filter_data
#define PPI_CHENSET_CH31_Set (1UL)
#define MWU_INTENSET_PREGION0WA_Set (1UL)
#define GPIO_OUT_PIN15_Low (0UL)
#define TWIM_INTEN_ERROR_Msk (0x1UL << TWIM_INTEN_ERROR_Pos)
#define GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos)
#define NRF_PPI ((NRF_PPI_Type*) NRF_PPI_BASE)
#define GPIO_PIN_CNF_PULL_Disabled (0UL)
#define QSPI_INTENCLR_READY_Msk (0x1UL << QSPI_INTENCLR_READY_Pos)
#define NRF_MEMOBJ_CONFIG_INFO_COLOR 0
#define RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_NotGenerated (0UL)
#define EGU_INTEN_TRIGGERED14_Pos (14UL)
#define GPIO_OUTCLR_PIN23_Clear (1UL)
#define NFCT_INTENSET_READY_Pos (0UL)
#define QSPI_ADDRCONF_WREN_Msk (0x1UL << QSPI_ADDRCONF_WREN_Pos)
#define PPI_CHEN_CH23_Enabled (1UL)
#define NRF_MEMOBJ_CONFIG_LOG_LEVEL 3
#define SAADC_INTENSET_CH6LIMITL_Enabled (1UL)
#define MWU_REGIONENCLR_RGN3WA_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR5_Enabled (1UL)
#define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Msk (0x1UL << RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Pos)
#define RADIO_INTENSET_READY_Pos (0UL)
#define PPI_CHG_CH28_Pos (28UL)
#define COMP_MODE_SP_Low (0UL)
#define MWU_NMIEN_REGION0RA_Enabled (1UL)
#define TIMER_INTENCLR_COMPARE4_Pos (20UL)
#define POWER_RAM_POWERCLR_S13POWER_Off (1UL)
#define DEVICEID1 DEVICEID[1]
#define USBD_INTENCLR_ENDEPOUT1_Msk (0x1UL << USBD_INTENCLR_ENDEPOUT1_Pos)
#define TIMER_INTENSET_COMPARE1_Disabled (0UL)
#define NFCT_INTENCLR_RXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_RXFRAMEEND_Pos)
#define TPI_FIFO0_ITM_ATVALID_Pos 29U
#define SIZE_MAX INT16_MAX
#define MWU_INTENSET_PREGION1RA_Set (1UL)
#define DWT_FUNCTION_DATAVMATCH_Pos 8U
#define POWER_INTENCLR_USBPWRRDY_Enabled (1UL)
#define GPIO_OUT_PIN15_High (1UL)
#define NFCT_INTENSET_RXFRAMEEND_Set (1UL)
#define RADIO_PDUSTAT_CISTAT_LR125kbit (0UL)
#define GPIO_OUTSET_PIN22_Set (1UL)
#define RADIO_INTENSET_END_Disabled (0UL)
#define USBD_EPDATASTATUS_EPIN7_Msk (0x1UL << USBD_EPDATASTATUS_EPIN7_Pos)
#define MBR_SVC_BASE (0x18)
#define QSPI_READ_DST_DST_Msk (0xFFFFFFFFUL << QSPI_READ_DST_DST_Pos)
#define CLOCK_LFCLKSRC_SRC_RC (0UL)
#define USBD_EVENTCAUSE_RESUME_Detected (1UL)
#define UINT64_C(x) (x ##ULL)
#define TIMER_CONFIG_DEBUG_COLOR 0
#define NRF_TWI0_BASE 0x40003000UL
#define USBD_INTENSET_ENDEPOUT7_Set (1UL)
#define NFCT_RXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_SOF_Pos)
#define EGU_INTEN_TRIGGERED4_Pos (4UL)
#define FPU_MVFR0_FP_excep_trapping_Pos 12U
#define EGU_INTENCLR_TRIGGERED6_Pos (6UL)
#define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_NotGenerated (0UL)
#define TIMER_ENABLED 1
#define NFCT_INTEN_ENDRX_Msk (0x1UL << NFCT_INTEN_ENDRX_Pos)
#define TEMP_A2_A2_Msk (0xFFFUL << TEMP_A2_A2_Pos)
#define QSPI_TASKS_DEACTIVATE_TASKS_DEACTIVATE_Pos (0UL)
#define TWIS_PSEL_SCL_PIN_Pos (0UL)
#define RNG_INTENSET_VALRDY_Msk (0x1UL << RNG_INTENSET_VALRDY_Pos)
#define GPIO_OUT_PIN20_High (1UL)
#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)
#define CH10_TEP CH[10].TEP
#define PPI_CHENCLR_CH2_Disabled (0UL)
#define SPIS_ORC_ORC_Msk (0xFFUL << SPIS_ORC_ORC_Pos)
#define QSPI_PSEL_IO0_PIN_Msk (0x1FUL << QSPI_PSEL_IO0_PIN_Pos)
#define RADIO_CRCCNF_LEN_Two (2UL)
#define RADIO_SHORTS_EDEND_DISABLE_Disabled (0UL)
#define RADIO_DACNF_ENA5_Msk (0x1UL << RADIO_DACNF_ENA5_Pos)
#define MWU_NMIEN_REGION0WA_Msk (0x1UL << MWU_NMIEN_REGION0WA_Pos)
#define GPIO_DIRCLR_PIN30_Clear (1UL)
#define GPIO_OUTCLR_PIN24_Low (0UL)
#define RADIO_STATE_STATE_RxDisable (4UL)
#define WDT_INTENCLR_TIMEOUT_Msk (0x1UL << WDT_INTENCLR_TIMEOUT_Pos)
#define SPI0_ENABLED 0
#define RADIO_PCNF0_PLEN_LongRange (3UL)
#define PPI_CHEN_CH7_Disabled (0UL)
#define TWI_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define SPI_PSEL_SCK_CONNECT_Disconnected (1UL)
#define MWU_PERREGION_SUBSTATRA_SR3_Access (1UL)
#define QDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos)
#define MWU_NMIENCLR_REGION1RA_Msk (0x1UL << MWU_NMIENCLR_REGION1RA_Pos)
#define UARTE_INTENCLR_RXTO_Disabled (0UL)
#define TWI_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
#define MWU_INTENSET_REGION0WA_Enabled (1UL)
#define NVMC_ERASEPAGEPARTIAL_ERASEPAGEPARTIAL_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGEPARTIAL_ERASEPAGEPARTIAL_Pos)
#define MWU_REGIONEN_RGN0WA_Enable (1UL)
#define GPIO_DIRSET_PIN5_Set (1UL)
#define QDEC_PSEL_B_PORT_Pos (5UL)
#define MACRO_MAP_5(macro,a,...) macro(a) MACRO_MAP_4 (macro, __VA_ARGS__, )
#define TWIM_INTENSET_LASTTX_Pos (24UL)
#define CC_HOST_RGF_HOST_IOT_KDR1_HOST_IOT_KDR1_Msk (0xFFFFFFFFUL << CC_HOST_RGF_HOST_IOT_KDR1_HOST_IOT_KDR1_Pos)
#define MWU_NMIEN_REGION1RA_Msk (0x1UL << MWU_NMIEN_REGION1RA_Pos)
#define MWU_EVENTS_PREGION_RA_RA_Generated (1UL)
#define MWU_REGIONENCLR_RGN0WA_Enabled (1UL)
#define NRFX_SAADC_ENABLED 1
#define RADIO_INTENCLR_EDEND_Clear (1UL)
#define UART_INTENCLR_RXDRDY_Msk (0x1UL << UART_INTENCLR_RXDRDY_Pos)
#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)
#define PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos)
#define GPIO_OUTSET_PIN7_High (1UL)
#define USBD_ENABLE_ENABLE_Pos (0UL)
#define USBD_EPINEN_IN7_Pos (7UL)
#define SAADC_SAMPLERATE_CC_Pos (0UL)
#define UARTE_INTEN_ENDRX_Enabled (1UL)
#define NRF_LOG_INTERNAL_FINAL_FLUSH() 
#define USBD_BMREQUESTTYPE_TYPE_Vendor (2UL)
#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
#define NVMC_READY_READY_Busy (0UL)
#define I2S_CONFIG_CHANNELS_CHANNELS_LEFT I2S_CONFIG_CHANNELS_CHANNELS_Left
#define NRF_ERROR_BUSY (NRF_ERROR_BASE_NUM + 17)
#define PPI_CHENCLR_CH13_Pos (13UL)
#define EGU_INTENCLR_TRIGGERED10_Msk (0x1UL << EGU_INTENCLR_TRIGGERED10_Pos)
#define QSPI_WRITE_DST_DST_Msk (0xFFFFFFFFUL << QSPI_WRITE_DST_DST_Pos)
#define MWU_PERREGION_SUBSTATRA_SR3_NoAccess (0UL)
#define STATIC_ASSERT(...) _SELECT_ASSERT_FUNC(x, ##__VA_ARGS__, STATIC_ASSERT_MSG(__VA_ARGS__), STATIC_ASSERT_SIMPLE(__VA_ARGS__))
#define POWER_RAM_POWERCLR_S11POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S11POWER_Pos)
#define POWER_CONFIG_SOC_OBSERVER_PRIO 0
#define USBD_INTEN_ENDEPOUT7_Enabled (1UL)
#define POWER_RAM_POWERSET_S14POWER_Pos (14UL)
#define POWER_RAM_POWERCLR_S1RETENTION_Off (1UL)
#define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Trigger (1UL)
#define BLE_BAS_ENABLED 1
#define NFCT_INTENCLR_RXERROR_Msk (0x1UL << NFCT_INTENCLR_RXERROR_Pos)
#define UINT_LEAST16_MAX UINT16_MAX
#define UART_EVENTS_NCTS_EVENTS_NCTS_Generated (1UL)
#define PPI_CHENSET_CH4_Enabled (1UL)
#define TWIM_PSEL_SCL_CONNECT_Pos (31UL)
#define RADIO_FREQUENCY_MAP_Default (0UL)
#define PPI_CHG3_CH8_Pos PPI_CHG_CH8_Pos
#define UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL)
#define WDT_RREN_RR6_Pos (6UL)
#define NRF52_SERIES 
#define MWU_NMIENCLR_PREGION0WA_Disabled (0UL)
#define MWU_REGIONENSET_RGN2RA_Disabled (0UL)
#define TWI_SHORTS_BB_STOP_Msk (0x1UL << TWI_SHORTS_BB_STOP_Pos)
#define PWM_ENABLE_ENABLE_Pos (0UL)
#define SAADC_INTENCLR_DONE_Clear (1UL)
#define MACRO_MAP_REC_0(...) 
#define WDT_RREN_RR0_Pos (0UL)
#define MACRO_MAP_REC_2(macro,a,...) macro(a) MACRO_MAP_REC_1 (macro, __VA_ARGS__, )
#define NFCT_INTENCLR_FIELDLOST_Clear (1UL)
#define MACRO_MAP_REC_4(macro,a,...) macro(a) MACRO_MAP_REC_3 (macro, __VA_ARGS__, )
#define NFCT_FIELDPRESENT_LOCKDETECT_NotLocked (0UL)
#define QSPI_IFCONFIG1_SPIMODE_Pos (25UL)
#define MACRO_MAP_REC_7(macro,a,...) macro(a) MACRO_MAP_REC_6 (macro, __VA_ARGS__, )
#define MACRO_MAP_REC_8(macro,a,...) macro(a) MACRO_MAP_REC_7 (macro, __VA_ARGS__, )
#define SAADC_INTENCLR_CH5LIMITL_Pos (17UL)
#define MACRO_MAP_9(macro,a,...) macro(a) MACRO_MAP_8 (macro, __VA_ARGS__, )
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP160R1_ENABLED 1
#define MWU_PERREGION_SUBSTATWA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR24_Pos)
#define TIMER_INTENSET_COMPARE1_Msk (0x1UL << TIMER_INTENSET_COMPARE1_Pos)
#define GPIO_DIR_PIN24_Input (0UL)
#define PPI_CHG_CH19_Msk (0x1UL << PPI_CHG_CH19_Pos)
#define GPIO_DIRCLR_PIN9_Clear (1UL)
#define UARTE_PSEL_CTS_PIN_Pos (0UL)
#define SAADC_INTEN_CH0LIMITL_Enabled (1UL)
#define TWI_PSEL_SDA_PORT_Pos (5UL)
#define GPIO_OUTCLR_PIN1_High (1UL)
#define NFCT_TXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_SOF_Pos)
#define LPCOMP_INTENSET_DOWN_Enabled (1UL)
#define __CORE_CM4_H_DEPENDANT 
#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)
#define MWU_PERREGION_SUBSTATWA_SR10_Pos (10UL)
#define QSPI_IFCONFIG0_PPSIZE_Pos (12UL)
#define QDEC_INTENSET_ACCOF_Enabled (1UL)
#define USBD_INTENCLR_ENDEPIN2_Clear (1UL)
#define RADIO_INTENCLR_RATEBOOST_Clear (1UL)
#define NRFX_TWI_CONFIG_LOG_ENABLED 0
#define GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos)
#define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_NotGenerated (0UL)
#define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Generated (1UL)
#define MWU_PREGION_SUBS_SR27_Pos (27UL)
#define FPU_FPCCR_MMRDY_Pos 5U
#define UINT32_MAX 4294967295UL
#define MWU_REGIONENCLR_RGN0WA_Disabled (0UL)
#define GPIO_LATCH_PIN18_NotLatched (0UL)
#define I2S_PSEL_MCK_CONNECT_Msk (0x1UL << I2S_PSEL_MCK_CONNECT_Pos)
#define MWU_INTENSET_REGION1WA_Pos (2UL)
#define FICR_NFC_TAGHEADER2_UD10_Pos (16UL)
#define MACRO_REPEAT_8(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_7(macro, __VA_ARGS__)
#define NRFX_I2S_CONFIG_SDOUT_PIN 29
#define PWM_INTENCLR_SEQEND0_Disabled (0UL)
#define I2S_CONFIG_RXEN_RXEN_ENABLE I2S_CONFIG_RXEN_RXEN_Enabled
#define MWU_PERREGION_SUBSTATWA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR5_Pos)
#define MWU_NMIEN_REGION1WA_Enabled (1UL)
#define UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos)
#define SAADC_CH_CONFIG_BURST_Disabled (0UL)
#define GPIO_OUTCLR_PIN0_Low (0UL)
#define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Pos (0UL)
#define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL)
#define SDK_MUTEX_INIT(X) 
#define RADIO_INTENSET_CCASTOPPED_Pos (19UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL)
#define RADIO_PCNF0_S0LEN_Pos (8UL)
#define TWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL)
#define PPI_CHENCLR_CH23_Enabled (1UL)
#define PPI_CH_TEP_TEP_Pos (0UL)
#define MACRO_REPEAT_FOR_25(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_24((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define SPIM_INTENSET_ENDTX_Enabled (1UL)
#define CLOCK_CONFIG_STATE_OBSERVER_PRIO 0
#define POWER_INTENCLR_USBDETECTED_Pos (7UL)
#define USBD_INTENSET_ENDEPOUT3_Disabled (0UL)
#define USBD_EPSTATUS_EPIN7_DataDone (1UL)
#define GPIO_IN_PIN25_High (1UL)
#define UART_EVENTS_NCTS_EVENTS_NCTS_NotGenerated (0UL)
#define GPIO_DIRCLR_PIN23_Input (0UL)
#define MACRO_REPEAT_FOR_27(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_26((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define UARTE_ERRORSRC_FRAMING_NotPresent (0UL)
#define POWER_RAM_POWERCLR_S15RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S15RETENTION_Pos)
#define QDEC_INTENSET_SAMPLERDY_Disabled (0UL)
#define USBD_INTENCLR_ENDEPIN6_Pos (8UL)
#define BEEP_TYPES_H 
#define NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR 0
#define GPIO_OUTCLR_PIN7_Clear (1UL)
#define COMP_EVENTS_READY_EVENTS_READY_Generated (1UL)
#define USBD_INTENCLR_EP0SETUP_Msk (0x1UL << USBD_INTENCLR_EP0SETUP_Pos)
#define USBD_BREQUEST_BREQUEST_STD_SET_FEATURE (3UL)
#define NRF_CRYPTO_BACKEND_OPTIGA_ENABLED 0
#define QSPI_IFCONFIG0_WRITEOC_PP2O (1UL)
#define PPI_CHG_CH25_Excluded (0UL)
#define GPIOTE_INTENSET_IN6_Msk (0x1UL << GPIOTE_INTENSET_IN6_Pos)
#define NRFX_SPI2_ENABLED 0
#define PWM_CONFIG_LOG_LEVEL 3
#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)
#define xPSR_Z_Msk (1UL << xPSR_Z_Pos)
#define POWER_RAM_POWERCLR_S13RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S13RETENTION_Pos)
#define NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL)
#define PM_SERVICE_CHANGED_ENABLED 1
#define SAADC_EVENTS_DONE_EVENTS_DONE_Pos (0UL)
#define SPIS_INTENCLR_ENDRX_Msk (0x1UL << SPIS_INTENCLR_ENDRX_Pos)
#define USBD_EPOUTEN_OUT3_Pos (3UL)
#define RADIO_INTENSET_PHYEND_Enabled (1UL)
#define USBD_INTEN_ENDEPIN3_Enabled (1UL)
#define PPI_CHG_CH17_Excluded (0UL)
#define MWU_PERREGION_SUBSTATRA_SR31_NoAccess (0UL)
#define MWU_PREGION_SUBS_SR17_Include (1UL)
#define RTC_INTENSET_TICK_Set (1UL)
#define NFCT_INTEN_ENDTX_Msk (0x1UL << NFCT_INTEN_ENDTX_Pos)
#define SAADC_INTENCLR_CH6LIMITH_Pos (18UL)
#define POWER_RAM_POWER_S15RETENTION_Pos (31UL)
#define SWI5_IRQn SWI5_EGU5_IRQn
#define MWU_PERREGION_SUBSTATWA_SR24_NoAccess (0UL)
#define POWER_RAM_POWERSET_S8POWER_Msk (0x1UL << POWER_RAM_POWERSET_S8POWER_Pos)
#define CLOCK_TRACECONFIG_TRACEMUX_Serial (1UL)
#define MWU_PERREGION_SUBSTATRA_SR23_NoAccess (0UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL)
#define RADIO_STATE_STATE_Msk (0xFUL << RADIO_STATE_STATE_Pos)
#define PPI_CHENCLR_CH9_Disabled (0UL)
#define FICR_INFO_RAM_RAM_K32 (0x20UL)
#define I2S_CONFIG_FORMAT 0
#define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL)
#define MWU_PERREGION_SUBSTATWA_SR16_NoAccess (0UL)
#define QDEC_INTENCLR_STOPPED_Disabled (0UL)
#define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL)
#define GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos)
#define MWU_PERREGION_SUBSTATRA_SR15_NoAccess (0UL)
#define TWIS_PSEL_SDA_PIN_Pos (0UL)
#define PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL)
#define NFCT_NFCTAGSTATE_NFCTAGSTATE_RampUp (2UL)
#define RADIO_INTENCLR_FRAMESTART_Pos (14UL)
#define PPI_CHEN_CH23_Pos (23UL)
#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Idle (3UL)
#define MWU_PERREGION_SUBSTATWA_SR2_Pos (2UL)
#define PPI_CHEN_CH13_Enabled (1UL)
#define USBD_INTENCLR_USBEVENT_Msk (0x1UL << USBD_INTENCLR_USBEVENT_Pos)
#define LPCOMP_SHORTS_CROSS_STOP_Disabled (0UL)
#define USBD_EVENTCAUSE_SUSPEND_NotDetected (0UL)
#define SPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_TXD_PTR_PTR_Pos)
#define EGU_INTENCLR_TRIGGERED1_Enabled (1UL)
#define RADIO_SHORTS_READY_EDSTART_Enabled (1UL)
#define MPU_CTRL_HFNMIENA_Pos 1U
#define QSPI_PSEL_IO0_PORT_Msk (0x1UL << QSPI_PSEL_IO0_PORT_Pos)
#define SAADC_INTEN_CH5LIMITH_Enabled (1UL)
#define RTC_EVTENSET_COMPARE3_Pos (19UL)
#define UICR_REGOUT0_VOUT_3V0 (4UL)
#define GPIO_DIRCLR_PIN7_Output (1UL)
#define UICR_REGOUT0_VOUT_3V3 (5UL)
#define TWI_INTENCLR_TXDSENT_Enabled (1UL)
#define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_NotGenerated (0UL)
#define EGU_INTENSET_TRIGGERED8_Set (1UL)
#define USBD_ISOOUT_AMOUNT_AMOUNT_Pos (0UL)
#define NFCT_INTENSET_ERROR_Msk (0x1UL << NFCT_INTENSET_ERROR_Pos)
#define MWU_NMIEN_PREGION0RA_Enabled (1UL)
#define TWIM_INTENCLR_SUSPENDED_Msk (0x1UL << TWIM_INTENCLR_SUSPENDED_Pos)
#define SPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPI_FREQUENCY_FREQUENCY_Pos)
#define PDM_GAINR_GAINR_Msk (0x7FUL << PDM_GAINR_GAINR_Pos)
#define PPI_CHENSET_CH22_Pos (22UL)
#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
#define USBD_INTEN_ENDEPIN4_Pos (6UL)
#define QSPI_IFTIMING_RXDELAY_Msk (0x7UL << QSPI_IFTIMING_RXDELAY_Pos)
#define GPIO_DIRCLR_PIN24_Pos (24UL)
#define TPI_ACPR_PRESCALER_Pos 0U
#define SAADC_INTENSET_CH3LIMITH_Pos (12UL)
#define SCnSCB_ACTLR_DISOOFP_Pos 9U
#define TWIS_INTENCLR_TXSTARTED_Msk (0x1UL << TWIS_INTENCLR_TXSTARTED_Pos)
#define SAADC_CH_PSELN_PSELN_NC (0UL)
#define NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos)
#define TWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL)
#define GPIO_OUTSET_PIN5_Pos (5UL)
#define TWIS_EVENTS_WRITE_EVENTS_WRITE_Pos (0UL)
#define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Msk (0x1UL << CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Pos)
#define QSPI_PSEL_IO3_PIN_Pos (0UL)
#define I2S_CONFIG_FORMAT_FORMAT_Pos (0UL)
#define I2S_INTENCLR_RXPTRUPD_Enabled (1UL)
#define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL << CLOCK_LFCLKSTAT_SRC_Pos)
#define UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
#define PPI_CHENCLR_CH26_Clear (1UL)
#define TASKS_CHG2EN TASKS_CHG[2].EN
#define I2S_EVENTS_TXPTRUPD_EVENTS_TXPTRUPD_Msk (0x1UL << I2S_EVENTS_TXPTRUPD_EVENTS_TXPTRUPD_Pos)
#define TWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL)
#define NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED 0
#define POWER_INTENCLR_USBPWRRDY_Clear (1UL)
#define UART_PSEL_CTS_PORT_Pos (5UL)
#define TWIS_EVENTS_READ_EVENTS_READ_Generated (1UL)
#define ECB_INTENSET_ENDECB_Disabled (0UL)
#define USBD_EPDATASTATUS_EPOUT7_Msk (0x1UL << USBD_EPDATASTATUS_EPOUT7_Pos)
#define MWU_PREGION_SUBS_SR18_Msk (0x1UL << MWU_PREGION_SUBS_SR18_Pos)
#define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL)
#define GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos)
#define RTC_INTENSET_COMPARE0_Disabled (0UL)
#define TEMP_A5_A5_Msk (0xFFFUL << TEMP_A5_A5_Pos)
#define NRF_ERROR_API_NOT_IMPLEMENTED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0010)
#define MWU_PREGION_SUBS_SR5_Msk (0x1UL << MWU_PREGION_SUBS_SR5_Pos)
#define SAADC_CH_CONFIG_GAIN_Msk (0x7UL << SAADC_CH_CONFIG_GAIN_Pos)
#define NRF_FSTORAGE_SD_MAX_RETRIES 8
#define TWIS_TASKS_STOP_TASKS_STOP_Msk (0x1UL << TWIS_TASKS_STOP_TASKS_STOP_Pos)
#define RNG_INTENSET_VALRDY_Enabled (1UL)
#define PPI_CHG_CH15_Included (1UL)
#define TWIS_INTEN_ERROR_Msk (0x1UL << TWIS_INTEN_ERROR_Pos)
#define TPI_FIFO1_ITM_ATVALID_Pos 29U
#define EGU_INTENCLR_TRIGGERED14_Disabled (0UL)
#define GPIO_OUTSET_PIN13_Pos (13UL)
#define GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos)
#define RADIO_RXADDRESSES_ADDR4_Disabled (0UL)
#define GPIO_LATCH_PIN29_NotLatched (0UL)
#define TWIS_INTENSET_TXSTARTED_Disabled (0UL)
#define NFCT_EVENTS_RXFRAMEEND_EVENTS_RXFRAMEEND_Pos (0UL)
#define NFCT_INTENSET_ERROR_Disabled (0UL)
#define MPU_RNR_REGION_Pos 0U
#define GPIO_OUTSET_PIN23_Low (0UL)
#define GPIO_IN_PIN4_Pos (4UL)
#define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Msk (0x1UL << COMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos)
#define USBD_INTENSET_ENDEPIN6_Disabled (0UL)
#define TIMER_TASKS_START_TASKS_START_Msk (0x1UL << TIMER_TASKS_START_TASKS_START_Pos)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL)
#define PDM_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)
#define NRF_GPIOTE ((NRF_GPIOTE_Type*) NRF_GPIOTE_BASE)
#define NRF_CRYPTO_BACKEND_CC310_AES_CCM_ENABLED 1
#define NRF_P0 ((NRF_GPIO_Type*) NRF_P0_BASE)
#define NRF_P1 ((NRF_GPIO_Type*) NRF_P1_BASE)
#define TWIS_RXD_LIST_LIST_ArrayList (1UL)
#define GPIO_LATCH_PIN15_NotLatched (0UL)
#define GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos)
#define TPI_FIFO0_ETM_ATVALID_Pos 26U
#define RADIO_SHORTS_CCAIDLE_TXEN_Enabled (1UL)
#define SAADC_INTENCLR_CH5LIMITL_Disabled (0UL)
#define SAADC_CH_CONFIG_TACQ_3us (0UL)
#define SAADC_INTEN_CH1LIMITH_Enabled (1UL)
#define PPI_CHENSET_CH9_Set (1UL)
#define MACRO_MAP(...) MACRO_MAP_(__VA_ARGS__)
#define PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos)
#define SAADC_INTENSET_CH6LIMITL_Msk (0x1UL << SAADC_INTENSET_CH6LIMITL_Pos)
#define PPI_CHEN_CH11_Disabled (0UL)
#define I2S_CONFIG_RATIO_RATIO_Pos (0UL)
#define RTC_INTENCLR_COMPARE3_Clear (1UL)
#define PPI_CHG_CH7_Excluded (0UL)
#define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_NotGenerated (0UL)
#define SAADC_INTENCLR_CH0LIMITL_Enabled (1UL)
#define CID_READ 0x00
#define I2S_RXTXD_MAXCNT_MAXCNT_Pos (0UL)
#define SPIS_CONFIG_LOG_LEVEL 3
#define GPIO_OUTSET_PIN28_High (1UL)
#define ACL_ACL_SIZE_SIZE_Pos (0UL)
#define FICR_TEMP_A5_A_Msk (0xFFFUL << FICR_TEMP_A5_A_Pos)
#define GPIOTE_INTENSET_IN0_Set (1UL)
#define MWU_REGIONENCLR_PRGN0RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0RA_Pos)
#define BLE_BAS_C_ENABLED 0
#define RTC_INTENCLR_TICK_Enabled (1UL)
#define TWIM_INTENSET_STOPPED_Set (1UL)
#define NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGE_ERASEPAGE_Pos)
#define PPI_CHG_CH2_Pos (2UL)
#define PWM_CONFIG_INFO_COLOR 0
#define SPIS_INTENSET_ENDRX_Enabled (1UL)
#define TWIS_INTEN_ERROR_Enabled (1UL)
#define GPIOTE_INTENCLR_IN3_Pos (3UL)
#define QSPI_PIN_CSN NRF_QSPI_PIN_NOT_CONNECTED
#define PPI_CHG3_CH6_Included PPI_CHG_CH6_Included
#define TWIM_INTENCLR_ERROR_Pos (9UL)
#define MWU_NMIENCLR_REGION1RA_Enabled (1UL)
#define USBD_EPSTATUS_EPIN4_Msk (0x1UL << USBD_EPSTATUS_EPIN4_Pos)
#define POWER_RAM_POWERSET_S10POWER_Pos (10UL)
#define QSPI_CINSTRDAT1_BYTE5_Msk (0xFFUL << QSPI_CINSTRDAT1_BYTE5_Pos)
#define GPIO_DIRSET_PIN26_Input (0UL)
#define NRF_LOG_FINAL_FLUSH() NRF_LOG_INTERNAL_FINAL_FLUSH()
#define USBD_EPSTATUS_EPOUT3_Msk (0x1UL << USBD_EPSTATUS_EPOUT3_Pos)
#define GPIO_DIRCLR_PIN5_Clear (1UL)
#define POWER_RAM_POWERSET_S9RETENTION_On (1UL)
#define PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos)
#define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL)
#define RTC_INTENCLR_COMPARE2_Disabled (0UL)
#define USBD_EPOUTEN_OUT7_Enable (1UL)
#define CH15_EEP CH[15].EEP
#define PPI_TASKS_CHG_DIS_DIS_Pos (0UL)
#define FDS_VIRTUAL_PAGES_RESERVED 0
#define POWER_RAM_POWER_S10POWER_Off (0UL)
#define SPI_PSEL_SCK_PIN_Pos (0UL)
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)
#define I2S_INTENSET_RXPTRUPD_Pos (1UL)
#define GPIO_DIRSET_PIN18_Pos (18UL)
#define NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS 1
#define BLE_LBS_C_BLE_OBSERVER_PRIO 2
#define SAADC_INTENCLR_CH3LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITH_Pos)
#define USBD_INTENSET_ENDEPOUT7_Enabled (1UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL)
#define TWIS_EVENTS_WRITE_EVENTS_WRITE_NotGenerated (0UL)
#define NRF_LOG_HEXDUMP_INST_ERROR(p_inst,p_data,len) NRF_LOG_INTERNAL_HEXDUMP_INST_ERROR(p_inst, p_data, len)
#define NFCT_TXD_AMOUNT_TXDATABITS_Msk (0x7UL << NFCT_TXD_AMOUNT_TXDATABITS_Pos)
#define RADIO_INTENCLR_CRCOK_Enabled (1UL)
#define SPIS_INTENSET_ACQUIRED_Pos (10UL)
#define NFCT_INTENSET_RXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_RXFRAMEEND_Pos)
#define USBD_WLENGTHH_WLENGTHH_Msk (0xFFUL << USBD_WLENGTHH_WLENGTHH_Pos)
#define MWU_REGIONENCLR_RGN2RA_Disabled (0UL)
#define POWER_RAM_POWER_S13POWER_On (1UL)
#define RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_NotGenerated (0UL)
#define SAADC_INTENSET_CH5LIMITL_Enabled (1UL)
#define GPIO_LATCH_PIN17_Pos (17UL)
#define MWU_PREGION_SUBS_SR13_Exclude (0UL)
#define EGU_INTENSET_TRIGGERED10_Set (1UL)
#define NFCT_INTEN_ERROR_Enabled (1UL)
#define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Trigger (1UL)
#define GPIO_OUTCLR_PIN18_High (1UL)
#define RTC_INTENCLR_TICK_Clear (1UL)
#define SPIS_PSEL_SCK_PIN_Msk (0x1FUL << SPIS_PSEL_SCK_PIN_Pos)
#define PM_LOG_INFO_COLOR 0
#define GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos)
#define WDT_CONFIG_SLEEP_Msk (0x1UL << WDT_CONFIG_SLEEP_Pos)
#define NRF_BALLOC_CONFIG_DEBUG_COLOR 0
#define GPIO_LATCH_PIN9_NotLatched (0UL)
#define NRF_CRYPTO_BACKEND_MICRO_ECC_ECC_SECP192R1_ENABLED 1
#define UART_CONFIG_STOP_Pos (4UL)
#define CC_HOST_RGF_HOST_IOT_LCS_LCS_IS_VALID_Msk (0x1UL << CC_HOST_RGF_HOST_IOT_LCS_LCS_IS_VALID_Pos)
#define LPCOMP_INTENSET_READY_Msk (0x1UL << LPCOMP_INTENSET_READY_Pos)
#define UART_DEFAULT_CONFIG_BAUDRATE 30801920
#define SAADC_CH_CONFIG_RESN_Pos (4UL)
#define LORAWAN_JOIN_ENABLE true
#define GPIO_OUTSET_PIN12_Set (1UL)
#define MWU_PREGION_END_END_Msk (0xFFFFFFFFUL << MWU_PREGION_END_END_Pos)
#define UARTE_INTENSET_ENDTX_Msk (0x1UL << UARTE_INTENSET_ENDTX_Pos)
#define NFCT_SELRES_CASCADE_Msk (0x1UL << NFCT_SELRES_CASCADE_Pos)
#define GPIO_DIRSET_PIN27_Set (1UL)
#define PPI_CHG_CH27_Pos (27UL)
#define MWU_PERREGION_SUBSTATWA_SR0_Access (1UL)
#define PPI_CHENSET_CH22_Enabled (1UL)
#define PDM_GAINR_GAINR_MinGain (0x00UL)
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)
#define GPIO_DIR_PIN6_Input (0UL)
#define TIMER_INTENCLR_COMPARE3_Pos (19UL)
#define RADIO_INTENCLR_DISABLED_Enabled (1UL)
#define SAADC_INTENSET_CH5LIMITL_Msk (0x1UL << SAADC_INTENSET_CH5LIMITL_Pos)
#define SAADC_INTENSET_CH3LIMITH_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP192K1_ENABLED 1
#define USBD_ISOINCONFIG_RESPONSE_NoResp (0UL)
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )
#define NRF_LOG_INTERNAL_ITEM_REGISTER(_name,_str_name,_info_color,_debug_color,_initial_lvl,_compiled_lvl) NRF_LOG_INTERNAL_CONST_ITEM_REGISTER(_name, _str_name, _info_color, _debug_color, _initial_lvl, _compiled_lvl)
#define USBD_INTENCLR_ENDEPOUT0_Msk (0x1UL << USBD_INTENCLR_ENDEPOUT0_Pos)
#define NFCT_INTENCLR_SELECTED_Enabled (1UL)
#define POWER_RAM_POWERSET_S15POWER_Msk (0x1UL << POWER_RAM_POWERSET_S15POWER_Pos)
#define RADIO_CCACTRL_CCAMODE_CarrierMode (1UL)
#define GPIO_OUTCLR_PIN23_High (1UL)
#define NRFX_RNG_CONFIG_INFO_COLOR 0
#define SPI_PSEL_MOSI_PIN_Pos (0UL)
#define RADIO_INTENCLR_CRCOK_Pos (12UL)
#define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Trigger (1UL)
#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_INFO_COLOR 0
#define NRF_I2S_BASE 0x40025000UL
#define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL << SPIS_SHORTS_END_ACQUIRE_Pos)
#define SAADC_EVENTS_CH_LIMITL_LIMITL_Generated (1UL)
#define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Msk (0x1UL << QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Pos)
#define MWU_PERREGION_SUBSTATRA_SR26_Pos (26UL)
#define GPIO_OUTSET_PIN21_Set (1UL)
#define TWIM_INTEN_SUSPENDED_Msk (0x1UL << TWIM_INTEN_SUSPENDED_Pos)
#define NRF_LOG_INTERNAL_HEXDUMP_ERROR(p_data,len) NRF_LOG_INTERNAL_HEXDUMP_MODULE(NRF_LOG_SEVERITY_ERROR, NRF_LOG_SEVERITY_ERROR, p_data, len)
#define GPIO_DIR_PIN1_Output (1UL)
#define I2S_EVENTS_RXPTRUPD_EVENTS_RXPTRUPD_NotGenerated (0UL)
#define USBD_INTEN_ENDISOOUT_Pos (20UL)
#define GPIO_IN_PIN17_High (1UL)
#define NRF_SDH_ANT_STACK_OBSERVER_PRIO 0
#define LPCOMP_EVENTS_CROSS_EVENTS_CROSS_Generated (1UL)
#define QSPI_CINSTRCONF_LFSTOP_Msk (0x1UL << QSPI_CINSTRCONF_LFSTOP_Pos)
#define NRF_LOG_ERROR_STRING_GET(code) ""
#define USBD_INTENCLR_ENDEPOUT4_Enabled (1UL)
#define I2S_PSEL_SDOUT_PIN_Pos (0UL)
#define MACRO_MAP_FOR_N_(N,...) CONCAT_2(MACRO_MAP_FOR_, N)((MACRO_MAP_FOR_N_LIST), __VA_ARGS__, )
#define TWI_INTENSET_RXDREADY_Enabled (1UL)
#define NRFX_TWIM_CONFIG_INFO_COLOR 0
#define POWER_RAM_POWERCLR_S0POWER_Off (1UL)
#define USBD_INTENSET_ENDEPOUT6_Set (1UL)
#define CoreDebug_DEMCR_MON_STEP_Pos 18U
#define INT_LEAST32_MAX INT32_MAX
#define EGU_INTEN_TRIGGERED3_Pos (3UL)
#define GPIOTE_INTENSET_PORT_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED5_Pos (5UL)
#define GPIO_IN_PIN19_Pos (19UL)
#define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL << SPIS_SEMSTAT_SEMSTAT_Pos)
#define TEMP_B5_B5_Msk (0x3FFFUL << TEMP_B5_B5_Pos)
#define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Msk (0x1UL << TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Pos)
#define BF_GET(val,bcnt,boff) ( ( (val) & BF_MASK((bcnt), (boff)) ) >> (boff) )
#define TWI_INTENSET_BB_Disabled (0UL)
#define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL)
#define PDM_ENABLE_ENABLE_Msk (0x1UL << PDM_ENABLE_ENABLE_Pos)
#define GPIO_IN_PIN29_Low (0UL)
#define MWU_INTEN_REGION0RA_Enabled (1UL)
#define SPIS_RXD_LIST_LIST_ArrayList (1UL)
#define UARTE_INTENSET_CTS_Set (1UL)
#define GPIO_LATCH_PIN26_NotLatched (0UL)
#define QDEC_SAMPLEPER_SAMPLEPER_2048us (4UL)
#define PDM_GAINL_GAINL_Pos (0UL)
#define GPIO_DIRCLR_PIN25_Output (1UL)
#define PPI_CHG3_CH7_Msk PPI_CHG_CH7_Msk
#define NFCT_FIELDPRESENT_FIELDPRESENT_NoField (0UL)
#define MWU_INTENSET_REGION3WA_Set (1UL)
#define RADIO_DACNF_ENA4_Msk (0x1UL << RADIO_DACNF_ENA4_Pos)
#define QSPI_PSEL_IO2_CONNECT_Connected (0UL)
#define SPIS_PSEL_CSN_CONNECT_Connected (0UL)
#define I2S_INTENCLR_TXPTRUPD_Clear (1UL)
#define RADIO_PCNF0_CRCINC_Exclude (0UL)
#define GPIO_LATCH_PIN12_NotLatched (0UL)
#define GPIO_DIRCLR_PIN9_Pos (9UL)
#define GPIO_DIRCLR_PIN16_Input (0UL)
#define GPIO_LATCH_PIN15_Latched (1UL)
#define SAADC_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define NFCT_INTENCLR_RXFRAMEEND_Disabled (0UL)
#define UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define NRF_PWM1_BASE 0x40021000UL
#define TIMER_PRESCALER_PRESCALER_Pos (0UL)
#define NFCT_TXD_AMOUNT_TXDATABYTES_Pos (3UL)
#define TWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL)
#define NFCT_INTEN_ENDTX_Disabled (0UL)
#define CLOCK_EVENTS_CTSTOPPED_EVENTS_CTSTOPPED_Pos (0UL)
#define LPCOMP_INTENSET_CROSS_Pos (3UL)
#define PPI_CHEN_CH26_Disabled (0UL)
#define NFCT_SENSRES_RFU74_Msk (0xFUL << NFCT_SENSRES_RFU74_Pos)
#define PWM_INTENCLR_LOOPSDONE_Disabled (0UL)
#define SPIM_PSEL_MOSI_CONNECT_Disconnected (1UL)
#define DEFAULT_BME_PRESSURE_MIN 0
#define ECB_TASKS_STARTECB_TASKS_STARTECB_Trigger (1UL)
#define GPIO_PIN_CNF_DRIVE_S0D1 (6UL)
#define GPIO_DIRSET_PIN4_Set (1UL)
#define I2S_CONFIG_CHANNELS_CHANNELS_Stereo (0UL)
#define UICR_PSELRESET_CONNECT_Pos (31UL)
#define APP_USBD_MSC_CONFIG_LOG_LEVEL 3
#define PWM_PRESCALER_PRESCALER_DIV_1 (0UL)
#define PPI_CHEN_CH18_Disabled (0UL)
#define SPIM_STALLSTAT_TX_Pos (0UL)
#define ACL_ACL_ADDR_ADDR_Msk (0xFFFFFFFFUL << ACL_ACL_ADDR_ADDR_Pos)
#define NRF_QDEC_BASE 0x40012000UL
#define NRF_ERROR_BLE_IPSP_CHANNEL_ALREADY_EXISTS (NRF_ERROR_BLE_IPSP_ERR_BASE + 0x0001)
#define UARTE_PSEL_RXD_PIN_Msk (0x1FUL << UARTE_PSEL_RXD_PIN_Pos)
#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)
#define EGU_INTENSET_TRIGGERED4_Disabled (0UL)
#define PPI_CHENCLR_CH22_Clear (1UL)
#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)
#define SPI_TXD_TXD_Pos (0UL)
#define PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos)
#define RADIO_PCNF1_MAXLEN_Pos (0UL)
#define NFCT_EVENTS_SELECTED_EVENTS_SELECTED_Pos (0UL)
#define USBD_EPINEN_IN6_Pos (6UL)
#define PPI_CHENCLR_CH14_Enabled (1UL)
#define I2S_PSEL_MCK_PIN_Pos (0UL)
#define NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED 0
#define GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos)
#define TWIS_INTEN_TXSTARTED_Pos (20UL)
#define GPIO_DIRSET_PIN26_Set (1UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_Msk (0x3UL << I2S_CONFIG_SWIDTH_SWIDTH_Pos)
#define PWM_PRESCALER_PRESCALER_DIV_4 (2UL)
#define __CTYPE_DIGIT 0x04
#define GPIO_DIR_PIN19_Input (0UL)
#define SAADC_INTENSET_CH4LIMITL_Disabled (0UL)
#define PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos)
#define MWU_NMIENCLR_REGION2WA_Enabled (1UL)
#define NRFX_TWI_ENABLED 0
#define QSPI_PSEL_SCK_CONNECT_Disconnected (1UL)
#define SAADC_CH_CONFIG_RESN_VDD1_2 (3UL)
#define RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_Generated (1UL)
#define TWIM_ERRORSRC_ANACK_Msk (0x1UL << TWIM_ERRORSRC_ANACK_Pos)
#define NRF_SDH_BLE_OBSERVER_PRIO_LEVELS 4
#define TWIM_INTEN_LASTRX_Msk (0x1UL << TWIM_INTEN_LASTRX_Pos)
#define UARTE_ERRORSRC_PARITY_Pos (1UL)
#define UARTE_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << UARTE_EVENTS_ERROR_EVENTS_ERROR_Pos)
#define WDT_RREN_RR5_Pos (5UL)
#define GPIOTE_INTENCLR_IN1_Enabled (1UL)
#define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL << CLOCK_LFCLKRUN_STATUS_Pos)
#define UICR_REGOUT0_VOUT_Pos (0UL)
#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)
#define POWER_RESETREAS_DOG_Detected (1UL)
#define IS_SET(W,B) (((W) >> (B)) & 1)
#define PSELA PSEL.A
#define PSELB PSEL.B
#define GPIO_IN_PIN3_High (1UL)
#define UART_ERRORSRC_BREAK_Present (1UL)
#define MWU_INTEN_REGION3WA_Pos (6UL)
#define RADIO_EVENTS_READY_EVENTS_READY_Pos (0UL)
#define SPIM_CSNPOL_CSNPOL_Msk (0x1UL << SPIM_CSNPOL_CSNPOL_Pos)
#define FICR_TRNG90B_RCCUTOFF_RCCUTOFF_Msk (0xFFFFFFFFUL << FICR_TRNG90B_RCCUTOFF_RCCUTOFF_Pos)
#define MWU_PERREGION_SUBSTATWA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR23_Pos)
#define TIMER_INTENSET_COMPARE0_Msk (0x1UL << TIMER_INTENSET_COMPARE0_Pos)
#define NRFX_I2S_CONFIG_INFO_COLOR 0
#define NFCT_FIELDPRESENT_FIELDPRESENT_Pos (0UL)
#define PPI_CHG_CH18_Msk (0x1UL << PPI_CHG_CH18_Pos)
#define EGU_INTEN_TRIGGERED4_Disabled (0UL)
#define EGU_INTENCLR_TRIGGERED6_Disabled (0UL)
#define TWIM_INTENSET_ERROR_Disabled (0UL)
#define PPI_CHG_CH20_Included (1UL)
#define I2S_INTENSET_TXPTRUPD_Msk (0x1UL << I2S_INTENSET_TXPTRUPD_Pos)
#define COMP_CONFIG_SPEED_MODE 2
#define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Trigger (1UL)
#define MWU_PERREGION_SUBSTATRA_SR23_Access (1UL)
#define USBD_EPSTATUS_EPOUT6_DataDone (1UL)
#define SPIS_MAXTX_MAXTX_Pos SPIS_TXD_MAXCNT_MAXCNT_Pos
#define PSELSCK PSEL.SCK
#define GPIO_LATCH_PIN6_NotLatched (0UL)
#define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL)
#define RADIO_CCACTRL_CCACORRCNT_Msk (0xFFUL << RADIO_CCACTRL_CCACORRCNT_Pos)
#define RTC_EVTENCLR_COMPARE0_Disabled (0UL)
#define GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos)
#define QSPI_ERASE_LEN_LEN_Pos (0UL)
#define INT_LEAST8_MIN INT8_MIN
#define MWU_PREGION_SUBS_SR26_Pos (26UL)
#define TWI_INTENCLR_STOPPED_Msk (0x1UL << TWI_INTENCLR_STOPPED_Pos)
#define NFCT_INTENSET_TXFRAMEEND_Set (1UL)
#define PPI_CHG1_CH12_Excluded PPI_CHG_CH12_Excluded
#define SAADC_INTENCLR_CH1LIMITH_Disabled (0UL)
#define LPCOMP_HYST_HYST_Pos (0UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_HASH_SHA256_ENABLED 1
#define POWER_RAM_POWER_S12POWER_Pos (12UL)
#define MWU_PERREGION_SUBSTATRA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR17_Pos)
#define POWER_POFCON_THRESHOLD_Pos (1UL)
#define MACRO_REPEAT_FOR_32(n_list,macro,...) macro(GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), __VA_ARGS__) MACRO_REPEAT_FOR_31((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__)
#define S140 1
#define BLE_IAS_BLE_OBSERVER_PRIO 2
#define TIMER_PRESCALER_PRESCALER_Msk (0xFUL << TIMER_PRESCALER_PRESCALER_Pos)
#define FICR_TEMP_A1_A_Msk (0xFFFUL << FICR_TEMP_A1_A_Pos)
#define POWER_RAMSTATUS_RAMBLOCK0_On (1UL)
#define RTC_INTENSET_OVRFLW_Pos (1UL)
#define NFCT_FRAMESTATUS_RX_OVERRUN_Pos (3UL)
#define LPCOMP_TASKS_SAMPLE_TASKS_SAMPLE_Trigger (1UL)
#define COMP_SHORTS_CROSS_STOP_Enabled (1UL)
#define __CTYPE_ALNUM (__CTYPE_UPPER | __CTYPE_LOWER | __CTYPE_DIGIT)
#define MWU_NMIENCLR_REGION1WA_Clear (1UL)
#define RADIO_INTENCLR_PHYEND_Pos (27UL)
#define MWU_INTENCLR_REGION1RA_Pos (3UL)
#define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Generated (1UL)
#define SAADC_CH_CONFIG_RESP_Pullup (2UL)
#define TWIM_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
#define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Msk (0x1UL << RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Pos)
#define SAADC_INTEN_CH4LIMITL_Disabled (0UL)
#define MACRO_MAP_FOR_PARAM_(param,...) MACRO_MAP_FOR_PARAM_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), param, __VA_ARGS__)
#define GPIO_PIN_CNF_DRIVE_S0H1 (2UL)
#define UART_INTENSET_RXDRDY_Set (1UL)
#define GPIO_OUTSET_PIN9_Set (1UL)
#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)
#define CRC16_ENABLED 1
#define GPIO_DIRSET_PIN22_Input (0UL)
#define I2S_INTENCLR_TXPTRUPD_Pos (5UL)
#define GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos)
#define UART_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
#define NRF_QUEUE_CONFIG_LOG_LEVEL 3
#define POWER_RAM_POWER_S0RETENTION_Pos (16UL)
#define NVMC_READY_READY_Ready (1UL)
#define GPIO_DIRCLR_PIN1_Clear (1UL)
#define DEFAULT_BME_PRESSURE_MAX UINT16_MAX
#define UARTE_EVENTS_RXTO_EVENTS_RXTO_Msk (0x1UL << UARTE_EVENTS_RXTO_EVENTS_RXTO_Pos)
#define COMP_INTENSET_UP_Enabled (1UL)
#define SPIM_RXD_PTR_PTR_Pos (0UL)
#define POWER_EVENTS_USBREMOVED_EVENTS_USBREMOVED_Msk (0x1UL << POWER_EVENTS_USBREMOVED_EVENTS_USBREMOVED_Pos)
#define NRF_PARAM_CHECK(_module,_cond,_err,_printfn) do { if ((_cond)) { } else if (!(_module ## _PARAM_CHECK_DISABLED)) { _printfn("%s check failed in %s() with value 0x%x.", #_cond, __func__, _err); return (_err); } else { ASSERT((_cond)); } } while (0);
#define RADIO_DACNF_ENA2_Disabled (0UL)
#define COMP_INTENSET_READY_Enabled (1UL)
#define USBD_INTEN_ENDEPIN7_Msk (0x1UL << USBD_INTEN_ENDEPIN7_Pos)
#define FPU_FPCCR_LSPEN_Pos 30U
#define USBD_INTENCLR_ENDEPIN5_Pos (7UL)
#define SPIM_TASKS_START_TASKS_START_Pos (0UL)
#define CCM_INTENSET_ENDCRYPT_Disabled (0UL)
#define RADIO_INTENSET_TXREADY_Msk (0x1UL << RADIO_INTENSET_TXREADY_Pos)
#define SPIM_INTENCLR_END_Clear (1UL)
#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)
#define PWM_INTENCLR_STOPPED_Clear (1UL)
#define SPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos)
#define GPIO_PIN_CNF_SENSE_Pos (16UL)
#define RADIO_EDCNT_EDCNT_Pos (0UL)
#define RADIO_SHORTS_TXREADY_START_Disabled (0UL)
#define POWER_POFCON_THRESHOLDVDDH_Msk (0xFUL << POWER_POFCON_THRESHOLDVDDH_Pos)
#define USBD_EPOUTEN_OUT2_Pos (2UL)
#define CLOCK_INTENCLR_CTSTARTED_Disabled (0UL)
#define GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos)
#define NFCT_INTENCLR_RXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_RXFRAMESTART_Pos)
#define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Msk (0x1UL << RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Pos)
#define POWER_RAM_POWERCLR_S7POWER_Off (1UL)
#define RADIO_INTENSET_DEVMISS_Set (1UL)
#define GPIO_LATCH_PIN23_NotLatched (0UL)
#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid (3UL)
#define I2S_CONFIG_MCKEN_MCKEN_Msk (0x1UL << I2S_CONFIG_MCKEN_MCKEN_Pos)
#define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Generated (1UL)
#define CLOCK_LFCLKSRC_BYPASS_Pos (16UL)
#define POWER_RAM_POWER_S12POWER_Off (0UL)
#define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL)
#define UARTE_INTEN_NCTS_Pos (1UL)
#define CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL)
#define POWER_DCDCEN0_DCDCEN_Msk (0x1UL << POWER_DCDCEN0_DCDCEN_Pos)
#define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL << CLOCK_HFCLKSTAT_STATE_Pos)
#define COMP_INTENSET_UP_Disabled (0UL)
#define INT_LEAST32_MIN INT32_MIN
#define SPIS_ENABLE_ENABLE_Pos (0UL)
#define PPI_CHEN_CH9_Pos (9UL)
#define USBD_ISOSPLIT_SPLIT_Msk (0xFFFFUL << USBD_ISOSPLIT_SPLIT_Pos)
#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)
#define WDT_RR_RR_Msk (0xFFFFFFFFUL << WDT_RR_RR_Pos)
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )
#define COMP_EVENTS_CROSS_EVENTS_CROSS_Msk (0x1UL << COMP_EVENTS_CROSS_EVENTS_CROSS_Pos)
#define RADIO_INTENSET_CRCERROR_Pos (13UL)
#define POWER_USBREGSTATUS_VBUSDETECT_NoVbus (0UL)
#define POWER_RAM_POWERCLR_S2POWER_Pos (2UL)
#define MWU_INTENCLR_REGION3RA_Enabled (1UL)
#define GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos)
#define GPIO_DIR_PIN2_Input (0UL)
#define PPI_CHEN_CH22_Pos (22UL)
#define POWER_INTENSET_SLEEPENTER_Set (1UL)
#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL)
#define MWU_PERREGION_SUBSTATWA_SR1_Pos (1UL)
#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)
#define RADIO_TASKS_CCASTOP_TASKS_CCASTOP_Pos (0UL)
#define NFCT_SENSRES_NFCIDSIZE_Msk (0x3UL << NFCT_SENSRES_NFCIDSIZE_Pos)
#define TWIS_INTEN_STOPPED_Msk (0x1UL << TWIS_INTEN_STOPPED_Pos)
#define __CODE 
#define TIMER_BITMODE_BITMODE_16Bit (0UL)
#define RTC_EVTENSET_COMPARE2_Pos (18UL)
#define TWI_INTENCLR_ERROR_Msk (0x1UL << TWI_INTENCLR_ERROR_Pos)
#define NRFX_UART_DEFAULT_CONFIG_IRQ_PRIORITY 6
#define SPIS_TASKS_RELEASE_TASKS_RELEASE_Trigger (1UL)
#define NRF_CRYPTO_CURVE25519_BIG_ENDIAN_ENABLED 0
#define EGU_INTENSET_TRIGGERED15_Msk (0x1UL << EGU_INTENSET_TRIGGERED15_Pos)
#define UARTE_CONFIG_HWFC_Msk (0x1UL << UARTE_CONFIG_HWFC_Pos)
#define APSR_Q_Pos 27U
#define I2S_CONFIG_MASTER 0
#define EGU_INTENSET_TRIGGERED7_Set (1UL)
#define POWER_RAM_POWER_S2RETENTION_On (1UL)
#define NFCT_INTENSET_ENDRX_Disabled (0UL)
#define SAADC_INTENSET_CH6LIMITH_Set (1UL)
#define SPIM_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << SPIM_EVENTS_STARTED_EVENTS_STARTED_Pos)
#define PPI_CHG2_CH15_Pos PPI_CHG_CH15_Pos
#define NFCT_INTEN_COLLISION_Msk (0x1UL << NFCT_INTEN_COLLISION_Pos)
#define APP_SDCARD_FREQ_DATA 1073741824
#define PPI_CHENSET_CH21_Pos (21UL)
#define QSPI_ADDRCONF_WIPWAIT_Msk (0x1UL << QSPI_ADDRCONF_WIPWAIT_Pos)
#define QDEC_LEDPRE_LEDPRE_Pos (0UL)
#define PWM_INTEN_SEQEND0_Enabled (1UL)
#define USBD_INTEN_ENDEPIN3_Pos (5UL)
#define TWIS_SHORTS_READ_SUSPEND_Pos (14UL)
#define NRF_ERROR_DRV_TWI_ERR_DNACK (NRF_ERROR_PERIPH_DRIVERS_ERR_BASE + 0x0002)
#define GPIO_DIRCLR_PIN23_Pos (23UL)
#define RADIO_SHORTS_PHYEND_DISABLE_Disabled (0UL)
#define FIELD_ARRAY_SIZE(struct_type,field) (FIELD_SIZE(struct_type, field) / FIELD_SIZE(struct_type, field[0]))
#define NRF_CCM_BASE 0x4000F000UL
#define NRF_CRYPTO_BACKEND_CC310_CHACHA_POLY_ENABLED 1
#define CCM_MODE_MODE_Encryption (0UL)
#define FPU_FPCCR_BFRDY_Pos 6U
#define GPIOTE_INTENSET_IN7_Enabled (1UL)
#define CCM_INTENCLR_ERROR_Disabled (0UL)
#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)
#define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos)
#define UICR_REGOUT0_VOUT_DEFAULT (7UL)
#define PPI_CHEN_CH6_Enabled (1UL)
#define POWER_INTENCLR_USBDETECTED_Clear (1UL)
#define USBD_EVENTS_EP0DATADONE_EVENTS_EP0DATADONE_Pos (0UL)
#define GPIO_OUTCLR_PIN2_Clear (1UL)
#define USBD_INTEN_EP0DATADONE_Pos (10UL)
#define USBD_EPSTATUS_EPOUT7_NoData (0UL)
#define USBD_EPDATASTATUS_EPOUT6_Msk (0x1UL << USBD_EPDATASTATUS_EPOUT6_Pos)
#define PDM_ENABLE_ENABLE_Disabled (0UL)
#define GPIO_IN_PIN30_Pos (30UL)
#define GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos)
#define UARTE_INTENSET_RXDRDY_Disabled (0UL)
#define I2S_INTENCLR_TXPTRUPD_Enabled (1UL)
#define USBD_INTENCLR_ENDEPIN6_Enabled (1UL)
#define SPIM_PSEL_MOSI_PIN_Msk (0x1FUL << SPIM_PSEL_MOSI_PIN_Pos)
#define MWU_PREGION_SUBS_SR4_Msk (0x1UL << MWU_PREGION_SUBS_SR4_Pos)
#define MWU_PREGION_SUBS_SR21_Pos (21UL)
#define USBD_DTOGGLE_VALUE_Msk (0x3UL << USBD_DTOGGLE_VALUE_Pos)
#define MACRO_MAP_REC(...) MACRO_MAP_REC_(__VA_ARGS__)
#define SAADC_INTEN_CH6LIMITL_Enabled (1UL)
#define LPCOMP_EVENTS_CROSS_EVENTS_CROSS_NotGenerated (0UL)
#define MWU_REGIONEN_PRGN0RA_Pos (25UL)
#define FICR_TRNG90B_ROSC1_ROSC1_Pos (0UL)
#define UARTE_CONFIG_PARITY_Pos (1UL)
#define GPIO_OUTSET_PIN12_Pos (12UL)
#define TWI_FREQUENCY_FREQUENCY_Pos (0UL)
#define TWIS_INTENCLR_ERROR_Msk (0x1UL << TWIS_INTENCLR_ERROR_Pos)
#define SAADC_ENABLE_ENABLE_Disabled (0UL)
#define GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos)
#define TPI_BASE (0xE0040000UL)
#define CoreDebug_DHCSR_DBGKEY_Pos 16U
#define ECB_INTENCLR_ENDECB_Msk (0x1UL << ECB_INTENCLR_ENDECB_Pos)
#define NRFX_SPIM_MISO_PULL_CFG 1
#define GPIO_OUTSET_PIN22_Low (0UL)
#define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL)
#define GPIO_IN_PIN3_Pos (3UL)
#define NRF_RTC0_BASE 0x4000B000UL
#define SPIM_INTENSET_STARTED_Enabled (1UL)
#define PPI_CHG_CH27_Included (1UL)
#define PWM_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
#define USBD_EVENTS_EPDATA_EVENTS_EPDATA_Generated (1UL)
#define USBD_INTENCLR_ENDEPIN0_Disabled (0UL)
#define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_NotGenerated (0UL)
#define MWU_NMIENCLR_REGION1WA_Pos (2UL)
#define PDM_GAINR_GAINR_Pos (0UL)
#define TWIM_PSEL_SDA_CONNECT_Disconnected (1UL)
#define PPI_CHG_CH19_Included (1UL)
#define USBD_EPOUTEN_OUT3_Disable (0UL)
#define POWER_INTENSET_USBDETECTED_Disabled (0UL)
#define PPI_CHENSET_CH8_Set (1UL)
#define CCM_ENABLE_ENABLE_Msk (0x3UL << CCM_ENABLE_ENABLE_Pos)
#define NRF_CRYPTO_BACKEND_CC310_RNG_ENABLED 1
#define USBD_INTENSET_ENDEPIN2_Msk (0x1UL << USBD_INTENSET_ENDEPIN2_Pos)
#define CoreDebug_DHCSR_S_SLEEP_Pos 18U
#define RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_Msk (0x1UL << RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_Pos)
#define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL)
#define PSELSCL PSEL.SCL
#define GPIO_OUT_PIN5_Pos (5UL)
#define UARTE_PSEL_RXD_CONNECT_Disconnected (1UL)
#define TWIM_ERRORSRC_DNACK_Pos (2UL)
#define SAADC_INTENSET_STARTED_Pos (0UL)
#define GPIO_OUT_PIN19_Pos (19UL)
#define RADIO_TASKS_START_TASKS_START_Pos (0UL)
#define NRF_EGU5_BASE 0x40019000UL
#define NFCT_RXD_AMOUNT_RXDATABITS_Msk (0x7UL << NFCT_RXD_AMOUNT_RXDATABITS_Pos)
#define RADIO_EVENTS_FRAMESTART_EVENTS_FRAMESTART_Pos (0UL)
#define COMP_INTENSET_READY_Disabled (0UL)
#define POWER_RAM_POWER_S3POWER_Off (0UL)
#define QSPI_PSEL_IO1_CONNECT_Disconnected (1UL)
#define SPIS_INTENSET_END_Msk (0x1UL << SPIS_INTENSET_END_Pos)
#define GPIO_DIR_PIN15_Input (0UL)
#define GPIO_OUT_PIN29_Low (0UL)
#define NRF_LOG_MAX_NUM_OF_ARGS 6
#define COMP_CONFIG_ISOURCE 0
#define ONOFF_STATE_BITMASK (0x01)
#define UART_CONFIG_HWFC_Disabled (0UL)
#define PSELSDA PSEL.SDA
#define TWI_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL)
#define NFCT_INTENSET_STARTED_Msk (0x1UL << NFCT_INTENSET_STARTED_Pos)
#define MWU_PREGION_SUBS_SR6_Include (1UL)
#define GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos)
#define TIMER_INTENSET_COMPARE1_Enabled (1UL)
#define RADIO_PDUSTAT_CISTAT_LR500kbit (1UL)
#define PPI_CHG_CH1_Pos (1UL)
#define PPI_CHEN_CH26_Enabled (1UL)
#define GPIOTE_INTENCLR_IN2_Pos (2UL)
#define NRFX_QSPI_CONFIG_WRITEOC 0
#define SPI_PSEL_MOSI_PORT_Pos (5UL)
#define SAADC_INTEN_CH1LIMITL_Pos (9UL)
#define SPI_INTENCLR_READY_Enabled (1UL)
#define GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos)
#define USBD_EPSTATUS_EPIN3_Msk (0x1UL << USBD_EPSTATUS_EPIN3_Pos)
#define LPCOMP_HYST_HYST_Enabled (1UL)
#define QSPI_CINSTRDAT1_BYTE4_Msk (0xFFUL << QSPI_CINSTRDAT1_BYTE4_Pos)
#define RADIO_TIFS_TIFS_Msk (0x3FFUL << RADIO_TIFS_TIFS_Pos)
#define UARTE_PSEL_RTS_CONNECT_Pos (31UL)
#define USBD_EPSTATUS_EPOUT2_Msk (0x1UL << USBD_EPSTATUS_EPOUT2_Pos)
#define NFCT_FIELDPRESENT_LOCKDETECT_Pos (1UL)
#define COMP_TASKS_START_TASKS_START_Pos (0UL)
#define GPIO_DIR_PIN29_Output (1UL)
#define PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos)
#define GPIO_LATCH_PIN20_NotLatched (0UL)
#define ECB_INTENCLR_ERRORECB_Disabled (0UL)
#define SAADC_INTENSET_CH4LIMITL_Enabled (1UL)
#define NRF_ERROR_SOC_BASE_NUM (0x2000)
#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)
#define GPIO_DIRSET_PIN17_Pos (17UL)
#define MWU_NMIENSET_REGION3WA_Pos (6UL)
#define TWIS_PSEL_SCL_CONNECT_Pos (31UL)
#define GPIO_OUTCLR_PIN17_Clear (1UL)
#define CONFIG_FILE (0xF010)
#define RADIO_INTENSET_BCMATCH_Disabled (0UL)
#define BEEP_MAX_LENGHT 30
#define UART_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL)
#define I2S_CONFIG_RXEN_RXEN_DISABLE I2S_CONFIG_RXEN_RXEN_Disabled
#define USBD_INTENCLR_ENDEPOUT4_Clear (1UL)
#define FICR_TEMP_B2_B_Pos (0UL)
#define QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL)
#define GPIO_DIRCLR_PIN12_Clear (1UL)
#define PDM_INTENCLR_STOPPED_Enabled (1UL)
#define MWU_INTEN_REGION0RA_Pos (1UL)
#define GPIO_LATCH_PIN16_Pos (16UL)
#define PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos)
#define MWU_PERREGION_SUBSTATWA_SR10_Access (1UL)
#define GPIO_DIRSET_PIN28_Output (1UL)
#define USBD_USBADDR_ADDR_Pos (0UL)
#define GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos)
#define I2S_PSEL_SCK_CONNECT_Pos (31UL)
#define CLOCK_CONFIG_LOG_LEVEL 3
#define NRF_LOG_WARNING(...) NRF_LOG_INTERNAL_WARNING( __VA_ARGS__)
#define POWER_RAM_POWERCLR_S9POWER_Pos (9UL)
#define PWM_INTENCLR_SEQSTARTED1_Enabled (1UL)
#define POWER_RAM_POWERSET_S11RETENTION_On (1UL)
#define SPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL)
#define SPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL)
#define FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL)
#define SPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL)
#define TEMP_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define SPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL)
#define RADIO_INTENSET_DEVMISS_Disabled (0UL)
#define MPU_RASR_XN_Pos 28U
#define LPCOMP_CONFIG_DEBUG_COLOR 0
#define MACRO_MAP_FOR_(...) MACRO_MAP_FOR_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), __VA_ARGS__)
#define MWU_PERREGION_SUBSTATWA_SR31_Pos (31UL)
#define USBD_INTENCLR_EP0SETUP_Disabled (0UL)
#define PPI_CHG_CH26_Pos (26UL)
#define PDM_INTEN_STARTED_Msk (0x1UL << PDM_INTEN_STARTED_Pos)
#define TIMER_INTENCLR_COMPARE2_Pos (18UL)
#define RADIO_INTENCLR_FRAMESTART_Disabled (0UL)
#define RADIO_TASKS_EDSTOP_TASKS_EDSTOP_Msk (0x1UL << RADIO_TASKS_EDSTOP_TASKS_EDSTOP_Pos)
#define TASKS_CHG1DIS TASKS_CHG[1].DIS
#define SAADC_INTEN_DONE_Enabled (1UL)
#define SAADC_INTEN_CH0LIMITH_Disabled (0UL)
#define UARTE_INTENCLR_ENDTX_Enabled (1UL)
#define RTC_EVENTS_COMPARE_EVENTS_COMPARE_NotGenerated (0UL)
#define MACRO_REPEAT_14(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_13(macro, __VA_ARGS__)
#define USBD_TASKS_STARTISOOUT_TASKS_STARTISOOUT_Pos (0UL)
#define RTC_INTENCLR_COMPARE1_Clear (1UL)
#define POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos)
#define INT32_MAX 2147483647L
#define GPIO_PIN_CNF_DRIVE_S0S1 (0UL)
#define TIMER1_ENABLED 1
#define MWU_REGIONENSET_RGN2WA_Pos (4UL)
#define TEMP_INTENSET_DATARDY_Enabled (1UL)
#define GPIO_OUT_PIN8_Pos (8UL)
#define GPIO_OUTSET_PIN20_Set (1UL)
#define MWU_INTENCLR_REGION3WA_Pos (6UL)
#define NFCT_SENSRES_PLATFCONFIG_Msk (0xFUL << NFCT_SENSRES_PLATFCONFIG_Pos)
#define LPCOMP_RESULT_RESULT_Bellow LPCOMP_RESULT_RESULT_Below
#define RADIO_TXPOWER_TXPOWER_Pos2dBm (0x2UL)
#define GPIOTE_INTENCLR_PORT_Pos (31UL)
#define I2S_ENABLED 1
#define UARTE_INTEN_RXTO_Msk (0x1UL << UARTE_INTEN_RXTO_Pos)
#define MACRO_REPEAT_17(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_16(macro, __VA_ARGS__)
#define GPIO_DIRCLR_PIN24_Clear (1UL)
#define SPIS_CONFIG_INFO_COLOR 0
#define USBD_INTENSET_ENDEPOUT5_Set (1UL)
#define NRF_LOG_INTERNAL_LOG_PUSH(_str) (void)(_str)
#define TWI_INTENCLR_BB_Clear (1UL)
#define EGU_INTEN_TRIGGERED2_Pos (2UL)
#define NRF_SDH_SOC_DEBUG_COLOR 0
#define POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK3_Pos)
#define EGU_INTENCLR_TRIGGERED4_Pos (4UL)
#define GPIO_IN_PIN18_Pos (18UL)
#define PPI_CHG2_CH5_Included PPI_CHG_CH5_Included
#define NRF_LOG_HEXDUMP_WARNING(p_data,len) NRF_LOG_INTERNAL_HEXDUMP_WARNING(p_data, len)
#define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL << CCM_MICSTATUS_MICSTATUS_Pos)
#define TWIS_INTENSET_TXSTARTED_Pos (20UL)
#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL)
#define GPIO_IN_PIN28_Low (0UL)
#define GPIO_IN_PIN2_Low (0UL)
#define GPIO_DIRCLR_PIN16_Output (1UL)
#define MWU_REGIONEN_RGN1RA_Enable (1UL)
#define __CORE_CM4_H_GENERIC 
#define MACRO_MAP_REC_5(macro,a,...) macro(a) MACRO_MAP_REC_4 (macro, __VA_ARGS__, )
#define UARTE_RXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << UARTE_RXD_AMOUNT_AMOUNT_Pos)
#define GPIO_LATCH_PIN0_NotLatched (0UL)
#define PWM_INTENSET_SEQSTARTED1_Pos (3UL)
#define GPIOTE_INTENCLR_IN2_Disabled (0UL)
#define MWU_REGIONENSET_RGN3RA_Pos (7UL)
#define SPIM_INTENSET_STARTED_Pos (19UL)
#define PPI_CHG_CH6_Excluded (0UL)
#define RADIO_DACNF_ENA3_Msk (0x1UL << RADIO_DACNF_ENA3_Pos)
#define POWER_RAM_POWER_S13POWER_Msk (0x1UL << POWER_RAM_POWER_S13POWER_Pos)
#define RTC_INTENCLR_COMPARE1_Disabled (0UL)
#define UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL)
#define MWU_REGIONENSET_RGN0RA_Set (1UL)
#define NRFX_SAADC_CONFIG_IRQ_PRIORITY 6
#define SPI1_TWI1_IRQn SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn
#define USBD_EPDATASTATUS_EPOUT5_Started (1UL)
#define GPIO_DIRCLR_PIN8_Pos (8UL)
#define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Pos (0UL)
#define POWER_RAM_POWER_S7POWER_Off (0UL)
#define AAR_INTENCLR_END_Clear (1UL)
#define NRF_ERROR_CRYPTO_ERR_BASE (0x8500)
#define NFCT_INTENCLR_ENDTX_Disabled (0UL)
#define COMP_INTENCLR_DOWN_Clear (1UL)
#define RADIO_INTENSET_RATEBOOST_Disabled (0UL)
#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_LOG_LEVEL 3
#define UART_SHORTS_NCTS_STOPRX_Enabled (1UL)
#define FPU_MVFR1_FP_HPFP_Pos 24U
#define NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY 1
#define MWU_REGIONENCLR_RGN1WA_Pos (2UL)
#define USBD_INTENCLR_ENDEPIN7_Disabled (0UL)
#define GPIO_LATCH_PIN1_Latched (1UL)
#define QSPI_IFCONFIG0_ADDRMODE_Pos (6UL)
#define I2S_CONFIG_RATIO_RATIO_48X (1UL)
#define USBD_EVENTS_EP0SETUP_EVENTS_EP0SETUP_Generated (1UL)
#define GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos)
#define NVMC_ICACHECNF_CACHEPROFEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEPROFEN_Pos)
#define USBD_INTENCLR_ENDISOIN_Pos (11UL)
#define CONTROL_nPRIV_Pos 0U
#define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Pos (0UL)
#define TWI_INTENCLR_STOPPED_Clear (1UL)
#define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos (0UL)
#define GPIO_DIRSET_PIN3_Set (1UL)
#define PWM_SHORTS_SEQEND1_STOP_Disabled (0UL)
#define NFCT_EVENTS_AUTOCOLRESSTARTED_EVENTS_AUTOCOLRESSTARTED_Generated (1UL)
#define POWER_RAM_POWERSET_S13POWER_On (1UL)
#define HARDWARE_MINOR 0
#define MACRO_MAP_REC_17(macro,a,...) macro(a) MACRO_MAP_REC_16(macro, __VA_ARGS__, )
#define NRF_CRYPTO_BACKEND_CC310_AES_CTR_ENABLED 1
#define UARTE_INTEN_ENDRX_Disabled (0UL)
#define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Msk (0x1UL << PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Pos)
#define RTC_EVTEN_TICK_Msk (0x1UL << RTC_EVTEN_TICK_Pos)
#define QSPI_ENABLED 1
#define NRF_SDH_STATE_OBSERVER_PRIO_LEVELS 2
#define UARTE_ERRORSRC_BREAK_Pos (3UL)
#define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Msk (0x1UL << TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Pos)
#define RTC_EVTEN_COMPARE1_Disabled (0UL)
#define SAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL << SAADC_RESULT_PTR_PTR_Pos)
#define NRF_BLE_CONN_PARAMS_MAX_SUPERVISION_TIMEOUT_DEVIATION 65535
#define USBD_EPINEN_IN5_Pos (5UL)
#define NFCT_SELRES_RFU43_Pos (3UL)
#define MWU_PREGION_SUBS_SR26_Exclude (0UL)
#define RTC_EVTEN_COMPARE0_Enabled (1UL)
#define NRF_LOG_MODULE_ID_GET_DYNAMIC(addr) (((uint32_t)(addr) - (uint32_t)NRF_SECTION_START_ADDR(log_dynamic_data)) / sizeof(nrf_log_module_dynamic_data_t))
#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL )
#define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL)
#define SPIM_INTENSET_ENDRX_Set (1UL)
#define POWER_INTENCLR_POFWARN_Pos (2UL)
#define GPIO_LATCH_PIN31_NotLatched (0UL)
#define GPIO_DIRSET_PIN25_Set (1UL)
#define MWU_PERREGION_SUBSTATWA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR3_Pos)
#define PPI_CHENCLR_CH11_Pos (11UL)
#define TWIS_ORC_ORC_Msk (0xFFUL << TWIS_ORC_ORC_Pos)
#define USBD_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
#define NFCT_FRAMESTATUS_RX_CRCERROR_Pos (0UL)
#define RADIO_SHORTS_EDEND_DISABLE_Enabled (1UL)
#define TWIM_INTENCLR_LASTTX_Clear (1UL)
#define UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define USBD_EPDATASTATUS_EPIN2_DataDone (1UL)
#define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Pos (0UL)
#define DWT ((DWT_Type *) DWT_BASE )
#define CCM_INTENSET_ENDCRYPT_Enabled (1UL)
#define RADIO_INTENSET_EDEND_Enabled (1UL)
#define SPIM_INTENCLR_ENDTX_Pos (8UL)
#define TEMP_B0_B0_Pos (0UL)
#define POWER_RAM_POWER_S5POWER_Pos (5UL)
#define APP_USBD_MSC_CONFIG_LOG_ENABLED 0
#define WDT_RREN_RR4_Pos (4UL)
#define MWU_PREGION_SUBS_SR2_Exclude (0UL)
#define UARTE_CONFIG_HWFC_Enabled (1UL)
#define USBD_ISOIN_MAXCNT_MAXCNT_Msk (0x3FFUL << USBD_ISOIN_MAXCNT_MAXCNT_Pos)
#define PDM_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL << PDM_EVENTS_STARTED_EVENTS_STARTED_Pos)
#define GPIO_DIR_PIN0_Input (0UL)
#define PPI_CHENCLR_CH23_Clear (1UL)
#define NVMC_ERASEALL_ERASEALL_NoOperation (0UL)
#define QDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos)
#define NRFX_TWIM_DEFAULT_CONFIG_FREQUENCY 26738688
#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos (1UL)
#define POWER_RAM_POWERCLR_S3POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S3POWER_Pos)
#define NRFX_I2S_CONFIG_LRCK_PIN 30
#define WDT_CONFIG_HALT_Msk (0x1UL << WDT_CONFIG_HALT_Pos)
#define NRF_LIBUARTE_CONFIG_INFO_COLOR 0
#define MWU_PERREGION_SUBSTATWA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR22_Pos)
#define PWM_INTENCLR_PWMPERIODEND_Enabled (1UL)
#define PPI_CHG_CH17_Msk (0x1UL << PPI_CHG_CH17_Pos)
#define FICR_INFO_RAM_RAM_K16 (0x10UL)
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
#define MWU_PERREGION_SUBSTATRA_SR14_Access (1UL)
#define UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL)
#define MWU_INTENCLR_PREGION1WA_Clear (1UL)
#define COMP_EVENTS_CROSS_EVENTS_CROSS_NotGenerated (0UL)
#define TIMER_CONFIG_LOG_LEVEL 3
#define PPI_CHENSET_CH20_Disabled (0UL)
#define MBR_BOOTLOADER_ADDR (0xFF8)
#define PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos)
#define NFCT_INTENCLR_TXFRAMESTART_Clear (1UL)
#define GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos)
#define MWU_INTEN_PREGION1RA_Enabled (1UL)
#define MWU_PREGION_SUBS_SR25_Pos (25UL)
#define SAADC_CH_CONFIG_MODE_Diff (1UL)
#define NVMC_READY_READY_Msk (0x1UL << NVMC_READY_READY_Pos)
#define NRF_LIBUARTE_CONFIG_LOG_ENABLED 0
#define MWU_INTEN_PREGION0WA_Pos (24UL)
#define USBD_EPSTALL_IO_In (1UL)
#define TWIM_INTENSET_LASTTX_Disabled (0UL)
#define SAADC_INTENCLR_CH2LIMITL_Disabled (0UL)
#define NFCT_INTEN_RXFRAMEEND_Disabled (0UL)
#define SAADC_INTENCLR_CH5LIMITH_Enabled (1UL)
#define I2S_CONFIG_MCKEN_MCKEN_ENABLE I2S_CONFIG_MCKEN_MCKEN_Enabled
#define PPI_CHENSET_CH12_Disabled (0UL)
#define QDEC_ACCDBL_ACCDBL_Pos (0UL)
#define NRFX_TIMER2_ENABLED 0
#define MWU_INTENSET_PREGION0WA_Disabled (0UL)
#define NRF_LOG_ITEM_DATA_DYNAMIC(_name) CONCAT_2(NRF_LOG_ITEM_DATA(_name),_dynamic)
#define WDT_RREN_RR0_Disabled (0UL)
#define TIMER_DEFAULT_CONFIG_BIT_WIDTH 3
#define GPIO_DIR_PIN29_Pos (29UL)
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)
#define SPIM_INTENCLR_STARTED_Enabled (1UL)
#define SPIM_INTENSET_STOPPED_Msk (0x1UL << SPIM_INTENSET_STOPPED_Pos)
#define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL)
#define MWU_REGIONEN_RGN2WA_Pos (4UL)
#define USBD_EPDATASTATUS_EPIN6_NotDone (0UL)
#define NRF_CLI_BLE_UART_CONFIG_INFO_COLOR 0
#define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL)
#define USBD_EPIN_AMOUNT_AMOUNT_Pos (0UL)
#define COMP_CONFIG_IRQ_PRIORITY 6
#define GPIO_PIN_CNF_DRIVE_H0H1 (3UL)
#define NVMC_IMISS_MISSES_Pos (0UL)
#define CONCAT_2(p1,p2) CONCAT_2_(p1, p2)
#define CONCAT_3(p1,p2,p3) CONCAT_3_(p1, p2, p3)
#define GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos)
#define SPI_PSEL_MOSI_CONNECT_Msk (0x1UL << SPI_PSEL_MOSI_CONNECT_Pos)
#define LPCOMP_REFSEL_REFSEL_ARef (7UL)
#define NFCT_INTENSET_ENDRX_Set (1UL)
#define PPI_CHENCLR_CH21_Disabled (0UL)
#define PM_FLASH_BUFFERS 4
#define MWU_PREGION_SUBS_SR22_Include (1UL)
#define GPIO_OUTSET_PIN8_Set (1UL)
#define POWER_RAM_POWER_S8RETENTION_Off (0UL)
#define GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos)
#define GPIO_LATCH_PIN28_Latched (1UL)
#define I2S_CONFIG_MODE_MODE_Slave (1UL)
#define EGU_INTENSET_TRIGGERED10_Enabled (1UL)
#define PPI_CHENCLR_CH13_Disabled (0UL)
#define MWU_INTEN_PREGION1RA_Pos (27UL)
#define TWIM_INTENSET_SUSPENDED_Disabled (0UL)
#define USBD_EPIN_PTR_PTR_Pos (0UL)
#define NRF_CRYPTO_BACKEND_OBERON_CHACHA_POLY_ENABLED 1
#define UARTE_INTEN_RXSTARTED_Msk (0x1UL << UARTE_INTEN_RXSTARTED_Pos)
#define UARTE_EVENTS_ERROR_EVENTS_ERROR_NotGenerated (0UL)
#define USBD_INTENCLR_ENDEPIN4_Pos (6UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_24BIT I2S_CONFIG_SWIDTH_SWIDTH_24Bit
#define MWU_REGIONEN_RGN3RA_Pos (7UL)
#define TWI_INTENSET_SUSPENDED_Disabled (0UL)
#define PPI_CHG1_CH9_Excluded PPI_CHG_CH9_Excluded
#define GPIOTE_INTENSET_IN4_Msk (0x1UL << GPIOTE_INTENSET_IN4_Pos)
#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U
#define GPIO_OUTCLR_PIN13_Clear (1UL)
#define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_NotGenerated (0UL)
#define TWIS_INTENSET_STOPPED_Set (1UL)
#define USBD_EPOUTEN_OUT1_Pos (1UL)
#define USBD_INTENCLR_ENDEPOUT0_Clear (1UL)
#define NFCT_INTENCLR_SELECTED_Pos (19UL)
#define MACRO_MAP_REC_N(N,...) MACRO_MAP_REC_N_(N, __VA_ARGS__)
#define GPIO_OUTSET_PIN14_High (1UL)
#define POWER_RAM_POWER_S14RETENTION_Msk (0x1UL << POWER_RAM_POWER_S14RETENTION_Pos)
#define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
#define CCM_INTENSET_ENDKSGEN_Enabled (1UL)
#define LPCOMP_SHORTS_UP_STOP_Msk (0x1UL << LPCOMP_SHORTS_UP_STOP_Pos)
#define MWU_REGIONENSET_PRGN1WA_Set (1UL)
#define CC_HOST_RGF_HOST_IOT_KPRTL_LOCK_HOST_IOT_KPRTL_LOCK_Pos (0UL)
#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)
#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos)
#define NRFX_QSPI_CONFIG_MODE 0
#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL)
#define PPI_CHENCLR_CH27_Enabled (1UL)
#define TWI_ERRORSRC_DNACK_Msk (0x1UL << TWI_ERRORSRC_DNACK_Pos)
#define TWI_PSEL_SDA_CONNECT_Disconnected (1UL)
#define POWER_RAM_POWERCLR_S2POWER_Off (1UL)
#define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
#define TASKS_CHG0EN TASKS_CHG[0].EN
#define PPI_CHEN_CH8_Pos (8UL)
#define RADIO_BASE0_BASE0_Pos (0UL)
#define MWU_EVENTS_REGION_WA_WA_Msk (0x1UL << MWU_EVENTS_REGION_WA_WA_Pos)
#define SCB_CFSR_MEMFAULTSR_Pos 0U
#define NFCT_EVENTS_COLLISION_EVENTS_COLLISION_NotGenerated (0UL)
#define MWU_NMIENSET_REGION0RA_Pos (1UL)
#define NFCT_INTENCLR_STARTED_Clear (1UL)
#define CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL)
#define COMP_SHORTS_READY_STOP_Disabled (0UL)
#define PPI_CHG2_CH14_Excluded PPI_CHG_CH14_Excluded
#define USBD_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
#define USBD_INTENCLR_EPDATA_Pos (24UL)
#define RNG_CONFIG_DERCEN_Msk (0x1UL << RNG_CONFIG_DERCEN_Pos)
#define TWIS_MATCH_MATCH_Msk (0x1UL << TWIS_MATCH_MATCH_Pos)
#define MWU_PERREGION_SUBSTATWA_SR0_Pos (0UL)
#define UART_PSEL_CTS_CONNECT_Connected (0UL)
#define PPI_CHG3_CH11_Included PPI_CHG_CH11_Included
#define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Pos (0UL)
#define COMP_INTENSET_UP_Msk (0x1UL << COMP_INTENSET_UP_Pos)
#define PPI_CHENSET_CH16_Enabled (1UL)
#define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Generated (1UL)
#define PWM_INTENCLR_SEQSTARTED1_Clear (1UL)
#define PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_FORK_TEP_TEP_Pos)
#define RTC_EVTENSET_COMPARE1_Pos (17UL)
#define TWI_INTENCLR_BB_Msk (0x1UL << TWI_INTENCLR_BB_Pos)
#define TIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE5_CLEAR_Pos)
#define EGU_INTENSET_TRIGGERED14_Msk (0x1UL << EGU_INTENSET_TRIGGERED14_Pos)
#define POWER_GPREGRET2_GPREGRET_Pos (0UL)
#define EGU_INTENSET_TRIGGERED6_Set (1UL)
#define TWIS_RXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << TWIS_RXD_AMOUNT_AMOUNT_Pos)
#define GPIO_PIN_CNF_DIR_Input (0UL)
#define PPI_CHG2_CH14_Pos PPI_CHG_CH14_Pos
#define _SELECT_ASSERT_FUNC(x,EXPR,MSG,ASSERT_MACRO,...) ASSERT_MACRO
#define MWU_NMIEN_REGION1WA_Pos (2UL)
#define PPI_CHENSET_CH20_Pos (20UL)
#define I2S_CONFIG_RXEN_RXEN_Disabled (0UL)
#define USBD_INTEN_ENDEPIN2_Pos (4UL)
#define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Generated (1UL)
#define GPIO_DIRCLR_PIN22_Pos (22UL)
#define SCB ((SCB_Type *) SCB_BASE )
#define POWER_DCDCEN0_DCDCEN_Disabled (0UL)
#define NRF_LOG_INST_ERROR(p_inst,...) NRF_LOG_INTERNAL_INST_ERROR(p_inst,__VA_ARGS__)
#define BYTES_PER_WORD (4)
#define EGU_INTENSET_TRIGGERED3_Enabled (1UL)
#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)
#define SAADC_INTENCLR_DONE_Pos (2UL)
#define USBD_EPSTATUS_EPIN8_NoData (0UL)
#define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_NotGenerated (0UL)
#define NRF_QUEUE_CLI_CMDS 0
#define TWIS_ERRORSRC_DNACK_Msk (0x1UL << TWIS_ERRORSRC_DNACK_Pos)
#define NFCT_SHORTS_FIELDLOST_SENSE_Msk (0x1UL << NFCT_SHORTS_FIELDLOST_SENSE_Pos)
#define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Pos (0UL)
#define MACRO_MAP_FOR_PARAM_11(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_10((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_12(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_11((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define TWIS_EVENTS_READ_EVENTS_READ_Msk (0x1UL << TWIS_EVENTS_READ_EVENTS_READ_Pos)
#define RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_Msk (0x1UL << RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_Pos)
#define MACRO_MAP_FOR_PARAM_15(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_14((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_16(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_15((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_17(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_16((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_18(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_17((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_19(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_18((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define NFCT_INTENSET_FIELDDETECTED_Pos (1UL)
#define CLOCK_LFCLKSTAT_SRC_RC (0UL)
#define QSPI_PSEL_IO3_CONNECT_Disconnected (1UL)
#define EGU_INTEN_TRIGGERED4_Enabled (1UL)
#define AAR_ENABLE_ENABLE_Msk (0x3UL << AAR_ENABLE_ENABLE_Pos)
#define MWU_PERREGION_SUBSTATRA_SR2_Access (1UL)
#define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL)
#define USBD_EPDATASTATUS_EPOUT5_Msk (0x1UL << USBD_EPDATASTATUS_EPOUT5_Pos)
#define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos)
#define MWU_PREGION_SUBS_SR16_Msk (0x1UL << MWU_PREGION_SUBS_SR16_Pos)
#define MWU_INTENCLR_REGION0RA_Pos (1UL)
#define SAADC_RESOLUTION_VAL_Msk (0x7UL << SAADC_RESOLUTION_VAL_Pos)
#define _COMPILER_ABSTRACTION_H 
#define SAADC_INTENCLR_END_Disabled (0UL)
#define QSPI_ERASE_PTR_PTR_Msk (0xFFFFFFFFUL << QSPI_ERASE_PTR_PTR_Pos)
#define GPIO_OUTSET_PIN7_Pos (7UL)
#define MWU_REGIONENCLR_PRGN1RA_Clear (1UL)
#define NRF_CRYPTO_BACKEND_CC310_HMAC_SHA512_ENABLED 1
#define MWU_PREGION_SUBS_SR3_Msk (0x1UL << MWU_PREGION_SUBS_SR3_Pos)
#define PPI_CHENCLR_CH31_Enabled (1UL)
#define PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos)
#define WDT_REQSTATUS_RR7_Msk (0x1UL << WDT_REQSTATUS_RR7_Pos)
#define USBD_DTOGGLE_IO_Pos (7UL)
#define USBD_INTENSET_ENDEPIN3_Disabled (0UL)
#define MWU_REGIONENCLR_RGN0RA_Clear (1UL)
#define USBD_INTEN_EPDATA_Pos (24UL)
#define TWI_ERRORSRC_OVERRUN_Pos (0UL)
#define GPIO_OUTSET_PIN11_Pos (11UL)
#define MACRO_MAP_FOR_PARAM_22(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_21((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_23(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_22((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define RADIO_CRCCNF_SKIP_ADDR_Skip RADIO_CRCCNF_SKIPADDR_Skip
#define NVMC_ICACHECNF_CACHEPROFEN_Disabled (0UL)
#define MACRO_MAP_FOR_PARAM_26(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_25((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL)
#define MACRO_MAP_FOR_PARAM_28(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_27((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_PARAM_29(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_28((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define SPIM_PSEL_CSN_PIN_Pos (0UL)
#define EGU_INTEN_TRIGGERED15_Enabled (1UL)
#define MBR_PARAMS_PAGE_ADDRESS ((*(uint32_t *)MBR_PARAM_PAGE_ADDR) == 0xFFFFFFFF ? *MBR_UICR_PARAM_PAGE_ADDR : *(uint32_t *)MBR_PARAM_PAGE_ADDR)
#define GPIO_OUTSET_PIN21_Low (0UL)
#define GPIO_IN_PIN2_Pos (2UL)
#define RADIO_INTENSET_EDSTOPPED_Pos (16UL)
#define MACRO_REPEAT_0(macro,...) 
#define SPIS_CONFIG_ORDER_Pos (0UL)
#define MACRO_REPEAT_2(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_1(macro, __VA_ARGS__)
#define MACRO_REPEAT_3(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_2(macro, __VA_ARGS__)
#define MACRO_REPEAT_4(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_3(macro, __VA_ARGS__)
#define SAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL)
#define MACRO_REPEAT_6(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_5(macro, __VA_ARGS__)
#define UARTE_CONFIG_HWFC_Disabled (0UL)
#define CLOCK_INTENCLR_CTTO_Enabled (1UL)
#define MACRO_MAP_FOR_PARAM_31(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_30((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define NRF_TIMER1_BASE 0x40009000UL
#define GPIO_OUT_PIN22_High (1UL)
#define RADIO_PCNF0_CILEN_Pos (22UL)
#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )
#define PWM_INTENCLR_SEQSTARTED1_Pos (3UL)
#define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Pos (0UL)
#define PPI_CHENSET_CH27_Disabled (0UL)
#define PPI_CHENCLR_CH5_Enabled (1UL)
#define UART_INTENSET_CTS_Disabled (0UL)
#define MACRO_MAP_FOR_PARAM_30(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_29((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define PPI_CHENSET_CH7_Set (1UL)
#define PWM_DECODER_LOAD_Pos (0UL)
#define USBD_INTENSET_ENDEPIN1_Msk (0x1UL << USBD_INTENSET_ENDEPIN1_Pos)
#define GPIO_OUT_PIN4_Pos (4UL)
#define USBD_EPINEN_IN1_Disable (0UL)
#define GPIO_OUTCLR_PIN29_Low (0UL)
#define I2S_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define NRF_SORTLIST_CONFIG_LOG_LEVEL 3
#define SPIS_PSEL_SCK_CONNECT_Connected (0UL)
#define GPIO_OUT_PIN18_Pos (18UL)
#define CLOCK_INTENCLR_CTTO_Msk (0x1UL << CLOCK_INTENCLR_CTTO_Pos)
#define WDT_RREN_RR7_Disabled (0UL)
#define NFCT_FRAMESTATUS_RX_CRCERROR_Msk (0x1UL << NFCT_FRAMESTATUS_RX_CRCERROR_Pos)
#define RTC_EVTEN_COMPARE3_Msk (0x1UL << RTC_EVTEN_COMPARE3_Pos)
#define SysTick_CTRL_TICKINT_Pos 1U
#define USBD_INTEN_ENDISOIN_Pos (11UL)
#define PARAM_CBRACE(p) { p },
#define NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos (0UL)
#define BLE_BAS_CONFIG_INFO_COLOR 0
#define GPIO_OUT_PIN28_Low (0UL)
#define QSPI_PSEL_CSN_PORT_Msk (0x1UL << QSPI_PSEL_CSN_PORT_Pos)
#define FICR_INFO_RAM_RAM_Pos (0UL)
#define __I volatile const
#define TWIM_ERRORSRC_OVERRUN_Msk (0x1UL << TWIM_ERRORSRC_OVERRUN_Pos)
#define RADIO_INTENSET_READY_Disabled (0UL)
#define USBD_WVALUEH_WVALUEH_Pos (0UL)
#define PDM_EVENTS_END_EVENTS_END_NotGenerated (0UL)
#define RTC_EVTENCLR_TICK_Disabled (0UL)
#define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Generated (1UL)
#define PPI_CHENCLR_CH28_Disabled (0UL)
#define GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos)
#define MWU_PERREGION_SUBSTATRA_SR31_Access (1UL)
#define RADIO_INTENSET_RSSIEND_Disabled (0UL)
#define APP_TIMER_CONFIG_LOG_LEVEL 3
#define PPI_CHG_CH0_Pos (0UL)
#define GPIOTE_INTENCLR_IN1_Pos (1UL)
#define SAADC_INTENSET_CH1LIMITL_Disabled (0UL)
#define GPIO_DIR_PIN28_Pos (28UL)
#define QSPI_IFCONFIG1_SCKFREQ_Msk (0xFUL << QSPI_IFCONFIG1_SCKFREQ_Pos)
#define SAMPLE_INTERVAL_MIN_MAX 1440
#define UART_PSEL_RXD_CONNECT_Disconnected (1UL)
#define USBD_EPSTATUS_EPIN2_Msk (0x1UL << USBD_EPSTATUS_EPIN2_Pos)
#define GPIO_OUTSET_PIN9_High (1UL)
#define USBD_EPSTATUS_EPOUT1_Msk (0x1UL << USBD_EPSTATUS_EPOUT1_Pos)
#define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL)
#define MWU_INTENCLR_REGION3WA_Clear (1UL)
#define PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos)
#define GPIOTE_INTENSET_IN6_Disabled (0UL)
#define NRF_ERROR_SDK_ERROR_BASE (NRF_ERROR_BASE_NUM + 0x8000)
#define POWER_RAM_POWERCLR_S5RETENTION_Off (1UL)
#define UARTE_INTEN_TXDRDY_Disabled (0UL)
#define SPIS_INTENSET_ENDRX_Disabled (0UL)
#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError (1UL)
#define SPIM_PSEL_SCK_CONNECT_Msk (0x1UL << SPIM_PSEL_SCK_CONNECT_Pos)
#define EGU_INTENSET_TRIGGERED1_Disabled (0UL)
#define TWI_INTENSET_TXDSENT_Pos (7UL)
#define LPCOMP_INTENSET_CROSS_Disabled (0UL)
#define NFCT_TXD_FRAMECONFIG_PARITY_NoParity (0UL)
#define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos (0UL)
#define SAADC_INTEN_CALIBRATEDONE_Msk (0x1UL << SAADC_INTEN_CALIBRATEDONE_Pos)
#define PWM_INTEN_STOPPED_Disabled (0UL)
#define POWER_POFCON_THRESHOLDVDDH_Pos (8UL)
#define SPI_PSEL_MISO_PIN_Pos (0UL)
#define GPIO_DIRSET_PIN16_Pos (16UL)
#define GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos)
#define POWER_RAM_POWERCLR_S6POWER_Off (1UL)
#define NFCT_INTENSET_READY_Disabled (0UL)
#define QSPI_INTENSET_READY_Pos (0UL)
#define TWIS_INTENCLR_ERROR_Disabled (0UL)
#define TWIM_PSEL_SCL_PORT_Pos (5UL)
#define FICR_TEMP_T3_T_Msk (0xFFUL << FICR_TEMP_T3_T_Pos)
#define SAADC_INTEN_CH5LIMITL_Msk (0x1UL << SAADC_INTEN_CH5LIMITL_Pos)
#define PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos)
#define GPIO_DIRSET_PIN19_Output (1UL)
#define POWER_RAM_POWERSET_S1POWER_On (1UL)
#define USBD_USBADDR_ADDR_Msk (0x7FUL << USBD_USBADDR_ADDR_Pos)
#define GPIO_DIRCLR_PIN13_Input (0UL)
#define MACRO_MAP_FOR_17(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_16((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos)
#define SCB_SHCSR_BUSFAULTACT_Pos 1U
#define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
#define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL)
#define LPCOMP_INTENCLR_READY_Disabled (0UL)
#define COMP_HYST_HYST_NoHyst (0UL)
#define MACRO_MAP_FOR_3(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_2 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define LPCOMP_ANADETECT_ANADETECT_Msk (0x3UL << LPCOMP_ANADETECT_ANADETECT_Pos)
#define LPCOMP_INTENSET_READY_Enabled (1UL)
#define SPIM_TXD_LIST_LIST_Msk (0x3UL << SPIM_TXD_LIST_LIST_Pos)
#define USBD_EVENTCAUSE_RESUME_Msk (0x1UL << USBD_EVENTCAUSE_RESUME_Pos)
#define PPI_CHEN_CH24_Disabled (0UL)
#define PPI_CHG_CH1_Included (1UL)
#define GPIO_OUTCLR_PIN3_High (1UL)
#define TASKS_CHG3DIS TASKS_CHG[3].DIS
#define MACRO_MAP_FOR_4(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_3 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define SAADC_INTENCLR_DONE_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR30_Pos (30UL)
#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )
#define PPI_CHG_CH25_Pos (25UL)
#define CC_HOST_RGF_HOST_IOT_LCS_LCS_Debug (0UL)
#define TIMER_INTENCLR_COMPARE1_Pos (17UL)
#define USBD_EPINEN_ISOIN_Msk (0x1UL << USBD_EPINEN_ISOIN_Pos)
#define TWIM_INTENCLR_LASTTX_Disabled (0UL)
#define GPIO_DIRSET_PIN14_Pos (14UL)
#define GPIO_PIN_CNF_DRIVE_H0S1 (1UL)
#define PDM_CONFIG_DEBUG_COLOR 0
#define MACRO_REPEAT_23(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_22(macro, __VA_ARGS__)
#define NRF_LOG_CLI_CMDS 0
#define SCB_CPUID_ARCHITECTURE_Pos 16U
#define SAADC_INTEN_CH1LIMITL_Disabled (0UL)
#define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
#define PPI_CHG2_CH1_Pos PPI_CHG_CH1_Pos
#define NRF_CRYPTO_ENABLED 1
#define WDT_RREN_RR2_Enabled (1UL)
#define USBD_TASKS_EP0STATUS_TASKS_EP0STATUS_Pos (0UL)
#define POWER_RAM_POWER_S6POWER_Msk (0x1UL << POWER_RAM_POWER_S6POWER_Pos)
#define UICR_PSELRESET_PORT_Pos (5UL)
#define MWU_PERREGION_SUBSTATRA_SR24_Pos (24UL)
#define HEADER_TYPE_STD 1U
#define POWER_RAM_POWER_S5RETENTION_On (1UL)
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
#define MACRO_REPEAT_26(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_25(macro, __VA_ARGS__)
#define RTC_TASKS_START_TASKS_START_Trigger (1UL)
#define RADIO_INTENSET_FRAMESTART_Set (1UL)
#define NRFX_QSPI_PIN_IO1 NRF_QSPI_PIN_NOT_CONNECTED
#define NRFX_QSPI_PIN_IO2 NRF_QSPI_PIN_NOT_CONNECTED
#define NRFX_QSPI_PIN_IO3 NRF_QSPI_PIN_NOT_CONNECTED
#define MSEC_TO_UNITS(TIME,RESOLUTION) (((TIME) * 1000) / (RESOLUTION))
#define MWU_NMIENCLR_PREGION0WA_Enabled (1UL)
#define GPIO_LATCH_PIN20_Latched (1UL)
#define NFCT_INTENSET_COLLISION_Disabled (0UL)
#define NRF_SDH_ANT_LOG_ENABLED 0
#define USBD_INTENSET_ENDEPOUT4_Set (1UL)
#define GPIO_DIRCLR_PIN6_Output (1UL)
#define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
#define EGU_INTEN_TRIGGERED1_Pos (1UL)
#define POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK2_Pos)
#define EGU_INTENCLR_TRIGGERED3_Pos (3UL)
#define GPIO_IN_PIN17_Pos (17UL)
#define GPIO_IN_PIN27_High (1UL)
#define GPIO_DIRSET_PIN28_Pos (28UL)
#define LPCOMP_HYST_HYST_NoHyst LPCOMP_HYST_HYST_Disabled
#define FICR_INFO_PART_PART_N52840 (0x52840UL)
#define PPI_CHENSET_CH16_Msk (0x1UL << PPI_CHENSET_CH16_Pos)
#define USBD_INTENSET_USBRESET_Pos (0UL)
#define RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_Msk (0x1UL << RADIO_EVENTS_CCASTOPPED_EVENTS_CCASTOPPED_Pos)
#define GPIO_OUTSET_PIN9_Low (0UL)
#define GPIO_IN_PIN27_Low (0UL)
#define TPI_DEVTYPE_SubType_Pos 0U
#define RADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos)
#define RADIO_DAB_DAB_Pos (0UL)
#define COMP_INTENCLR_UP_Clear (1UL)
#define PPI_CHG3_CH5_Msk PPI_CHG_CH5_Msk
#define PWM_INTENSET_SEQSTARTED0_Pos (2UL)
#define UARTE_INTEN_ENDRX_Pos (4UL)
#define SAADC_INTENSET_CH0LIMITH_Disabled (0UL)
#define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL << CLOCK_LFCLKSRCCOPY_SRC_Pos)
#define RADIO_DACNF_ENA2_Msk (0x1UL << RADIO_DACNF_ENA2_Pos)
#define GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos)
#define RADIO_DACNF_TXADD7_Msk (0x1UL << RADIO_DACNF_TXADD7_Pos)
#define SAADC_INTEN_CH6LIMITH_Msk (0x1UL << SAADC_INTEN_CH6LIMITH_Pos)
#define USBD_INTEN_ENDEPOUT0_Disabled (0UL)
#define SPIM_INTENCLR_ENDTX_Msk (0x1UL << SPIM_INTENCLR_ENDTX_Pos)
#define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL << UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos)
#define ITM_LSR_Present_Pos 0U
#define PPI_CHG_CH8_Included (1UL)
#define GPIO_DIRCLR_PIN7_Pos (7UL)
#define SAADC_EVENTS_DONE_EVENTS_DONE_Generated (1UL)
#define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Pos (0UL)
#define MWU_EVENTS_PREGION_RA_RA_Pos (0UL)
#define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE3_STOP_Pos)
#define USBD_INTENCLR_ENDEPOUT4_Disabled (0UL)
#define SPIS_SEMSTAT_SEMSTAT_CPUPending (3UL)
#define USBD_INTENSET_EP0SETUP_Set (1UL)
#define PPI_CHENCLR_CH16_Clear (1UL)
#define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL)
#define EGU_INTENCLR_TRIGGERED10_Pos (10UL)
#define TWI_INTENCLR_BB_Enabled (1UL)
#define SAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL)
#define SAADC_INTENSET_CH4LIMITH_Set (1UL)
#define PWM_PRESCALER_PRESCALER_DIV_16 (4UL)
#define TIMER_MODE_MODE_Msk (0x3UL << TIMER_MODE_MODE_Pos)
#define LSB_16(a) ((a) & 0x00FF)
#define NRF_LOG_FLOAT_MARKER "%s%d.%02d"
#define GPIO_DIRSET_PIN7_Input (0UL)
#define QSPI_INTEN_READY_Pos (0UL)
#define UARTE_INTENSET_RXSTARTED_Enabled (1UL)
#define TIMER_INTENCLR_COMPARE5_Clear (1UL)
#define RADIO_DACNF_ENA5_Enabled (1UL)
#define LPCOMP_EVENTS_READY_EVENTS_READY_Generated (1UL)
#define CCM_RATEOVERRIDE_RATEOVERRIDE_Pos (0UL)
#define PDM_INTEN_STARTED_Enabled (1UL)
#define PWM_INTENCLR_SEQEND1_Msk (0x1UL << PWM_INTENCLR_SEQEND1_Pos)
#define POWER_RAM_POWER_S5POWER_On (1UL)
#define PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos)
#define RADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos)
#define MWU_PERREGION_SUBSTATRA_SR16_Access (1UL)
#define USBD_EPINEN_IN4_Pos (4UL)
#define BF_CX_BCNT(bf_cx) ( ((bf_cx) & BF_CX_BCNT_MASK) >> BF_CX_BCNT_POS )
#define UICR_NFCPINS_PROTECT_Disabled (0UL)
#define NRF_H 
#define I2S_CONFIG_MCKEN_MCKEN_Pos (0UL)
#define GPIO_DETECTMODE_DETECTMODE_Pos (0UL)
#define GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos)
#define GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos)
#define GPIO_DIRSET_PIN24_Set (1UL)
#define RADIO_TASKS_CCASTOP_TASKS_CCASTOP_Trigger (1UL)
#define PPI_CHENCLR_CH10_Pos (10UL)
#define TIMER_TASKS_COUNT_TASKS_COUNT_Pos (0UL)
#define USBD_INTENSET_USBEVENT_Set (1UL)
#define LPCOMP_EVENTS_UP_EVENTS_UP_NotGenerated (0UL)
#define UART_PSEL_RXD_CONNECT_Pos (31UL)
#define SAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL)
#define NFCT_TASKS_ACTIVATE_TASKS_ACTIVATE_Pos (0UL)
#define I2S_CONFIG_RXEN_RXEN_Pos (0UL)
#define LPCOMP_EVENTS_READY_EVENTS_READY_Msk (0x1UL << LPCOMP_EVENTS_READY_EVENTS_READY_Pos)
#define TWIM_INTENSET_RXSTARTED_Enabled (1UL)
#define UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos)
#define WDT_RREN_RR3_Pos (3UL)
#define RADIO_STATE_STATE_RxIdle (2UL)
#define MWU_PERREGION_SUBSTATWA_SR29_Access (1UL)
#define FICR_NFC_TAGHEADER0_UD3_Pos (24UL)
#define NFCT_EVENTS_SELECTED_EVENTS_SELECTED_Generated (1UL)
#define PWM_PRESCALER_PRESCALER_DIV_32 (5UL)
#define LPCOMP_REFSEL_REFSEL_Ref7_8Vdd (6UL)
#define BLE_DTM_ENABLED 0
#define SPIM_INTENCLR_ENDRX_Disabled (0UL)
#define PWM_PRESCALER_PRESCALER_DIV_2 (1UL)
#define SPIS_DEF_DEF_Msk (0xFFUL << SPIS_DEF_DEF_Pos)
#define PWM_PRESCALER_PRESCALER_DIV_8 (3UL)
#define RADIO_MODECNF0_RU_Fast (1UL)
#define UARTE_PSEL_RXD_PORT_Msk (0x1UL << UARTE_PSEL_RXD_PORT_Pos)
#define MWU_NMIEN_REGION2WA_Disabled (0UL)
#define SPIS_INTENSET_ACQUIRED_Disabled (0UL)
#define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos)
#define PDM_MODE_OPERATION_Stereo (0UL)
#define EGU_INTENSET_TRIGGERED8_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR21_Pos)
#define PPI_CHENSET_CH12_Enabled (1UL)
#define MWU_PERREGION_SUBSTATRA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR18_Pos)
#define PPI_CHG_CH16_Msk (0x1UL << PPI_CHG_CH16_Pos)
#define PPI_CHG_CH24_Excluded (0UL)
#define PPI_CHG1_CH4_Included PPI_CHG_CH4_Included
#define TEMP_T1_T1_Msk (0xFFUL << TEMP_T1_T1_Pos)
#define TWI_INTENSET_SUSPENDED_Set (1UL)
#define RADIO_INTENCLR_CCAIDLE_Clear (1UL)
#define NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent (1UL)
#define GPIO_DIRCLR_PIN11_Clear (1UL)
#define SAADC_INTENSET_DONE_Msk (0x1UL << SAADC_INTENSET_DONE_Pos)
#define NFCT_INTEN_FIELDDETECTED_Enabled (1UL)
#define QDEC_REPORTPER_REPORTPER_Msk (0xFUL << QDEC_REPORTPER_REPORTPER_Pos)
#define FICR_NFC_TAGHEADER2_UD10_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD10_Pos)
#define GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos)
#define NRF_ERROR_MUTEX_UNLOCK_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0003)
#define MWU_PREGION_SUBS_SR24_Pos (24UL)
#define RADIO_INTENSET_PAYLOAD_Pos (2UL)
#define TWIM_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << TWIM_TASKS_STARTTX_TASKS_STARTTX_Pos)
#define QSPI_INTENCLR_READY_Clear (1UL)
#define PPI_CHG3_CH2_Excluded PPI_CHG_CH2_Excluded
#define PPI_CHG3_CH14_Msk PPI_CHG_CH14_Msk
#define GPIO_DIRSET_PIN16_Input (0UL)
#define PPI_CHG0_CH2_Pos PPI_CHG_CH2_Pos
#define MWU_PERREGION_SUBSTATRA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR15_Pos)
#define RADIO_INTENSET_CCAIDLE_Enabled (1UL)
#define MWU_INTENSET_REGION0RA_Msk (0x1UL << MWU_INTENSET_REGION0RA_Pos)
#define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
#define NRF_LOG_LEVEL NRF_LOG_DEFAULT_LEVEL
#define RADIO_MODECNF0_DTX_Msk (0x3UL << RADIO_MODECNF0_DTX_Pos)
#define MWU_NMIENCLR_PREGION0RA_Pos (25UL)
#define NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX (0UL)
#define RADIO_PCNF0_PLEN_32bitZero (2UL)
#define PWM_ENABLE_ENABLE_Enabled (1UL)
#define LPCOMP_INTENCLR_UP_Msk (0x1UL << LPCOMP_INTENCLR_UP_Pos)
#define USBD_EPOUTEN_OUT6_Enable (1UL)
#define UINT_FAST32_MAX UINT32_MAX
#define TWIM_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
#define MWU_PERREGION_SUBSTATWA_SR2_NoAccess (0UL)
#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
#define GPIO_OUT_PIN10_Low (0UL)
#define UARTE_INTENSET_RXSTARTED_Pos (19UL)
#define GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos)
#define NRF_LOG_PUSH(_str) NRF_LOG_INTERNAL_LOG_PUSH(_str)
#define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_NotGenerated (0UL)
#define QSPI_TASKS_ERASESTART_TASKS_ERASESTART_Pos (0UL)
#define SPIS_CONFIG_DEBUG_COLOR 0
#define NFCT_INTENCLR_ERROR_Enabled (1UL)
#define APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL 3
#define RADIO_INTENSET_TXREADY_Set (1UL)
#define GPIO_LATCH_PIN3_Latched (1UL)
#define USBD_INTENSET_ENDEPIN1_Enabled (1UL)
#define APP_TIMER_CONFIG_USE_SCHEDULER 0
#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)
#define GPIO_OUTSET_PIN7_Set (1UL)
#define SAADC_INTENSET_RESULTDONE_Msk (0x1UL << SAADC_INTENSET_RESULTDONE_Pos)
#define NRF_SDH_SOC_STACK_OBSERVER_PRIO 0
#define TWIM_INTENCLR_RXSTARTED_Pos (19UL)
#define EGU_INTEN_TRIGGERED6_Enabled (1UL)
#define POWER_USBREGSTATUS_VBUSDETECT_Pos (0UL)
#define EGU_INTENCLR_TRIGGERED8_Enabled (1UL)
#define NFCT_INTENSET_RXERROR_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR13_Pos (13UL)
#define TWIM_ERRORSRC_DNACK_Received (1UL)
#define RADIO_INTENSET_RXREADY_Set (1UL)
#define SPIS_INTENSET_ENDRX_Pos (4UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CMAC_ENABLED 1
#define USBD_BMREQUESTTYPE_RECIPIENT_Interface (1UL)
#define PWM_INTENSET_PWMPERIODEND_Set (1UL)
#define GPIO_LATCH_PIN11_Latched (1UL)
#define PPI_CHG0_CH2_Included PPI_CHG_CH2_Included
#define PWM_PRESCALER_PRESCALER_DIV_64 (6UL)
#define USBD_INTENCLR_ENDEPIN3_Pos (5UL)
#define PWM_PSEL_OUT_CONNECT_Msk (0x1UL << PWM_PSEL_OUT_CONNECT_Pos)
#define QSPI_CINSTRCONF_LIO3_Msk (0x1UL << QSPI_CINSTRCONF_LIO3_Pos)
#define UART_ERRORSRC_PARITY_NotPresent (0UL)
#define GPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos)
#define TWIM_INTENSET_ERROR_Set (1UL)
#define MWU_NMIENCLR_PREGION0RA_Enabled (1UL)
#define RTC_EVTENCLR_OVRFLW_Enabled (1UL)
#define RADIO_RXADDRESSES_ADDR4_Enabled (1UL)
#define NRFX_POWER_ENABLED 1
#define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_NotGenerated (0UL)
#define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL)
#define PPI_CHG3_CH15_Msk PPI_CHG_CH15_Msk
#define NVMC_ERASEALL_ERASEALL_Pos (0UL)
#define EGU_INTENCLR_TRIGGERED9_Clear (1UL)
#define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL << AAR_INTENSET_NOTRESOLVED_Pos)
#define CLOCK_HFCLKSTAT_STATE_Pos (16UL)
#define COMP_EVENTS_DOWN_EVENTS_DOWN_Generated (1UL)
#define NRF52840_H 
#define USBD_INTENSET_ENDISOOUT_Disabled (0UL)
#define POWER_RESETREAS_LPCOMP_Detected (1UL)
#define SPI_PSEL_MOSI_CONNECT_Connected (0UL)
#define USBD_EPSTATUS_EPIN6_Msk (0x1UL << USBD_EPSTATUS_EPIN6_Pos)
#define GPIO_LATCH_PIN13_Pos (13UL)
#define SPIS_CONFIG_CPHA_Pos (1UL)
#define NRFX_SPIM0_ENABLED 0
#define PPI_CHEN_CH7_Pos (7UL)
#define GPIO_IN_PIN6_Pos (6UL)
#define UICR_PSELRESET_CONNECT_Disconnected (1UL)
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled (1UL)
#define USBD_INTENCLR_STARTED_Msk (0x1UL << USBD_INTENCLR_STARTED_Pos)
#define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos)
#define RADIO_INTENCLR_END_Clear (1UL)
#define MWU_NMIEN_REGION0WA_Enabled (1UL)
#define USBD_INTENCLR_ENDEPIN0_Pos (2UL)
#define QSPI_PSEL_CSN_PIN_Pos (0UL)
#define NRF_PWR_MGMT_CONFIG_LOG_LEVEL 3
#define USBD_INTEN_ENDEPOUT7_Disabled (0UL)
#define GPIO_DIR_PIN0_Output (1UL)
#define PPI_CHEN_CH20_Pos (20UL)
#define BEEP_WRITE (0x80)
#define SPIM_PSELDCX_CONNECT_Msk (0x1UL << SPIM_PSELDCX_CONNECT_Pos)
#define TWIM_INTENCLR_STOPPED_Disabled (0UL)
#define RTC_EVTEN_COMPARE1_Enabled (1UL)
#define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL << SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Pos)
#define AAR_INTENSET_RESOLVED_Disabled (0UL)
#define RADIO_PDUSTAT_PDUSTAT_Msk (0x1UL << RADIO_PDUSTAT_PDUSTAT_Pos)
#define POWER_RAM_POWERCLR_S12RETENTION_Pos (28UL)
#define NRF_SWI0_BASE 0x40014000UL
#define PDM_PSEL_DIN_PIN_Msk (0x1FUL << PDM_PSEL_DIN_PIN_Pos)
#define SPIM_PSEL_MISO_PIN_Msk (0x1FUL << SPIM_PSEL_MISO_PIN_Pos)
#define RTC_EVTENSET_COMPARE0_Pos (16UL)
#define UARTE_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
#define PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos)
#define EGU_INTENSET_TRIGGERED13_Msk (0x1UL << EGU_INTENSET_TRIGGERED13_Pos)
#define LPCOMP_INTENSET_UP_Pos (2UL)
#define EGU_INTENSET_TRIGGERED5_Set (1UL)
#define UICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL << UICR_CUSTOMER_CUSTOMER_Pos)
#define TWI_INTENSET_RXDREADY_Disabled (0UL)
#define FICR_TRNG90B_ROSC4_ROSC4_Msk (0xFFFFFFFFUL << FICR_TRNG90B_ROSC4_ROSC4_Pos)
#define TWIS_INTEN_STOPPED_Disabled (0UL)
#define ACL_ACL_PERM_WRITE_Enable (0UL)
#define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL)
#define TWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL)
#define UARTE_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
#define PPI_CHG2_CH13_Pos PPI_CHG_CH13_Pos
#define TIMER_INTENCLR_COMPARE5_Enabled (1UL)
#define GPIO_DIRCLR_PIN24_Output (1UL)
#define USBD_INTENSET_EP0SETUP_Enabled (1UL)
#define NFCT_INTEN_READY_Msk (0x1UL << NFCT_INTEN_READY_Pos)
#define GPIO_DIRCLR_PIN21_Pos (21UL)
#define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)
#define UARTE_INTENSET_ENDTX_Disabled (0UL)
#define NRF_CRYPTO_BACKEND_CC310_ECC_CURVE25519_ENABLED 1
#define USBD_EPDATASTATUS_EPOUT2_Pos (18UL)
#define TWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
#define RADIO_INTENSET_CRCOK_Set (1UL)
#define GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos)
#define SPI_INTENCLR_READY_Disabled (0UL)
#define NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos (4UL)
#define POWER_INTENSET_USBREMOVED_Enabled (1UL)
#define TWIS_CONFIG_ADDRESS1_Disabled (0UL)
#define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Generated (1UL)
#define PPI_CHENSET_CH27_Pos (27UL)
#define USBD_EPDATASTATUS_EPOUT4_Msk (0x1UL << USBD_EPDATASTATUS_EPOUT4_Pos)
#define MWU_PREGION_SUBS_SR15_Msk (0x1UL << MWU_PREGION_SUBS_SR15_Pos)
#define UARTE_ERRORSRC_FRAMING_Present (1UL)
#define GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos)
#define POWER_RAM_POWER_S9POWER_Msk (0x1UL << POWER_RAM_POWER_S9POWER_Pos)
#define LPCOMP_REFSEL_REFSEL_Ref2_8Vdd (1UL)
#define GPIO_DIR_PIN10_Pos (10UL)
#define MWU_PREGION_SUBS_SR2_Msk (0x1UL << MWU_PREGION_SUBS_SR2_Pos)
#define POWER_RAM_POWERCLR_S15POWER_Pos (15UL)
#define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_NotGenerated (0UL)
#define WDT_REQSTATUS_RR6_Msk (0x1UL << WDT_REQSTATUS_RR6_Pos)
#define RADIO_EVENTS_END_EVENTS_END_Pos (0UL)
#define RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_Pos (0UL)
#define PPI_CHENSET_CH20_Enabled (1UL)
#define GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos)
#define SPIM_PSEL_CSN_PIN_Msk (0x1FUL << SPIM_PSEL_CSN_PIN_Pos)
#define PPI_CHENCLR_CH12_Clear (1UL)
#define GPIO_OUTSET_PIN10_Pos (10UL)
#define NRF_CLI_LIBUARTE_CONFIG_INFO_COLOR 0
#define CLOCK_HFCLKRUN_STATUS_Triggered (1UL)
#define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL)
#define SPI_EVENTS_READY_EVENTS_READY_Pos (0UL)
#define RADIO_INTENSET_RXREADY_Disabled (0UL)
#define PPI_CHENCLR_CH25_Enabled (1UL)
#define RADIO_INTENCLR_RSSIEND_Msk (0x1UL << RADIO_INTENCLR_RSSIEND_Pos)
#define GPIO_OUTSET_PIN20_Low (0UL)
#define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL << RADIO_TXADDRESS_TXADDRESS_Pos)
#define SAADC_INTENSET_CH0LIMITL_Pos (7UL)
#define NRF_ERROR_NULL (NRF_ERROR_BASE_NUM + 14)
#define MWU_REGIONENSET_RGN3RA_Enabled (1UL)
#define GPIO_OUTCLR_PIN30_High (1UL)
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL )
#define BLE_NFC_SEC_PARAM_KDIST_OWN_ENC 1
#define TIMER_INTENCLR_COMPARE1_Clear (1UL)
#define SAADC_INTENSET_CH2LIMITH_Enabled (1UL)
#define MWU_REGIONENCLR_PRGN0WA_Disabled (0UL)
#define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL)
#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_INIT_FILTER_LEVEL 3
#define SAADC_CH_CONFIG_TACQ_10us (2UL)
#define NRFX_GPIOTE_CONFIG_INFO_COLOR 0
#define PWM_INTENCLR_SEQSTARTED0_Pos (2UL)
#define PPI_CHENSET_CH3_Enabled (1UL)
#define PPI_CHEN_CH31_Enabled (1UL)
#define PPI_CHG1_CH10_Pos PPI_CHG_CH10_Pos
#define PPI_CHENSET_CH6_Set (1UL)
#define SAADC_INTENCLR_CH0LIMITL_Disabled (0UL)
#define TWI_PSEL_SDA_CONNECT_Connected (0UL)
#define PPI_CHG3_CH9_Excluded PPI_CHG_CH9_Excluded
#define GPIO_OUT_PIN3_Pos (3UL)
#define UARTE_INTENCLR_NCTS_Enabled (1UL)
#define SAADC_INTENCLR_CH1LIMITL_Enabled (1UL)
#define QSPI_ERASE_LEN_LEN_4KB (0UL)
#define PPI_CHENCLR_CH9_Pos (9UL)
#define GPIO_OUT_PIN17_Pos (17UL)
#define RNG_TASKS_START_TASKS_START_Trigger (1UL)
#define I2S_PSEL_LRCK_CONNECT_Disconnected (1UL)
#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk (0x1UL << NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos)
#define RADIO_MODE_MODE_Ieee802154_250Kbit (15UL)
#define __RAL_WCHAR_T unsigned
#define RTC_EVTEN_COMPARE2_Msk (0x1UL << RTC_EVTEN_COMPARE2_Pos)
#define NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos (8UL)
#define NULL 0
#define GPIO_OUT_PIN27_Low (0UL)
#define MWU_PERREGION_SUBSTATWA_SR9_NoAccess (0UL)
#define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL)
#define SAADC_INTENSET_CH2LIMITL_Enabled (1UL)
#define UARTE_PSEL_RTS_PORT_Msk (0x1UL << UARTE_PSEL_RTS_PORT_Pos)
#define COMP_MODE_MAIN_Diff (1UL)
#define SAADC_STATUS_STATUS_Ready (0UL)
#define MWU_PERREGION_SUBSTATRA_SR22_Access (1UL)
#define GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos)
#define USBD_TASKS_STARTISOOUT_TASKS_STARTISOOUT_Trigger (1UL)
#define GPIO_DIR_PIN31_Input (0UL)
#define TEMP_T4_T4_Pos (0UL)
#define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Pos (0UL)
#define GPIOTE_INTENCLR_IN0_Pos (0UL)
#define AAR_INTENSET_NOTRESOLVED_Set (1UL)
#define PPI_CHENSET_CH29_Enabled (1UL)
#define UICR_DEBUGCTRL_CPUFPBEN_Pos (8UL)
#define GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos)
#define USBD_INTEN_ENDEPIN4_Disabled (0UL)
#define USBD_EPSTATUS_EPIN1_Msk (0x1UL << USBD_EPSTATUS_EPIN1_Pos)
#define USBD_INTEN_USBEVENT_Disabled (0UL)
#define POWER_RAM_POWERSET_S1RETENTION_Pos (17UL)
#define NFCT_EVENTS_READY_EVENTS_READY_Msk (0x1UL << NFCT_EVENTS_READY_EVENTS_READY_Pos)
#define USBD_EPSTATUS_EPOUT0_Msk (0x1UL << USBD_EPSTATUS_EPOUT0_Pos)
#define SEND_FIRMWARE_VERSION_ON_JOIN 1
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP224K1_ENABLED 1
#define PPI_CHENCLR_CH6_Clear (1UL)
#define PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos)
#define GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos)
#define TWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL << TWIM_SHORTS_LASTTX_STARTRX_Pos)
#define CLOCK_INTENCLR_CTSTOPPED_Enabled (1UL)
#define PPI_CHENCLR_CH0_Disabled (0UL)
#define NFCT_SELRES_RFU10_Msk (0x3UL << NFCT_SELRES_RFU10_Pos)
#define CLR_BIT(W,B) ((W) &= (~(uint32_t)(1U << (B))))
#define POWER_USBREGSTATUS_OUTPUTRDY_Msk (0x1UL << POWER_USBREGSTATUS_OUTPUTRDY_Pos)
#define GPIO_DIRSET_PIN15_Pos (15UL)
#define SCB_SHCSR_SVCALLPENDED_Pos 15U
#define GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos)
#define PPI_CHG1_CH15_Excluded PPI_CHG_CH15_Excluded
#define FICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL)
#define TWIM_INTEN_LASTTX_Msk (0x1UL << TWIM_INTEN_LASTTX_Pos)
#define GPIO_DIRCLR_PIN10_Output (1UL)
#define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Pos (0UL)
#define USBD_EVENTS_EP0SETUP_EVENTS_EP0SETUP_Msk (0x1UL << USBD_EVENTS_EP0SETUP_EVENTS_EP0SETUP_Pos)
#define TIMER_SHORTS_COMPARE5_STOP_Disabled (0UL)
#define QDEC_REPORTPER_REPORTPER_Pos (0UL)
#define SAADC_INTENSET_CH1LIMITH_Pos (8UL)
#define I2S_PSEL_SCK_PORT_Msk (0x1UL << I2S_PSEL_SCK_PORT_Pos)
#define PPI_CHEN_CH5_Disabled (0UL)
#define PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos)
#define QDEC_PSEL_LED_PIN_Msk (0x1FUL << QDEC_PSEL_LED_PIN_Pos)
#define NFCT_AUTOCOLRESCONFIG_MODE_Pos (0UL)
#define GPIO_IN_PIN5_High (1UL)
#define GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos)
#define GPIO_OUTSET_PIN12_Low (0UL)
#define NRF_SDH_ENABLED 1
#define TWIM_INTENSET_STOPPED_Msk (0x1UL << TWIM_INTENSET_STOPPED_Pos)
#define UARTE_INTEN_ERROR_Msk (0x1UL << UARTE_INTEN_ERROR_Pos)
#define COMP_MODE_SP_Msk (0x3UL << COMP_MODE_SP_Pos)
#define MACRO_MAP_REC_6(macro,a,...) macro(a) MACRO_MAP_REC_5 (macro, __VA_ARGS__, )
#define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Msk (0x1UL << UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Pos)
#define UARTE_INTENSET_RXSTARTED_Set (1UL)
#define NRFX_SPI1_ENABLED 0
#define I2S_CONFIG_MCKEN_MCKEN_Enabled (1UL)
#define CRYPTOCELL_ENABLE_ENABLE_Msk (0x1UL << CRYPTOCELL_ENABLE_ENABLE_Pos)
#define UARTE_PSEL_RTS_CONNECT_Disconnected (1UL)
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled (0UL)
#define PPI_CHENSET_CH17_Set (1UL)
#define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL)
#define RNG_INTENCLR_VALRDY_Msk (0x1UL << RNG_INTENCLR_VALRDY_Pos)
#define SAADC_INTEN_CH3LIMITH_Disabled (0UL)
#define UARTE_INTEN_RXSTARTED_Disabled (0UL)
#define USBD_INTEN_ENDEPIN2_Enabled (1UL)
#define FPU_FPCCR_HFRDY_Pos 4U
#define MWU_PREGION_SUBS_SR16_Include (1UL)
#define PPI_CHG_CH24_Pos (24UL)
#define BLE_beep_BLE_OBSERVER_PRIO 2
#define TIMER_INTENCLR_COMPARE0_Pos (16UL)
#define TWIM_INTENCLR_TXSTARTED_Msk (0x1UL << TWIM_INTENCLR_TXSTARTED_Pos)
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)
#define MWU_REGIONEN_PRGN1WA_Msk (0x1UL << MWU_REGIONEN_PRGN1WA_Pos)
#define UARTE_INTEN_CTS_Enabled (1UL)
#define USBD_EVENTS_USBEVENT_EVENTS_USBEVENT_Msk (0x1UL << USBD_EVENTS_USBEVENT_EVENTS_USBEVENT_Pos)
#define GPIO_DIRCLR_PIN18_Clear (1UL)
#define AAR_TASKS_START_TASKS_START_Msk (0x1UL << AAR_TASKS_START_TASKS_START_Pos)
#define RADIO_INTENCLR_CCAIDLE_Enabled (1UL)
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
#define NRF_LOG_INTERNAL_MODULE_REGISTER() 
#define ADC_IRQn SAADC_IRQn
#define UART_INTENCLR_CTS_Clear (1UL)
#define MPU_TYPE_IREGION_Pos 16U
#define RADIO_TASKS_CCASTART_TASKS_CCASTART_Msk (0x1UL << RADIO_TASKS_CCASTART_TASKS_CCASTART_Pos)
#define MWU_PERREGION_SUBSTATRA_SR1_NoAccess (0UL)
#define SAADC_INTENCLR_RESULTDONE_Disabled (0UL)
#define UART_ERRORSRC_OVERRUN_Msk (0x1UL << UART_ERRORSRC_OVERRUN_Pos)
#define QSPI_PSEL_IO3_PORT_Pos (5UL)
#define NRF_SPI1 ((NRF_SPI_Type*) NRF_SPI1_BASE)
#define POWER_RAM_POWERSET_S12POWER_Pos (12UL)
#define MACRO_MAP_REC_9(macro,a,...) macro(a) MACRO_MAP_REC_8 (macro, __VA_ARGS__, )
#define POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos)
#define MWU_PERREGION_SUBSTATRA_SR23_Pos (23UL)
#define PM_RA_PROTECTION_TRACKED_PEERS_NUM 8
#define SPI_INTENCLR_READY_Msk (0x1UL << SPI_INTENCLR_READY_Pos)
#define RADIO_INTENCLR_DEVMATCH_Clear (1UL)
#define EGU_INTENCLR_TRIGGERED5_Clear (1UL)
#define PPI_CHEN_CH12_Enabled (1UL)
#define __STDC_VERSION__ 201710L
#define SPIS_PSEL_MOSI_PORT_Pos (5UL)
#define UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL)
#define USBD_BREQUEST_BREQUEST_STD_GET_INTERFACE (10UL)
#define COMP_SHORTS_READY_SAMPLE_Msk (0x1UL << COMP_SHORTS_READY_SAMPLE_Pos)
#define PPI_CHG0_CH12_Msk PPI_CHG_CH12_Msk
#define EGU_INTENCLR_TRIGGERED0_Enabled (1UL)
#define PDM_GAINL_GAINL_MinGain (0x00UL)
#define MWU_NMIENCLR_PREGION0WA_Clear (1UL)
#define POWER_RAM_POWERCLR_S10RETENTION_Pos (26UL)
#define MWU_INTENSET_REGION2WA_Set (1UL)
#define NFCT_INTENCLR_COLLISION_Msk (0x1UL << NFCT_INTENCLR_COLLISION_Pos)
#define NFCT_INTENCLR_RXERROR_Enabled (1UL)
#define USBD_INTENSET_ENDEPOUT3_Set (1UL)
#define USBD_INTENCLR_USBRESET_Clear (1UL)
#define TWI_INTENSET_RXDREADY_Pos (2UL)
#define TWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL)
#define EGU_INTEN_TRIGGERED0_Pos (0UL)
#define POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK1_Pos)
#define EGU_INTENCLR_TRIGGERED2_Pos (2UL)
#define SPIS_STATUS_OVERFLOW_Msk (0x1UL << SPIS_STATUS_OVERFLOW_Pos)
#define SPIM_ENABLE_ENABLE_Msk (0xFUL << SPIM_ENABLE_ENABLE_Pos)
#define NVMC_ERASEUICR_ERASEUICR_Pos (0UL)
#define NFCT_SLEEPSTATE_SLEEPSTATE_SleepA (1UL)
#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)
#define GPIO_OUTSET_PIN8_Low (0UL)
#define GPIO_IN_PIN26_Low (0UL)
#define I2S_PSEL_LRCK_PORT_Pos (5UL)
#define POWER_INTENCLR_USBREMOVED_Msk (0x1UL << POWER_INTENCLR_USBREMOVED_Pos)
#define TEMP_A4_A4_Pos (0UL)
#define MWU_NMIENSET_PREGION1RA_Enabled (1UL)
#define QDEC_INTENSET_ACCOF_Disabled (0UL)
#define SAADC_INTENCLR_CH4LIMITL_Pos (15UL)
#define SEGGER_RTT_CONFIG_BUFFER_SIZE_UP 512
#define RADIO_DACNF_ENA1_Msk (0x1UL << RADIO_DACNF_ENA1_Pos)
#define RADIO_DACNF_TXADD6_Msk (0x1UL << RADIO_DACNF_TXADD6_Pos)
#define UARTE_INTENCLR_CTS_Pos (0UL)
#define NRF_ERROR_BLE_IPSP_PEER_REJECTED (NRF_ERROR_BLE_IPSP_ERR_BASE + 0x0003)
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)
#define POWER_INTENCLR_SLEEPENTER_Msk (0x1UL << POWER_INTENCLR_SLEEPENTER_Pos)
#define GPIO_DIRCLR_PIN6_Pos (6UL)
#define RADIO_INTENSET_BCMATCH_Pos (10UL)
#define FDS_BACKEND 2
#define NFCT_INTENSET_FIELDLOST_Set (1UL)
#define QSPI_PSEL_IO2_PIN_Pos (0UL)
#define POWER_RAM_POWERCLR_S12POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S12POWER_Pos)
#define MWU_PREGION_SUBS_SR31_Exclude (0UL)
#define MWU_INTENSET_REGION3RA_Set (1UL)
#define USBD_INTENCLR_SOF_Enabled (1UL)
#define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL)
#define PPI_CHG0_CH10_Excluded PPI_CHG_CH10_Excluded
#define QSPI_CONFIG_FREQUENCY 15
#define POWER_RESETREAS_OFF_Detected (1UL)
#define TWIS_INTENSET_RXSTARTED_Pos (19UL)
#define NVMC_ICACHECNF_CACHEEN_Disabled (0UL)
#define POWER_POFCON_THRESHOLDVDDH_V27 (0UL)
#define USBD_EPSTATUS_EPOUT6_NoData (0UL)
#define POWER_POFCON_THRESHOLDVDDH_V29 (2UL)
#define COMP_SHORTS_CROSS_STOP_Pos (4UL)
#define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Msk (0x1UL << WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Pos)
#define TIMER_INTENSET_COMPARE3_Enabled (1UL)
#define USBD_INTENCLR_USBRESET_Disabled (0UL)
#define PWM_INTEN_PWMPERIODEND_Pos (6UL)
#define NRF_LOG_BACKEND_INVALID_ID 0xFF
#define SAADC_INTENCLR_STOPPED_Disabled (0UL)
#define QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos)
#define GPIO_DIRSET_PIN1_Set (1UL)
#define NFCT_INTENCLR_COLLISION_Enabled (1UL)
#define FIELD_SIZE(struct_type,field) sizeof(((struct struct_type*)NULL)->field)
#define POWER_RAM_POWERCLR_S7RETENTION_Off (1UL)
#define RTC_INTENSET_OVRFLW_Enabled (1UL)
#define UARTE_INTEN_RXTO_Enabled (1UL)
#define CLOCK_INTENCLR_DONE_Enabled (1UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_AES_CBC_MAC_ENABLED 1
#define DEFAULT_SUPPLY_DIFF UINT16_MAX
#define UARTE_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL << UARTE_TASKS_STARTRX_TASKS_STARTRX_Pos)
#define SPIM_INTENSET_ENDRX_Enabled (1UL)
#define PWM_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define SPIS_RXD_LIST_LIST_Pos (0UL)
#define PWM_INTENCLR_SEQEND0_Msk (0x1UL << PWM_INTENCLR_SEQEND0_Pos)
#define PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos)
#define POWER_POFCON_THRESHOLDVDDH_V30 (3UL)
#define POWER_POFCON_THRESHOLDVDDH_V31 (4UL)
#define MWU_NMIENCLR_REGION2RA_Pos (5UL)
#define POWER_POFCON_THRESHOLDVDDH_V33 (6UL)
#define TEMP_B4_B4_Pos (0UL)
#define POWER_POFCON_THRESHOLDVDDH_V36 (9UL)
#define POWER_POFCON_THRESHOLDVDDH_V37 (10UL)
#define EGU_INTENCLR_TRIGGERED13_Msk (0x1UL << EGU_INTENCLR_TRIGGERED13_Pos)
#define POWER_POFCON_THRESHOLDVDDH_V39 (12UL)
#define MWU_INTEN_REGION1WA_Msk (0x1UL << MWU_INTEN_REGION1WA_Pos)
#define GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos)
#define GPIO_DIRSET_PIN23_Set (1UL)
#define MWU_NMIEN_REGION2RA_Pos (5UL)
#define PPI_CHG_CH23_Excluded (0UL)
#define GPIOTE_CONFIG_POLARITY_Toggle (3UL)
#define WORD_ALIGNED_MEM_BUFF(NAME,MIN_SIZE) static uint32_t NAME[CEIL_DIV(MIN_SIZE, sizeof(uint32_t))]
#define MWU_NMIEN_REGION1RA_Disabled (0UL)
#define GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos)
#define MWU_PERREGION_SUBSTATWA_SR30_NoAccess (0UL)
#define QSPI_DPMDUR_EXIT_Msk (0xFFFFUL << QSPI_DPMDUR_EXIT_Pos)
#define POWER_POFCON_THRESHOLDVDDH_V40 (13UL)
#define PPI_CHG_CH15_Excluded (0UL)
#define POWER_POFCON_THRESHOLDVDDH_V42 (15UL)
#define PWM_INTENSET_LOOPSDONE_Enabled (1UL)
#define FICR_NFC_TAGHEADER0_UD2_Pos (16UL)
#define PPI_CHENSET_CH29_Set (1UL)
#define SCB_ICSR_RETTOBASE_Pos 11U
#define QDEC_REPORTPER_REPORTPER_80Smpl (2UL)
#define NRF_LOG_INTERNAL_HEXDUMP_INST(level,level_id,p_inst,p_data,len) if (NRF_LOG_ENABLED && (NRF_LOG_LEVEL >= level) && (level <= NRF_LOG_DEFAULT_LEVEL)) { if (NRF_LOG_INST_FILTER(p_inst) >= level) { LOG_HEXDUMP(LOG_SEVERITY_INST_ID(level_id, p_inst), (p_data), (len)); } }
#define PDM_INTENSET_STOPPED_Set (1UL)
#define MWU_PERREGION_SUBSTATWA_SR22_NoAccess (0UL)
#define FICR_TEMP_B4_B_Msk (0x3FFFUL << FICR_TEMP_B4_B_Pos)
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)
#define POWER_RAM_POWER_S6POWER_Off (0UL)
#define MWU_PERREGION_SUBSTATRA_SR21_NoAccess (0UL)
#define RADIO_TASKS_BCSTART_TASKS_BCSTART_Msk (0x1UL << RADIO_TASKS_BCSTART_TASKS_BCSTART_Pos)
#define MWU_INTEN_REGION2RA_Msk (0x1UL << MWU_INTEN_REGION2RA_Pos)
#define PDM_MODE_EDGE_LeftFalling (0UL)
#define SAADC_INTENCLR_CH5LIMITH_Pos (16UL)
#define MWU_PERREGION_SUBSTATWA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR20_Pos)
#define PPI_CHENCLR_CH7_Disabled (0UL)
#define QSPI_IFCONFIG1_SPIMODE_MODE0 (0UL)
#define UARTE_INTENCLR_RXDRDY_Enabled (1UL)
#define PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos)
#define QSPI_IFCONFIG1_SPIMODE_MODE3 (1UL)
#define PWM_PSEL_OUT_PORT_Msk (0x1UL << PWM_PSEL_OUT_PORT_Pos)
#define SPIS_PSEL_MOSI_PIN_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR14_NoAccess (0UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput0 (1UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput1 (2UL)
#define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput3 (4UL)
#define MWU_PERREGION_SUBSTATRA_SR13_NoAccess (0UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput5 (6UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput6 (7UL)
#define SAADC_CH_PSELP_PSELP_AnalogInput7 (8UL)
#define DEFAULT_AUDIO_VOLUME 0
#define RADIO_SHORTS_RXREADY_CCASTART_Disabled (0UL)
#define GPIO_DIR_PIN30_Input (0UL)
#define NRF_ERROR_IO_PENDING (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0012)
#define USBD_INTEN_ENDISOIN_Disabled (0UL)
#define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL << SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos)
#define UART_INTENSET_NCTS_Set (1UL)
#define UART_INTENSET_RXDRDY_Enabled (1UL)
#define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Msk (0x1UL << UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Pos)
#define GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos)
#define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_HFCLKSTARTED_Pos)
#define SPI_CONFIG_LOG_LEVEL 3
#define MWU_PREGION_SUBS_SR23_Pos (23UL)
#define NFCT_PACKETPTR_PTR_Msk (0xFFFFFFFFUL << NFCT_PACKETPTR_PTR_Pos)
#define RADIO_INTENCLR_EDEND_Disabled (0UL)
#define NRFX_PRS_BOX_1_ENABLED 0
#define RADIO_SHORTS_END_DISABLE_Enabled (1UL)
#define UARTE_ERRORSRC_OVERRUN_Msk (0x1UL << UARTE_ERRORSRC_OVERRUN_Pos)
#define PPI_CHG3_CH13_Msk PPI_CHG_CH13_Msk
#define PPI_CHEN_CH28_Disabled (0UL)
#define RADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos)
#define CONTAINER_OF(ptr,type,member) (type *)((char *)ptr - offsetof(type, member))
#define MWU_PERREGION_SUBSTATRA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR14_Pos)
#define __CORE_CMFUNC_H 
#define GPIO_DIR_PIN28_Output (1UL)
#define USBD_INTEN_ENDEPOUT0_Enabled (1UL)
#define TIMER_TASKS_CLEAR_TASKS_CLEAR_Pos (0UL)
#define PPI_CHG3_CH2_Pos PPI_CHG_CH2_Pos
#define NRF_RTC2_BASE 0x40024000UL
#define POWER_POFCON_THRESHOLDVDDH_V32 (5UL)
#define USBD_EPDATASTATUS_EPOUT7_NotStarted (0UL)
#define CLOCK_TRACECONFIG_TRACEMUX_Parallel (2UL)
#define QSPI_CINSTRCONF_OPCODE_Msk (0xFFUL << QSPI_CINSTRCONF_OPCODE_Pos)
#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
#define SAADC_INTENSET_CH7LIMITL_Pos (21UL)
#define GPIO_LATCH_PIN22_Latched (1UL)
#define SPIM_ENABLE_ENABLE_Enabled (7UL)
#define SysTick_CALIB_SKEW_Pos 30U
#define SAADC_RESOLUTION_VAL_10bit (1UL)
#define USBD_INTENSET_ENDEPOUT6_Enabled (1UL)
#define CLOCK_INTENCLR_CTSTOPPED_Clear (1UL)
#define GPIO_OUTSET_PIN6_Set (1UL)
#define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Msk (0x1UL << TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Pos)
#define RADIO_INTENCLR_CCAIDLE_Pos (17UL)
#define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Pos (0UL)
#define POWER_RAM_POWER_S12POWER_On (1UL)
#define UART_EASY_DMA_SUPPORT 0
#define GPIOTE_INTENSET_PORT_Disabled (0UL)
#define MWU_PREGION_SUBS_SR12_Exclude (0UL)
#define PPI_CHENCLR_CH2_Clear (1UL)
#define NRFX_QSPI_CONFIG_SCK_DELAY 1
#define CLOCK_LFCLKSRC_SRC_Synth (2UL)
#define USBD_EPSTATUS_EPIN5_DataDone (1UL)
#define TWIS_PSEL_SDA_CONNECT_Connected (0UL)
#define NRF_LOG_ALLOW_OVERFLOW 1
#define MWU_PERREGION_SUBSTATRA_SR8_NoAccess (0UL)
#define UART_CONFIG_HWFC_Enabled (1UL)
#define UICR_APPROTECT_PALL_Enabled (0x00UL)
#define USBD_INTEN_EP0SETUP_Enabled (1UL)
#define USBD_INTENCLR_ENDEPIN2_Pos (4UL)
#define UARTE_INTENSET_RXTO_Enabled (1UL)
#define POWER_RAM_POWERCLR_S8POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S8POWER_Pos)
#define SAADC_CH_PSELP_PSELP_VDDHDIV5 (0x0DUL)
#define GPIOTE_INTENCLR_IN1_Clear (1UL)
#define QSPI_CINSTRCONF_LIO2_Msk (0x1UL << QSPI_CINSTRCONF_LIO2_Pos)
#define APP_USBD_CDC_ACM_CONFIG_INFO_COLOR 0
#define USBD_EVENTS_ENDEPIN_EVENTS_ENDEPIN_Pos (0UL)
#define PDM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Msk (0x1UL << RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Pos)
#define xPSR_V_Msk (1UL << xPSR_V_Pos)
#define USBD_EPINEN_IN3_Pos (3UL)
#define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL)
#define MWU_NMIENSET_PREGION0WA_Msk (0x1UL << MWU_NMIENSET_PREGION0WA_Pos)
#define TPI_TRIGGER_TRIGGER_Msk (0x1UL )
#define RADIO_INTENCLR_PAYLOAD_Clear (1UL)
#define NRF_BLE_GATT_BLE_OBSERVER_PRIO 1
#define LPCOMP_REFSEL_REFSEL_Ref9_16Vdd (12UL)
#define SPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL)
#define MWU_INTENCLR_PREGION0RA_Pos (25UL)
#define PPI_CHENSET_CH21_Enabled (1UL)
#define AAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL << AAR_IRKPTR_IRKPTR_Pos)
#define TWI_INTENCLR_ERROR_Disabled (0UL)
#define TWIS_SHORTS_READ_SUSPEND_Enabled (1UL)
#define EGU_INTENCLR_TRIGGERED12_Disabled (0UL)
#define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_NotGenerated (0UL)
#define MWU_REGIONEN_PRGN0RA_Enable (1UL)
#define RADIO_RXADDRESSES_ADDR2_Disabled (0UL)
#define POWER_RAM_POWER_S8RETENTION_On (1UL)
#define USBD_EPOUT_PTR_PTR_Pos (0UL)
#define UART_INTENSET_RXDRDY_Disabled (0UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_2 (4UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_3 (3UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_4 (2UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_5 (1UL)
#define SAADC_CH_CONFIG_GAIN_Gain1_6 (0UL)
#define USBD_INTENSET_ENDEPIN4_Disabled (0UL)
#define NFCT_SENSRES_NFCIDSIZE_Pos (6UL)
#define PPI_CHEN_CH6_Pos (6UL)
#define USBD_INTENSET_USBEVENT_Disabled (0UL)
#define SAADC_INTENCLR_CH1LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITL_Pos)
#define false 0
#define SPIS_PSEL_SCK_CONNECT_Msk (0x1UL << SPIS_PSEL_SCK_CONNECT_Pos)
#define TWI_INTENSET_ERROR_Pos (9UL)
#define TIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL)
#define MWU_REGIONENCLR_RGN3WA_Msk (0x1UL << MWU_REGIONENCLR_RGN3WA_Pos)
#define MWU_NMIENSET_PREGION1RA_Msk (0x1UL << MWU_NMIENSET_PREGION1RA_Pos)
#define PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos)
#define PPI_CHG0_CH3_Included PPI_CHG_CH3_Included
#define USBD_EPDATASTATUS_EPIN6_Msk (0x1UL << USBD_EPDATASTATUS_EPIN6_Pos)
#define USBD_INTENCLR_ENDEPOUT3_Enabled (1UL)
#define SAADC_INTENCLR_STARTED_Disabled (0UL)
#define RADIO_RXADDRESSES_ADDR7_Pos (7UL)
#define NVMC_CONFIG_WEN_Msk (0x3UL << NVMC_CONFIG_WEN_Pos)
#define GPIO_DIRCLR_PIN14_Clear (1UL)
#define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL)
#define APSR_C_Msk (1UL << APSR_C_Pos)
#define UART_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL)
#define UARTE_INTENSET_TXSTARTED_Enabled (1UL)
#define EGU_INTENSET_TRIGGERED12_Msk (0x1UL << EGU_INTENSET_TRIGGERED12_Pos)
#define FICR_PRODTEST_PRODTEST_NotDone (0xFFFFFFFFUL)
#define APSR_N_Pos 31U
#define EGU_INTENSET_TRIGGERED4_Set (1UL)
#define RTC_EVTENSET_TICK_Enabled (1UL)
#define PPI_CHG2_CH1_Excluded PPI_CHG_CH1_Excluded
#define USBD_EVENTS_USBRESET_EVENTS_USBRESET_Msk (0x1UL << USBD_EVENTS_USBRESET_EVENTS_USBRESET_Pos)
#define UARTE_PSEL_TXD_PIN_Pos (0UL)
#define GPIO_DIRCLR_PIN15_Output (1UL)
#define UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL)
#define UART0_IRQn UARTE0_UART0_IRQn
#define EGU_INTENCLR_TRIGGERED1_Clear (1UL)
#define NFCT_INTEN_COLLISION_Enabled (1UL)
#define USBD_INTEN_ENDEPIN0_Pos (2UL)
#define UARTE_TXD_PTR_PTR_Pos (0UL)
#define PPI_CHG_CH31_Excluded (0UL)
#define GPIO_DIRCLR_PIN20_Pos (20UL)
#define PPI_CHG1_CH14_Included PPI_CHG_CH14_Included
#define NRFX_UART_CONFIG_LOG_LEVEL 3
#define RADIO_INTENCLR_CCABUSY_Msk (0x1UL << RADIO_INTENCLR_CCABUSY_Pos)
#define PPI_CHG3_CH4_Included PPI_CHG_CH4_Included
#define GPIO_LATCH_PIN14_Latched (1UL)
#define UART_PSEL_RTS_PIN_Msk (0x1FUL << UART_PSEL_RTS_PIN_Pos)
#define QDEC_PSEL_LED_CONNECT_Disconnected (1UL)
#define MWU_INTENSET_REGION2RA_Pos (5UL)
#define PDM_INTENCLR_STARTED_Msk (0x1UL << PDM_INTENCLR_STARTED_Pos)
#define TWIS_CONFIG_ADDRESS1_Msk (0x1UL << TWIS_CONFIG_ADDRESS1_Pos)
#define CC_HOST_RGF_HOST_CRYPTOKEY_SEL_HOST_CRYPTOKEY_SEL_K_PRTL (1UL)
#define PPI_CHENSET_CH4_Disabled (0UL)
#define CLOCK_EVENTS_CTSTARTED_EVENTS_CTSTARTED_Msk (0x1UL << CLOCK_EVENTS_CTSTARTED_EVENTS_CTSTARTED_Pos)
#define QDEC_PSEL_B_PIN_Msk (0x1FUL << QDEC_PSEL_B_PIN_Pos)
#define MWU_NMIENCLR_REGION0RA_Enabled (1UL)
#define QDEC_INTENSET_DBLRDY_Pos (3UL)
#define UARTE_INTENSET_RXTO_Set (1UL)
#define TWIS_INTENSET_ERROR_Pos (9UL)
#define USBD_EPDATASTATUS_EPOUT3_Msk (0x1UL << USBD_EPDATASTATUS_EPOUT3_Pos)
#define SPIS_PSEL_CSN_CONNECT_Disconnected (1UL)
#define RADIO_INTENSET_CCASTOPPED_Set (1UL)
#define QDEC_INTENCLR_ACCOF_Pos (2UL)
#define CLOCK_CONFIG_DEBUG_COLOR 0
#define SAADC_INTEN_CH7LIMITL_Enabled (1UL)
#define PWM_INTENCLR_STOPPED_Msk (0x1UL << PWM_INTENCLR_STOPPED_Pos)
#define TIMER_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define MWU_PREGION_SUBS_SR1_Msk (0x1UL << MWU_PREGION_SUBS_SR1_Pos)
#define I2S_PSEL_MCK_PORT_Msk (0x1UL << I2S_PSEL_MCK_PORT_Pos)
#define NFCT_INTENCLR_ENDRX_Clear (1UL)
#define WDT_REQSTATUS_RR5_Msk (0x1UL << WDT_REQSTATUS_RR5_Pos)
#define NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED 0
#define TWI_INTENCLR_ERROR_Pos (9UL)
#define RADIO_PCNF1_WHITEEN_Disabled (0UL)
#define GPIO_IN_PIN10_Low (0UL)
#define GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos)
#define SAADC_INTENCLR_CH3LIMITL_Clear (1UL)
#define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL)
#define AAR_EVENTS_END_EVENTS_END_NotGenerated (0UL)
#define DWT_CTRL_EXCTRCENA_Pos 16U
#define GPIO_OUT_PIN16_Low (0UL)
#define MWU_PERREGION_SUBSTATWA_SR29_NoAccess (0UL)
#define NRFX_PWM_DEFAULT_CONFIG_COUNT_MODE 0
#define QSPI_ADDRCONF_MODE_Opcode (1UL)
#define MWU_PERREGION_SUBSTATRA_SR28_NoAccess (0UL)
#define SAADC_INTEN_CH7LIMITH_Enabled (1UL)
#define PPI_CHENCLR_CH13_Enabled (1UL)
#define QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL)
#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)
#define TWIM_SHORTS_LASTRX_SUSPEND_Pos (11UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_Pos (0UL)
#define POWER_RAM_POWER_S1RETENTION_Msk (0x1UL << POWER_RAM_POWER_S1RETENTION_Pos)
#define QDEC_PSEL_A_PORT_Msk (0x1UL << QDEC_PSEL_A_PORT_Pos)
#define TWIS_INTENCLR_WRITE_Clear (1UL)
#define NRF_LOG_ERROR(...) NRF_LOG_INTERNAL_ERROR(__VA_ARGS__)
#define COMP_INTENCLR_READY_Msk (0x1UL << COMP_INTENCLR_READY_Pos)
#define TIMER_INTENCLR_COMPARE2_Disabled (0UL)
#define CRYPTOCELL_ENABLE_ENABLE_Enabled (1UL)
#define SPIS_EVENTS_END_EVENTS_END_Msk (0x1UL << SPIS_EVENTS_END_EVENTS_END_Pos)
#define AAR_INTENCLR_RESOLVED_Msk (0x1UL << AAR_INTENCLR_RESOLVED_Pos)
#define AAR_INTENSET_NOTRESOLVED_Disabled (0UL)
#define QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL)
#define SAADC_CH_CONFIG_GAIN_Gain1 (5UL)
#define SAADC_CH_CONFIG_GAIN_Gain2 (6UL)
#define SAADC_CH_CONFIG_GAIN_Gain4 (7UL)
#define PWM_INTENCLR_PWMPERIODEND_Disabled (0UL)
#define I2S_PSEL_SDOUT_PORT_Pos (5UL)
#define GPIO_IN_PIN13_High (1UL)
#define SER_HAL_TRANSPORT_CONFIG_INFO_COLOR 0
#define PPI_CHENSET_CH5_Set (1UL)
#define SAADC_INTENSET_CH1LIMITL_Enabled (1UL)
#define USBD_EPDATASTATUS_EPOUT4_NotStarted (0UL)
#define GPIOTE_INTENCLR_IN0_Enabled (1UL)
#define SPI_CONFIG_CPOL_ActiveHigh (0UL)
#define EGU_INTENSET_TRIGGERED15_Pos (15UL)
#define I2S_CONFIG_MODE_MODE_Master (0UL)
#define GPIO_OUT_PIN2_Pos (2UL)
#define I2S_INTENCLR_STOPPED_Clear (1UL)
#define GPIO_OUTCLR_PIN27_Low (0UL)
#define POWER_RAM_POWERSET_S5RETENTION_On (1UL)
#define NRF_BALLOC_CONFIG_INITIAL_LOG_LEVEL 3
#define PPI_CHENCLR_CH8_Pos (8UL)
#define GPIO_OUT_PIN16_Pos (16UL)
#define POWER_RAM_POWER_S6RETENTION_Off (0UL)
#define MWU_REGIONENCLR_PRGN0WA_Pos (24UL)
#define POWER_RAM_POWERSET_S13POWER_Msk (0x1UL << POWER_RAM_POWERSET_S13POWER_Pos)
#define NRF_SDH_BLE_CENTRAL_LINK_COUNT 0
#define HARDWARE_MAJOR 1
#define RTC_EVTEN_COMPARE1_Msk (0x1UL << RTC_EVTEN_COMPARE1_Pos)
#define NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos (16UL)
#define NRF_LOG_FILTER NRF_LOG_SEVERITY_DEBUG
#define GPIO_OUT_PIN26_Low (0UL)
#define SAADC_INTENSET_CH4LIMITL_Msk (0x1UL << SAADC_INTENSET_CH4LIMITL_Pos)
#define SPIS_PSEL_CSN_PIN_Pos (0UL)
#define TWI_SHORTS_BB_SUSPEND_Msk (0x1UL << TWI_SHORTS_BB_SUSPEND_Pos)
#define MWU_INTEN_REGION1WA_Disabled (0UL)
#define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_NotGenerated (0UL)
#define NFCT_INTEN_RXFRAMESTART_Msk (0x1UL << NFCT_INTEN_RXFRAMESTART_Pos)
#define NRFX_TWIM_CONFIG_LOG_LEVEL 3
#define UICR_RBPCONF_PALL_Pos UICR_APPROTECT_PALL_Pos
#define MWU_PERREGION_SUBSTATRA_SR13_Access (1UL)
#define USBD_EVENTS_SOF_EVENTS_SOF_NotGenerated (0UL)
#define BLE_DIS_ENABLED 1
#define GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos)
#define PPI_CHG3_CH3_Included PPI_CHG_CH3_Included
#define CLOCK_LFRCMODE_MODE_Msk (0x1UL << CLOCK_LFRCMODE_MODE_Pos)
#define MWU_NMIENSET_REGION1WA_Msk (0x1UL << MWU_NMIENSET_REGION1WA_Pos)
#define RADIO_PCNF0_CILEN_Msk (0x3UL << RADIO_PCNF0_CILEN_Pos)
#define NRF_BLOCK_DEV_QSPI_CONFIG_LOG_LEVEL 3
#define PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos)
#define FICR_TEMP_B0_B_Msk (0x3FFFUL << FICR_TEMP_B0_B_Pos)
#define MWU_PREGION_SUBS_SR9_Include (1UL)
#define GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos)
#define GPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos)
#define PPI_CHG2_CH3_Excluded PPI_CHG_CH3_Excluded
#define USBD_EPSTATUS_EPIN0_Msk (0x1UL << USBD_EPSTATUS_EPIN0_Pos)
#define NRFX_PRS_CONFIG_DEBUG_COLOR 0
#define MACRO_MAP_4(macro,a,...) macro(a) MACRO_MAP_3 (macro, __VA_ARGS__, )
#define PM_PEER_RANKS_ENABLED 1
#define EGU_INTEN_TRIGGERED15_Msk (0x1UL << EGU_INTEN_TRIGGERED15_Pos)
#define MWU_REGIONENCLR_PRGN1RA_Pos (27UL)
#define I2S_PSEL_MCK_CONNECT_Disconnected (1UL)
#define NRF_TEMP_BASE 0x4000C000UL
#define PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos)
#define GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos)
#define SPIM_INTENSET_ENDTX_Set (1UL)
#define PPI_CHENCLR_CH31_Pos (31UL)
#define MWU_NMIENCLR_REGION0WA_Clear (1UL)
#define MWU_PERREGION_SUBSTATRA_SR19_Access (1UL)
#define MACRO_MAP_6(macro,a,...) macro(a) MACRO_MAP_5 (macro, __VA_ARGS__, )
#define BIT_16 0x00010000
#define UART_TASKS_STOPTX_TASKS_STOPTX_Pos (0UL)
#define NFCT_INTENCLR_ENDTX_Pos (12UL)
#define RADIO_SHORTS_END_DISABLE_Disabled (0UL)
#define USBD_INTENSET_USBRESET_Enabled (1UL)
#define SAADC_CH_CONFIG_REFSEL_Pos (12UL)
#define RADIO_INTENSET_RATEBOOST_Pos (20UL)
#define GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos)
#define MACRO_MAP_7(macro,a,...) macro(a) MACRO_MAP_6 (macro, __VA_ARGS__, )
#define I2S_CONFIG_CHANNELS_CHANNELS_Left (1UL)
#define RADIO_PREFIX0_AP2_Msk (0xFFUL << RADIO_PREFIX0_AP2_Pos)
#define MWU_NMIENSET_REGION2RA_Msk (0x1UL << MWU_NMIENSET_REGION2RA_Pos)
#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)
#define LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling LPCOMP_REFSEL_REFSEL_Ref1_8Vdd
#define GPIO_IN_PIN6_Low (0UL)
#define TWIM_SHORTS_LASTTX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTTX_STOP_Pos)
#define UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL)
#define RADIO_EVENTS_PHYEND_EVENTS_PHYEND_Pos (0UL)
#define UARTE_INTEN_ERROR_Enabled (1UL)
#define QDEC_INTENCLR_STOPPED_Msk (0x1UL << QDEC_INTENCLR_STOPPED_Pos)
#define INT_FAST32_MAX INT32_MAX
#define USBD_ISOOUT_MAXCNT_MAXCNT_Msk (0x3FFUL << USBD_ISOOUT_MAXCNT_MAXCNT_Pos)
#define NRF_LOG_INSTANCE_PTR_DECLARE(_p_name) 
#define NRF_QDEC ((NRF_QDEC_Type*) NRF_QDEC_BASE)
#define COMP_INTENCLR_CROSS_Pos (3UL)
#define SPIM_EVENTS_END_EVENTS_END_Generated (1UL)
#define QSPI_IFCONFIG1_SCKDELAY_Msk (0xFFUL << QSPI_IFCONFIG1_SCKDELAY_Pos)
#define GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos)
#define ONOFF_CONTROL_MASK (ONOFF_CONTROL_TILTSWITCH_MASK | ONOFF_CONTROL_REEDSWITCH_MASK)
#define NRF_ERROR_MUTEX_COND_INIT_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0004)
#define SAADC_STATUS_STATUS_Msk (0x1UL << SAADC_STATUS_STATUS_Pos)
#define FFT_MAX_BINS 12
#define USBD_SHORTS_ENDEPOUT0_EP0STATUS_Msk (0x1UL << USBD_SHORTS_ENDEPOUT0_EP0STATUS_Pos)
#define RADIO_INTENCLR_RSSIEND_Disabled (0UL)
#define NFCT_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL)
#define SPIM_IFTIMING_RXDELAY_RXDELAY_Pos (0UL)
#define CCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL)
#define MWU_REGIONENSET_RGN0WA_Msk (0x1UL << MWU_REGIONENSET_RGN0WA_Pos)
#define UICR_APPROTECT_PALL_Disabled (0xFFUL)
#define MWU_INTENCLR_REGION1WA_Msk (0x1UL << MWU_INTENCLR_REGION1WA_Pos)
#define QDEC_INTENCLR_REPORTRDY_Pos (1UL)
#define PPI_CHEN_CH16_Disabled (0UL)
#define LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref7_8Vdd
#define PPI_CHG_CH23_Pos (23UL)
#define USBD_INTENSET_ENDISOIN_Disabled (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL)
#define SAADC_INTENSET_CH5LIMITH_Msk (0x1UL << SAADC_INTENSET_CH5LIMITH_Pos)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ECC_SECP521R1_ENABLED 1
#define TPI_FFSR_TCPresent_Pos 2U
#define COMP_ENABLED 0
#define PPI_CHG2_CH8_Excluded PPI_CHG_CH8_Excluded
#define NFCT_FIELDPRESENT_LOCKDETECT_Locked (1UL)
#define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Msk (0x1UL << POWER_EVENTS_POFWARN_EVENTS_POFWARN_Pos)
#define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Generated (1UL)
#define USBD_INTENCLR_ENDEPOUT7_Pos (19UL)
#define UINT_FAST8_MAX UINT8_MAX
#define NRF_CRYPTO_BACKEND_CC310_INTERRUPTS_ENABLED 1
#define RADIO_TASKS_DISABLE_TASKS_DISABLE_Msk (0x1UL << RADIO_TASKS_DISABLE_TASKS_DISABLE_Pos)
#define SAADC_INTEN_END_Enabled (1UL)
#define NFCT_RXD_FRAMECONFIG_SOF_Pos (2UL)
#define RTC_INTENCLR_COMPARE0_Enabled (1UL)
#define USBD_SIZE_ISOOUT_ZERO_ZeroData (1UL)
#define TWIM_INTENCLR_ERROR_Msk (0x1UL << TWIM_INTENCLR_ERROR_Pos)
#define MWU_PERREGION_SUBSTATRA_SR22_Pos (22UL)
#define MWU_REGIONENSET_RGN1RA_Msk (0x1UL << MWU_REGIONENSET_RGN1RA_Pos)
#define USBD_INTENSET_ENDEPIN5_Msk (0x1UL << USBD_INTENSET_ENDEPIN5_Pos)
#define RTC_INTENSET_COMPARE2_Enabled (1UL)
#define MWU_INTENCLR_REGION2RA_Msk (0x1UL << MWU_INTENCLR_REGION2RA_Pos)
#define _CONST const
#define ARM_MATH_CM4 1
#define GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos)
#define MWU_NMIENCLR_REGION1WA_Enabled (1UL)
#define I2S_PSEL_SDOUT_CONNECT_Msk (0x1UL << I2S_PSEL_SDOUT_CONNECT_Pos)
#define NFCT_RXD_AMOUNT_RXDATABYTES_Pos (3UL)
#define AAR_TASKS_STOP_TASKS_STOP_Msk (0x1UL << AAR_TASKS_STOP_TASKS_STOP_Pos)
#define EGU_INTENSET_TRIGGERED10_Msk (0x1UL << EGU_INTENSET_TRIGGERED10_Pos)
#define EGU_INTENSET_TRIGGERED14_Disabled (0UL)
#define DEFAULT_SUPPLY_MIN 0
#define RADIO_SHORTS_PHYEND_DISABLE_Msk (0x1UL << RADIO_SHORTS_PHYEND_DISABLE_Pos)
#define TEMP_INTENCLR_DATARDY_Msk (0x1UL << TEMP_INTENCLR_DATARDY_Pos)
#define USBD_INTENSET_ENDEPOUT2_Set (1UL)
#define I2S_CONFIG_SWIDTH 1
#define PPI_CHEN_CH29_Enabled (1UL)
#define POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK0_Pos)
#define EGU_INTENCLR_TRIGGERED1_Pos (1UL)
#define GPIO_IN_PIN15_Pos (15UL)
#define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Msk (0x1UL << PWM_EVENTS_SEQEND_EVENTS_SEQEND_Pos)
#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
#define QSPI_CINSTRDAT0_BYTE2_Pos (16UL)
#define POWER_RAM_POWER_S15POWER_Off (0UL)
#define WDT_TASKS_START_TASKS_START_Msk (0x1UL << WDT_TASKS_START_TASKS_START_Pos)
#define GPIO_OUTSET_PIN7_Low (0UL)
#define GPIO_IN_PIN25_Low (0UL)
#define EGU_INTEN_TRIGGERED2_Disabled (0UL)
#define APP_TIMER_CONFIG_INITIAL_LOG_LEVEL 3
#define EGU_INTENCLR_TRIGGERED4_Disabled (0UL)
#define MACRO_MAP_REC_27(macro,a,...) macro(a) MACRO_MAP_REC_26(macro, __VA_ARGS__, )
#define LOG_INTERNAL_6(_type,_str,_arg0,_arg1,_arg2,_arg3,_arg4,_arg5) (void)(_type); (void)(_str); (void)(_arg0); (void)(_arg1); (void)(_arg2); (void)(_arg3); (void)(_arg4); (void)(_arg5)
#define PPI_CHG3_CH3_Msk PPI_CHG_CH3_Msk
#define USBD_EPSTATUS_EPOUT4_DataDone (1UL)
#define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL)
#define RADIO_DACNF_ENA0_Msk (0x1UL << RADIO_DACNF_ENA0_Pos)
#define GPIO_DIRCLR_PIN10_Clear (1UL)
#define QDEC_ACC_ACC_Msk (0xFFFFFFFFUL << QDEC_ACC_ACC_Pos)
#define QDEC_ACCREAD_ACCREAD_Pos (0UL)
#define RADIO_EVENTS_RATEBOOST_EVENTS_RATEBOOST_Generated (1UL)
#define PPI_CHG_CH10_Included (1UL)
#define I2S_PSEL_LRCK_PIN_Msk (0x1FUL << I2S_PSEL_LRCK_PIN_Pos)
#define NFCT_EVENTS_TXFRAMESTART_EVENTS_TXFRAMESTART_Msk (0x1UL << NFCT_EVENTS_TXFRAMESTART_EVENTS_TXFRAMESTART_Pos)
#define NFCT_INTENSET_TXFRAMESTART_Set (1UL)
#define GPIOTE_INTENSET_IN6_Enabled (1UL)
#define GPIO_DIRCLR_PIN5_Pos (5UL)
#define GPIO_OUTSET_PIN16_High (1UL)
#define SER_HAL_TRANSPORT_CONFIG_LOG_ENABLED 0
#define USBD_EVENTS_SOF_EVENTS_SOF_Generated (1UL)
#define PPI_CHEN_CH5_Enabled (1UL)
#define USBD_EPSTATUS_EPIN7_NoData (0UL)
#define RTC_INTENSET_COMPARE3_Pos (19UL)
#define UART_INTENCLR_RXDRDY_Disabled (0UL)
#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)
#define WDT_INTENSET_TIMEOUT_Pos (0UL)
#define USBD_EPDATASTATUS_EPOUT1_NotStarted (0UL)
#define NVMC_ICACHECNF_CACHEEN_Enabled (1UL)
#define ECB_INTENSET_ERRORECB_Pos (1UL)
#define MWU_NMIEN_PREGION0RA_Pos (25UL)
#define SPI_CONFIG_INFO_COLOR 0
#define NRF_SDH_BLE_DEBUG_COLOR 0
#define SPIS_ENABLE_ENABLE_Disabled (0UL)
#define SPIS_ENABLE_ENABLE_Enabled (2UL)
#define MWU_PERREGION_SUBSTATRA_SR1_Access (1UL)
#define GPIO_OUT_PIN5_Low (0UL)
#define RNG_INTENSET_VALRDY_Set (1UL)
#define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL << SPIS_INTENCLR_ACQUIRED_Pos)
#define FICR_NFC_TAGHEADER0_MFGID_Msk (0xFFUL << FICR_NFC_TAGHEADER0_MFGID_Pos)
#define USBD_INTENCLR_ENDEPIN5_Enabled (1UL)
#define POWER_RAM_POWERCLR_S7RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S7RETENTION_Pos)
#define MWU_REGIONENCLR_PRGN1WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1WA_Pos)
#define GPIO_DIRSET_PIN0_Set (1UL)
#define MWU_INTENCLR_PREGION1RA_Enabled (1UL)
#define QSPI_PIN_SCK NRF_QSPI_PIN_NOT_CONNECTED
#define RADIO_INTENCLR_CCABUSY_Clear (1UL)
#define BLE_CONN_PARAMS_BLE_OBSERVER_PRIO 1
#define SPI_ENABLE_ENABLE_Enabled (1UL)
#define MWU_INTENCLR_PREGION0WA_Pos (24UL)
#define RADIO_EVENTS_TXREADY_EVENTS_TXREADY_Pos (0UL)
#define PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos)
#define GPIO_OUTSET_PIN21_High (1UL)
#define TWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL << TWIM_SHORTS_LASTRX_STARTTX_Pos)
#define NRF_CCM ((NRF_CCM_Type*) NRF_CCM_BASE)
#define USBD_DTOGGLE_VALUE_Nop (0UL)
#define NRF_PWR_MGMT_CONFIG_USE_SCHEDULER 0
#define USBD_EPDATASTATUS_EPIN5_Msk (0x1UL << USBD_EPDATASTATUS_EPIN5_Pos)
#define UART_CONFIG_PARITY_Excluded (0x0UL)
#define I2S_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
#define EGU_INTENSET_TRIGGERED9_Msk (0x1UL << EGU_INTENSET_TRIGGERED9_Pos)
#define LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref6_8Vdd
#define RADIO_DACNF_ENA0_Disabled (0UL)
#define TIMER_INTENCLR_COMPARE0_Disabled (0UL)
#define POWER_INTENCLR_SLEEPENTER_Clear (1UL)
#define PEER_MANAGER_ENABLED 1
#define GPIO_DIRSET_PIN22_Set (1UL)
#define USBD_INTEN_SOF_Msk (0x1UL << USBD_INTEN_SOF_Pos)
#define USBD_EPDATASTATUS_EPOUT2_Started (1UL)
#define NRF_LOG_INTERNAL_RAW_HEXDUMP_INFO(p_data,len) NRF_LOG_INTERNAL_HEXDUMP_MODULE(NRF_LOG_SEVERITY_INFO, NRF_LOG_SEVERITY_INFO_RAW, p_data, len)
#define PPI_CHENSET_CH13_Disabled (0UL)
#define BLE_BUS_BLE_OBSERVER_PRIO 2
#define NFCT_TASKS_GOSLEEP_TASKS_GOSLEEP_Msk (0x1UL << NFCT_TASKS_GOSLEEP_TASKS_GOSLEEP_Pos)
#define NRF_CRYPTO_BACKEND_MBEDTLS_HMAC_SHA256_ENABLED 1
#define UARTE_ERRORSRC_BREAK_Present (1UL)
#define UART_PSEL_RTS_PIN_Pos (0UL)
#define USBD_EPOUTEN_OUT2_Disable (0UL)
#define MWU_NMIENCLR_REGION3WA_Clear (1UL)
#define UART_TASKS_STARTRX_TASKS_STARTRX_Trigger (1UL)
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP521R1_ENABLED 1
#define SPIM_PSEL_SCK_PORT_Pos (5UL)
#define UINT32_C(x) (x ##UL)
#define WDT_RREN_RR1_Pos (1UL)
#define POWER_RAM_POWERCLR_S5POWER_Off (1UL)
#define NRF_CRYPTO_BACKEND_MBEDTLS_ENABLED 0
#define FICR_NFC_TAGHEADER0_UD1_Pos (8UL)
#define PPI_CHENSET_CH28_Set (1UL)
#define SPIM_EVENTS_STARTED_EVENTS_STARTED_Generated (1UL)
#define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL)
#define VERIFY_SUCCESS(statement) do { uint32_t _err_code = (uint32_t) (statement); if (_err_code != NRF_SUCCESS) { return _err_code; } } while(0)
#define PWM_PSEL_OUT_PIN_Msk (0x1FUL << PWM_PSEL_OUT_PIN_Pos)
#define EGU_INTEN_TRIGGERED13_Enabled (1UL)
#define MWU_INTEN_REGION0WA_Enabled (1UL)
#define LPCOMP_ANADETECT_ANADETECT_Down (2UL)
#define SPIM_PSELDCX_PIN_Pos (0UL)
#define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL)
#define MWU_REGIONEN_RGN0WA_Msk (0x1UL << MWU_REGIONEN_RGN0WA_Pos)
#define NRF_POWER ((NRF_POWER_Type*) NRF_POWER_BASE)
#define PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos)
#define UARTE_INTEN_TXSTARTED_Pos (20UL)
#define GPIO_OUTSET_PIN20_Pos (20UL)
#define GPIO_OUT_PIN19_High (1UL)
#define POWER_RAM_POWERSET_S1POWER_Pos (1UL)
#define MWU_PREGION_SUBS_SR5_Include (1UL)
#define TIMER_INTENSET_COMPARE0_Enabled (1UL)
#define POWER_RAM_POWERCLR_S0POWER_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR30_Access (1UL)
#define PPI_CHEN_CH25_Enabled (1UL)
#define RADIO_EVENTS_CCAIDLE_EVENTS_CCAIDLE_Pos (0UL)
#define GPIO_OUTCLR_PIN11_High (1UL)
#define SPI1_USE_EASY_DMA 0
#define QSPI_EVENTS_READY_EVENTS_READY_Pos (0UL)
#define QSPI_ADDRCONF_MODE_NoInstr (0UL)
#define PDM_INTENCLR_STARTED_Pos (0UL)
#define SAADC_INTENCLR_CH6LIMITH_Enabled (1UL)
#define MWU_PREGION_SUBS_SR22_Pos (22UL)
#define PPI_CHENCLR_CH3_Enabled (1UL)
#define I2S_INTENSET_STOPPED_Enabled (1UL)
#define MWU_INTENCLR_REGION2RA_Enabled (1UL)
#define GPIO_OUTSET_PIN31_Pos (31UL)
#define USBD_EPSTALL_EP_Msk (0x7UL << USBD_EPSTALL_EP_Pos)
#define POWER_RAM_POWER_S6RETENTION_Pos (22UL)
#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32 (0x08000000UL)
#define INT_FAST32_MIN INT32_MIN
#define MWU_PERREGION_SUBSTATRA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR13_Pos)
#define USBD_TASKS_EP0RCVOUT_TASKS_EP0RCVOUT_Msk (0x1UL << USBD_TASKS_EP0RCVOUT_TASKS_EP0RCVOUT_Pos)
#define GPIO_DIR_PIN19_Output (1UL)
#define GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos)
#define GPIO_OUT_PIN3_High (1UL)
#define GPIO_DIR_PIN26_Pos (26UL)
#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U
#define SAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENSET_CALIBRATEDONE_Pos)
#define MWU_INTEN_REGION3RA_Disabled (0UL)
#define GPIO_OUTSET_PIN19_Set (1UL)
#define MWU_REGIONEN_RGN1RA_Msk (0x1UL << MWU_REGIONEN_RGN1RA_Pos)
#define TWIS_CONFIG_ADDRESS1_Pos (1UL)
#define NRF_TIMER3_BASE 0x4001A000UL
#define GPIO_OUT_PIN24_High (1UL)
#define TWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_RXD_PTR_PTR_Pos)
#define NFCT_EVENTS_FIELDLOST_EVENTS_FIELDLOST_Pos (0UL)
#define USBD_INTENCLR_ENDEPOUT3_Disabled (0UL)
#define UARTE_INTENCLR_TXDRDY_Msk (0x1UL << UARTE_INTENCLR_TXDRDY_Pos)
#define GPIO_OUTSET_PIN5_Set (1UL)
#define UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Msk (0x1UL << UART_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos)
#define RTC_EVTENCLR_TICK_Clear (1UL)
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
#define RADIO_DAI_DAI_Pos (0UL)
#define FICR_TEMP_A2_A_Pos (0UL)
#define NRFX_I2S_CONFIG_FORMAT 0
#define PPI_CHG0_CH12_Included PPI_CHG_CH12_Included
#define NFCT_FRAMESTATUS_RX_CRCERROR_CRCError (1UL)
#define SPIM_TXD_MAXCNT_MAXCNT_Msk (0xFFFFUL << SPIM_TXD_MAXCNT_MAXCNT_Pos)
#define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_NotGenerated (0UL)
#define GPIO_DIRSET_PIN18_Output (1UL)
#define RTC_INTENCLR_TICK_Pos (0UL)
#define I2S_CONFIG_TXEN_TXEN_Pos (0UL)
#define GPIO_DIRCLR_PIN11_Pos (11UL)
#define I2S_ENABLE_ENABLE_ENABLE I2S_ENABLE_ENABLE_Enabled
#define USBD_INTENCLR_ENDEPIN1_Pos (3UL)
#define RTC_INTENSET_OVRFLW_Set (1UL)
#define SPIM_PSELDCX_PORT_Pos (5UL)
#define SPIM_PSEL_CSN_CONNECT_Pos (31UL)
#define TWI_PSEL_SCL_CONNECT_Msk (0x1UL << TWI_PSEL_SCL_CONNECT_Pos)
#define TWIS_INTENSET_READ_Pos (26UL)
#define GPIO_DIRCLR_PIN6_Input (0UL)
#define MWU_PERREGION_SUBSTATWA_SR20_NoAccess (0UL)
#define TWIM_INTENCLR_SUSPENDED_Enabled (1UL)
#define RADIO_EDSAMPLE_EDLVL_Msk (0xFFUL << RADIO_EDSAMPLE_EDLVL_Pos)
#define EGU_INTENCLR_TRIGGERED13_Clear (1UL)
#define SAADC_INTEN_CH4LIMITH_Enabled (1UL)
#define TWIM_ENABLE_ENABLE_Enabled (6UL)
#define RADIO_INTENCLR_ADDRESS_Clear (1UL)
#define SAADC_EVENTS_END_EVENTS_END_NotGenerated (0UL)
#define NRF_CRYPTO_BACKEND_CC310_ECC_SECP192K1_ENABLED 1
#define NVIC ((NVIC_Type *) NVIC_BASE )
#define RADIO_CRCINIT_CRCINIT_Pos (0UL)
#define POWER_RAM_POWERCLR_S9RETENTION_Off (1UL)
#define PWM_COUNTERTOP_COUNTERTOP_Pos (0UL)
#define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL)
#define RADIO_INTENSET_CCABUSY_Disabled (0UL)
#define RADIO_SHORTS_READY_EDSTART_Disabled (0UL)
#define EGU_INTEN_TRIGGERED9_Disabled (0UL)
#define PPI_CHENSET_CH23_Set (1UL)
#define NFCT_INTENCLR_RXFRAMEEND_Enabled (1UL)
#define TWIM_INTENCLR_STOPPED_Clear (1UL)
#define PPI_CHG_CH25_Included (1UL)
#define PPI_CHEN_CH5_Pos (5UL)
#define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Generated (1UL)
#define PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL << PDM_SAMPLE_PTR_SAMPLEPTR_Pos)
#define PPI_CHG1_CH14_Excluded PPI_CHG_CH14_Excluded
#define QSPI_PSEL_IO2_CONNECT_Msk (0x1UL << QSPI_PSEL_IO2_CONNECT_Pos)
#define GPIO_DIRSET_PIN8_Input (0UL)
#define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Msk (0x1UL << CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Pos)
#define PWM_SHORTS_SEQEND1_STOP_Pos (1UL)
#define UART_TXD_TXD_Pos (0UL)
#define SAADC_INTENCLR_CH1LIMITL_Clear (1UL)
#define PPI_CHG_CH17_Included (1UL)
#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL)
#define UART_PSEL_RXD_CONNECT_Connected (0UL)
#define MACRO_MAP_REC_1(macro,a,...) macro(a)
#define RADIO_RXADDRESSES_ADDR6_Pos (6UL)
#define NRFX_PRS_CONFIG_LOG_ENABLED 0
#define SCB_CPUID_PARTNO_Pos 4U
#define NFCT_INTENCLR_STARTED_Disabled (0UL)
#define GPIO_DIRCLR_PIN5_Output (1UL)
#define NRFX_RNG_ENABLED 1
#define UARTE_INTEN_TXSTOPPED_Msk (0x1UL << UARTE_INTEN_TXSTOPPED_Pos)
#define PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos)
#define MWU_INTENSET_PREGION0WA_Msk (0x1UL << MWU_INTENSET_PREGION0WA_Pos)
#define ATCA_HAL_I2C 1
#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)
#define EGU_INTENSET_TRIGGERED3_Set (1UL)
#define APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED 0
#define SAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL)
#define QDEC_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define SPIS_TXD_LIST_LIST_Pos (0UL)
#define USBD_EVENTCAUSE_READY_Msk (0x1UL << USBD_EVENTCAUSE_READY_Pos)
#define UART_TASKS_STOPRX_TASKS_STOPRX_Pos (0UL)
#define TWIM_INTENSET_TXSTARTED_Disabled (0UL)
#define NRFX_QSPI_CONFIG_READOC 0
#define PPI_CHG2_CH11_Pos PPI_CHG_CH11_Pos
#define TWI_INTENCLR_ERROR_Clear (1UL)
#define CH6_EEP CH[6].EEP
#define PPI_CHG2_CH6_Msk PPI_CHG_CH6_Msk
#define SPIS_RXD_PTR_PTR_Pos (0UL)
#define NVIC_BASE (SCS_BASE + 0x0100UL)
#define LOG_INTERNAL_X(N,...) CONCAT_2(LOG_INTERNAL_, N) (__VA_ARGS__)
#define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Generated (1UL)
#define MWU_REGIONENSET_PRGN1WA_Enabled (1UL)
#define UARTE_INTENCLR_TXDRDY_Enabled (1UL)
#define NRF_ATFIFO_CONFIG_LOG_ENABLED 0
#define POWER_EVENTS_USBREMOVED_EVENTS_USBREMOVED_Generated (1UL)
#define USBD_EPDATASTATUS_EPOUT4_Started (1UL)
#define NRF_TEMP ((NRF_TEMP_Type*) NRF_TEMP_BASE)
#define USBD_INTENCLR_ENDEPOUT3_Msk (0x1UL << USBD_INTENCLR_ENDEPOUT3_Pos)
#define NFCT_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Receive (4UL)
#define SAADC_INTENSET_DONE_Enabled (1UL)
#define MACRO_MAP_REC_3(macro,a,...) macro(a) MACRO_MAP_REC_2 (macro, __VA_ARGS__, )
#define DWT_CTRL_NOCYCCNT_Pos 25U
#define SPIM_SHORTS_END_START_Disabled (0UL)
#define RADIO_DACNF_ENA7_Disabled (0UL)
#define TWIS_CONFIG_ADDRESS0_Msk (0x1UL << TWIS_CONFIG_ADDRESS0_Pos)
#define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL << CCM_INTENCLR_ENDKSGEN_Pos)
#define PPI_CHG0_CH13_Included PPI_CHG_CH13_Included
#define UART_INTENSET_TXDRDY_Enabled (1UL)
#define UARTE_INTENSET_TXDRDY_Pos (7UL)
#define PPI_CHENSET_CH7_Disabled (0UL)
#define GPIO_DIRCLR_PIN7_Input (0UL)
#define SAADC_INTEN_CH0LIMITL_Pos (7UL)
#define MWU_PERREGION_SUBSTATRA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR9_Pos)
#define SPIS_ORC_ORC_Pos (0UL)
#define TWI_RXD_RXD_Msk (0xFFUL << TWI_RXD_RXD_Pos)
#define TEMP_INTENCLR_DATARDY_Clear (1UL)
#define PPI_CHG2_CH2_Msk PPI_CHG_CH2_Msk
#define USBD_EPDATASTATUS_EPOUT2_Msk (0x1UL << USBD_EPDATASTATUS_EPOUT2_Pos)
#define MWU_PREGION_SUBS_SR13_Msk (0x1UL << MWU_PREGION_SUBS_SR13_Pos)
#define FICR_NFC_TAGHEADER2_UD11_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD11_Pos)
#define NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Msk (0x1UL << NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Pos)
#define USBD_DTOGGLE_VALUE_Data0 (1UL)
#define PPI_CHENCLR_CH31_Clear (1UL)
#define GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos)
#define USBD_INTENSET_STARTED_Disabled (0UL)
#define SAADC_EVENTS_CH_LIMITH_LIMITH_Pos (0UL)
#define NRF_RADIO_BASE 0x40001000UL
#define TWI_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Generated (1UL)
#define ER0 ER[0]
#define MWU_PREGION_SUBS_SR0_Msk (0x1UL << MWU_PREGION_SUBS_SR0_Pos)
#define ER2 ER[2]
#define ER3 ER[3]
#define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL)
#define COMP_HYST_HYST_Pos (0UL)
#define WDT_REQSTATUS_RR4_Msk (0x1UL << WDT_REQSTATUS_RR4_Pos)
#define SPIS_TXD_LIST_LIST_ArrayList (1UL)
#define ECB_INTENSET_ENDECB_Set (1UL)
#define I2S_PSEL_SCK_PIN_Pos (0UL)
#define QDEC_PSEL_LED_CONNECT_Pos (31UL)
#define GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos)
#define USBD_INTENSET_ENDEPOUT7_Msk (0x1UL << USBD_INTENSET_ENDEPOUT7_Pos)
#define POWER_RAM_POWERSET_S5POWER_Pos (5UL)
#define GPIO_DIR_PIN28_Input (0UL)
#define MWU_PREGION_SUBS_SR25_Exclude (0UL)
#define RADIO_PDUSTAT_CISTAT_Pos (1UL)
#define SAADC_INTENSET_CH0LIMITL_Enabled (1UL)
#define GPIO_IN_PIN29_High (1UL)
#define DWT_CTRL_PCSAMPLENA_Pos 12U
#define MX_FLASH_ENABLE 1
#define PWM_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Msk (0x1UL << QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Pos)
#define UARTE_PSEL_CTS_PORT_Msk (0x1UL << UARTE_PSEL_CTS_PORT_Pos)
#define POWER_RAM_POWERCLR_S7POWER_Pos (7UL)
#define POWER_CONFIG_DEFAULT_DCDCENHV 0
#define MWU_INTENCLR_REGION3WA_Enabled (1UL)
#define ACL_ACL_PERM_WRITE_Disable (1UL)
#define POWER_INTENCLR_SLEEPEXIT_Enabled (1UL)
#define RADIO_INTENCLR_RXREADY_Clear (1UL)
#define RNG_CONFIG_IRQ_PRIORITY 6
#define RADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL << RADIO_BASE1_BASE1_Pos)
#define QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL)
#define TWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL)
#define GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos)
#define UARTE_INTEN_ENDTX_Pos (8UL)
#define PPI_CHENSET_CH4_Set (1UL)
#define DEFAULT_DS_TEMP_MAX INT16_MAX
#define MWU_INTEN_REGION0RA_Disabled (0UL)
#define MWU_PREGION_SUBS_SR1_Exclude (0UL)
#define I2S_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_TXD_PTR_PTR_Pos)
#define SPIM_INTENCLR_ENDTX_Disabled (0UL)
#define MWU_PERREGION_SUBSTATWA_SR28_Access (1UL)
#define GPIO_OUT_PIN1_Pos (1UL)
#define USBD_BMREQUESTTYPE_RECIPIENT_Endpoint (2UL)
#define MPU_RASR_ENABLE_Msk (1UL )
#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL)
#define I2S_CONFIG_TXEN_TXEN_Msk (0x1UL << I2S_CONFIG_TXEN_TXEN_Pos)
#define PPI_CHENCLR_CH7_Pos (7UL)
#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )
#define GPIO_OUT_PIN15_Pos (15UL)
#define BIT_11 0x0800
#define UARTE_INTENCLR_ENDRX_Enabled (1UL)
#define BIT_13 0x2000
#define BIT_14 0x4000
#define BIT_15 0x8000
#define xPSR_GE_Pos 16U
#define BIT_17 0x00020000
#define BIT_18 0x00040000
#define BIT_19 0x00080000
#define RTC_EVTEN_COMPARE0_Msk (0x1UL << RTC_EVTEN_COMPARE0_Pos)
#define POWER_RAM_POWERSET_S8POWER_On (1UL)
#define QSPI_IFCONFIG0_DPMENABLE_Pos (7UL)
#define GPIO_OUT_PIN25_Low (0UL)
#define SPIM_INTENSET_STOPPED_Enabled (1UL)
#define SPIM_INTENSET_END_Disabled (0UL)
#define UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL)
#define FDS_CRC_CHECK_ON_READ 1
#define QDEC_PSEL_B_CONNECT_Disconnected (1UL)
#define MWU_INTENCLR_PREGION0WA_Clear (1UL)
#define I2S_INTENCLR_STOPPED_Disabled (0UL)
#define POWER_RAM_POWERCLR_S3RETENTION_Pos (19UL)
#define GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos)
#define GPIO_OUT_PIN8_Low (0UL)
#define BLE_OTS_BLE_OBSERVER_PRIO 2
#define TWI_INTENSET_STOPPED_Disabled (0UL)
#define RADIO_EVENTS_CCABUSY_EVENTS_CCABUSY_Generated (1UL)
#define NRF_CRYPTO_BACKEND_CC310_ENABLED 1
#define BIT_20 0x00100000
#define BIT_21 0x00200000
#define BIT_22 0x00400000
#define BIT_23 0x00800000
#define BIT_24 0x01000000
#define BIT_25 0x02000000
#define BIT_27 0x08000000
#define BIT_28 0x10000000
#define BIT_29 0x20000000
#define GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos)
#define SAADC_INTEN_CH1LIMITH_Pos (8UL)
#define RTC_EVTENSET_OVRFLW_Pos (1UL)
#define LPCOMP_SHORTS_DOWN_STOP_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR9_Access (1UL)
#define UART_PSEL_RXD_PIN_Pos (0UL)
#define POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S0RETENTION_Pos)
#define GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos)
#define EGU_INTEN_TRIGGERED14_Msk (0x1UL << EGU_INTEN_TRIGGERED14_Pos)
#define PPI_CHG2_CH3_Included PPI_CHG_CH3_Included
#define NFCT_NFCTAGSTATE_NFCTAGSTATE_Disabled (0UL)
#define I2S_INTEN_RXPTRUPD_Pos (1UL)
#define POWER_RAM_POWER_S12RETENTION_On (1UL)
#define USBD_EPDATASTATUS_EPIN5_NotDone (0UL)
#define USBD_EPOUTEN_OUT5_Enable (1UL)
#define GPIO_DIR_PIN1_Pos (1UL)
#define USBD_EVENTCAUSE_RESUME_Pos (9UL)
#define NFCT_EVENTS_FIELDDETECTED_EVENTS_FIELDDETECTED_NotGenerated (0UL)
#define QSPI_INTENCLR_READY_Enabled (1UL)
#define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Pos (0UL)
#define GPIO_DIRSET_PIN31_Input (0UL)
#define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Msk (0x1UL << UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos)
#define UARTE_INTENCLR_ERROR_Disabled (0UL)
#define GPIOTE_INTENCLR_IN0_Disabled (0UL)
#define BIT_30 0x40000000
#define BIT_31 0x80000000
#define NRF_ERROR_IOT_ERR_BASE_START (0xA000)
#define PPI_CHG_CH4_Excluded (0UL)
#define GPIO_DIRSET_PIN13_Pos (13UL)
#define NRFX_RNG_CONFIG_DEBUG_COLOR 0
#define GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos)
#define POWER_RAM_POWER_S11POWER_Msk (0x1UL << POWER_RAM_POWER_S11POWER_Pos)
#define GPIO_IN_PIN30_High (1UL)
#define RADIO_PREFIX0_AP1_Msk (0xFFUL << RADIO_PREFIX0_AP1_Pos)
#define TIMER_INTENCLR_COMPARE5_Pos (21UL)
#define USBD_BREQUEST_BREQUEST_Pos (0UL)
#define POWER_RAM_POWERCLR_S11RETENTION_Off (1UL)
#define PPI_CHG1_CH7_Msk PPI_CHG_CH7_Msk
#define GPIO_LATCH_PIN27_Latched (1UL)
#define RADIO_STATE_STATE_TxIdle (10UL)
#define SPI_CONFIG_CPHA_Leading (0UL)
#define RADIO_TASKS_EDSTART_TASKS_EDSTART_Msk (0x1UL << RADIO_TASKS_EDSTART_TASKS_EDSTART_Pos)
#define UARTE_INTENSET_TXSTARTED_Set (1UL)
#define SCB_SHCSR_BUSFAULTENA_Pos 17U
#define DWT_CTRL_NOTRCPKT_Pos 27U
#define GPIO_LATCH_PIN12_Pos (12UL)
#define AAR_TASKS_START_TASKS_START_Trigger (1UL)
#define POWER_INTENSET_SLEEPEXIT_Pos (6UL)
#define USBD_BMREQUESTTYPE_DIRECTION_DeviceToHost (1UL)
#define MWU_INTENSET_REGION2RA_Msk (0x1UL << MWU_INTENSET_REGION2RA_Pos)
#define PPI_CHENSET_CH19_Pos (19UL)
#define UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL << UARTE_INTENCLR_TXSTOPPED_Pos)
#define USBD_INTENCLR_ENDEPIN5_Disabled (0UL)
#define TWIM_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define UICR_RBPCONF_PALL_Msk UICR_APPROTECT_PALL_Msk
#define SPIM_PSEL_SCK_PIN_Pos (0UL)
#define RADIO_INTENCLR_TXREADY_Disabled (0UL)
#define TWIM_SHORTS_LASTRX_STOP_Disabled (0UL)
#define EGU_INTENSET_TRIGGERED2_Set (1UL)
#define RADIO_TASKS_RXEN_TASKS_RXEN_Msk (0x1UL << RADIO_TASKS_RXEN_TASKS_RXEN_Pos)
#define LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref2_8Vdd
#define PWM_INTENCLR_LOOPSDONE_Msk (0x1UL << PWM_INTENCLR_LOOPSDONE_Pos)
#define COMP_EXTREFSEL_EXTREFSEL_Pos (0UL)
#define TWIM_PSEL_SDA_PIN_Msk (0x1FUL << TWIM_PSEL_SDA_PIN_Pos)
#define ECB_TASKS_STARTECB_TASKS_STARTECB_Pos (0UL)
#define BLE_LNS_BLE_OBSERVER_PRIO 2
#define PPI_CHG_CH22_Pos (22UL)
#define FICR_TEMP_T4_T_Msk (0xFFUL << FICR_TEMP_T4_T_Pos)
#define UARTE_EVENTS_NCTS_EVENTS_NCTS_Generated (1UL)
#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)
#define POWER_RAM_POWER_S0RETENTION_On (1UL)
#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL)
#define PPI_CHENCLR_CH26_Enabled (1UL)
#define NRFX_I2S_CONFIG_SWIDTH 1
#define TEMP_B3_B3_Pos (0UL)
#define USBD_WINDEXL_WINDEXL_Pos (0UL)
#define SEGGER_RTT_CONFIG_DEFAULT_MODE 0
#define TWI_INTENSET_SUSPENDED_Enabled (1UL)
#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)
#define USBD_INTENCLR_ENDEPOUT6_Pos (18UL)
#define TWI_EVENTS_STOPPED_EVENTS_STOPPED_NotGenerated (0UL)
#define UARTE_INTEN_NCTS_Disabled (0UL)
#define PPI_CHENCLR_CH10_Disabled (0UL)
#define CC_HOST_RGF_HOST_IOT_KDR3_HOST_IOT_KDR3_Msk (0xFFFFFFFFUL << CC_HOST_RGF_HOST_IOT_KDR3_HOST_IOT_KDR3_Pos)
#define SPIM_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR21_Pos (21UL)
#define RADIO_INTENSET_EDSTOPPED_Disabled (0UL)
#define POWER_RAM_POWER_S3RETENTION_Msk (0x1UL << POWER_RAM_POWER_S3RETENTION_Pos)
#define PPI_CHG0_CH2_Msk PPI_CHG_CH2_Msk
#define RADIO_SHORTS_PHYEND_START_Msk (0x1UL << RADIO_SHORTS_PHYEND_START_Pos)
#define MWU_NMIENSET_PREGION0WA_Disabled (0UL)
#define POWER_RAM_POWER_S3POWER_Pos (3UL)
#define USBD_INTENSET_SOF_Msk (0x1UL << USBD_INTENSET_SOF_Pos)
#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL)
#define PPI_CHENSET_CH15_Enabled (1UL)
#define SAADC_INTENCLR_CALIBRATEDONE_Pos (4UL)
#define PWM_DECODER_MODE_NextStep (1UL)
#define SAADC_INTEN_END_Pos (1UL)
#define USBD_EVENTCAUSE_SUSPEND_Msk (0x1UL << USBD_EVENTCAUSE_SUSPEND_Pos)
#define USBD_INTENSET_ENDEPOUT1_Set (1UL)
#define NRF_SPIM0_BASE 0x40003000UL
#define I2S_PSEL_MCK_PIN_Msk (0x1FUL << I2S_PSEL_MCK_PIN_Pos)
#define QSPI_PSEL_IO0_CONNECT_Disconnected (1UL)
#define EGU_INTENCLR_TRIGGERED0_Pos (0UL)
#define GPIO_IN_PIN14_Pos (14UL)
#define GPIO_OUT_PIN24_Pos (24UL)
#define POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S1POWER_Pos)
#define TWIM_INTEN_RXSTARTED_Pos (19UL)
#define GPIO_DIRSET_PIN4_Input (0UL)
#define USBD_INTENSET_EP0DATADONE_Pos (10UL)
#define NFCT_AUTOCOLRESCONFIG_MODE_Enabled (0UL)
#define POWER_RAM_POWERSET_S1RETENTION_On (1UL)
#define GPIO_IN_PIN24_Low (0UL)
#define GPIO_OUT_PIN23_Low (0UL)
#define SAADC_INTENCLR_CH1LIMITH_Clear (1UL)
#define USBD_INTENCLR_SOF_Disabled (0UL)
#define GPIO_DIRCLR_PIN23_Output (1UL)
#define NRFX_SPI_MISO_PULL_CFG 1
#define MWU_PERREGION_SUBSTATRA_SR25_Pos (25UL)
#define PPI_CHG3_CH2_Msk PPI_CHG_CH2_Msk
#define GPIOTE_TASKS_OUT_TASKS_OUT_Msk (0x1UL << GPIOTE_TASKS_OUT_TASKS_OUT_Pos)
#define USBD_INTEN_ENDISOOUT_Disabled (0UL)
#define TWI_ADDRESS_ADDRESS_Msk (0x7FUL << TWI_ADDRESS_ADDRESS_Pos)
#define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_NotGenerated (0UL)
#define RADIO_PCNF0_LFLEN_Pos (0UL)
#define RADIO_DACNF_TXADD4_Msk (0x1UL << RADIO_DACNF_TXADD4_Pos)
#define NFCT_TASKS_ENABLERXDATA_TASKS_ENABLERXDATA_Pos (0UL)
#define QSPI_CINSTRCONF_LFSTOP_Pos (17UL)
#define _FLD2VAL(field,value) ((value & field ## _Msk) >> field ## _Pos)
#define RADIO_PCNF1_ENDIAN_Little (0UL)
#define EGU_INTENSET_TRIGGERED2_Enabled (1UL)
#define I2S_CONFIG_MCKEN_MCKEN_Disabled (0UL)
#define RTC_INTENSET_TICK_Msk (0x1UL << RTC_INTENSET_TICK_Pos)
#define GPIO_DIRCLR_PIN4_Pos (4UL)
#define PPI_CHG1_CH15_Msk PPI_CHG_CH15_Msk
#define QSPI_CINSTRCONF_WREN_Enable (1UL)
#define UARTE_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
#define RTC_INTENSET_COMPARE2_Pos (18UL)
#define DWT_CPICNT_CPICNT_Msk (0xFFUL )
#define PPI_CHENSET_CH10_Disabled (0UL)
#define PDM_PDMCLKCTRL_FREQ_1280K (0x0A000000UL)
#define PSELMISO PSEL.MISO
#define MWU_INTEN_PREGION0RA_Enabled (1UL)
#define MWU_NMIENSET_REGION0WA_Set (1UL)
#define TWI_ENABLE_ENABLE_Msk (0xFUL << TWI_ENABLE_ENABLE_Pos)
#define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL)
#define NRF_LOG_BACKEND_SECTION_NAME log_backends
#define POWER_RESETREAS_NFC_NotDetected (0UL)
#define QDEC_PSEL_LED_PORT_Pos (5UL)
#define MWU_REGIONENCLR_PRGN0RA_Clear (1UL)
#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)
#define GPIOTE_EVENTS_PORT_EVENTS_PORT_NotGenerated (0UL)
#define SPIM_PSEL_MISO_CONNECT_Disconnected (1UL)
#define PPI_CHG1_CH2_Excluded PPI_CHG_CH2_Excluded
#define PPI_CHENCLR_CH21_Pos (21UL)
#define SPIS_PSEL_MISO_PIN_Pos (0UL)
#define SAADC_INTEN_CH2LIMITH_Pos (10UL)
#define NFCT_INTENCLR_SELECTED_Clear (1UL)
#define DEFAULT_DS_TEMP_MIN INT16_MIN
#define NVMC_ICACHECNF_CACHEEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEEN_Pos)
#define PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos)
#define EGU_INTEN_TRIGGERED14_Enabled (1UL)
#define NRF_SWI2_BASE 0x40016000UL
#define PPI_CHENCLR_CH11_Disabled (0UL)
#define GPIO_DIRCLR_PIN3_Input (0UL)
#define USBD_EPINEN_IN1_Pos (1UL)
#define USBD_EPOUTEN_ISOOUT_Disable (0UL)
#define USBD_EPDATASTATUS_EPIN4_Msk (0x1UL << USBD_EPDATASTATUS_EPIN4_Pos)
#define ITM_TCR_SYNCENA_Pos 2U
#define IR2 IR[2]
#define EGU_INTENSET_TRIGGERED8_Msk (0x1UL << EGU_INTENSET_TRIGGERED8_Pos)
#define GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos)
#define TPI_ITCTRL_Mode_Pos 0U
#define LPCOMP_SHORTS_CROSS_STOP_Pos (4UL)
#define MWU_NMIENSET_REGION1RA_Set (1UL)
#define SCB_CFSR_USGFAULTSR_Pos 16U
#define TWIS_ENABLE_ENABLE_Enabled (9UL)
#define UARTE_INTENCLR_TXDRDY_Clear (1UL)
#define PPI_CHG1_CH7_Excluded PPI_CHG_CH7_Excluded
#define QSPI_CONFIG_XIP_OFFSET 0
#define CLOCK_INTENCLR_CTTO_Disabled (0UL)
#define PPI_CHG0_CH12_Excluded PPI_CHG_CH12_Excluded
#define PPI_CHENCLR_CH4_Enabled (1UL)
#define BLE_TPS_BLE_OBSERVER_PRIO 2
#define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Generated (1UL)
#define POWER_MAINREGSTATUS_MAINREGSTATUS_Msk (0x1UL << POWER_MAINREGSTATUS_MAINREGSTATUS_Pos)
#define MACRO_MAP_FOR_PARAM_21(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_20((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define CLOCK_CONFIG_LF_SRC 1
#define PIN_CODE_LENGHT_MIN 7
#define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL)
#define TWIM_PSEL_SDA_PORT_Pos (5UL)
#define SCB_DFSR_VCATCH_Pos 3U
#define ITM_TCR_ITMENA_Msk (1UL )
#define RADIO_EVENTS_EDEND_EVENTS_EDEND_NotGenerated (0UL)
#define PWM_INTENCLR_SEQEND0_Clear (1UL)
#define USBD_EPINEN_IN0_Disable (0UL)
#define UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UARTE_BAUDRATE_BAUDRATE_Pos)
#define PPI_CHENSET_CH27_Set (1UL)
#define __STDC_UTF_32__ 1
#define POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos)
#define SAADC_INTENSET_STOPPED_Msk (0x1UL << SAADC_INTENSET_STOPPED_Pos)
#define PWM_DECODER_LOAD_Individual (2UL)
#define QSPI_IFCONFIG0_READOC_FASTREAD (0UL)
#define SAADC_TASKS_STOP_TASKS_STOP_Trigger (1UL)
#define POWER_INTENSET_USBPWRRDY_Pos (9UL)
#define USBD_EPOUTEN_ISOOUT_Msk (0x1UL << USBD_EPOUTEN_ISOOUT_Pos)
#define CC_HOST_RGF_HOST_CRYPTOKEY_SEL_HOST_CRYPTOKEY_SEL_Session (2UL)
#define TWIM_TXD_LIST_LIST_Disabled (0UL)
#define I2S_CONFIG_SWIDTH_SWIDTH_24Bit (2UL)
#define TWIS_INTENSET_WRITE_Enabled (1UL)
#define GPIO_OUTCLR_PIN27_High (1UL)
#define PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos)
#define NRFX_QSPI_PIN_IO0 NRF_QSPI_PIN_NOT_CONNECTED
#define I2S_EVENTS_TXPTRUPD_EVENTS_TXPTRUPD_Generated (1UL)
#define SPI_CONFIG_CPHA_Trailing (1UL)
#define GPIOTE_INTENCLR_IN7_Disabled (0UL)
#define POWER_RAM_POWERSET_S10POWER_On (1UL)
#define QSPI_IFCONFIG0_DPMENABLE_Enable (1UL)
#define MWU_PERREGION_SUBSTATWA_SR29_Pos (29UL)
#define CLOCKS_PER_SEC 1000
#define MWU_PERREGION_SUBSTATRA_SR21_Access (1UL)
#define SAADC_INTEN_CH7LIMITL_Pos (21UL)
#define BLE_PASSKEY_ENABLED 1
#define PPI_CHG2_CH12_Excluded PPI_CHG_CH12_Excluded
#define CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz (1UL)
#define APP_USBD_NRF_DFU_TRIGGER_CONFIG_DEBUG_COLOR 0
#define USBD_INTENSET_EP0DATADONE_Set (1UL)
#define CoreDebug_DEMCR_MON_EN_Pos 16U
#define NFCT_INTEN_RXFRAMEEND_Enabled (1UL)
#define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL)
#define USBD_TASKS_STARTISOIN_TASKS_STARTISOIN_Pos (0UL)
#define GPIO_OUTSET_PIN30_Pos (30UL)
#define NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED 0
#define PPI_CHG3_CH11_Msk PPI_CHG_CH11_Msk
#define NRF_LOG_INTERNAL_HEXDUMP_INST_ERROR(p_inst,p_data,len) NRF_LOG_INTERNAL_HEXDUMP_INST(NRF_LOG_SEVERITY_ERROR, NRF_LOG_SEVERITY_ERROR, p_inst, p_data, len)
#define GPIO_OUTCLR_PIN9_Pos (9UL)
#define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_NotGenerated (0UL)
#define MWU_PERREGION_SUBSTATRA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR12_Pos)
#define MWU_NMIENCLR_REGION3WA_Disabled (0UL)
#define NFCT_SELRES_RFU7_Pos (7UL)
#define TWI_INTENSET_STOPPED_Pos (1UL)
#define GPIO_DIR_PIN10_Output (1UL)
#define QSPI_INTENCLR_READY_Pos (0UL)
#define GPIO_DIR_PIN25_Pos (25UL)
#define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_NotGenerated (0UL)
#define GPIO_OUTSET_PIN18_Set (1UL)
#define NRF_CRYPTO_BACKEND_CC310_HASH_SHA512_ENABLED 1
#define TIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE4_CLEAR_Pos)
#define PPI_CHG0_CH14_Pos PPI_CHG_CH14_Pos
#define UARTE_INTENCLR_ENDRX_Msk (0x1UL << UARTE_INTENCLR_ENDRX_Pos)
#define RADIO_INTENCLR_TXREADY_Enabled (1UL)
#define NRF_FICR ((NRF_FICR_Type*) NRF_FICR_BASE)
#define TWIM_PSEL_SCL_CONNECT_Connected (0UL)
#define RADIO_INTENSET_READY_Msk (0x1UL << RADIO_INTENSET_READY_Pos)
#define SAADC_CH_CONFIG_RESN_Pullup (2UL)
#define MWU_INTENCLR_PREGION1RA_Disabled (0UL)
#define PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos)
#define TWIS_RXD_LIST_LIST_Msk (0x3UL << TWIS_RXD_LIST_LIST_Pos)
#define PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos)
#define RADIO_SHORTS_CCAIDLE_STOP_Pos (17UL)
#define LPCOMP_INTENCLR_DOWN_Clear (1UL)
#define PPI_CHENCLR_CH14_Disabled (0UL)
#define RADIO_INTENSET_CCABUSY_Pos (18UL)
#define RADIO_INTENCLR_DEVMATCH_Enabled (1UL)
#define NRF_ERROR_NOT_SUPPORTED (NRF_ERROR_BASE_NUM + 6)
#define LPCOMP_INTENCLR_DOWN_Pos (1UL)
#define POWER_RAM_POWERSET_S0POWER_On (1UL)
#define MACRO_MAP_FOR_PARAM_27(n_list,param,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_26((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, )
#define RADIO_STATE_STATE_TxRu (9UL)
#define RNG_INTENSET_VALRDY_Disabled (0UL)
#define __O volatile
#define UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos)
#define TWI_INTENSET_ERROR_Set (1UL)
#define SPIM_INTENCLR_STOPPED_Enabled (1UL)
#define USBD_EPDATASTATUS_EPIN7_DataDone (1UL)
#define NRFX_GPIOTE_ENABLED 1
#define TIMER_DEFAULT_CONFIG_FREQUENCY 0
#define TWIS_INTEN_TXSTARTED_Msk (0x1UL << TWIS_INTEN_TXSTARTED_Pos)
#define MWU_EVENTS_PREGION_WA_WA_NotGenerated (0UL)
#define TIMER_TASKS_START_TASKS_START_Trigger (1UL)
#define GPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos)
#define EGU_INTENSET_TRIGGERED8_Pos (8UL)
#define xPSR_T_Msk (1UL << xPSR_T_Pos)
#define RADIO_SHORTS_END_START_Enabled (1UL)
#define QSPI_PSEL_SCK_CONNECT_Pos (31UL)
#define SAADC_CH_PSELP_PSELP_Msk (0x1FUL << SAADC_CH_PSELP_PSELP_Pos)
#define NFCT_INTEN_FIELDLOST_Pos (2UL)
#define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Msk (0x1UL << TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Pos)
#define POWER_RAM_POWERSET_S5RETENTION_Pos (21UL)
#define SPI_INTENSET_READY_Msk (0x1UL << SPI_INTENSET_READY_Pos)
#define TWIM_INTENCLR_SUSPENDED_Clear (1UL)
#define UART_ERRORSRC_FRAMING_Present (1UL)
#define POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S0RETENTION_Pos)
#define EGU_INTENCLR_TRIGGERED15_Enabled (1UL)
#define NFCT_EVENTS_FIELDDETECTED_EVENTS_FIELDDETECTED_Pos (0UL)
#define COMP_EVENTS_DOWN_EVENTS_DOWN_NotGenerated (0UL)
#define SPIM_EVENTS_STARTED_EVENTS_STARTED_NotGenerated (0UL)
#define USBD_EVENTS_ENDISOOUT_EVENTS_ENDISOOUT_NotGenerated (0UL)
#define MWU_NMIENCLR_REGION3WA_Msk (0x1UL << MWU_NMIENCLR_REGION3WA_Pos)
#define TWIM_INTEN_SUSPENDED_Disabled (0UL)
#define NRFX_SPIM_CONFIG_INFO_COLOR 0
#define WDT_RREN_RR1_Enabled (1UL)
#define PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos)
#define PPI_CHEN_CH4_Pos (4UL)
#define TWI_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL << TWI_TASKS_STARTTX_TASKS_STARTTX_Pos)
#define UART_INTENCLR_ERROR_Enabled (1UL)
#define ITM_BASE (0xE0000000UL)
#define NFCT_NFCID1_LAST_NFCID1_Z_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Z_Pos)
#define COMP_SHORTS_DOWN_STOP_Pos (2UL)
#define UARTE_INTENSET_TXSTOPPED_Pos (22UL)
#define MWU_NMIEN_REGION3WA_Msk (0x1UL << MWU_NMIEN_REGION3WA_Pos)
#define QSPI_TASKS_ACTIVATE_TASKS_ACTIVATE_Msk (0x1UL << QSPI_TASKS_ACTIVATE_TASKS_ACTIVATE_Pos)
#define GPIO_DIR_PIN4_Pos (4UL)
#define USBD_EPINEN_IN0_Enable (1UL)
#define PPI_CHENSET_CH25_Disabled (0UL)
#define COMP_CONFIG_REF 1
#define MWU_INTEN_PREGION1WA_Enabled (1UL)
#define UART_SHORTS_CTS_STARTRX_Pos (3UL)
#define LPCOMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos (0UL)
#define FICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL << FICR_INFO_FLASH_FLASH_Pos)
#define GPIO_DIR_PIN16_Output (1UL)
#define QDEC_PSEL_A_CONNECT_Connected (0UL)
#define UART_ERRORSRC_BREAK_Msk (0x1UL << UART_ERRORSRC_BREAK_Pos)
#define RADIO_RXADDRESSES_ADDR5_Pos (5UL)
#define QSPI_READ_SRC_SRC_Msk (0xFFFFFFFFUL << QSPI_READ_SRC_SRC_Pos)
#define PPI_CHENSET_CH17_Disabled (0UL)
#define PPI_CHENCLR_CH8_Disabled (0UL)
#define MWU_NMIENSET_REGION1WA_Disabled (0UL)
#define WDT_RREN_RR5_Disabled (0UL)
#define SPIS_INTENSET_END_Disabled (0UL)
#define PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos)
#define NRFX_PWM2_ENABLED 0
#define SPIM_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
#define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL << RADIO_RXADDRESSES_ADDR0_Pos)
#define COMP_INTENCLR_CROSS_Enabled (1UL)
#define GPIO_IN_PIN7_High (1UL)
#define POWER_EVENTS_USBREMOVED_EVENTS_USBREMOVED_NotGenerated (0UL)
#define NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun (0UL)
#define NFCT_INTENCLR_RXFRAMEEND_Clear (1UL)
#define RTC_EVTEN_TICK_Disabled (0UL)
#define TWI_ADDRESS_ADDRESS_Pos (0UL)
#define PPI_CHG2_CH10_Pos PPI_CHG_CH10_Pos
#define FICR_NFC_TAGHEADER2_UD9_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD9_Pos)
#define TWIS_INTENSET_READ_Set (1UL)
#define QSPI_READ_CNT_CNT_Pos (0UL)
#define PPI_CHG2_CH5_Msk PPI_CHG_CH5_Msk
#define SAADC_CH_PSELP_PSELP_NC (0UL)
#define PPI_CHENCLR_CH26_Disabled (0UL)
#define SPIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define UARTE_INTENSET_TXDRDY_Set (1UL)
#define RADIO_CCACTRL_CCAMODE_CarrierAndEdMode (2UL)
#define RADIO_MHRMATCHMAS_MHRMATCHMAS_Pos (0UL)
#define TWI_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL << TWI_EVENTS_STOPPED_EVENTS_STOPPED_Pos)
#define PWM_PRESCALER_PRESCALER_Msk (0x7UL << PWM_PRESCALER_PRESCALER_Pos)
#define POWER_RAM_POWER_S10RETENTION_Off (0UL)
#define TWIM_INTENCLR_LASTTX_Msk (0x1UL << TWIM_INTENCLR_LASTTX_Pos)
#define SAADC_INTENSET_CH5LIMITH_Enabled (1UL)
#define APP_TIMER_CONFIG_RTC_FREQUENCY 0
#define NFCT_SLEEPSTATE_SLEEPSTATE_Pos (0UL)
#define SPIM_STALLSTAT_RX_STALL (1UL)
#define NFCT_RXD_FRAMECONFIG_PARITY_NoParity (0UL)
#define USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Msk (0x1UL << USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Pos)
#define UART_PSEL_TXD_CONNECT_Connected (0UL)
#define NFCT_INTENSET_FIELDDETECTED_Enabled (1UL)
#define GPIO_DIRSET_PIN0_Input (0UL)
#define USBD_BMREQUESTTYPE_RECIPIENT_Device (0UL)
#define TWIS_SHORTS_WRITE_SUSPEND_Pos (13UL)
#define POWER_INTENSET_SLEEPEXIT_Enabled (1UL)
#define RADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL)
#define GPIOTE_INTENSET_IN4_Disabled (0UL)
#define RTC_COUNTER_COUNTER_Pos (0UL)
#define USBD_EPSTATUS_EPOUT5_NoData (0UL)
#define PWM_INTENSET_PWMPERIODEND_Enabled (1UL)
#define QSPI_CINSTRDAT0_BYTE3_Msk (0xFFUL << QSPI_CINSTRDAT0_BYTE3_Pos)
#define USBD_EPDATASTATUS_EPOUT1_Msk (0x1UL << USBD_EPDATASTATUS_EPOUT1_Pos)
#define NRF_CRYPTO_BACKEND_OBERON_ECC_CURVE25519_ENABLED 1
#define POWER_RAM_POWER_S8RETENTION_Pos (24UL)
#define GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos)
#define UARTE_CONFIG_STOP_Two (1UL)
#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)
#define RADIO_DACNF_ENA4_Enabled (1UL)
#define PSELTXD PSEL.TXD
#define QSPI_PSEL_IO2_CONNECT_Disconnected (1UL)
#define TEMP_A1_A1_Msk (0xFFFUL << TEMP_A1_A1_Pos)
#define UART_EVENTS_RXDRDY_EVENTS_RXDRDY_Generated (1UL)
#define WDT_REQSTATUS_RR3_Msk (0x1UL << WDT_REQSTATUS_RR3_Pos)
#define TWIS_INTENSET_TXSTARTED_Set (1UL)
#define USBD_EVENTS_USBEVENT_EVENTS_USBEVENT_NotGenerated (0UL)
#define GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos)
#define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Msk (0x1UL << RNG_EVENTS_VALRDY_EVENTS_VALRDY_Pos)
#define POWER_RAM_POWER_S4POWER_On (1UL)
#define TWIM_FREQUENCY_FREQUENCY_Pos (0UL)
#define WDT_CONFIG_LOG_LEVEL 3
#define LPCOMP_SHORTS_READY_SAMPLE_Msk (0x1UL << LPCOMP_SHORTS_READY_SAMPLE_Pos)
#define USBD_INTENSET_ENDEPOUT6_Msk (0x1UL << USBD_INTENSET_ENDEPOUT6_Pos)
#define NFCT_INTEN_AUTOCOLRESSTARTED_Disabled (0UL)
#define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL)
#define NRF_TWIS0_BASE 0x40003000UL
#define SCnSCB_ACTLR_DISFOLD_Pos 2U
#define USBD_EPIN_MAXCNT_MAXCNT_Msk (0x7FUL << USBD_EPIN_MAXCNT_MAXCNT_Pos)
#define SAADC_INTEN_CH3LIMITH_Enabled (1UL)
#define USBD_INTENCLR_EP0DATADONE_Pos (10UL)
#define RADIO_INTENSET_CRCOK_Pos (12UL)
#define GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos)
#define SAADC_INTEN_CH4LIMITL_Msk (0x1UL << SAADC_INTEN_CH4LIMITL_Pos)
#define COMP_REFSEL_REFSEL_Msk (0x7UL << COMP_REFSEL_REFSEL_Pos)
#define UARTE_INTENSET_CTS_Msk (0x1UL << UARTE_INTENSET_CTS_Pos)
#define PWM_INTENSET_SEQEND0_Enabled (1UL)
#define CLOCK_HFCLKSTAT_STATE_Running (1UL)
#define MWU_NMIENCLR_REGION0WA_Disabled (0UL)
#define POWER_RESETREAS_LOCKUP_Pos (3UL)
#define USBD_INTENCLR_ENDEPIN5_Clear (1UL)
#define GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos)
#define SAADC_INTENCLR_CH2LIMITL_Enabled (1UL)
#define CCM_TASKS_KSGEN_TASKS_KSGEN_Pos (0UL)
#define PPI_CHENSET_CH3_Set (1UL)
#define NFCT_INTENSET_READY_Enabled (1UL)
#define QSPI_TASKS_WRITESTART_TASKS_WRITESTART_Msk (0x1UL << QSPI_TASKS_WRITESTART_TASKS_WRITESTART_Pos)
#define LPCOMP_TASKS_STOP_TASKS_STOP_Pos (0UL)
#define QDEC_INTENSET_SAMPLERDY_Pos (0UL)
#define UICR_DEBUGCTRL_CPUNIDEN_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR19_Access (1UL)
#define GPIO_OUT_PIN0_Pos (0UL)
#define GPIO_OUTCLR_PIN25_Low (0UL)
#define SAADC_INTENSET_CH2LIMITL_Set (1UL)
#define MWU_PREGION_SUBS_SR4_Pos (4UL)
#define FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL << FICR_INFO_PART_PART_Pos)
#define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Pos (0UL)
#define GPIO_OUT_PIN14_Pos (14UL)
#define NFCT_INTEN_SELECTED_Msk (0x1UL << NFCT_INTEN_SELECTED_Pos)
#define LPCOMP_RESULT_RESULT_Msk (0x1UL << LPCOMP_RESULT_RESULT_Pos)
#define COMP_ENABLE_ENABLE_Msk (0x3UL << COMP_ENABLE_ENABLE_Pos)
#define NFCT_INTENSET_ENDTX_Enabled (1UL)
#define QSPI_PSEL_CSN_PORT_Pos (5UL)
#define RTC_CONFIG_LOG_ENABLED 0
#define PPI_CHENSET_CH18_Disabled (0UL)
#define GPIO_OUT_PIN24_Low (0UL)
#define SPIM_RXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << SPIM_RXD_AMOUNT_AMOUNT_Pos)
#define FICR_TEMP_T1_T_Pos (0UL)
#define UART_PSEL_CTS_CONNECT_Msk (0x1UL << UART_PSEL_CTS_CONNECT_Pos)
#define PDM_RATIO_RATIO_Ratio64 (0UL)
#define __NRF52840_BITS_H 
#define POWER_RAM_POWER_S4POWER_Msk (0x1UL << POWER_RAM_POWER_S4POWER_Pos)
#define USBD_INTENCLR_ENDEPOUT5_Msk (0x1UL << USBD_INTENCLR_ENDEPOUT5_Pos)
#define RADIO_PCNF0_S1LEN_Pos (16UL)
#define PWM_INTENSET_SEQEND0_Set (1UL)
#define UARTE_INTENSET_NCTS_Pos (1UL)
#define TEMP_T0_T0_Msk (0xFFUL << TEMP_T0_T0_Pos)
#define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Msk (0x1UL << CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Pos)
#define GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos)
#define GPIO_DIR_PIN20_Input (0UL)
#define GPIO_DIRSET_PIN4_Output (1UL)
#define SWI3_IRQHandler SWI3_EGU3_IRQHandler
#define COMP_TASKS_START_TASKS_START_Trigger (1UL)
#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
#define GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos)
#define PPI_CHENCLR_CH24_Pos (24UL)
#define NFCT_TASKS_DISABLE_TASKS_DISABLE_Pos (0UL)
#define GPIO_DIRCLR_PIN26_Input (0UL)
#define NRF_FICR_BASE 0x10000000UL
#define TWIM_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
#define SPI_CONFIG_ORDER_MsbFirst (0UL)
#define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL)
#define USBD_INTENCLR_USBEVENT_Clear (1UL)
#define EGU_INTEN_TRIGGERED13_Msk (0x1UL << EGU_INTEN_TRIGGERED13_Pos)
#define NRF_NFCT ((NRF_NFCT_Type*) NRF_NFCT_BASE)
#define GPIO_DIR_PIN27_Output (1UL)
#define NRF_LOG_HEXDUMP_INST_INFO(p_inst,p_data,len) NRF_LOG_INTERNAL_HEXDUMP_INST_INFO(p_inst, p_data, len)
#define TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL << TWIS_ERRORSRC_OVERFLOW_Pos)
#define WDT_RREN_RR7_Enabled (1UL)
#define NRF_CRYPTO_BACKEND_CC310_BL_ECC_SECP224R1_ENABLED 0
#define CCM_INTENCLR_ENDKSGEN_Disabled (0UL)
#define USBD_EPSTATUS_EPOUT8_Pos (24UL)
#define RADIO_SHORTS_CCABUSY_DISABLE_Pos (13UL)
#define PPI_CHEN_CH19_Pos (19UL)
#define PWM_LOOP_CNT_Pos (0UL)
#define MWU_NMIENCLR_REGION3RA_Clear (1UL)
#define ONOFF_STATE_ENABLED (0x01)
#define GPIO_DIRSET_PIN12_Pos (12UL)
#define GPIO_LATCH_PIN2_Latched (1UL)
#define USBD_INTENSET_ENDEPIN0_Enabled (1UL)
#define UINT_LEAST32_MAX UINT32_MAX
#define RADIO_PREFIX0_AP0_Msk (0xFFUL << RADIO_PREFIX0_AP0_Pos)
#define PPI_CHEN_CH19_Enabled (1UL)
#define POWER_INTENSET_POFWARN_Set (1UL)
#define PDM_RATIO_RATIO_Ratio80 (1UL)
#define NFCT_INTENSET_RXFRAMEEND_Disabled (0UL)
#define MWU_REGIONENSET_RGN2WA_Set (1UL)
#define EGU_INTENCLR_TRIGGERED7_Enabled (1UL)
#define TWIM_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define USBD_TASKS_STARTEPOUT_TASKS_STARTEPOUT_Trigger (1UL)
#define USBD_INTENCLR_ENDEPOUT2_Disabled (0UL)
#define INT32_C(x) (x ##L)
#define QSPI_IFCONFIG0_READOC_Pos (0UL)
#define SAADC_INTEN_CH5LIMITH_Msk (0x1UL << SAADC_INTEN_CH5LIMITH_Pos)
#define __VTOR_PRESENT 1
#define GPIO_OUTCLR_PIN22_Clear (1UL)
#define RADIO_DACNF_TXADD5_Msk (0x1UL << RADIO_DACNF_TXADD5_Pos)
#define GPIO_DIRSET_PIN26_Output (1UL)
#define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define GPIO_OUTSET_PIN3_High (1UL)
#define POWER_INTENSET_USBREMOVED_Pos (8UL)
#define BLE_HRS_C_BLE_OBSERVER_PRIO 2
#define PPI_CHENSET_CH18_Pos (18UL)
#define QSPI_PSEL_IO1_CONNECT_Pos (31UL)
#define _SYS_TIME_H 
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)
#define TWIM_INTEN_STOPPED_Disabled (0UL)
#define USBD_SIZE_ISOOUT_SIZE_Msk (0x3FFUL << USBD_SIZE_ISOOUT_SIZE_Pos)
#define USBD_DTOGGLE_EP_Msk (0x7UL << USBD_DTOGGLE_EP_Pos)
#define EGU_INTENSET_TRIGGERED11_Msk (0x1UL << EGU_INTENSET_TRIGGERED11_Pos)
#define RADIO_RXADDRESSES_ADDR3_Enabled (1UL)
#define POWER_RAM_POWER_S1POWER_Msk (0x1UL << POWER_RAM_POWER_S1POWER_Pos)
#define NFCT_INTENCLR_RXFRAMEEND_Pos (6UL)
#define DEFAULT_AUDIO_CHANNEL AIN_IN2RP
#define MWU_NMIENCLR_PREGION1WA_Clear (1UL)
#define SAADC_INTENSET_CH3LIMITH_Set (1UL)
#define TWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_TXD_PTR_PTR_Pos)
#define PPI_CHG_CH21_Pos (21UL)
#define MWU_INTENSET_PREGION0RA_Set (1UL)
#define PPI_CHENCLR_CH18_Disabled (0UL)
#define SAADC_CH_PSELN_PSELN_AnalogInput7 (8UL)
#define NFCT_INTENSET_TXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_TXFRAMEEND_Pos)
#define NRF_CLI_UART_CONFIG_INFO_COLOR 0
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)
#define TASKS_CHG3EN TASKS_CHG[3].EN
#define SAADC_INTENCLR_CH4LIMITL_Clear (1UL)
#define SPI_INTENSET_READY_Pos (2UL)
#define COMP_PSEL_PSEL_AnalogInput4 (4UL)
#define USBD_HALTED_EPOUT_GETSTATUS_Pos (0UL)
#define TWIM_INTENCLR_LASTRX_Msk (0x1UL << TWIM_INTENCLR_LASTRX_Pos)
#define ITM_TCR_TSENA_Pos 1U
#define SPIM_CONFIG_CPOL_ActiveLow (1UL)
#define COMP_PSEL_PSEL_AnalogInput5 (5UL)
#define USBD_INTENCLR_ENDEPOUT5_Pos (17UL)
#define PPI_CHENSET_CH23_Pos (23UL)
#define NRFX_TIMER_CONFIG_LOG_ENABLED 0
#define NFCT_INTENSET_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENSET_AUTOCOLRESSTARTED_Pos)
#define USBD_EPOUTEN_OUT0_Pos (0UL)
#define COMP_PSEL_PSEL_AnalogInput6 (6UL)
#define IPSR_ISR_Pos 0U
#define NFCT_INTEN_RXERROR_Msk (0x1UL << NFCT_INTEN_RXERROR_Pos)
#define MWU_REGIONENSET_PRGN0RA_Disabled (0UL)
#define PPI_CHENCLR_CH3_Pos (3UL)
#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL)
#define TWIS_CONFIG_LOG_LEVEL 3
#define SPIS_STATUS_OVERREAD_Pos (0UL)
#define MWU_REGIONENCLR_RGN3WA_Clear (1UL)
#define USBD_EPOUT_MAXCNT_MAXCNT_Pos (0UL)
#define QSPI_IFCONFIG0_WRITEOC_PP4O (2UL)
#define NRFX_TWIM1_ENABLED 1
#define NFCT_SENSRES_NFCIDSIZE_NFCID1Single (0UL)
#define UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos)
#define MACRO_REPEAT_1(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_0(macro, __VA_ARGS__)
#define GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos)
#define GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos)
#define SAADC_INTENSET_STOPPED_Disabled (0UL)
#define RADIO_INTENSET_CCASTOPPED_Disabled (0UL)
#define PPI_CHENCLR_CH29_Clear (1UL)
#define GPIO_OUTSET_PIN19_Low (0UL)
#define GPIO_OUT_PIN10_High (1UL)
#define USBD_INTENSET_ENDEPOUT0_Set (1UL)
#define NRF_CRYPTOCELL_BASE 0x5002A000UL
#define UART_PSEL_TXD_PORT_Pos (5UL)
#define GPIO_DIRSET_PIN2_Output (1UL)
#define NRF_SPIS1_BASE 0x40004000UL
#define GPIO_IN_PIN13_Pos (13UL)
#define TWIM_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
#define RNG_INTENCLR_VALRDY_Disabled (0UL)
#define TIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL)
#define FICR_INFO_VARIANT_VARIANT_AAAB (0x41414142UL)
#define TEMP_A0_A0_Msk (0xFFFUL << TEMP_A0_A0_Pos)
#define RADIO_INTENCLR_EDEND_Pos (15UL)
#define AAR_INTENSET_END_Enabled (1UL)
#define USBD_INTEN_ENDEPIN1_Pos (3UL)
#define SAADC_INTEN_DONE_Msk (0x1UL << SAADC_INTEN_DONE_Pos)
#define GPIO_IN_PIN23_Low (0UL)
#define TIMER_INTENCLR_COMPARE4_Enabled (1UL)
#define NFCT_EVENTS_AUTOCOLRESSTARTED_EVENTS_AUTOCOLRESSTARTED_NotGenerated (0UL)
#define SPIS_PSEL_CSN_CONNECT_Pos (31UL)
#define GPIO_DIRCLR_PIN14_Output (1UL)
#define PPI_CHG1_CH2_Included PPI_CHG_CH2_Included
#define UART_CONFIG_LOG_LEVEL 3
#define PPI_CHG3_CH1_Msk PPI_CHG_CH1_Msk
#define RADIO_INTENCLR_DEVMATCH_Disabled (0UL)
#define UART_PSEL_CTS_PIN_Msk (0x1FUL << UART_PSEL_CTS_PIN_Pos)
#define SPIM_PSEL_CSN_PORT_Msk (0x1UL << SPIM_PSEL_CSN_PORT_Pos)
#define RADIO_DACNF_TXADD3_Msk (0x1UL << RADIO_DACNF_TXADD3_Pos)
#define LPCOMP_INTENSET_DOWN_Msk (0x1UL << LPCOMP_INTENSET_DOWN_Pos)
#define RADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos)
#define EGU_INTENCLR_TRIGGERED10_Clear (1UL)
#define PPI_CHG1_CH10_Excluded PPI_CHG_CH10_Excluded
#define RADIO_INTENSET_RXREADY_Enabled (1UL)
#define POWER_RAM_POWERCLR_S5RETENTION_Pos (21UL)
#define FICR_NFC_TAGHEADER3_UD15_Pos (24UL)
#define FPU_FPCAR_ADDRESS_Pos 3U
#define NRF_NVMC_BASE 0x4001E000UL
#define USBD_EVENTCAUSE_SUSPEND_Detected (1UL)
#define MWU_NMIENSET_REGION3RA_Disabled (0UL)
#define FICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL)
#define MWU_NMIENCLR_REGION0RA_Msk (0x1UL << MWU_NMIENCLR_REGION0RA_Pos)
#define APP_USBD_MSC_CONFIG_INFO_COLOR 0
#define RTC_INTENSET_COMPARE1_Pos (17UL)
#define RTC_EVTEN_COMPARE3_Disabled (0UL)
#define PPI_CHENSET_CH0_Enabled (1UL)
#define xPSR_C_Pos 29U
#define MWU_PERREGION_SUBSTATRA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR20_Pos)
#define VERIFY_MODULE_INITIALIZED_VOID() VERIFY_TRUE_VOID((MODULE_INITIALIZED))
#define TWIS_TXD_LIST_LIST_ArrayList (1UL)
#define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Msk (0x1UL << CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Pos)
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)
#define PPI_CHG3_CH11_Excluded PPI_CHG_CH11_Excluded
#define MWU_NMIEN_REGION0RA_Msk (0x1UL << MWU_NMIEN_REGION0RA_Pos)
#define MACRO_REPEAT_5(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_4(macro, __VA_ARGS__)
#define POWER_RAM_POWERSET_S2RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S2RETENTION_Pos)
#define PPI_CHG_CH6_Included (1UL)
#define USBD_INTENSET_ENDEPIN0_Msk (0x1UL << USBD_INTENSET_ENDEPIN0_Pos)
#define TWIM_SHORTS_LASTRX_SUSPEND_Disabled (0UL)
#define I2S_CONFIG_LRCK_PIN 30
#define COMP_MODE_MAIN_SE (0UL)
#define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL)
#define LPCOMP_REFSEL_REFSEL_Ref1_8Vdd (0UL)
#define SPI_ENABLED 1
#define FICR_INFO_PACKAGE_PACKAGE_Pos (0UL)
#define CCM_INTENCLR_ENDCRYPT_Clear (1UL)
#define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Trigger (1UL)
#define GPIO_DIR_PIN7_Pos (7UL)
#define FICR_INFO_VARIANT_VARIANT_AACA (0x41414341UL)
#define RADIO_PCNF1_WHITEEN_Enabled (1UL)
#define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL << RADIO_FREQUENCY_FREQUENCY_Pos)
#define SAADC_INTENCLR_CH4LIMITL_Enabled (1UL)
#define POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S1RETENTION_Pos)
#define NRFX_TWI_CONFIG_LOG_LEVEL 3
#define PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos)
#define RADIO_TASKS_BCSTART_TASKS_BCSTART_Pos (0UL)
#define USBD_DPDMVALUE_STATE_Msk (0x1FUL << USBD_DPDMVALUE_STATE_Pos)
#define USBD_EPINEN_IN0_Pos (0UL)
#define SWI0_IRQHandler SWI0_EGU0_IRQHandler
#define SCB_HFSR_FORCED_Pos 30U
#define NFCT_INTENCLR_RXERROR_Pos (10UL)
#define QSPI_ADDRCONF_WREN_Pos (27UL)
#define EGU_INTENSET_TRIGGERED7_Msk (0x1UL << EGU_INTENSET_TRIGGERED7_Pos)
#define MACRO_REPEAT_7(macro,...) macro(__VA_ARGS__) MACRO_REPEAT_6(macro, __VA_ARGS__)
#define POWER_RAM_POWERCLR_S13RETENTION_Off (1UL)
#define GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos)
#define TWI_PSEL_SDA_CONNECT_Pos (31UL)
#define GPIO_DIRSET_PIN20_Set (1UL)
#define USBD_INTEN_ENDEPOUT5_Enabled (1UL)
#define PWM_INTENCLR_STOPPED_Disabled (0UL)
#define TWIM_INTENCLR_LASTRX_Clear (1UL)
#define CLOCK_CONFIG_IRQ_PRIORITY 6
#define PPI_CHENSET_CH2_Enabled (1UL)
#define PPI_CHENSET_CH0_Set (1UL)
#define SPIM_INTENCLR_ENDRX_Pos (4UL)
#define PPI_CHEN_CH30_Enabled (1UL)
#define USBD_ISOIN_AMOUNT_AMOUNT_Msk (0x3FFUL << USBD_ISOIN_AMOUNT_AMOUNT_Pos)
#define GPIO_OUTSET_PIN2_High (1UL)
#define NFCT_INTEN_RXFRAMESTART_Disabled (0UL)
#define I2S_EVENTS_RXPTRUPD_EVENTS_RXPTRUPD_Generated (1UL)
#define BLE_NFC_SEC_PARAM_KDIST_PEER_ID 1
#define NRF_ERROR_CONN_COUNT (NRF_ERROR_BASE_NUM + 18)
#define GPIO_DIRSET_PIN29_Input (0UL)
#define PDM_INTEN_STOPPED_Enabled (1UL)
#define PWM_INTENCLR_PWMPERIODEND_Clear (1UL)
#define CH9_EEP CH[9].EEP
#define GPIO_DIRCLR_PIN8_Clear (1UL)
#define I2S_CONFIG_ALIGN_ALIGN_RIGHT I2S_CONFIG_ALIGN_ALIGN_Right
#define MWU_PREGION_SUBS_SR19_Exclude (0UL)
#define GPIO_OUT_PIN7_High (1UL)
#define QDEC_INTENSET_ACCOF_Set (1UL)
#define PPI_CHG2_CH6_Pos PPI_CHG_CH6_Pos
#define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL)
#define NFCT_INTENCLR_COLLISION_Clear (1UL)
#define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL)
#define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Pos (0UL)
#define PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos)
#define APP_USBD_DUMMY_CONFIG_LOG_LEVEL 3
#define PWM_INTEN_SEQSTARTED0_Enabled (1UL)
#define POWER_RAM_POWERSET_S3POWER_Pos (3UL)
#define MWU_PERREGION_SUBSTATRA_SR12_Access (1UL)
#define MWU_PERREGION_SUBSTATWA_SR28_Pos (28UL)
#define TIMER_INTENSET_COMPARE5_Pos (21UL)
#define USBD_INTEN_ENDEPOUT5_Disabled (0UL)
#define BLE_ADV_ENABLE 1
#define BLE_BAS_CONFIG_DEBUG_COLOR 0
#define RADIO_INTENCLR_EDSTOPPED_Msk (0x1UL << RADIO_INTENCLR_EDSTOPPED_Pos)
#define TEMP_T3_T3_Pos (0UL)
#define TWIM_PSEL_SDA_CONNECT_Msk (0x1UL << TWIM_PSEL_SDA_CONNECT_Pos)
#define FICR_DEVICEID_DEVICEID_Pos (0UL)
#define PPI_CHENSET_CH28_Enabled (1UL)
#define MWU_PREGION_SUBS_SR20_Pos (20UL)
#define GPIO_OUTCLR_PIN12_High (1UL)
#define POWER_RAM_POWER_S5RETENTION_Msk (0x1UL << POWER_RAM_POWER_S5RETENTION_Pos)
#define PPI_CHG3_CH10_Msk PPI_CHG_CH10_Msk
#define GPIO_OUTCLR_PIN8_Pos (8UL)
#define RTC_EVTEN_TICK_Pos (0UL)
#define LPCOMP_EVENTS_CROSS_EVENTS_CROSS_Pos (0UL)
#define MWU_PERREGION_SUBSTATRA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR11_Pos)
#define BF_MASK(bcnt,boff) ( ((1U << (bcnt)) - 1U) << (boff) )
#define SAADC_INTEN_END_Disabled (0UL)
#define RADIO_INTENCLR_MHRMATCH_Clear (1UL)
#define NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED 0
#define GPIO_DIR_PIN24_Pos (24UL)
#define MWU_NMIENSET_REGION2RA_Enabled (1UL)
#define LPCOMP_INTENSET_UP_Set (1UL)
#define TIMER_BITMODE_BITMODE_32Bit (3UL)
#define MWU_PERREGION_SUBSTATRA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR8_Pos)
#define GPIO_OUTSET_PIN17_Set (1UL)
#define PPI_CHG0_CH13_Pos PPI_CHG_CH13_Pos
#define TWIS_INTENSET_RXSTARTED_Enabled (1UL)
#define PPI_CHEN_CH27_Disabled (0UL)
#define QDEC_SAMPLE_SAMPLE_Pos (0UL)
#define MAX(a,b) ((a) < (b) ? (b) : (a))
#define NFCT_INTENSET_COLLISION_Msk (0x1UL << NFCT_INTENSET_COLLISION_Pos)
#define TWIS_INTEN_TXSTARTED_Disabled (0UL)
#define PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos)
#define GPIO_DIR_PIN9_Input (0UL)
#define GPIO_IN_PIN15_High (1UL)
#define SPIM_TXD_PTR_PTR_Pos (0UL)
#define MWU_INTENSET_REGION1RA_Pos (3UL)
#define GPIO_DIRCLR_PIN22_Input (0UL)
#define GPIO_OUTSET_PIN3_Set (1UL)
#define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL)
#define GPIO_IN_PIN11_High (1UL)
#define POWER_RAM_POWER_S10POWER_Pos (10UL)
#define PPI_CHG_CH5_Excluded (0UL)
#define NFCT_INTENCLR_RXFRAMESTART_Clear (1UL)
#define MWU_REGIONEN_RGN3RA_Disable (0UL)
#define EGU_INTENCLR_TRIGGERED10_Enabled (1UL)
#define RADIO_PREFIX1_AP7_Pos (24UL)
#define CCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL << CCM_OUTPTR_OUTPTR_Pos)
#define SAADC_TASKS_START_TASKS_START_Pos (0UL)
#define INTMAX_MAX 9223372036854775807LL
#define I2S_INTENCLR_STOPPED_Pos (2UL)
#define NRFX_USBD_CONFIG_INFO_COLOR 0
#define I2S_CONFIG_CHANNELS_CHANNELS_Pos (0UL)
#define PPI_CHG_CH14_Included (1UL)
#define AAR_INTENSET_RESOLVED_Set (1UL)
#define RADIO_INTENCLR_TXREADY_Msk (0x1UL << RADIO_INTENCLR_TXREADY_Pos)
#define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Generated (1UL)
#define TWIS_INTENSET_READ_Enabled (1UL)
#define SPIS_AMOUNTRX_AMOUNTRX_Msk SPIS_RXD_AMOUNT_AMOUNT_Msk
#define NFCT_INTENCLR_TXFRAMEEND_Disabled (0UL)
#define GPIO_OUTSET_PIN26_Set (1UL)
#define RADIO_INTENCLR_READY_Pos (0UL)
#define USBD_INTENSET_SOF_Pos (21UL)
#define NRF_SDH_INFO_COLOR 0
#define RADIO_INTENCLR_ADDRESS_Disabled (0UL)
#define PDM_INTENSET_END_Pos (2UL)
#define POWER_RAM_POWERCLR_S13POWER_Pos (13UL)
#define USBD_INTEN_ENDEPIN1_Enabled (1UL)
#define WDT_CONFIG_HALT_Pause (0UL)
#define MWU_INTENSET_REGION2WA_Disabled (0UL)
#define USBD_ISOOUT_PTR_PTR_Msk (0xFFFFFFFFUL << USBD_ISOOUT_PTR_PTR_Pos)
#define MWU_PREGION_SUBS_SR15_Include (1UL)
#define GPIO_IN_PIN20_High (1UL)
#define PPI_CHG0_CH6_Excluded PPI_CHG_CH6_Excluded
#define UARTE_INTENCLR_ERROR_Pos (9UL)
#define TWIS_INTENCLR_WRITE_Msk (0x1UL << TWIS_INTENCLR_WRITE_Pos)
#define PWM_INTENSET_STOPPED_Disabled (0UL)
#define GPIOTE_CONFIG_PORT_Pos (13UL)
#define COMP_INTENCLR_UP_Disabled (0UL)
#define PPI_CHENCLR_CH27_Pos (27UL)
#define PM_RA_PROTECTION_MIN_WAIT_INTERVAL 4000
#define NFCT_INTENSET_ENDTX_Set (1UL)
#define RADIO_EVENTS_MHRMATCH_EVENTS_MHRMATCH_Generated (1UL)
#define GPIO_OUTCLR_PIN9_Clear (1UL)
#define PWM_INTENCLR_STOPPED_Enabled (1UL)
#define PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos)
#define PPI_CHEN_CH3_Pos (3UL)
#define TWIM_INTENSET_RXSTARTED_Pos (19UL)
#define NFCT_NFCID1_LAST_NFCID1_Y_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Y_Pos)
#define FICR_TEMP_T0_T_Pos (0UL)
#define QSPI_PSEL_IO0_PORT_Pos (5UL)
#define CCM_INTENCLR_ERROR_Msk (0x1UL << CCM_INTENCLR_ERROR_Pos)
#define POWER_EVENTS_POFWARN_EVENTS_POFWARN_NotGenerated (0UL)
#define NRF_LOG_INFO_COLOR NRF_LOG_COLOR_DEFAULT
#define RADIO_MODE_MODE_Msk (0xFUL << RADIO_MODE_MODE_Pos)
#define NRF_TWIS1 ((NRF_TWIS_Type*) NRF_TWIS1_BASE)
#define POWER_RAM_POWERSET_S4RETENTION_On (1UL)
#define TWIS_ERRORSRC_DNACK_NotReceived (0UL)
#define NRF_CRYPTO_BACKEND_OBERON_ECC_ED25519_ENABLED 1
#define SAADC_INTENCLR_CH4LIMITH_Clear (1UL)
#define PPI_CHG3_CH15_Excluded PPI_CHG_CH15_Excluded
#define MWU_PREGION_SUBS_SR12_Msk (0x1UL << MWU_PREGION_SUBS_SR12_Pos)
#define RADIO_RXADDRESSES_ADDR4_Pos (4UL)
#define I2S_CONFIG_RXEN_RXEN_Msk (0x1UL << I2S_CONFIG_RXEN_RXEN_Pos)
#define RTC_EVTENCLR_COMPARE1_Msk (0x1UL << RTC_EVTENCLR_COMPARE1_Pos)
#define SPIS_RXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << SPIS_RXD_AMOUNT_AMOUNT_Pos)
#define PPI_CHG0_CH7_Excluded PPI_CHG_CH7_Excluded
#define UARTE_CONFIG_STOP_Msk (0x1UL << UARTE_CONFIG_STOP_Pos)
#define NFCT_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL << NFCT_EVENTS_ERROR_EVENTS_ERROR_Pos)
#define SPI_PSEL_MISO_PORT_Msk (0x1UL << SPI_PSEL_MISO_PORT_Pos)
#define POWER_RAM_POWER_S15RETENTION_On (1UL)
#define NRFX_UART_DEFAULT_CONFIG_HWFC 0
#define EGU_INTENSET_TRIGGERED1_Set (1UL)
#define USBD_INTENCLR_ENDEPOUT5_Enabled (1UL)
#define MWU_PERREGION_SUBSTATWA_SR7_NoAccess (0UL)
#define SAADC_INTEN_RESULTDONE_Pos (3UL)
#define SAADC_INTENSET_CH4LIMITH_Enabled (1UL)
#define NRFX_GPIOTE_CONFIG_LOG_ENABLED 0
#define NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED 0
#define SAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL << SAADC_RESULT_MAXCNT_MAXCNT_Pos)
#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL)
#define FICR_ER_ER_Msk (0xFFFFFFFFUL << FICR_ER_ER_Pos)
#define SPI2_USE_EASY_DMA 1
#define FICR_NFC_TAGHEADER2_UD8_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD8_Pos)
#define USBD_INTEN_ENDEPOUT7_Msk (0x1UL << USBD_INTEN_ENDEPOUT7_Pos)
#define TEMP_A3_A3_Pos (0UL)
#define PPI_CHG2_CH14_Included PPI_CHG_CH14_Included
#define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Pos (0UL)
#define GPIO_DIRCLR_PIN31_Output (1UL)
#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)
#define TWI_TASKS_RESUME_TASKS_RESUME_Pos (0UL)
#define QSPI_WRITE_SRC_SRC_Msk (0xFFFFFFFFUL << QSPI_WRITE_SRC_SRC_Pos)
#define TWIS_CONFIG_LOG_ENABLED 0
#define TIMER_INTENCLR_COMPARE3_Msk (0x1UL << TIMER_INTENCLR_COMPARE3_Pos)
#define PPI_CHENCLR_CH25_Clear (1UL)
#define UART_INTENCLR_NCTS_Disabled (0UL)
#define SAADC_EVENTS_CH_LIMITH_LIMITH_NotGenerated (0UL)
#define POWER_RAM_POWERSET_S0RETENTION_On (1UL)
#define RADIO_INTENSET_EDSTOPPED_Enabled (1UL)
#define POWER_GPREGRET_GPREGRET_Pos (0UL)
#define QSPI_PSEL_IO1_PIN_Pos (0UL)
#define MWU_PREGION_SUBS_SR30_Exclude (0UL)
#define USBD_INTEN_ENDEPIN2_Disabled (0UL)
#define NRF_USBD ((NRF_USBD_Type*) NRF_USBD_BASE)
#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U
#define TEMP_A5_A5_Pos (0UL)
#define MWU_PERREGION_SUBSTATWA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR19_Pos)
#define UARTE_INTENSET_TXDRDY_Disabled (0UL)
#define RTC_TASKS_CLEAR_TASKS_CLEAR_Msk (0x1UL << RTC_TASKS_CLEAR_TASKS_CLEAR_Pos)
#define QSPI_WRITE_CNT_CNT_Pos (0UL)
#define MWU_INTENCLR_REGION1WA_Disabled (0UL)
#define RADIO_INTENSET_RATEBOOST_Set (1UL)
#define MWU_PERREGION_SUBSTATRA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR7_Pos)
#define PPI_CHG0_CH2_Excluded PPI_CHG_CH2_Excluded
#define MWU_PERREGION_SUBSTATRA_SR0_Access (1UL)
#define QSPI_CINSTRDAT0_BYTE2_Msk (0xFFUL << QSPI_CINSTRDAT0_BYTE2_Pos)
#define RADIO_SHORTS_EDEND_DISABLE_Msk (0x1UL << RADIO_SHORTS_EDEND_DISABLE_Pos)
#define MWU_PREGION_SUBS_SR11_Msk (0x1UL << MWU_PREGION_SUBS_SR11_Pos)
#define SPIM_PSELDCX_PIN_Msk (0x1FUL << SPIM_PSELDCX_PIN_Pos)
#define GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos)
#define WDT_INTENCLR_TIMEOUT_Disabled (0UL)
#define PPI_CHENSET_CH0_Pos (0UL)
#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos)
#define TWIM_ERRORSRC_OVERRUN_Received (1UL)
#define TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL)
#define ARRAY_SIZE(arr) (sizeof(arr) / sizeof((arr)[0]))
#define WDT_REQSTATUS_RR2_Msk (0x1UL << WDT_REQSTATUS_RR2_Pos)
#define NFCT_INTENCLR_FIELDDETECTED_Disabled (0UL)
#define COMP_INTENSET_READY_Pos (0UL)
#define GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos)
#define RADIO_INTENSET_END_Pos (3UL)
#define MWU_PREGION_SUBS_SR9_Pos (9UL)
#define SPIS_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define USBD_INTENSET_ENDEPOUT5_Msk (0x1UL << USBD_INTENSET_ENDEPOUT5_Pos)
#define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Trigger (1UL)
#define SAADC_INTENSET_END_Set (1UL)
#define UARTE_PSEL_CTS_CONNECT_Msk (0x1UL << UARTE_PSEL_CTS_CONNECT_Pos)
#define NRF_LOG_INITIAL_LEVEL NRF_LOG_LEVEL
#define SAADC_INTENSET_CH0LIMITH_Pos (6UL)
#define NFCT_TASKS_STARTTX_TASKS_STARTTX_Trigger (1UL)
#define PDM_GAINR_GAINR_MaxGain (0x50UL)
#define PWM_INTENSET_SEQSTARTED1_Enabled (1UL)
#define FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL)
#define MWU_REGIONEN_PRGN1RA_Disable (0UL)
#define TIMER_BITMODE_BITMODE_Msk (0x3UL << TIMER_BITMODE_BITMODE_Pos)
#define DWT_CTRL_LSUEVTENA_Pos 20U
#define POWER_RAM_POWERSET_S12POWER_Msk (0x1UL << POWER_RAM_POWERSET_S12POWER_Pos)
#define GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos)
#define PPI_CHENSET_CH2_Set (1UL)
#define MPU_BASE (SCS_BASE + 0x0D90UL)
#define RADIO_INTENSET_FRAMESTART_Disabled (0UL)
#define MWU_NMIENSET_REGION3WA_Enabled (1UL)
#define DEVICEID0 DEVICEID[0]
#define UARTE_PSEL_CTS_PIN_Msk (0x1FUL << UARTE_PSEL_CTS_PIN_Pos)
#define USBD_SIZE_ISOOUT_ZERO_Pos (16UL)
#define MWU_REGIONENCLR_RGN0RA_Msk (0x1UL << MWU_REGIONENCLR_RGN0RA_Pos)
#define SAADC_INTENCLR_STARTED_Pos (0UL)
#define SPIS_CONFIG_CPOL_ActiveLow (1UL)
#define USBD_INTENSET_ENDEPIN7_Pos (9UL)
#define GPIO_OUTSET_PIN18_High (1UL)
#define GPIO_OUT_PIN13_Pos (13UL)
#define TWIS_INTENCLR_WRITE_Disabled (0UL)
#define FICR_TEMP_A4_A_Msk (0xFFFUL << FICR_TEMP_A4_A_Pos)
#define TWIS_TXD_LIST_LIST_Msk (0x3UL << TWIS_TXD_LIST_LIST_Pos)
#define QDEC_INTENCLR_DBLRDY_Enabled (1UL)
#define PWM_INTEN_SEQEND1_Disabled (0UL)
#define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL)
#define CLOCK_TRACECONFIG_TRACEMUX_Pos (16UL)
#define POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos)
#define POWER_RAM_POWERCLR_S2RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S2RETENTION_Pos)
#define QSPI_PSEL_IO1_PORT_Pos (5UL)
#define CLOCK_TRACECONFIG_TRACEMUX_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEMUX_Pos)
#define POWER_RAM_POWERSET_S14RETENTION_On (1UL)
#define GPIO_DIR_PIN6_Pos (6UL)
#define CCM_MODE_DATARATE_Pos (16UL)
#define GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos)
#define UART_EVENTS_ERROR_EVENTS_ERROR_Generated (1UL)
#define GPIO_DIRSET_PIN25_Input (0UL)
#define MIN(a,b) ((a) < (b) ? (a) : (b))
#define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL)
#define TWI_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL)
#define CLOCK_LFCLKSRC_BYPASS_Enabled (1UL)
#define GPIO_DIRCLR_PIN4_Clear (1UL)
#define CH2_EEP CH[2].EEP
#define POWER_RESETREAS_SREQ_Detected (1UL)
#define TWI_SHORTS_BB_SUSPEND_Disabled (0UL)
#define GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos)
#define PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos)
#define UARTE_TASKS_STOPTX_TASKS_STOPTX_Pos (0UL)
#define RTC_EVTENSET_COMPARE3_Set (1UL)
#define USBD_TASKS_DPDMNODRIVE_TASKS_DPDMNODRIVE_Trigger (1UL)
#define GPIO_OUTSET_PIN23_High (1UL)
#define NRF_FPRINTF_ENABLED 1
#define FICR_INFO_VARIANT_VARIANT_Pos (0UL)
#define UICR_NRFFW_NRFFW_Pos (0UL)
#define EGU_INTEN_TRIGGERED12_Msk (0x1UL << EGU_INTEN_TRIGGERED12_Pos)
#define NRF_CRYPTO_BACKEND_NRF_SW_HASH_SHA256_ENABLED 1
#define GPIO_OUTSET_PIN29_High (1UL)
#define GPIO_DIR_PIN18_Output (1UL)
#define SPIS_INTENSET_ACQUIRED_Set (1UL)
#define SPIM_INTENSET_ENDRX_Msk (0x1UL << SPIM_INTENSET_ENDRX_Pos)
#define USBD_EPSTATUS_EPIN8_Pos (8UL)
#define GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos)
#define TWIS_INTENCLR_RXSTARTED_Disabled (0UL)
#define TWIM_RXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << TWIM_RXD_AMOUNT_AMOUNT_Pos)
#define USBD_EPSTATUS_EPOUT7_Pos (23UL)
#define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Generated (1UL)
#define PPI_CHEN_CH18_Pos (18UL)
#define RTC_EVTENSET_COMPARE2_Disabled (0UL)
#define PM_RA_PROTECTION_MAX_WAIT_INTERVAL 64000
#define CH8_TEP CH[8].TEP
#define COMP_INTEN_DOWN_Enabled (1UL)
#define USBD_INTENSET_ENDEPOUT5_Enabled (1UL)
#define SAADC_INTENCLR_RESULTDONE_Enabled (1UL)
#define SPIM_TXD_AMOUNT_AMOUNT_Msk (0xFFFFUL << SPIM_TXD_AMOUNT_AMOUNT_Pos)
#define GPIO_DIRSET_PIN11_Pos (11UL)
#define GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos)
#define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL)
#define BF_CX_BOFF(bf_cx) ( ((bf_cx) & BF_CX_BOFF_MASK) >> BF_CX_BOFF_POS )
#define GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos)
#define STD_ADDR_MASK ((uint32_t)(1U << 22) - 1U)
#define UART_PSEL_RTS_CONNECT_Pos (31UL)
#define MWU_NMIENSET_PREGION0RA_Enabled (1UL)
#define POWER_RAM_POWER_S11POWER_On (1UL)
#define SAADC_CH_LIMIT_HIGH_Pos (16UL)
#define SAADC_INTENCLR_CH3LIMITL_Pos (13UL)
#define UART_INTENSET_RXTO_Disabled (0UL)
#define MWU_PREGION_SUBS_SR11_Exclude (0UL)
#define TWI_PSEL_SDA_PIN_Pos (0UL)
#define GPIO_LATCH_PIN10_Pos (10UL)
#define MACRO_MAP_FOR_0(n_list,...) 
#define POWER_RAM_POWER_S12RETENTION_Off (0UL)
#define MACRO_MAP_FOR_2(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_1 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MWU_REGIONENSET_RGN3WA_Enabled (1UL)
#define MACRO_MAP_FOR_5(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_4 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_6(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_5 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_7(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_6 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_8(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_7 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MACRO_MAP_FOR_9(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_8 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define CCM_MODE_DATARATE_500Kbps (3UL)
#define LOG_HEXDUMP(_severity,_p_data,_length) (void)(_severity); (void)(_p_data); (void)_length
#define RADIO_INTENCLR_MHRMATCH_Enabled (1UL)
#define PPI_CHENSET_CH17_Pos (17UL)
#define WDT_CONFIG_SLEEP_Pause (0UL)
#define SPIS_PSEL_MISO_PORT_Msk (0x1UL << SPIS_PSEL_MISO_PORT_Pos)
#define GPIO_DIRCLR_PIN19_Pos (19UL)
#define MACRO_MAP_FOR_N(N,...) MACRO_MAP_FOR_N_(N, __VA_ARGS__)
#define GPIO_DIR_PIN5_Input (0UL)
#define CLOCK_INTENSET_CTSTOPPED_Set (1UL)
#define I2S_INTEN_RXPTRUPD_Disabled (0UL)
#define RADIO_INTENCLR_CCASTOPPED_Enabled (1UL)
#define QSPI_CINSTRCONF_WIPWAIT_Enable (1UL)
#define GPIOTE_EVENTS_PORT_EVENTS_PORT_Msk (0x1UL << GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos)
#define POWER_RAM_POWERSET_S3RETENTION_Pos (19UL)
#define RTC_EVTENCLR_COMPARE3_Clear (1UL)
#define SPI_CONFIG_ORDER_Msk (0x1UL << SPI_CONFIG_ORDER_Pos)
#define MACRO_MAP_FOR_16(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_15((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define LOG_SEVERITY_MOD_ID(severity) ((severity) | NRF_LOG_MODULE_ID << NRF_LOG_MODULE_ID_POS)
#define PPI_CHG_CH20_Pos (20UL)
#define GPIO_OUTCLR_PIN13_High (1UL)
#define ROUNDED_DIV(A,B) (((A) + ((B) / 2)) / (B))
#define COMP_TH_THUP_Msk (0x3FUL << COMP_TH_THUP_Pos)
#define TIMER_INTENSET_COMPARE4_Disabled (0UL)
#define GPIO_OUTCLR_PIN25_High (1UL)
#define POWER_RESETREAS_NFC_Pos (19UL)
#define NRF_UART0 ((NRF_UART_Type*) NRF_UART0_BASE)
#define UARTE_INTENCLR_RXSTARTED_Msk (0x1UL << UARTE_INTENCLR_RXSTARTED_Pos)
#define SAADC_CH_PSELP_PSELP_AnalogInput2 (3UL)
#define USBD_EPSTATUS_EPIN3_DataDone (1UL)
#define TWIM_INTEN_SUSPENDED_Pos (18UL)
#define RTC_CC_COMPARE_Msk (0xFFFFFFUL << RTC_CC_COMPARE_Pos)
#define RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_Msk (0x1UL << RADIO_EVENTS_EDSTOPPED_EVENTS_EDSTOPPED_Pos)
#define CLOCK_INTENSET_CTSTOPPED_Msk (0x1UL << CLOCK_INTENSET_CTSTOPPED_Pos)
#define RADIO_BCC_BCC_Msk (0xFFFFFFFFUL << RADIO_BCC_BCC_Pos)
#define GPIOTE_INTENCLR_PORT_Clear (1UL)
#define TWIM_TXD_MAXCNT_MAXCNT_Pos (0UL)
#define USBD_INTENCLR_ENDEPOUT4_Pos (16UL)
#define NFCT_INTENCLR_READY_Pos (0UL)
#define COMP_RESULT_RESULT_Above (1UL)
#define USBD_INTEN_ENDEPIN6_Enabled (1UL)
#define PPI_CHG_CH21_Excluded (0UL)
#define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Pos (0UL)
#define UART_EVENTS_RXTO_EVENTS_RXTO_Msk (0x1UL << UART_EVENTS_RXTO_EVENTS_RXTO_Pos)
#define RADIO_RXCRC_RXCRC_Pos (0UL)
#define GPIO_OUT_PIN26_High (1UL)
#define MPU_TYPE_SEPARATE_Pos 0U
#define SPIS_PSEL_MOSI_PORT_Msk (0x1UL << SPIS_PSEL_MOSI_PORT_Pos)
#define CC_HOST_RGF_HOST_CRYPTOKEY_SEL_HOST_CRYPTOKEY_SEL_Msk (0x3UL << CC_HOST_RGF_HOST_CRYPTOKEY_SEL_HOST_CRYPTOKEY_SEL_Pos)
#define SAADC_INTENCLR_STOPPED_Msk (0x1UL << SAADC_INTENCLR_STOPPED_Pos)
#define USBD_INTENCLR_ENDISOIN_Clear (1UL)
#define GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos)
#define USBD_INTENCLR_ENDEPOUT2_Enabled (1UL)
#define GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos)
#define GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos)
#define PPI_CHG_CH13_Excluded (0UL)
#define RADIO_CCACTRL_CCAMODE_EdModeTest1 (4UL)
#define GPIO_IN_PIN24_High (1UL)
#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)
#define GPIO_OUTSET_PIN18_Low (0UL)
#define RADIO_INTENSET_FRAMESTART_Enabled (1UL)
#define I2S_CONFIG_IRQ_PRIORITY 6
#define CRYPTOCELL_ENABLE_ENABLE_Disabled (0UL)
#define GPIO_DIRCLR_PIN4_Output (1UL)
#define QSPI_IFCONFIG0_PPSIZE_256Bytes (0UL)
#define GPIO_OUTCLR_PIN5_Clear (1UL)
#define POWER_RAM_POWERSET_S4POWER_Msk (0x1UL << POWER_RAM_POWERSET_S4POWER_Pos)
#define NRF_CRYPTO_BACKEND_CC310_ECC_ED25519_ENABLED 1
#define SysTick_CALIB_NOREF_Pos 31U
#define GPIO_IN_PIN12_Pos (12UL)
#define GPIO_IN_PIN9_Low (0UL)
#define TEMP_B3_B3_Msk (0x3FFFUL << TEMP_B3_B3_Pos)
#define MWU_INTENCLR_REGION3RA_Msk (0x1UL << MWU_INTENCLR_REGION3RA_Pos)
#define NFCT_INTEN_ENDTX_Enabled (1UL)
#define RTC_EVTENCLR_COMPARE3_Enabled (1UL)
#define PPI_CHENCLR_CH5_Disabled (0UL)
#define GPIO_OUTSET_PIN4_Low (0UL)
#define GPIO_IN_PIN22_Low (0UL)
#define TWIM_INTENSET_SUSPENDED_Set (1UL)
#define GPIOTE_CONFIG_LOG_LEVEL 3
#define MACRO_MAP_FOR_18(n_list,macro,a,...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_17((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, )
#define MWU_PERREGION_SUBSTATWA_SR12_NoAccess (0UL)
#define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos (0UL)
#define NRF_SDH_BLE_TOTAL_LINK_COUNT 1
#define MAX3421E_HOST_CONFIG_INFO_COLOR 0
#define MWU_PERREGION_SUBSTATRA_SR11_NoAccess (0UL)
#define CoreDebug_DHCSR_S_HALT_Pos 17U
#define SPIM_INTENCLR_STARTED_Pos (19UL)
#define PPI_CHG3_CH0_Msk PPI_CHG_CH0_Msk
#define CCM_RATEOVERRIDE_RATEOVERRIDE_2Mbit (1UL)
#define SAADC_INTENCLR_CH4LIMITH_Pos (14UL)
#define GPIO_OUT_PIN31_High (1UL)
#define TWIS_INTENSET_STOPPED_Msk (0x1UL << TWIS_INTENSET_STOPPED_Pos)
#define GPIO_OUTSET_PIN29_Set (1UL)
#define RADIO_DACNF_TXADD2_Msk (0x1UL << RADIO_DACNF_TXADD2_Pos)
#define PPI_CHG2_CH11_Excluded PPI_CHG_CH11_Excluded
#define GPIO_LATCH_PIN13_Latched (1UL)
#define UARTE_ENABLE_ENABLE_Pos (0UL)
#define NRF_LOG_INTERNAL_ERROR(...) NRF_LOG_INTERNAL_MODULE(NRF_LOG_SEVERITY_ERROR, NRF_LOG_SEVERITY_ERROR,__VA_ARGS__)
#define GPIO_DIRCLR_PIN2_Pos (2UL)
#define FICR_NFC_TAGHEADER3_UD14_Pos (16UL)
#define MWU_REGIONENSET_PRGN1WA_Msk (0x1UL << MWU_REGIONENSET_PRGN1WA_Pos)
#define NRFX_TIMER_CONFIG_DEBUG_COLOR 0
#define PPI_CHG1_CH13_Msk PPI_CHG_CH13_Msk
#define RTC_INTENSET_COMPARE0_Pos (16UL)
#define CLOCK_TRACECONFIG_TRACEMUX_GPIO (0UL)
#define UART_SHORTS_NCTS_STOPRX_Msk (0x1UL << UART_SHORTS_NCTS_STOPRX_Pos)
#define POWER_MAINREGSTATUS_MAINREGSTATUS_High (1UL)
#define COMP_INTEN_READY_Disabled (0UL)
#define QDEC_PSEL_A_PIN_Msk (0x1FUL << QDEC_PSEL_A_PIN_Pos)
#define PPI_CHENCLR_CH30_Pos (30UL)
#define NRFX_QSPI_PIN_CSN NRF_QSPI_PIN_NOT_CONNECTED
#define ITM_TCR_BUSY_Pos 23U
#define UART_LEGACY_SUPPORT 1
#define MWU_REGIONEN_RGN3WA_Enable (1UL)
#define RADIO_TXPOWER_TXPOWER_0dBm (0x0UL)
#define PPI_CHENCLR_CH21_Clear (1UL)
#define FICR_INFO_RAM_RAM_K64 (0x40UL)
#define CH5_TEP CH[5].TEP
#define TWI_EVENTS_TXDSENT_EVENTS_TXDSENT_NotGenerated (0UL)
#define COMP_INTEN_CROSS_Enabled (1UL)
#define NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX (1UL)
#define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Pos (0UL)
#define ITM_IMCR_INTEGRATION_Pos 0U
#define RTC_INTENSET_COMPARE3_Set (1UL)
#define SAADC_INTENSET_CH6LIMITL_Pos (19UL)
#define GPIO_OUTCLR_PIN30_Clear (1UL)
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
#define SPIM_ORC_ORC_Pos (0UL)
#define GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos)
#define PPI_CHENCLR_CH12_Enabled (1UL)
#define LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref3_8Vdd
#define RADIO_CRCCNF_LEN_One (1UL)
#define GPIO_DIR_PIN18_Input (0UL)
#define TWIM_INTENSET_LASTRX_Set (1UL)
#define QSPI_ADDRCONF_MODE_Msk (0x3UL << QSPI_ADDRCONF_MODE_Pos)
#define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Pos (0UL)
#define USBD_EPDATASTATUS_EPIN2_Msk (0x1UL << USBD_EPDATASTATUS_EPIN2_Pos)
#define MWU_INTENCLR_REGION3RA_Disabled (0UL)
#define NRF_SDH_BLE_GAP_DATA_LENGTH 251
#define EGU_INTENSET_TRIGGERED6_Msk (0x1UL << EGU_INTENSET_TRIGGERED6_Pos)
#define PWM_INTENSET_SEQEND1_Pos (5UL)
#define MWU_PERREGION_SUBSTATRA_SR6_NoAccess (0UL)
