{"Jaewoong Sim": [0.9996712952852249, ["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", 12, "isca", 2013]], "Minsoo Rhu": [1, ["Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1145/2485922.2485953", 12, "isca", 2013]], "Young Hoon Son": [0.9983035922050476, ["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12, "isca", 2013]]}