

================================================================
== Vivado HLS Report for 'SCIG'
================================================================
* Date:           Sat Aug  1 10:33:46 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.657|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        43|         20|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 20, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 10 11 }
  Pipeline-1 : II = 20, D = 43, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	13  / (tmp_s)
9 --> 
	10  / true
10 --> 
	12  / (exitcond)
	11  / (!exitcond)
11 --> 
	10  / true
12 --> 
13 --> 
	56  / (exitcond9)
	14  / (!exitcond9)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	13  / true
56 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%IFMPadDimSqrt = alloca i9, align 2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109]   --->   Operation 57 'alloca' 'IFMPadDimSqrt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca [10500 x i8], align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113]   --->   Operation 58 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inElem_V = alloca [256 x i8], align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134]   --->   Operation 59 'alloca' 'inElem_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 60 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72]   --->   Operation 60 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 61 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:74]   --->   Operation 61 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 62 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:104]   --->   Operation 62 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 63 [1/1] (3.63ns)   --->   "%tmp_V_102 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:76]   --->   Operation 63 'read' 'tmp_V_102' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 64 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_102)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:78]   --->   Operation 64 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_V_104 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:80]   --->   Operation 65 'read' 'tmp_V_104' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 66 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_104)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:82]   --->   Operation 66 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 67 [1/1] (3.63ns)   --->   "%tmp_V_106 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:84]   --->   Operation 67 'read' 'tmp_V_106' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 68 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_106)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:86]   --->   Operation 68 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 69 [1/1] (3.63ns)   --->   "%tmp_V_108 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:88]   --->   Operation 69 'read' 'tmp_V_108' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 70 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_108)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:90]   --->   Operation 70 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 71 [1/1] (3.63ns)   --->   "%tmp_V_110 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:92]   --->   Operation 71 'read' 'tmp_V_110' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 72 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_110)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:94]   --->   Operation 72 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 73 [1/1] (3.63ns)   --->   "%tmp_V_112 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:96]   --->   Operation 73 'read' 'tmp_V_112' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 74 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_112)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:98]   --->   Operation 74 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (3.63ns)   --->   "%tmp_V_114 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 77 'read' 'tmp_V_114' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 78 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_114)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:102]   --->   Operation 78 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %10" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:104]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (8.51ns)   --->   "%tmp4 = mul i32 %tmp_V_104, %tmp_V_104" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:193]   --->   Operation 80 'mul' 'tmp4' <Predicate = (!tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (8.51ns)   --->   "%tmp5 = mul i32 %tmp_V_106, %tmp_V_110" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:193]   --->   Operation 81 'mul' 'tmp5' <Predicate = (!tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%oy = alloca i32"   --->   Operation 82 'alloca' 'oy' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%ox = alloca i32"   --->   Operation 83 'alloca' 'ox' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%ky = alloca i32"   --->   Operation 84 'alloca' 'ky' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%inp_j = alloca i32"   --->   Operation 85 'alloca' 'inp_j' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%inp_i = alloca i32"   --->   Operation 86 'alloca' 'inp_i' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%kx = alloca i32"   --->   Operation 87 'alloca' 'kx' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:104]   --->   Operation 88 'specregionbegin' 'tmp_73' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "store i9 144, i9* %IFMPadDimSqrt, align 2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:109]   --->   Operation 89 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i9* %IFMPadDimSqrt, [1 x i8]* @p_str1, [8 x i8]* @p_str32, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:110]   --->   Operation 90 'specfucore' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (8.51ns)   --->   "%tmp_70 = mul i32 %tmp_V_102, 1672" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 91 'mul' 'tmp_70' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%inElem_V_addr = getelementptr [256 x i8]* %inElem_V, i64 0, i64 0" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 92 'getelementptr' 'inElem_V_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%inElem_V_addr_1 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 93 'getelementptr' 'inElem_V_addr_1' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%inElem_V_addr_2 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 94 'getelementptr' 'inElem_V_addr_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%inElem_V_addr_3 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 3" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 95 'getelementptr' 'inElem_V_addr_3' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%inElem_V_addr_4 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 4" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 96 'getelementptr' 'inElem_V_addr_4' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%inElem_V_addr_5 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 5" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 97 'getelementptr' 'inElem_V_addr_5' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%inElem_V_addr_6 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 6" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 98 'getelementptr' 'inElem_V_addr_6' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%inElem_V_addr_7 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 7" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 99 'getelementptr' 'inElem_V_addr_7' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%inElem_V_addr_8 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 100 'getelementptr' 'inElem_V_addr_8' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%inElem_V_addr_9 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 9" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 101 'getelementptr' 'inElem_V_addr_9' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%inElem_V_addr_10 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 10" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 102 'getelementptr' 'inElem_V_addr_10' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%inElem_V_addr_11 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 11" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 103 'getelementptr' 'inElem_V_addr_11' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%inElem_V_addr_12 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 12" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 104 'getelementptr' 'inElem_V_addr_12' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%inElem_V_addr_13 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 13" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 105 'getelementptr' 'inElem_V_addr_13' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%inElem_V_addr_14 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 14" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 106 'getelementptr' 'inElem_V_addr_14' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%inElem_V_addr_15 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 15" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 107 'getelementptr' 'inElem_V_addr_15' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%inElem_V_addr_16 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 16" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 108 'getelementptr' 'inElem_V_addr_16' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%inElem_V_addr_17 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 17" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 109 'getelementptr' 'inElem_V_addr_17' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%inElem_V_addr_18 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 18" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 110 'getelementptr' 'inElem_V_addr_18' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%inElem_V_addr_19 = getelementptr [256 x i8]* %inElem_V, i64 0, i64 19" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 111 'getelementptr' 'inElem_V_addr_19' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 112 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 113 [1/1] (1.76ns)   --->   "store i32 0, i32* %inp_i"   --->   Operation 113 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 114 [1/1] (1.76ns)   --->   "store i32 0, i32* %inp_j"   --->   Operation 114 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 115 [1/1] (1.76ns)   --->   "store i32 0, i32* %ky"   --->   Operation 115 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 116 [1/1] (1.76ns)   --->   "store i32 0, i32* %ox"   --->   Operation 116 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 117 [1/1] (1.76ns)   --->   "store i32 0, i32* %oy"   --->   Operation 117 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 118 [1/1] (1.76ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 118 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 119 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp5, %tmp4" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:193]   --->   Operation 119 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (1.76ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:199]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%i6 = phi i32 [ 0, %10 ], [ %i_5, %12 ]"   --->   Operation 121 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i6, %KER_bound" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:199]   --->   Operation 122 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i6, 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:199]   --->   Operation 123 'add' 'i_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %12" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:199]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.26>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:199]   --->   Operation 125 'specregionbegin' 'tmp_75' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:200]   --->   Operation 126 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (3.63ns)   --->   "%tmp_V_116 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:201]   --->   Operation 127 'read' 'tmp_V_116' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 128 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_116)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:202]   --->   Operation 128 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_75)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:203]   --->   Operation 129 'specregionend' 'empty_115' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br label %11" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:199]   --->   Operation 130 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 131 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:205]   --->   Operation 132 'ret' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 4.42>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%inp = phi i32 [ 0, %1 ], [ %inp_6, %._crit_edge227 ]" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180]   --->   Operation 133 'phi' 'inp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %1 ], [ %i_6, %._crit_edge227 ]"   --->   Operation 134 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (2.47ns)   --->   "%exitcond9 = icmp eq i32 %i, %tmp_70" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 135 'icmp' 'exitcond9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (2.55ns)   --->   "%i_6 = add i32 %i, 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 136 'add' 'i_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %9, label %3" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 138 'specregionbegin' 'tmp_74' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:130]   --->   Operation 139 'specpipeline' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%IFMPadDimSqrt_load = load i9* %IFMPadDimSqrt, align 2"   --->   Operation 140 'load' 'IFMPadDimSqrt_load' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%extLd = sext i9 %IFMPadDimSqrt_load to i32"   --->   Operation 141 'sext' 'extLd' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (2.47ns)   --->   "%tmp_71 = icmp ult i32 %inp, %extLd" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:133]   --->   Operation 142 'icmp' 'tmp_71' <Predicate = (!exitcond9)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (1.76ns)   --->   "br i1 %tmp_71, label %4, label %._crit_edge" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:133]   --->   Operation 143 'br' <Predicate = (!exitcond9)> <Delay = 1.76>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%inp_j_load_2 = load i32* %inp_j" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 144 'load' 'inp_j_load_2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%inp_i_load_2 = load i32* %inp_i" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 145 'load' 'inp_i_load_2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:133]   --->   Operation 146 'specregionbegin' 'tmp_76' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i8]* %inElem_V, [1 x i8]* @p_str1, [15 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:135]   --->   Operation 147 'specmemcore' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%tmp_72 = or i32 %inp_j_load_2, %inp_i_load_2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 148 'or' 'tmp_72' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_72, i32 31)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 149 'bitselect' 'tmp_91' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (2.47ns)   --->   "%tmp_78 = icmp ugt i32 %inp_i_load_2, 11" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 150 'icmp' 'tmp_78' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (2.47ns)   --->   "%tmp_79 = icmp ugt i32 %inp_j_load_2, 11" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 151 'icmp' 'tmp_79' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%tmp2 = or i1 %tmp_78, %tmp_79" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 152 'or' 'tmp2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond1 = or i1 %tmp2, %tmp_91" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 153 'or' 'or_cond1' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %.preheader220.0, label %.preheader.0" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 154 'br' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 5.90>
ST_14 : Operation 155 [1/1] (3.63ns)   --->   "%tmp_V_117 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 155 'read' 'tmp_V_117' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i32 %tmp_V_117 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 156 'trunc' 'tmp_92' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (2.26ns)   --->   "store i8 %tmp_92, i8* %inElem_V_addr, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 157 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_14 : Operation 158 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 158 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 15 <SV = 10> <Delay = 5.90>
ST_15 : Operation 159 [1/1] (3.63ns)   --->   "%tmp_V_118 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 159 'read' 'tmp_V_118' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i32 %tmp_V_118 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 160 'trunc' 'tmp_93' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (2.26ns)   --->   "store i8 %tmp_93, i8* %inElem_V_addr_1, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 161 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_15 : Operation 162 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_1, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 162 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_15 : Operation 163 [2/2] (2.26ns)   --->   "%inElem_V_load = load i8* %inElem_V_addr, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 163 'load' 'inElem_V_load' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_15 : Operation 164 [1/1] (2.55ns)   --->   "%inp_2 = add i32 1, %inp" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:151]   --->   Operation 164 'add' 'inp_2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (1.76ns)   --->   "br label %._crit_edge" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 165 'br' <Predicate = (!exitcond9 & tmp_71)> <Delay = 1.76>

State 16 <SV = 11> <Delay = 7.49>
ST_16 : Operation 166 [1/1] (3.63ns)   --->   "%tmp_V_119 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 166 'read' 'tmp_V_119' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i32 %tmp_V_119 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 167 'trunc' 'tmp_94' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (2.26ns)   --->   "store i8 %tmp_94, i8* %inElem_V_addr_2, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 168 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_16 : Operation 169 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_2, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 169 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_16 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_112 = shl i32 %inp, 4" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 170 'shl' 'tmp_112' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_113 = shl i32 %inp, 2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 171 'shl' 'tmp_113' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_80 = add i32 %tmp_112, %tmp_113" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 172 'add' 'tmp_80' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_84 = zext i32 %tmp_80 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 173 'zext' 'tmp_84' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_16 : Operation 174 [1/2] (2.26ns)   --->   "%inElem_V_load = load i8* %inElem_V_addr, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 174 'load' 'inElem_V_load' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_84" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 175 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load, i8* %inputBuf_V_addr, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 176 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_16 : Operation 177 [2/2] (2.26ns)   --->   "%inElem_V_load_1 = load i8* %inElem_V_addr_1, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 177 'load' 'inElem_V_load_1' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%inp_1 = phi i32 [ %inp_2, %.loopexit219_ifconv ], [ %inp, %3 ]"   --->   Operation 178 'phi' 'inp_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (2.47ns)   --->   "%tmp_83 = icmp ugt i32 %inp_1, 72" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:161]   --->   Operation 179 'icmp' 'tmp_83' <Predicate = (!exitcond9)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (1.76ns)   --->   "br i1 %tmp_83, label %5, label %._crit_edge227" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:161]   --->   Operation 180 'br' <Predicate = (!exitcond9)> <Delay = 1.76>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%oy_load_2 = load i32* %oy"   --->   Operation 181 'load' 'oy_load_2' <Predicate = (!exitcond9 & tmp_83)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%ox_load_2 = load i32* %ox" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:164]   --->   Operation 182 'load' 'ox_load_2' <Predicate = (!exitcond9 & tmp_83)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%ky_load = load i32* %ky"   --->   Operation 183 'load' 'ky_load' <Predicate = (!exitcond9 & tmp_83)> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%kx_load = load i32* %kx" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:170]   --->   Operation 184 'load' 'kx_load' <Predicate = (!exitcond9 & tmp_83)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (2.55ns)   --->   "%tmp = add i32 %oy_load_2, %ky_load"   --->   Operation 185 'add' 'tmp' <Predicate = (!exitcond9 & tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (2.55ns)   --->   "%kx_2 = add i32 1, %kx_load" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:170]   --->   Operation 186 'add' 'kx_2' <Predicate = (!exitcond9 & tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (2.47ns)   --->   "%tmp_86 = icmp eq i32 %kx_2, 5" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 187 'icmp' 'tmp_86' <Predicate = (!exitcond9 & tmp_83)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %tmp_86, label %6, label %.._crit_edge227_crit_edge" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 188 'br' <Predicate = (!exitcond9 & tmp_83)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (1.76ns)   --->   "store i32 %kx_2, i32* %kx" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:170]   --->   Operation 189 'store' <Predicate = (!exitcond9 & tmp_83 & !tmp_86)> <Delay = 1.76>
ST_16 : Operation 190 [1/1] (1.76ns)   --->   "br label %._crit_edge227" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 190 'br' <Predicate = (!exitcond9 & tmp_83 & !tmp_86)> <Delay = 1.76>
ST_16 : Operation 191 [1/1] (2.55ns)   --->   "%ky_2 = add i32 %ky_load, 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:173]   --->   Operation 191 'add' 'ky_2' <Predicate = (!exitcond9 & tmp_83 & tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (2.47ns)   --->   "%tmp_87 = icmp eq i32 %ky_2, 5" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:174]   --->   Operation 192 'icmp' 'tmp_87' <Predicate = (!exitcond9 & tmp_83 & tmp_86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %tmp_87, label %7, label %.._crit_edge227_crit_edge377" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:174]   --->   Operation 193 'br' <Predicate = (!exitcond9 & tmp_83 & tmp_86)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 194 'store' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & !tmp_87)> <Delay = 1.76>
ST_16 : Operation 195 [1/1] (1.76ns)   --->   "store i32 %ky_2, i32* %ky" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:173]   --->   Operation 195 'store' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & !tmp_87)> <Delay = 1.76>
ST_16 : Operation 196 [1/1] (1.76ns)   --->   "br label %._crit_edge227" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:174]   --->   Operation 196 'br' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & !tmp_87)> <Delay = 1.76>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%ox_load = load i32* %ox" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:176]   --->   Operation 197 'load' 'ox_load' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (2.55ns)   --->   "%ox_1 = add i32 %ox_load, 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:176]   --->   Operation 198 'add' 'ox_1' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (2.47ns)   --->   "%tmp_88 = icmp eq i32 %ox_1, 8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:177]   --->   Operation 199 'icmp' 'tmp_88' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (1.76ns)   --->   "store i32 0, i32* %ky"   --->   Operation 200 'store' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87)> <Delay = 1.76>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %tmp_88, label %8, label %.._crit_edge227_crit_edge378" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:177]   --->   Operation 201 'br' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 202 'store' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & !tmp_88)> <Delay = 1.76>
ST_16 : Operation 203 [1/1] (1.76ns)   --->   "store i32 %ox_1, i32* %ox" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:176]   --->   Operation 203 'store' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & !tmp_88)> <Delay = 1.76>
ST_16 : Operation 204 [1/1] (1.76ns)   --->   "br label %._crit_edge227" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:177]   --->   Operation 204 'br' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & !tmp_88)> <Delay = 1.76>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%oy_load = load i32* %oy" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:179]   --->   Operation 205 'load' 'oy_load' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & tmp_88)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (2.55ns)   --->   "%oy_1 = add i32 %oy_load, 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:179]   --->   Operation 206 'add' 'oy_1' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & tmp_88)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (2.47ns)   --->   "%tmp_89 = icmp eq i32 %oy_1, 8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180]   --->   Operation 207 'icmp' 'tmp_89' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & tmp_88)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.69ns)   --->   "%p_inp_1 = select i1 %tmp_89, i32 0, i32 %inp_1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180]   --->   Operation 208 'select' 'p_inp_1' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & tmp_88)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.69ns)   --->   "%p_1 = select i1 %tmp_89, i32 0, i32 %oy_1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180]   --->   Operation 209 'select' 'p_1' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & tmp_88)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 210 'store' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & tmp_88)> <Delay = 1.76>
ST_16 : Operation 211 [1/1] (1.76ns)   --->   "store i32 0, i32* %ox"   --->   Operation 211 'store' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & tmp_88)> <Delay = 1.76>
ST_16 : Operation 212 [1/1] (1.76ns)   --->   "store i32 %p_1, i32* %oy" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180]   --->   Operation 212 'store' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & tmp_88)> <Delay = 1.76>
ST_16 : Operation 213 [1/1] (1.76ns)   --->   "br label %._crit_edge227" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:184]   --->   Operation 213 'br' <Predicate = (!exitcond9 & tmp_83 & tmp_86 & tmp_87 & tmp_88)> <Delay = 1.76>

State 17 <SV = 12> <Delay = 6.92>
ST_17 : Operation 214 [1/1] (3.63ns)   --->   "%tmp_V_120 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 214 'read' 'tmp_V_120' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i32 %tmp_V_120 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 215 'trunc' 'tmp_95' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (2.26ns)   --->   "store i8 %tmp_95, i8* %inElem_V_addr_3, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 216 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 217 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_3, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 217 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_110_s = or i32 %tmp_80, 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 218 'or' 'tmp_110_s' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_111_1 = zext i32 %tmp_110_s to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 219 'zext' 'tmp_111_1' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_17 : Operation 220 [1/2] (2.26ns)   --->   "%inElem_V_load_1 = load i8* %inElem_V_addr_1, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 220 'load' 'inElem_V_load_1' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_1 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 221 'getelementptr' 'inputBuf_V_addr_1' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_1, i8* %inputBuf_V_addr_1, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 222 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_17 : Operation 223 [2/2] (2.26ns)   --->   "%inElem_V_load_2 = load i8* %inElem_V_addr_2, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 223 'load' 'inElem_V_load_2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_114 = shl i32 %tmp, 4"   --->   Operation 224 'shl' 'tmp_114' <Predicate = (!exitcond9 & tmp_83)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_115 = shl i32 %tmp, 2"   --->   Operation 225 'shl' 'tmp_115' <Predicate = (!exitcond9 & tmp_83)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp1 = sub i32 %tmp_114, %tmp_115"   --->   Operation 226 'sub' 'tmp1' <Predicate = (!exitcond9 & tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %kx_load, %tmp1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:164]   --->   Operation 227 'add' 'tmp3' <Predicate = (!exitcond9 & tmp_83)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 228 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%input_ind = add i32 %tmp3, %ox_load_2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:164]   --->   Operation 228 'add' 'input_ind' <Predicate = (!exitcond9 & tmp_83)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%inp_6 = phi i32 [ %p_inp_1, %8 ], [ %inp_1, %._crit_edge ], [ %inp_1, %.._crit_edge227_crit_edge ], [ %inp_1, %.._crit_edge227_crit_edge377 ], [ %inp_1, %.._crit_edge227_crit_edge378 ]" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180]   --->   Operation 229 'phi' 'inp_6' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_74)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:188]   --->   Operation 230 'specregionend' 'empty_113' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 231 'br' <Predicate = (!exitcond9)> <Delay = 0.00>

State 18 <SV = 13> <Delay = 5.90>
ST_18 : Operation 232 [1/1] (3.63ns)   --->   "%tmp_V_121 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 232 'read' 'tmp_V_121' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i32 %tmp_V_121 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 233 'trunc' 'tmp_96' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (2.26ns)   --->   "store i8 %tmp_96, i8* %inElem_V_addr_4, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 234 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_18 : Operation 235 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_4, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 235 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_110_1 = or i32 %tmp_80, 2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 236 'or' 'tmp_110_1' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_111_2 = zext i32 %tmp_110_1 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 237 'zext' 'tmp_111_2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_18 : Operation 238 [1/2] (2.26ns)   --->   "%inElem_V_load_2 = load i8* %inElem_V_addr_2, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 238 'load' 'inElem_V_load_2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_2 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 239 'getelementptr' 'inputBuf_V_addr_2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_2, i8* %inputBuf_V_addr_2, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 240 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_18 : Operation 241 [2/2] (2.26ns)   --->   "%inElem_V_load_3 = load i8* %inElem_V_addr_3, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 241 'load' 'inElem_V_load_3' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 19 <SV = 14> <Delay = 5.90>
ST_19 : Operation 242 [1/1] (3.63ns)   --->   "%tmp_V_122 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 242 'read' 'tmp_V_122' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_97 = trunc i32 %tmp_V_122 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 243 'trunc' 'tmp_97' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (2.26ns)   --->   "store i8 %tmp_97, i8* %inElem_V_addr_5, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 244 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_19 : Operation 245 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_5, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 245 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_110_2 = or i32 %tmp_80, 3" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 246 'or' 'tmp_110_2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_111_3 = zext i32 %tmp_110_2 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 247 'zext' 'tmp_111_3' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_19 : Operation 248 [1/2] (2.26ns)   --->   "%inElem_V_load_3 = load i8* %inElem_V_addr_3, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 248 'load' 'inElem_V_load_3' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_3 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_3" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 249 'getelementptr' 'inputBuf_V_addr_3' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_3, i8* %inputBuf_V_addr_3, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 250 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_19 : Operation 251 [2/2] (2.26ns)   --->   "%inElem_V_load_4 = load i8* %inElem_V_addr_4, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 251 'load' 'inElem_V_load_4' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 20 <SV = 15> <Delay = 5.90>
ST_20 : Operation 252 [1/1] (3.63ns)   --->   "%tmp_V_123 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 252 'read' 'tmp_V_123' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i32 %tmp_V_123 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 253 'trunc' 'tmp_98' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (2.26ns)   --->   "store i8 %tmp_98, i8* %inElem_V_addr_6, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 254 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_20 : Operation 255 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_6, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 255 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_20 : Operation 256 [1/1] (2.55ns)   --->   "%tmp_110_4 = add i32 4, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 256 'add' 'tmp_110_4' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_111_4 = zext i32 %tmp_110_4 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 257 'zext' 'tmp_111_4' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_20 : Operation 258 [1/2] (2.26ns)   --->   "%inElem_V_load_4 = load i8* %inElem_V_addr_4, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 258 'load' 'inElem_V_load_4' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_4 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_4" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 259 'getelementptr' 'inputBuf_V_addr_4' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_4, i8* %inputBuf_V_addr_4, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 260 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_20 : Operation 261 [2/2] (2.26ns)   --->   "%inElem_V_load_5 = load i8* %inElem_V_addr_5, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 261 'load' 'inElem_V_load_5' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 21 <SV = 16> <Delay = 5.90>
ST_21 : Operation 262 [1/1] (3.63ns)   --->   "%tmp_V_124 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 262 'read' 'tmp_V_124' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_99 = trunc i32 %tmp_V_124 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 263 'trunc' 'tmp_99' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (2.26ns)   --->   "store i8 %tmp_99, i8* %inElem_V_addr_7, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 264 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_21 : Operation 265 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_7, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 265 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_21 : Operation 266 [1/1] (2.55ns)   --->   "%tmp_110_5 = add i32 5, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 266 'add' 'tmp_110_5' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_111_5 = zext i32 %tmp_110_5 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 267 'zext' 'tmp_111_5' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_21 : Operation 268 [1/2] (2.26ns)   --->   "%inElem_V_load_5 = load i8* %inElem_V_addr_5, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 268 'load' 'inElem_V_load_5' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_5 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_5" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 269 'getelementptr' 'inputBuf_V_addr_5' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_5, i8* %inputBuf_V_addr_5, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 270 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_21 : Operation 271 [2/2] (2.26ns)   --->   "%inElem_V_load_6 = load i8* %inElem_V_addr_6, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 271 'load' 'inElem_V_load_6' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 22 <SV = 17> <Delay = 5.90>
ST_22 : Operation 272 [1/1] (3.63ns)   --->   "%tmp_V_125 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 272 'read' 'tmp_V_125' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_22 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i32 %tmp_V_125 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 273 'trunc' 'tmp_100' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_22 : Operation 274 [1/1] (2.26ns)   --->   "store i8 %tmp_100, i8* %inElem_V_addr_8, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 274 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_22 : Operation 275 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_8, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 275 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_22 : Operation 276 [1/1] (2.55ns)   --->   "%tmp_110_6 = add i32 6, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 276 'add' 'tmp_110_6' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_111_6 = zext i32 %tmp_110_6 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 277 'zext' 'tmp_111_6' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_22 : Operation 278 [1/2] (2.26ns)   --->   "%inElem_V_load_6 = load i8* %inElem_V_addr_6, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 278 'load' 'inElem_V_load_6' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_6 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_6" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 279 'getelementptr' 'inputBuf_V_addr_6' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_6, i8* %inputBuf_V_addr_6, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 280 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_22 : Operation 281 [2/2] (2.26ns)   --->   "%inElem_V_load_7 = load i8* %inElem_V_addr_7, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 281 'load' 'inElem_V_load_7' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 23 <SV = 18> <Delay = 5.90>
ST_23 : Operation 282 [1/1] (3.63ns)   --->   "%tmp_V_126 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 282 'read' 'tmp_V_126' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i32 %tmp_V_126 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 283 'trunc' 'tmp_101' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (2.26ns)   --->   "store i8 %tmp_101, i8* %inElem_V_addr_9, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 284 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_23 : Operation 285 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_9, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 285 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_23 : Operation 286 [1/1] (2.55ns)   --->   "%tmp_110_7 = add i32 7, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 286 'add' 'tmp_110_7' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_111_7 = zext i32 %tmp_110_7 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 287 'zext' 'tmp_111_7' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_23 : Operation 288 [1/2] (2.26ns)   --->   "%inElem_V_load_7 = load i8* %inElem_V_addr_7, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 288 'load' 'inElem_V_load_7' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_7 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_7" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 289 'getelementptr' 'inputBuf_V_addr_7' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_7, i8* %inputBuf_V_addr_7, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 290 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_23 : Operation 291 [2/2] (2.26ns)   --->   "%inElem_V_load_8 = load i8* %inElem_V_addr_8, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 291 'load' 'inElem_V_load_8' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 24 <SV = 19> <Delay = 5.90>
ST_24 : Operation 292 [1/1] (3.63ns)   --->   "%tmp_V_127 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 292 'read' 'tmp_V_127' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_24 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i32 %tmp_V_127 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 293 'trunc' 'tmp_102' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_24 : Operation 294 [1/1] (2.26ns)   --->   "store i8 %tmp_102, i8* %inElem_V_addr_10, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 294 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_24 : Operation 295 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_10, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 295 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_24 : Operation 296 [1/1] (2.55ns)   --->   "%tmp_110_8 = add i32 8, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 296 'add' 'tmp_110_8' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_111_8 = zext i32 %tmp_110_8 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 297 'zext' 'tmp_111_8' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_24 : Operation 298 [1/2] (2.26ns)   --->   "%inElem_V_load_8 = load i8* %inElem_V_addr_8, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 298 'load' 'inElem_V_load_8' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_8 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 299 'getelementptr' 'inputBuf_V_addr_8' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_8, i8* %inputBuf_V_addr_8, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 300 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_24 : Operation 301 [2/2] (2.26ns)   --->   "%inElem_V_load_9 = load i8* %inElem_V_addr_9, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 301 'load' 'inElem_V_load_9' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 25 <SV = 20> <Delay = 5.90>
ST_25 : Operation 302 [1/1] (3.63ns)   --->   "%tmp_V_128 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 302 'read' 'tmp_V_128' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_103 = trunc i32 %tmp_V_128 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 303 'trunc' 'tmp_103' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (2.26ns)   --->   "store i8 %tmp_103, i8* %inElem_V_addr_11, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 304 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_25 : Operation 305 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_11, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 305 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_25 : Operation 306 [1/1] (2.55ns)   --->   "%tmp_110_9 = add i32 9, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 306 'add' 'tmp_110_9' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_111_9 = zext i32 %tmp_110_9 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 307 'zext' 'tmp_111_9' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_25 : Operation 308 [1/2] (2.26ns)   --->   "%inElem_V_load_9 = load i8* %inElem_V_addr_9, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 308 'load' 'inElem_V_load_9' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_9 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_9" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 309 'getelementptr' 'inputBuf_V_addr_9' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_9, i8* %inputBuf_V_addr_9, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 310 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_25 : Operation 311 [2/2] (2.26ns)   --->   "%inElem_V_load_10 = load i8* %inElem_V_addr_10, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 311 'load' 'inElem_V_load_10' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 26 <SV = 21> <Delay = 5.90>
ST_26 : Operation 312 [1/1] (3.63ns)   --->   "%tmp_V_129 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 312 'read' 'tmp_V_129' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_104 = trunc i32 %tmp_V_129 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 313 'trunc' 'tmp_104' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (2.26ns)   --->   "store i8 %tmp_104, i8* %inElem_V_addr_12, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 314 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_26 : Operation 315 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_12, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 315 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_26 : Operation 316 [1/1] (2.55ns)   --->   "%tmp_110_3 = add i32 10, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 316 'add' 'tmp_110_3' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_111_s = zext i32 %tmp_110_3 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 317 'zext' 'tmp_111_s' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_26 : Operation 318 [1/2] (2.26ns)   --->   "%inElem_V_load_10 = load i8* %inElem_V_addr_10, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 318 'load' 'inElem_V_load_10' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_10 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_s" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 319 'getelementptr' 'inputBuf_V_addr_10' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_10, i8* %inputBuf_V_addr_10, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 320 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_26 : Operation 321 [2/2] (2.26ns)   --->   "%inElem_V_load_11 = load i8* %inElem_V_addr_11, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 321 'load' 'inElem_V_load_11' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 27 <SV = 22> <Delay = 5.90>
ST_27 : Operation 322 [1/1] (3.63ns)   --->   "%tmp_V_130 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 322 'read' 'tmp_V_130' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i32 %tmp_V_130 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 323 'trunc' 'tmp_105' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_27 : Operation 324 [1/1] (2.26ns)   --->   "store i8 %tmp_105, i8* %inElem_V_addr_13, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 324 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_27 : Operation 325 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_13, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 325 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_27 : Operation 326 [1/1] (2.55ns)   --->   "%tmp_110_10 = add i32 11, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 326 'add' 'tmp_110_10' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_111_10 = zext i32 %tmp_110_10 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 327 'zext' 'tmp_111_10' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_27 : Operation 328 [1/2] (2.26ns)   --->   "%inElem_V_load_11 = load i8* %inElem_V_addr_11, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 328 'load' 'inElem_V_load_11' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_27 : Operation 329 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_11 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_10" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 329 'getelementptr' 'inputBuf_V_addr_11' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_27 : Operation 330 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_11, i8* %inputBuf_V_addr_11, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 330 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_27 : Operation 331 [2/2] (2.26ns)   --->   "%inElem_V_load_12 = load i8* %inElem_V_addr_12, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 331 'load' 'inElem_V_load_12' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 28 <SV = 23> <Delay = 5.90>
ST_28 : Operation 332 [1/1] (3.63ns)   --->   "%tmp_V_131 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 332 'read' 'tmp_V_131' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i32 %tmp_V_131 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 333 'trunc' 'tmp_106' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_28 : Operation 334 [1/1] (2.26ns)   --->   "store i8 %tmp_106, i8* %inElem_V_addr_14, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 334 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_28 : Operation 335 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_14, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 335 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_28 : Operation 336 [1/1] (2.55ns)   --->   "%tmp_110_11 = add i32 12, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 336 'add' 'tmp_110_11' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_111_11 = zext i32 %tmp_110_11 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 337 'zext' 'tmp_111_11' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_28 : Operation 338 [1/2] (2.26ns)   --->   "%inElem_V_load_12 = load i8* %inElem_V_addr_12, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 338 'load' 'inElem_V_load_12' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_28 : Operation 339 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_12 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_11" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 339 'getelementptr' 'inputBuf_V_addr_12' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_28 : Operation 340 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_12, i8* %inputBuf_V_addr_12, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 340 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_28 : Operation 341 [2/2] (2.26ns)   --->   "%inElem_V_load_13 = load i8* %inElem_V_addr_13, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 341 'load' 'inElem_V_load_13' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 29 <SV = 24> <Delay = 5.90>
ST_29 : Operation 342 [1/1] (3.63ns)   --->   "%tmp_V_132 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 342 'read' 'tmp_V_132' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_29 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i32 %tmp_V_132 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 343 'trunc' 'tmp_107' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_29 : Operation 344 [1/1] (2.26ns)   --->   "store i8 %tmp_107, i8* %inElem_V_addr_15, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 344 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_29 : Operation 345 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_15, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 345 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_29 : Operation 346 [1/1] (2.55ns)   --->   "%tmp_110_12 = add i32 13, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 346 'add' 'tmp_110_12' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_111_12 = zext i32 %tmp_110_12 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 347 'zext' 'tmp_111_12' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_29 : Operation 348 [1/2] (2.26ns)   --->   "%inElem_V_load_13 = load i8* %inElem_V_addr_13, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 348 'load' 'inElem_V_load_13' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_13 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_12" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 349 'getelementptr' 'inputBuf_V_addr_13' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_13, i8* %inputBuf_V_addr_13, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 350 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_29 : Operation 351 [2/2] (2.26ns)   --->   "%inElem_V_load_14 = load i8* %inElem_V_addr_14, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 351 'load' 'inElem_V_load_14' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 30 <SV = 25> <Delay = 5.90>
ST_30 : Operation 352 [1/1] (3.63ns)   --->   "%tmp_V_133 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 352 'read' 'tmp_V_133' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_30 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i32 %tmp_V_133 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 353 'trunc' 'tmp_108' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (2.26ns)   --->   "store i8 %tmp_108, i8* %inElem_V_addr_16, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 354 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_30 : Operation 355 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_16, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 355 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_30 : Operation 356 [1/1] (2.55ns)   --->   "%tmp_110_13 = add i32 14, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 356 'add' 'tmp_110_13' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_111_13 = zext i32 %tmp_110_13 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 357 'zext' 'tmp_111_13' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_30 : Operation 358 [1/2] (2.26ns)   --->   "%inElem_V_load_14 = load i8* %inElem_V_addr_14, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 358 'load' 'inElem_V_load_14' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_14 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_13" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 359 'getelementptr' 'inputBuf_V_addr_14' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_14, i8* %inputBuf_V_addr_14, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 360 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_30 : Operation 361 [2/2] (2.26ns)   --->   "%inElem_V_load_15 = load i8* %inElem_V_addr_15, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 361 'load' 'inElem_V_load_15' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 31 <SV = 26> <Delay = 5.90>
ST_31 : Operation 362 [1/1] (3.63ns)   --->   "%tmp_V_134 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 362 'read' 'tmp_V_134' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_31 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i32 %tmp_V_134 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 363 'trunc' 'tmp_109' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_31 : Operation 364 [1/1] (2.26ns)   --->   "store i8 %tmp_109, i8* %inElem_V_addr_17, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 364 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_31 : Operation 365 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_17, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 365 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_31 : Operation 366 [1/1] (2.55ns)   --->   "%tmp_110_14 = add i32 15, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 366 'add' 'tmp_110_14' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_111_14 = zext i32 %tmp_110_14 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 367 'zext' 'tmp_111_14' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_31 : Operation 368 [1/2] (2.26ns)   --->   "%inElem_V_load_15 = load i8* %inElem_V_addr_15, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 368 'load' 'inElem_V_load_15' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_31 : Operation 369 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_15 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_14" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 369 'getelementptr' 'inputBuf_V_addr_15' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_31 : Operation 370 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_15, i8* %inputBuf_V_addr_15, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 370 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_31 : Operation 371 [2/2] (2.26ns)   --->   "%inElem_V_load_16 = load i8* %inElem_V_addr_16, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 371 'load' 'inElem_V_load_16' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 32 <SV = 27> <Delay = 7.49>
ST_32 : Operation 372 [1/1] (3.63ns)   --->   "%tmp_V_135 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 372 'read' 'tmp_V_135' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_32 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_110 = trunc i32 %tmp_V_135 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 373 'trunc' 'tmp_110' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_32 : Operation 374 [1/1] (2.26ns)   --->   "store i8 %tmp_110, i8* %inElem_V_addr_18, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 374 'store' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_32 : Operation 375 [1/1] (2.26ns)   --->   "store i8 0, i8* %inElem_V_addr_18, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 375 'store' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_32 : Operation 376 [1/1] (1.76ns)   --->   "br label %.loopexit219_ifconv"   --->   Operation 376 'br' <Predicate = (!exitcond9 & tmp_71 & or_cond1)> <Delay = 1.76>
ST_32 : Operation 377 [1/1] (0.00ns)   --->   "%inp_j_load = load i32* %inp_j" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 377 'load' 'inp_j_load' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_32 : Operation 378 [1/1] (0.00ns)   --->   "%inp_i_load = load i32* %inp_i" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:155]   --->   Operation 378 'load' 'inp_i_load' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_32 : Operation 379 [1/1] (2.55ns)   --->   "%tmp_110_15 = add i32 16, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 379 'add' 'tmp_110_15' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_111_15 = zext i32 %tmp_110_15 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 380 'zext' 'tmp_111_15' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_32 : Operation 381 [1/2] (2.26ns)   --->   "%inElem_V_load_16 = load i8* %inElem_V_addr_16, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 381 'load' 'inElem_V_load_16' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_16 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_15" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 382 'getelementptr' 'inputBuf_V_addr_16' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_16, i8* %inputBuf_V_addr_16, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 383 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_32 : Operation 384 [2/2] (2.26ns)   --->   "%inElem_V_load_17 = load i8* %inElem_V_addr_17, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 384 'load' 'inElem_V_load_17' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_32 : Operation 385 [1/1] (2.55ns)   --->   "%inp_j_3 = add nsw i32 1, %inp_j_load" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 385 'add' 'inp_j_3' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 386 [1/1] (2.47ns)   --->   "%tmp_81 = icmp eq i32 %inp_j_3, 12" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 386 'icmp' 'tmp_81' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 387 [1/1] (2.55ns)   --->   "%inp_i_1 = add nsw i32 1, %inp_i_load" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:155]   --->   Operation 387 'add' 'inp_i_1' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 388 [1/1] (2.47ns)   --->   "%tmp_82 = icmp eq i32 %inp_i_1, 12" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 388 'icmp' 'tmp_82' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node inp_i_2)   --->   "%p_s = select i1 %tmp_82, i32 0, i32 %inp_i_1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 389 'select' 'p_s' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 390 [1/1] (0.69ns) (out node of the LUT)   --->   "%inp_i_2 = select i1 %tmp_81, i32 %p_s, i32 %inp_i_load" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 390 'select' 'inp_i_2' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 391 [1/1] (0.69ns)   --->   "%inp_j_1 = select i1 %tmp_81, i32 0, i32 %inp_j_3" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 391 'select' 'inp_j_1' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 392 [1/1] (1.76ns)   --->   "store i32 %inp_i_2, i32* %inp_i" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 392 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 1.76>
ST_32 : Operation 393 [1/1] (1.76ns)   --->   "store i32 %inp_j_1, i32* %inp_j" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 393 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 1.76>

State 33 <SV = 28> <Delay = 8.65>
ST_33 : Operation 394 [1/1] (3.63ns)   --->   "%tmp_V_136 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 394 'read' 'tmp_V_136' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_33 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i32 %tmp_V_136 to i8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 395 'trunc' 'tmp_111' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 0.00>
ST_33 : Operation 396 [1/1] (1.76ns)   --->   "br label %.loopexit219_ifconv"   --->   Operation 396 'br' <Predicate = (!exitcond9 & tmp_71 & !or_cond1)> <Delay = 1.76>
ST_33 : Operation 397 [1/1] (0.00ns)   --->   "%storemerge = phi i8 [ %tmp_111, %.preheader.0 ], [ 0, %.preheader220.0 ]" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 397 'phi' 'storemerge' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_33 : Operation 398 [1/1] (2.26ns)   --->   "store i8 %storemerge, i8* %inElem_V_addr_19, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:139]   --->   Operation 398 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_33 : Operation 399 [1/1] (2.55ns)   --->   "%tmp_110_16 = add i32 17, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 399 'add' 'tmp_110_16' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_111_16 = zext i32 %tmp_110_16 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 400 'zext' 'tmp_111_16' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_33 : Operation 401 [1/2] (2.26ns)   --->   "%inElem_V_load_17 = load i8* %inElem_V_addr_17, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 401 'load' 'inElem_V_load_17' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_33 : Operation 402 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_17 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_16" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 402 'getelementptr' 'inputBuf_V_addr_17' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_33 : Operation 403 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_17, i8* %inputBuf_V_addr_17, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 403 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_33 : Operation 404 [2/2] (2.26ns)   --->   "%inElem_V_load_18 = load i8* %inElem_V_addr_18, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 404 'load' 'inElem_V_load_18' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_33 : Operation 405 [1/1] (2.55ns)   --->   "%tmp_110_18 = add i32 19, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 405 'add' 'tmp_110_18' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_111_18 = zext i32 %tmp_110_18 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 406 'zext' 'tmp_111_18' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_33 : Operation 407 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_19 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_18" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 407 'getelementptr' 'inputBuf_V_addr_19' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_33 : Operation 408 [1/1] (3.25ns)   --->   "store i8 %storemerge, i8* %inputBuf_V_addr_19, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 408 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 34 <SV = 29> <Delay = 5.80>
ST_34 : Operation 409 [1/1] (2.55ns)   --->   "%tmp_110_17 = add i32 18, %tmp_80" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 409 'add' 'tmp_110_17' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_111_17 = zext i32 %tmp_110_17 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 410 'zext' 'tmp_111_17' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_34 : Operation 411 [1/2] (2.26ns)   --->   "%inElem_V_load_18 = load i8* %inElem_V_addr_18, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 411 'load' 'inElem_V_load_18' <Predicate = (!exitcond9 & tmp_71)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_34 : Operation 412 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_18 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_111_17" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 412 'getelementptr' 'inputBuf_V_addr_18' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>
ST_34 : Operation 413 [1/1] (3.25ns)   --->   "store i8 %inElem_V_load_18, i8* %inputBuf_V_addr_18, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149]   --->   Operation 413 'store' <Predicate = (!exitcond9 & tmp_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_34 : Operation 414 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_76)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 414 'specregionend' 'empty' <Predicate = (!exitcond9 & tmp_71)> <Delay = 0.00>

State 35 <SV = 30> <Delay = 5.80>
ST_35 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_116 = shl i32 %input_ind, 4" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 415 'shl' 'tmp_116' <Predicate = (tmp_83)> <Delay = 0.00>
ST_35 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_117 = shl i32 %input_ind, 2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 416 'shl' 'tmp_117' <Predicate = (tmp_83)> <Delay = 0.00>
ST_35 : Operation 417 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_85 = add i32 %tmp_116, %tmp_117" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 417 'add' 'tmp_85' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_90 = zext i32 %tmp_85 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 418 'zext' 'tmp_90' <Predicate = (tmp_83)> <Delay = 0.00>
ST_35 : Operation 419 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_20 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_90" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 419 'getelementptr' 'inputBuf_V_addr_20' <Predicate = (tmp_83)> <Delay = 0.00>
ST_35 : Operation 420 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i8* %inputBuf_V_addr_20, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 420 'load' 'inputBuf_V_load' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_35 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_119_s = or i32 %tmp_85, 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 421 'or' 'tmp_119_s' <Predicate = (tmp_83)> <Delay = 0.00>
ST_35 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_120_1 = zext i32 %tmp_119_s to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 422 'zext' 'tmp_120_1' <Predicate = (tmp_83)> <Delay = 0.00>
ST_35 : Operation 423 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_21 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 423 'getelementptr' 'inputBuf_V_addr_21' <Predicate = (tmp_83)> <Delay = 0.00>
ST_35 : Operation 424 [2/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i8* %inputBuf_V_addr_21, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 424 'load' 'inputBuf_V_load_1' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 36 <SV = 31> <Delay = 6.88>
ST_36 : Operation 425 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i8* %inputBuf_V_addr_20, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 425 'load' 'inputBuf_V_load' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_36 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_V_137 = sext i8 %inputBuf_V_load to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 426 'sext' 'tmp_V_137' <Predicate = (tmp_83)> <Delay = 0.00>
ST_36 : Operation 427 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_137)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 427 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_36 : Operation 428 [1/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i8* %inputBuf_V_addr_21, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 428 'load' 'inputBuf_V_load_1' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_36 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_119_1 = or i32 %tmp_85, 2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 429 'or' 'tmp_119_1' <Predicate = (tmp_83)> <Delay = 0.00>
ST_36 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_120_2 = zext i32 %tmp_119_1 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 430 'zext' 'tmp_120_2' <Predicate = (tmp_83)> <Delay = 0.00>
ST_36 : Operation 431 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_22 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_2" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 431 'getelementptr' 'inputBuf_V_addr_22' <Predicate = (tmp_83)> <Delay = 0.00>
ST_36 : Operation 432 [2/2] (3.25ns)   --->   "%inputBuf_V_load_2 = load i8* %inputBuf_V_addr_22, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 432 'load' 'inputBuf_V_load_2' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 37 <SV = 32> <Delay = 3.63>
ST_37 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_V_138 = sext i8 %inputBuf_V_load_1 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 433 'sext' 'tmp_V_138' <Predicate = (tmp_83)> <Delay = 0.00>
ST_37 : Operation 434 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_138)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 434 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_37 : Operation 435 [1/2] (3.25ns)   --->   "%inputBuf_V_load_2 = load i8* %inputBuf_V_addr_22, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 435 'load' 'inputBuf_V_load_2' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_37 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_119_2 = or i32 %tmp_85, 3" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 436 'or' 'tmp_119_2' <Predicate = (tmp_83)> <Delay = 0.00>
ST_37 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_120_3 = zext i32 %tmp_119_2 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 437 'zext' 'tmp_120_3' <Predicate = (tmp_83)> <Delay = 0.00>
ST_37 : Operation 438 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_23 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_3" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 438 'getelementptr' 'inputBuf_V_addr_23' <Predicate = (tmp_83)> <Delay = 0.00>
ST_37 : Operation 439 [2/2] (3.25ns)   --->   "%inputBuf_V_load_3 = load i8* %inputBuf_V_addr_23, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 439 'load' 'inputBuf_V_load_3' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 38 <SV = 33> <Delay = 5.80>
ST_38 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_V_139 = sext i8 %inputBuf_V_load_2 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 440 'sext' 'tmp_V_139' <Predicate = (tmp_83)> <Delay = 0.00>
ST_38 : Operation 441 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_139)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 441 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_38 : Operation 442 [1/2] (3.25ns)   --->   "%inputBuf_V_load_3 = load i8* %inputBuf_V_addr_23, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 442 'load' 'inputBuf_V_load_3' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_38 : Operation 443 [1/1] (2.55ns)   --->   "%tmp_119_4 = add i32 4, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 443 'add' 'tmp_119_4' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_120_4 = zext i32 %tmp_119_4 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 444 'zext' 'tmp_120_4' <Predicate = (tmp_83)> <Delay = 0.00>
ST_38 : Operation 445 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_24 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_4" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 445 'getelementptr' 'inputBuf_V_addr_24' <Predicate = (tmp_83)> <Delay = 0.00>
ST_38 : Operation 446 [2/2] (3.25ns)   --->   "%inputBuf_V_load_4 = load i8* %inputBuf_V_addr_24, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 446 'load' 'inputBuf_V_load_4' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 39 <SV = 34> <Delay = 5.80>
ST_39 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_V_140 = sext i8 %inputBuf_V_load_3 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 447 'sext' 'tmp_V_140' <Predicate = (tmp_83)> <Delay = 0.00>
ST_39 : Operation 448 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_140)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 448 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_39 : Operation 449 [1/2] (3.25ns)   --->   "%inputBuf_V_load_4 = load i8* %inputBuf_V_addr_24, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 449 'load' 'inputBuf_V_load_4' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_39 : Operation 450 [1/1] (2.55ns)   --->   "%tmp_119_5 = add i32 5, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 450 'add' 'tmp_119_5' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_120_5 = zext i32 %tmp_119_5 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 451 'zext' 'tmp_120_5' <Predicate = (tmp_83)> <Delay = 0.00>
ST_39 : Operation 452 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_25 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_5" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 452 'getelementptr' 'inputBuf_V_addr_25' <Predicate = (tmp_83)> <Delay = 0.00>
ST_39 : Operation 453 [2/2] (3.25ns)   --->   "%inputBuf_V_load_5 = load i8* %inputBuf_V_addr_25, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 453 'load' 'inputBuf_V_load_5' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 40 <SV = 35> <Delay = 5.80>
ST_40 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_V_141 = sext i8 %inputBuf_V_load_4 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 454 'sext' 'tmp_V_141' <Predicate = (tmp_83)> <Delay = 0.00>
ST_40 : Operation 455 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_141)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 455 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_40 : Operation 456 [1/2] (3.25ns)   --->   "%inputBuf_V_load_5 = load i8* %inputBuf_V_addr_25, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 456 'load' 'inputBuf_V_load_5' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_40 : Operation 457 [1/1] (2.55ns)   --->   "%tmp_119_6 = add i32 6, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 457 'add' 'tmp_119_6' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_120_6 = zext i32 %tmp_119_6 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 458 'zext' 'tmp_120_6' <Predicate = (tmp_83)> <Delay = 0.00>
ST_40 : Operation 459 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_26 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_6" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 459 'getelementptr' 'inputBuf_V_addr_26' <Predicate = (tmp_83)> <Delay = 0.00>
ST_40 : Operation 460 [2/2] (3.25ns)   --->   "%inputBuf_V_load_6 = load i8* %inputBuf_V_addr_26, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 460 'load' 'inputBuf_V_load_6' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 41 <SV = 36> <Delay = 5.80>
ST_41 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_V_142 = sext i8 %inputBuf_V_load_5 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 461 'sext' 'tmp_V_142' <Predicate = (tmp_83)> <Delay = 0.00>
ST_41 : Operation 462 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_142)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 462 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_41 : Operation 463 [1/2] (3.25ns)   --->   "%inputBuf_V_load_6 = load i8* %inputBuf_V_addr_26, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 463 'load' 'inputBuf_V_load_6' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_41 : Operation 464 [1/1] (2.55ns)   --->   "%tmp_119_7 = add i32 7, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 464 'add' 'tmp_119_7' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_120_7 = zext i32 %tmp_119_7 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 465 'zext' 'tmp_120_7' <Predicate = (tmp_83)> <Delay = 0.00>
ST_41 : Operation 466 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_27 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_7" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 466 'getelementptr' 'inputBuf_V_addr_27' <Predicate = (tmp_83)> <Delay = 0.00>
ST_41 : Operation 467 [2/2] (3.25ns)   --->   "%inputBuf_V_load_7 = load i8* %inputBuf_V_addr_27, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 467 'load' 'inputBuf_V_load_7' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 42 <SV = 37> <Delay = 5.80>
ST_42 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_V_143 = sext i8 %inputBuf_V_load_6 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 468 'sext' 'tmp_V_143' <Predicate = (tmp_83)> <Delay = 0.00>
ST_42 : Operation 469 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_143)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 469 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_42 : Operation 470 [1/2] (3.25ns)   --->   "%inputBuf_V_load_7 = load i8* %inputBuf_V_addr_27, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 470 'load' 'inputBuf_V_load_7' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_42 : Operation 471 [1/1] (2.55ns)   --->   "%tmp_119_8 = add i32 8, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 471 'add' 'tmp_119_8' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_120_8 = zext i32 %tmp_119_8 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 472 'zext' 'tmp_120_8' <Predicate = (tmp_83)> <Delay = 0.00>
ST_42 : Operation 473 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_28 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_8" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 473 'getelementptr' 'inputBuf_V_addr_28' <Predicate = (tmp_83)> <Delay = 0.00>
ST_42 : Operation 474 [2/2] (3.25ns)   --->   "%inputBuf_V_load_8 = load i8* %inputBuf_V_addr_28, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 474 'load' 'inputBuf_V_load_8' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 43 <SV = 38> <Delay = 5.80>
ST_43 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_V_144 = sext i8 %inputBuf_V_load_7 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 475 'sext' 'tmp_V_144' <Predicate = (tmp_83)> <Delay = 0.00>
ST_43 : Operation 476 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_144)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 476 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_43 : Operation 477 [1/2] (3.25ns)   --->   "%inputBuf_V_load_8 = load i8* %inputBuf_V_addr_28, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 477 'load' 'inputBuf_V_load_8' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_43 : Operation 478 [1/1] (2.55ns)   --->   "%tmp_119_9 = add i32 9, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 478 'add' 'tmp_119_9' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_120_9 = zext i32 %tmp_119_9 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 479 'zext' 'tmp_120_9' <Predicate = (tmp_83)> <Delay = 0.00>
ST_43 : Operation 480 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_29 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_9" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 480 'getelementptr' 'inputBuf_V_addr_29' <Predicate = (tmp_83)> <Delay = 0.00>
ST_43 : Operation 481 [2/2] (3.25ns)   --->   "%inputBuf_V_load_9 = load i8* %inputBuf_V_addr_29, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 481 'load' 'inputBuf_V_load_9' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 44 <SV = 39> <Delay = 5.80>
ST_44 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_V_145 = sext i8 %inputBuf_V_load_8 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 482 'sext' 'tmp_V_145' <Predicate = (tmp_83)> <Delay = 0.00>
ST_44 : Operation 483 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_145)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 483 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_44 : Operation 484 [1/2] (3.25ns)   --->   "%inputBuf_V_load_9 = load i8* %inputBuf_V_addr_29, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 484 'load' 'inputBuf_V_load_9' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_44 : Operation 485 [1/1] (2.55ns)   --->   "%tmp_119_3 = add i32 10, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 485 'add' 'tmp_119_3' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_120_s = zext i32 %tmp_119_3 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 486 'zext' 'tmp_120_s' <Predicate = (tmp_83)> <Delay = 0.00>
ST_44 : Operation 487 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_30 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_s" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 487 'getelementptr' 'inputBuf_V_addr_30' <Predicate = (tmp_83)> <Delay = 0.00>
ST_44 : Operation 488 [2/2] (3.25ns)   --->   "%inputBuf_V_load_10 = load i8* %inputBuf_V_addr_30, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 488 'load' 'inputBuf_V_load_10' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 45 <SV = 40> <Delay = 5.80>
ST_45 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_V_146 = sext i8 %inputBuf_V_load_9 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 489 'sext' 'tmp_V_146' <Predicate = (tmp_83)> <Delay = 0.00>
ST_45 : Operation 490 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_146)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 490 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_45 : Operation 491 [1/2] (3.25ns)   --->   "%inputBuf_V_load_10 = load i8* %inputBuf_V_addr_30, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 491 'load' 'inputBuf_V_load_10' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_45 : Operation 492 [1/1] (2.55ns)   --->   "%tmp_119_10 = add i32 11, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 492 'add' 'tmp_119_10' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_120_10 = zext i32 %tmp_119_10 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 493 'zext' 'tmp_120_10' <Predicate = (tmp_83)> <Delay = 0.00>
ST_45 : Operation 494 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_31 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_10" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 494 'getelementptr' 'inputBuf_V_addr_31' <Predicate = (tmp_83)> <Delay = 0.00>
ST_45 : Operation 495 [2/2] (3.25ns)   --->   "%inputBuf_V_load_11 = load i8* %inputBuf_V_addr_31, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 495 'load' 'inputBuf_V_load_11' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 46 <SV = 41> <Delay = 5.80>
ST_46 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_V_147 = sext i8 %inputBuf_V_load_10 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 496 'sext' 'tmp_V_147' <Predicate = (tmp_83)> <Delay = 0.00>
ST_46 : Operation 497 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_147)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 497 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_46 : Operation 498 [1/2] (3.25ns)   --->   "%inputBuf_V_load_11 = load i8* %inputBuf_V_addr_31, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 498 'load' 'inputBuf_V_load_11' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_46 : Operation 499 [1/1] (2.55ns)   --->   "%tmp_119_11 = add i32 12, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 499 'add' 'tmp_119_11' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_120_11 = zext i32 %tmp_119_11 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 500 'zext' 'tmp_120_11' <Predicate = (tmp_83)> <Delay = 0.00>
ST_46 : Operation 501 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_32 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_11" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 501 'getelementptr' 'inputBuf_V_addr_32' <Predicate = (tmp_83)> <Delay = 0.00>
ST_46 : Operation 502 [2/2] (3.25ns)   --->   "%inputBuf_V_load_12 = load i8* %inputBuf_V_addr_32, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 502 'load' 'inputBuf_V_load_12' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 47 <SV = 42> <Delay = 5.80>
ST_47 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_V_148 = sext i8 %inputBuf_V_load_11 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 503 'sext' 'tmp_V_148' <Predicate = (tmp_83)> <Delay = 0.00>
ST_47 : Operation 504 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_148)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 504 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_47 : Operation 505 [1/2] (3.25ns)   --->   "%inputBuf_V_load_12 = load i8* %inputBuf_V_addr_32, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 505 'load' 'inputBuf_V_load_12' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_47 : Operation 506 [1/1] (2.55ns)   --->   "%tmp_119_12 = add i32 13, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 506 'add' 'tmp_119_12' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_120_12 = zext i32 %tmp_119_12 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 507 'zext' 'tmp_120_12' <Predicate = (tmp_83)> <Delay = 0.00>
ST_47 : Operation 508 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_33 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_12" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 508 'getelementptr' 'inputBuf_V_addr_33' <Predicate = (tmp_83)> <Delay = 0.00>
ST_47 : Operation 509 [2/2] (3.25ns)   --->   "%inputBuf_V_load_13 = load i8* %inputBuf_V_addr_33, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 509 'load' 'inputBuf_V_load_13' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 48 <SV = 43> <Delay = 5.80>
ST_48 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_V_149 = sext i8 %inputBuf_V_load_12 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 510 'sext' 'tmp_V_149' <Predicate = (tmp_83)> <Delay = 0.00>
ST_48 : Operation 511 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_149)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 511 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_48 : Operation 512 [1/2] (3.25ns)   --->   "%inputBuf_V_load_13 = load i8* %inputBuf_V_addr_33, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 512 'load' 'inputBuf_V_load_13' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_48 : Operation 513 [1/1] (2.55ns)   --->   "%tmp_119_13 = add i32 14, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 513 'add' 'tmp_119_13' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_120_13 = zext i32 %tmp_119_13 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 514 'zext' 'tmp_120_13' <Predicate = (tmp_83)> <Delay = 0.00>
ST_48 : Operation 515 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_34 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_13" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 515 'getelementptr' 'inputBuf_V_addr_34' <Predicate = (tmp_83)> <Delay = 0.00>
ST_48 : Operation 516 [2/2] (3.25ns)   --->   "%inputBuf_V_load_14 = load i8* %inputBuf_V_addr_34, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 516 'load' 'inputBuf_V_load_14' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 49 <SV = 44> <Delay = 5.80>
ST_49 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_V_150 = sext i8 %inputBuf_V_load_13 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 517 'sext' 'tmp_V_150' <Predicate = (tmp_83)> <Delay = 0.00>
ST_49 : Operation 518 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_150)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 518 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_49 : Operation 519 [1/2] (3.25ns)   --->   "%inputBuf_V_load_14 = load i8* %inputBuf_V_addr_34, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 519 'load' 'inputBuf_V_load_14' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_49 : Operation 520 [1/1] (2.55ns)   --->   "%tmp_119_14 = add i32 15, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 520 'add' 'tmp_119_14' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_120_14 = zext i32 %tmp_119_14 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 521 'zext' 'tmp_120_14' <Predicate = (tmp_83)> <Delay = 0.00>
ST_49 : Operation 522 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_35 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_14" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 522 'getelementptr' 'inputBuf_V_addr_35' <Predicate = (tmp_83)> <Delay = 0.00>
ST_49 : Operation 523 [2/2] (3.25ns)   --->   "%inputBuf_V_load_15 = load i8* %inputBuf_V_addr_35, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 523 'load' 'inputBuf_V_load_15' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 50 <SV = 45> <Delay = 5.80>
ST_50 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_V_151 = sext i8 %inputBuf_V_load_14 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 524 'sext' 'tmp_V_151' <Predicate = (tmp_83)> <Delay = 0.00>
ST_50 : Operation 525 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_151)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 525 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_50 : Operation 526 [1/2] (3.25ns)   --->   "%inputBuf_V_load_15 = load i8* %inputBuf_V_addr_35, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 526 'load' 'inputBuf_V_load_15' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_50 : Operation 527 [1/1] (2.55ns)   --->   "%tmp_119_15 = add i32 16, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 527 'add' 'tmp_119_15' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_120_15 = zext i32 %tmp_119_15 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 528 'zext' 'tmp_120_15' <Predicate = (tmp_83)> <Delay = 0.00>
ST_50 : Operation 529 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_36 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_15" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 529 'getelementptr' 'inputBuf_V_addr_36' <Predicate = (tmp_83)> <Delay = 0.00>
ST_50 : Operation 530 [2/2] (3.25ns)   --->   "%inputBuf_V_load_16 = load i8* %inputBuf_V_addr_36, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 530 'load' 'inputBuf_V_load_16' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 51 <SV = 46> <Delay = 5.80>
ST_51 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_V_152 = sext i8 %inputBuf_V_load_15 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 531 'sext' 'tmp_V_152' <Predicate = (tmp_83)> <Delay = 0.00>
ST_51 : Operation 532 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_152)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 532 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_51 : Operation 533 [1/2] (3.25ns)   --->   "%inputBuf_V_load_16 = load i8* %inputBuf_V_addr_36, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 533 'load' 'inputBuf_V_load_16' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_51 : Operation 534 [1/1] (2.55ns)   --->   "%tmp_119_16 = add i32 17, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 534 'add' 'tmp_119_16' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_120_16 = zext i32 %tmp_119_16 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 535 'zext' 'tmp_120_16' <Predicate = (tmp_83)> <Delay = 0.00>
ST_51 : Operation 536 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_37 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_16" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 536 'getelementptr' 'inputBuf_V_addr_37' <Predicate = (tmp_83)> <Delay = 0.00>
ST_51 : Operation 537 [2/2] (3.25ns)   --->   "%inputBuf_V_load_17 = load i8* %inputBuf_V_addr_37, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 537 'load' 'inputBuf_V_load_17' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 52 <SV = 47> <Delay = 5.80>
ST_52 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_V_153 = sext i8 %inputBuf_V_load_16 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 538 'sext' 'tmp_V_153' <Predicate = (tmp_83)> <Delay = 0.00>
ST_52 : Operation 539 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_153)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 539 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_52 : Operation 540 [1/2] (3.25ns)   --->   "%inputBuf_V_load_17 = load i8* %inputBuf_V_addr_37, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 540 'load' 'inputBuf_V_load_17' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_52 : Operation 541 [1/1] (2.55ns)   --->   "%tmp_119_17 = add i32 18, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 541 'add' 'tmp_119_17' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_120_17 = zext i32 %tmp_119_17 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 542 'zext' 'tmp_120_17' <Predicate = (tmp_83)> <Delay = 0.00>
ST_52 : Operation 543 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_38 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_17" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 543 'getelementptr' 'inputBuf_V_addr_38' <Predicate = (tmp_83)> <Delay = 0.00>
ST_52 : Operation 544 [2/2] (3.25ns)   --->   "%inputBuf_V_load_18 = load i8* %inputBuf_V_addr_38, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 544 'load' 'inputBuf_V_load_18' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 53 <SV = 48> <Delay = 3.63>
ST_53 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_V_154 = sext i8 %inputBuf_V_load_17 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 545 'sext' 'tmp_V_154' <Predicate = (tmp_83)> <Delay = 0.00>
ST_53 : Operation 546 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_154)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 546 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_53 : Operation 547 [1/2] (3.25ns)   --->   "%inputBuf_V_load_18 = load i8* %inputBuf_V_addr_38, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 547 'load' 'inputBuf_V_load_18' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 54 <SV = 49> <Delay = 5.80>
ST_54 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_V_155 = sext i8 %inputBuf_V_load_18 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 548 'sext' 'tmp_V_155' <Predicate = (tmp_83)> <Delay = 0.00>
ST_54 : Operation 549 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_155)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 549 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_54 : Operation 550 [1/1] (2.55ns)   --->   "%tmp_119_18 = add i32 19, %tmp_85" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 550 'add' 'tmp_119_18' <Predicate = (tmp_83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_120_18 = zext i32 %tmp_119_18 to i64" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 551 'zext' 'tmp_120_18' <Predicate = (tmp_83)> <Delay = 0.00>
ST_54 : Operation 552 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_39 = getelementptr [10500 x i8]* %inputBuf_V, i64 0, i64 %tmp_120_18" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 552 'getelementptr' 'inputBuf_V_addr_39' <Predicate = (tmp_83)> <Delay = 0.00>
ST_54 : Operation 553 [2/2] (3.25ns)   --->   "%inputBuf_V_load_19 = load i8* %inputBuf_V_addr_39, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 553 'load' 'inputBuf_V_load_19' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 55 <SV = 50> <Delay = 6.88>
ST_55 : Operation 554 [1/2] (3.25ns)   --->   "%inputBuf_V_load_19 = load i8* %inputBuf_V_addr_39, align 1" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 554 'load' 'inputBuf_V_load_19' <Predicate = (tmp_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_55 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_V_156 = sext i8 %inputBuf_V_load_19 to i32" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167]   --->   Operation 555 'sext' 'tmp_V_156' <Predicate = (tmp_83)> <Delay = 0.00>
ST_55 : Operation 556 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_156)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 556 'write' <Predicate = (tmp_83)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 56 <SV = 9> <Delay = 0.00>
ST_56 : Operation 557 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_73)" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 557 'specregionend' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 558 [1/1] (0.00ns)   --->   "br label %.loopexit" [LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 558 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:72) [8]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:74) [9]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:76) [10]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:78) [11]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:80) [12]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:82) [13]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:84) [14]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:86) [15]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:88) [16]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:90) [17]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:92) [18]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:94) [19]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:96) [20]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:98) [21]  (3.63 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp4', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:193) [27]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('KER_bound', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:193) [29]  (8.51 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:199) [32]  (0 ns)
	'add' operation ('i', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:199) [34]  (2.55 ns)

 <State 11>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:201) [39]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:202) [40]  (3.63 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 4.43ns
The critical path consists of the following:
	'icmp' operation ('exitcond9', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:129) [86]  (2.47 ns)
	blocking operation 1.96 ns on control path)

 <State 14>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [109]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_92', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [111]  (2.27 ns)

 <State 15>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [112]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_93', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [114]  (2.27 ns)

 <State 16>: 7.49ns
The critical path consists of the following:
	'load' operation ('oy_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:179) on local variable 'oy' [470]  (0 ns)
	'add' operation ('oy', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:179) [471]  (2.55 ns)
	'icmp' operation ('tmp_89', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180) [472]  (2.47 ns)
	'select' operation ('p_1', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180) [474]  (0.698 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180) of variable 'p_1', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:180 on local variable 'oy' [477]  (1.77 ns)

 <State 17>: 6.92ns
The critical path consists of the following:
	'shl' operation ('tmp_114') [318]  (0 ns)
	'sub' operation ('tmp1') [320]  (2.55 ns)
	'add' operation ('tmp3', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:164) [321]  (0 ns)
	'add' operation ('input_ind', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:164) [322]  (4.37 ns)

 <State 18>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [121]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_96', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [123]  (2.27 ns)

 <State 19>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [124]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_97', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [126]  (2.27 ns)

 <State 20>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [127]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_98', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [129]  (2.27 ns)

 <State 21>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [130]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_99', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [132]  (2.27 ns)

 <State 22>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [133]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_100', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [135]  (2.27 ns)

 <State 23>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [136]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_101', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [138]  (2.27 ns)

 <State 24>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [139]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_102', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [141]  (2.27 ns)

 <State 25>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [142]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_103', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [144]  (2.27 ns)

 <State 26>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [145]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_104', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [147]  (2.27 ns)

 <State 27>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [148]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_105', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [150]  (2.27 ns)

 <State 28>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [151]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_106', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [153]  (2.27 ns)

 <State 29>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [154]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_107', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [156]  (2.27 ns)

 <State 30>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [157]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_108', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [159]  (2.27 ns)

 <State 31>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [160]  (3.63 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) of variable 'tmp_109', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inElem.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:134 [162]  (2.27 ns)

 <State 32>: 7.49ns
The critical path consists of the following:
	'load' operation ('inp_j_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:152) on local variable 'inp_j' [192]  (0 ns)
	'add' operation ('inp_j', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:152) [297]  (2.55 ns)
	'icmp' operation ('tmp_81', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:153) [298]  (2.47 ns)
	'select' operation ('inp_i_2', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:153) [302]  (0.698 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:153) of variable 'inp_i_2', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:153 on local variable 'inp_i' [305]  (1.77 ns)

 <State 33>: 8.66ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:144) [166]  (3.63 ns)
	multiplexor before 'phi' operation ('storemerge', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) with incoming values : ('tmp_111', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) [191]  (1.77 ns)
	'phi' operation ('storemerge', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) with incoming values : ('tmp_111', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145) [191]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) of variable 'storemerge', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:145 on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [295]  (3.25 ns)

 <State 34>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_110_17', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) [287]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_18', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) [290]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149) of variable 'inElem_V_load_18', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:149 on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [291]  (3.25 ns)

 <State 35>: 5.81ns
The critical path consists of the following:
	'shl' operation ('tmp_116', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [323]  (0 ns)
	'add' operation ('tmp_85', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [325]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_20', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [327]  (0 ns)
	'load' operation ('inputBuf_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [328]  (3.25 ns)

 <State 36>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [328]  (3.25 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168) [330]  (3.63 ns)

 <State 37>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168) [336]  (3.63 ns)

 <State 38>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_4', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [349]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_24', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [351]  (0 ns)
	'load' operation ('inputBuf_V_load_4', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [352]  (3.25 ns)

 <State 39>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_5', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [355]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_25', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [357]  (0 ns)
	'load' operation ('inputBuf_V_load_5', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [358]  (3.25 ns)

 <State 40>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_6', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [361]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_26', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [363]  (0 ns)
	'load' operation ('inputBuf_V_load_6', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [364]  (3.25 ns)

 <State 41>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_7', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [367]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_27', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [369]  (0 ns)
	'load' operation ('inputBuf_V_load_7', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [370]  (3.25 ns)

 <State 42>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_8', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [373]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_28', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [375]  (0 ns)
	'load' operation ('inputBuf_V_load_8', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [376]  (3.25 ns)

 <State 43>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_9', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [379]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_29', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [381]  (0 ns)
	'load' operation ('inputBuf_V_load_9', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [382]  (3.25 ns)

 <State 44>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_3', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [385]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_30', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [387]  (0 ns)
	'load' operation ('inputBuf_V_load_10', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [388]  (3.25 ns)

 <State 45>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_10', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [391]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_31', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [393]  (0 ns)
	'load' operation ('inputBuf_V_load_11', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [394]  (3.25 ns)

 <State 46>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_11', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [397]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_32', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [399]  (0 ns)
	'load' operation ('inputBuf_V_load_12', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [400]  (3.25 ns)

 <State 47>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_12', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [403]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_33', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [405]  (0 ns)
	'load' operation ('inputBuf_V_load_13', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [406]  (3.25 ns)

 <State 48>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_13', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [409]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_34', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [411]  (0 ns)
	'load' operation ('inputBuf_V_load_14', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [412]  (3.25 ns)

 <State 49>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_14', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [415]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_35', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [417]  (0 ns)
	'load' operation ('inputBuf_V_load_15', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [418]  (3.25 ns)

 <State 50>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_15', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [421]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_36', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [423]  (0 ns)
	'load' operation ('inputBuf_V_load_16', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [424]  (3.25 ns)

 <State 51>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_16', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [427]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_37', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [429]  (0 ns)
	'load' operation ('inputBuf_V_load_17', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [430]  (3.25 ns)

 <State 52>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_17', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [433]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_38', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [435]  (0 ns)
	'load' operation ('inputBuf_V_load_18', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [436]  (3.25 ns)

 <State 53>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168) [432]  (3.63 ns)

 <State 54>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_119_18', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [439]  (2.55 ns)
	'getelementptr' operation ('inputBuf_V_addr_39', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) [441]  (0 ns)
	'load' operation ('inputBuf_V_load_19', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [442]  (3.25 ns)

 <State 55>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_19', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:167) on array 'inputBuf.V', LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:113 [442]  (3.25 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h:168) [444]  (3.63 ns)

 <State 56>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
