 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 04:04:46 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_MUXI2_4)              0.06       4.32 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U162/X (SAEDRVT14_OR2_MM_4)            0.03       4.39 f
  ex_stage_i/alu_i/U322/X (SAEDRVT14_OR3_4)               0.03       4.42 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.42 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.50 r
  ex_stage_i/U100/X (SAEDRVT14_INV_3)                     0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2035/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1899/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1901/X (SAEDRVT14_ND2_CDC_4)                0.04       4.72 f
  id_stage_i/U1062/X (SAEDRVT14_AOI222_4)                 0.07       4.79 r
  id_stage_i/U454/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_MUXI2_4)              0.06       4.32 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U162/X (SAEDRVT14_OR2_MM_4)            0.03       4.39 f
  ex_stage_i/alu_i/U322/X (SAEDRVT14_OR3_4)               0.03       4.42 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.42 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.50 r
  ex_stage_i/U100/X (SAEDRVT14_INV_3)                     0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2035/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1899/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1901/X (SAEDRVT14_ND2_CDC_4)                0.04       4.72 f
  id_stage_i/U1062/X (SAEDRVT14_AOI222_4)                 0.07       4.79 r
  id_stage_i/U264/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.85 f
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_MUXI2_4)              0.06       4.32 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U162/X (SAEDRVT14_OR2_MM_4)            0.03       4.39 f
  ex_stage_i/alu_i/U322/X (SAEDRVT14_OR3_4)               0.03       4.42 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.42 f
  ex_stage_i/U27/X (SAEDRVT14_AOI222_4)                   0.08       4.50 r
  ex_stage_i/U100/X (SAEDRVT14_INV_3)                     0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2035/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1899/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1901/X (SAEDRVT14_ND2_CDC_4)                0.04       4.72 f
  id_stage_i/U1062/X (SAEDRVT14_AOI222_4)                 0.07       4.79 r
  id_stage_i/U1061/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.85 f
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U88/X (SAEDRVT14_MUXI2_4)              0.06       4.32 f
  ex_stage_i/alu_i/U341/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U340/X (SAEDRVT14_OR3_4)               0.04       4.40 f
  ex_stage_i/alu_i/result_o[31] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U83/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U97/X (SAEDRVT14_INV_3)                      0.02       4.51 f
  ex_stage_i/regfile_alu_wdata_fw_o[31] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/regfile_alu_wdata_fw_i[31] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/U2006/X (SAEDRVT14_INV_3)                    0.02       4.53 r
  id_stage_i/U1194/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1984/X (SAEDRVT14_AOI22_3)                  0.05       4.66 r
  id_stage_i/U1986/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1052/X (SAEDRVT14_AOI222_4)                 0.09       4.78 r
  id_stage_i/U449/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U88/X (SAEDRVT14_MUXI2_4)              0.06       4.32 f
  ex_stage_i/alu_i/U341/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U340/X (SAEDRVT14_OR3_4)               0.04       4.40 f
  ex_stage_i/alu_i/result_o[31] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U83/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U97/X (SAEDRVT14_INV_3)                      0.02       4.51 f
  ex_stage_i/regfile_alu_wdata_fw_o[31] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/regfile_alu_wdata_fw_i[31] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/U2006/X (SAEDRVT14_INV_3)                    0.02       4.53 r
  id_stage_i/U1194/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1984/X (SAEDRVT14_AOI22_3)                  0.05       4.66 r
  id_stage_i/U1986/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1052/X (SAEDRVT14_AOI222_4)                 0.09       4.78 r
  id_stage_i/U259/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U88/X (SAEDRVT14_MUXI2_4)              0.06       4.32 f
  ex_stage_i/alu_i/U341/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U340/X (SAEDRVT14_OR3_4)               0.04       4.40 f
  ex_stage_i/alu_i/result_o[31] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U83/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U97/X (SAEDRVT14_INV_3)                      0.02       4.51 f
  ex_stage_i/regfile_alu_wdata_fw_o[31] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/regfile_alu_wdata_fw_i[31] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/U2006/X (SAEDRVT14_INV_3)                    0.02       4.53 r
  id_stage_i/U1194/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1984/X (SAEDRVT14_AOI22_3)                  0.05       4.66 r
  id_stage_i/U1986/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1052/X (SAEDRVT14_AOI222_4)                 0.09       4.78 r
  id_stage_i/U1051/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.84 f
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U161/X (SAEDRVT14_MUXI2_4)             0.05       4.32 f
  ex_stage_i/alu_i/U956/X (SAEDRVT14_OR3_4)               0.03       4.35 f
  ex_stage_i/alu_i/U955/X (SAEDRVT14_OR3_4)               0.05       4.40 f
  ex_stage_i/alu_i/U954/X (SAEDRVT14_OR3_4)               0.05       4.44 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U99/X (SAEDRVT14_AO222_4)                    0.07       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2036/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1496/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1887/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1892/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1068/X (SAEDRVT14_AOI222_4)                 0.07       4.78 r
  id_stage_i/U457/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U161/X (SAEDRVT14_MUXI2_4)             0.05       4.32 f
  ex_stage_i/alu_i/U956/X (SAEDRVT14_OR3_4)               0.03       4.35 f
  ex_stage_i/alu_i/U955/X (SAEDRVT14_OR3_4)               0.05       4.40 f
  ex_stage_i/alu_i/U954/X (SAEDRVT14_OR3_4)               0.05       4.44 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U99/X (SAEDRVT14_AO222_4)                    0.07       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2036/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1496/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1887/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1892/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1068/X (SAEDRVT14_AOI222_4)                 0.07       4.78 r
  id_stage_i/U267/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U161/X (SAEDRVT14_MUXI2_4)             0.05       4.32 f
  ex_stage_i/alu_i/U956/X (SAEDRVT14_OR3_4)               0.03       4.35 f
  ex_stage_i/alu_i/U955/X (SAEDRVT14_OR3_4)               0.05       4.40 f
  ex_stage_i/alu_i/U954/X (SAEDRVT14_OR3_4)               0.05       4.44 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.44 f
  ex_stage_i/U99/X (SAEDRVT14_AO222_4)                    0.07       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U2036/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1496/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1887/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1892/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1068/X (SAEDRVT14_AOI222_4)                 0.07       4.78 r
  id_stage_i/U1067/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.84 f
  id_stage_i/alu_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U155/X (SAEDRVT14_BUF_S_3)             0.03       4.27 f
  ex_stage_i/alu_i/U294/X (SAEDRVT14_MUXI2_4)             0.05       4.32 r
  ex_stage_i/alu_i/U290/X (SAEDRVT14_AN4_4)               0.05       4.37 r
  ex_stage_i/alu_i/U82/X (SAEDRVT14_ND2_CDC_4)            0.04       4.41 f
  ex_stage_i/alu_i/result_o[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.41 f
  ex_stage_i/U31/X (SAEDRVT14_AOI222_4)                   0.08       4.49 r
  ex_stage_i/U84/X (SAEDRVT14_INV_3)                      0.02       4.51 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/U1993/X (SAEDRVT14_INV_3)                    0.02       4.53 r
  id_stage_i/U1162/X (SAEDRVT14_OAI222_4)                 0.08       4.61 f
  id_stage_i/U1906/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1908/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1058/X (SAEDRVT14_AOI222_4)                 0.07       4.78 r
  id_stage_i/U452/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U155/X (SAEDRVT14_BUF_S_3)             0.03       4.27 f
  ex_stage_i/alu_i/U294/X (SAEDRVT14_MUXI2_4)             0.05       4.32 r
  ex_stage_i/alu_i/U290/X (SAEDRVT14_AN4_4)               0.05       4.37 r
  ex_stage_i/alu_i/U82/X (SAEDRVT14_ND2_CDC_4)            0.04       4.41 f
  ex_stage_i/alu_i/result_o[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.41 f
  ex_stage_i/U31/X (SAEDRVT14_AOI222_4)                   0.08       4.49 r
  ex_stage_i/U84/X (SAEDRVT14_INV_3)                      0.02       4.51 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/U1993/X (SAEDRVT14_INV_3)                    0.02       4.53 r
  id_stage_i/U1162/X (SAEDRVT14_OAI222_4)                 0.08       4.61 f
  id_stage_i/U1906/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1908/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1058/X (SAEDRVT14_AOI222_4)                 0.07       4.78 r
  id_stage_i/U262/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U155/X (SAEDRVT14_BUF_S_3)             0.03       4.27 f
  ex_stage_i/alu_i/U294/X (SAEDRVT14_MUXI2_4)             0.05       4.32 r
  ex_stage_i/alu_i/U290/X (SAEDRVT14_AN4_4)               0.05       4.37 r
  ex_stage_i/alu_i/U82/X (SAEDRVT14_ND2_CDC_4)            0.04       4.41 f
  ex_stage_i/alu_i/result_o[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.41 f
  ex_stage_i/U31/X (SAEDRVT14_AOI222_4)                   0.08       4.49 r
  ex_stage_i/U84/X (SAEDRVT14_INV_3)                      0.02       4.51 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/U1993/X (SAEDRVT14_INV_3)                    0.02       4.53 r
  id_stage_i/U1162/X (SAEDRVT14_OAI222_4)                 0.08       4.61 f
  id_stage_i/U1906/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1908/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U1058/X (SAEDRVT14_AOI222_4)                 0.07       4.78 r
  id_stage_i/U1057/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.84 f
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U419/X (SAEDRVT14_MUXI2_4)             0.05       4.32 f
  ex_stage_i/alu_i/U415/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U414/X (SAEDRVT14_OR3_4)               0.04       4.40 f
  ex_stage_i/alu_i/result_o[28] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U77/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U94/X (SAEDRVT14_INV_3)                      0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[28] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[28] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2021/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1242/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1976/X (SAEDRVT14_AOI22_3)                  0.06       4.66 r
  id_stage_i/U1977/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1060/X (SAEDRVT14_AOI222_4)                 0.09       4.78 r
  id_stage_i/U453/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U419/X (SAEDRVT14_MUXI2_4)             0.05       4.32 f
  ex_stage_i/alu_i/U415/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U414/X (SAEDRVT14_OR3_4)               0.04       4.40 f
  ex_stage_i/alu_i/result_o[28] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U77/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U94/X (SAEDRVT14_INV_3)                      0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[28] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[28] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2021/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1242/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1976/X (SAEDRVT14_AOI22_3)                  0.06       4.66 r
  id_stage_i/U1977/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1060/X (SAEDRVT14_AOI222_4)                 0.09       4.78 r
  id_stage_i/U263/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.84 f
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U419/X (SAEDRVT14_MUXI2_4)             0.05       4.32 f
  ex_stage_i/alu_i/U415/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U414/X (SAEDRVT14_OR3_4)               0.04       4.40 f
  ex_stage_i/alu_i/result_o[28] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U77/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U94/X (SAEDRVT14_INV_3)                      0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[28] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[28] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2021/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1242/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1976/X (SAEDRVT14_AOI22_3)                  0.06       4.66 r
  id_stage_i/U1977/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1060/X (SAEDRVT14_AOI222_4)                 0.09       4.78 r
  id_stage_i/U1059/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.84 f
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.85 f
  data arrival time                                                  4.85

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U603/X (SAEDRVT14_MUXI2_4)             0.05       4.32 f
  ex_stage_i/alu_i/U159/X (SAEDRVT14_OR2_MM_4)            0.03       4.34 f
  ex_stage_i/alu_i/U160/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U600/X (SAEDRVT14_OR3_4)               0.04       4.42 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.42 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.50 r
  ex_stage_i/U98/X (SAEDRVT14_INV_3)                      0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U1046/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1348/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1893/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1895/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U2024/X (SAEDRVT14_AN2_MM_3)                 0.03       4.74 f
  id_stage_i/U2027/X (SAEDRVT14_NR3_3)                    0.04       4.78 r
  id_stage_i/U266/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.83 f
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.84 f
  data arrival time                                                  4.84

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U603/X (SAEDRVT14_MUXI2_4)             0.05       4.32 f
  ex_stage_i/alu_i/U159/X (SAEDRVT14_OR2_MM_4)            0.03       4.34 f
  ex_stage_i/alu_i/U160/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U600/X (SAEDRVT14_OR3_4)               0.04       4.42 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.42 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.50 r
  ex_stage_i/U98/X (SAEDRVT14_INV_3)                      0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U1046/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1348/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1893/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1895/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U2024/X (SAEDRVT14_AN2_MM_3)                 0.03       4.74 f
  id_stage_i/U2027/X (SAEDRVT14_NR3_3)                    0.04       4.78 r
  id_stage_i/U456/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.83 f
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.84 f
  data arrival time                                                  4.84

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U156/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U603/X (SAEDRVT14_MUXI2_4)             0.05       4.32 f
  ex_stage_i/alu_i/U159/X (SAEDRVT14_OR2_MM_4)            0.03       4.34 f
  ex_stage_i/alu_i/U160/X (SAEDRVT14_OR2_MM_4)            0.03       4.37 f
  ex_stage_i/alu_i/U600/X (SAEDRVT14_OR3_4)               0.04       4.42 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.42 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.50 r
  ex_stage_i/U98/X (SAEDRVT14_INV_3)                      0.02       4.52 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.52 f
  id_stage_i/U1046/X (SAEDRVT14_INV_3)                    0.02       4.54 r
  id_stage_i/U1348/X (SAEDRVT14_OAI222_4)                 0.08       4.62 f
  id_stage_i/U1893/X (SAEDRVT14_AOI22_3)                  0.05       4.67 r
  id_stage_i/U1895/X (SAEDRVT14_ND2_CDC_4)                0.04       4.71 f
  id_stage_i/U2024/X (SAEDRVT14_AN2_MM_3)                 0.03       4.74 f
  id_stage_i/U2027/X (SAEDRVT14_NR3_3)                    0.04       4.78 r
  id_stage_i/U1065/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.83 f
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.84 f
  data arrival time                                                  4.84

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U458/X (SAEDRVT14_MUXI2_4)             0.06       4.32 f
  ex_stage_i/alu_i/U453/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U452/X (SAEDRVT14_OR3_4)               0.04       4.40 f
  ex_stage_i/alu_i/result_o[26] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U73/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U89/X (SAEDRVT14_INV_3)                      0.02       4.51 f
  ex_stage_i/regfile_alu_wdata_fw_o[26] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/regfile_alu_wdata_fw_i[26] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/U1368/X (SAEDRVT14_INV_3)                    0.02       4.53 r
  id_stage_i/U1264/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1969/X (SAEDRVT14_AOI22_3)                  0.05       4.66 r
  id_stage_i/U1971/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U2030/X (SAEDRVT14_AN2_MM_3)                 0.03       4.73 f
  id_stage_i/U2009/X (SAEDRVT14_NR3_3)                    0.05       4.78 r
  id_stage_i/U455/X (SAEDRVT14_AO2BB2_V1_4)               0.05       4.83 f
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.84 f
  data arrival time                                                  4.84

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U76/X (SAEDRVT14_AN2_MM_3)             0.04       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_ND3_3)              0.06       0.18 f
  ex_stage_i/alu_i/U2115/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2114/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_NR2_MM_3)            0.03       0.27 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.44 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.53 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.67 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.86 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_OR2_4)         0.03       0.95 f
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AOI22_3)       0.04       0.99 r
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.05 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_AN2_MM_3)     0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.33 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.41 r
  ex_stage_i/alu_i/add_168/U112/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.47 f
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U109/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.55 f
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U106/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U104/X (SAEDRVT14_AOI22_3)     0.05       1.71 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.74 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U97/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_NR2_MM_3)     0.02       1.98 r
  ex_stage_i/alu_i/add_168/U94/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U91/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.12 f
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U88/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U85/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_NR2_MM_3)     0.02       2.31 r
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       2.44 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.04       2.54 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       2.62 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_NR2_MM_3)     0.02       2.78 r
  ex_stage_i/alu_i/add_168/U71/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.84 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U68/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.92 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U64/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U75/X (SAEDRVT14_NR2_MM_3)             0.03       3.35 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_3)                 0.03       3.38 r
  ex_stage_i/alu_i/U153/X (SAEDRVT14_BUF_S_3)             0.03       3.41 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_3)                0.04       3.45 r
  ex_stage_i/alu_i/U68/X (SAEDRVT14_OAI21_V1_4)           0.07       3.51 f
  ex_stage_i/alu_i/srl_283/A[40] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/alu_i/srl_283/U315/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.59 f
  ex_stage_i/alu_i/srl_283/U314/X (SAEDRVT14_AO221_4)     0.05       3.64 f
  ex_stage_i/alu_i/srl_283/U261/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.07       3.71 f
  ex_stage_i/alu_i/srl_283/U260/X (SAEDRVT14_AO221_4)     0.05       3.76 f
  ex_stage_i/alu_i/srl_283/U258/X (SAEDRVT14_AO221_4)     0.07       3.83 f
  ex_stage_i/alu_i/srl_283/B[15] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.83 f
  ex_stage_i/alu_i/U1184/X (SAEDRVT14_INV_3)              0.02       3.85 r
  ex_stage_i/alu_i/U1182/X (SAEDRVT14_OAI222_4)           0.08       3.93 f
  ex_stage_i/alu_i/U1181/X (SAEDRVT14_INV_3)              0.02       3.95 r
  ex_stage_i/alu_i/U1178/X (SAEDRVT14_MUXI2_4)            0.05       4.00 f
  ex_stage_i/alu_i/U144/X (SAEDRVT14_AOI22_3)             0.04       4.04 r
  ex_stage_i/alu_i/U78/X (SAEDRVT14_AN2_MM_3)             0.03       4.07 r
  ex_stage_i/alu_i/U145/X (SAEDRVT14_OAI22_3)             0.04       4.11 f
  ex_stage_i/alu_i/U151/X (SAEDRVT14_AOI22_3)             0.05       4.16 r
  ex_stage_i/alu_i/U113/X (SAEDRVT14_OAI22_3)             0.04       4.20 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_AN3_4)               0.04       4.24 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_INV_3)               0.03       4.27 r
  ex_stage_i/alu_i/U458/X (SAEDRVT14_MUXI2_4)             0.06       4.32 f
  ex_stage_i/alu_i/U453/X (SAEDRVT14_OR3_4)               0.03       4.36 f
  ex_stage_i/alu_i/U452/X (SAEDRVT14_OR3_4)               0.04       4.40 f
  ex_stage_i/alu_i/result_o[26] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U73/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U89/X (SAEDRVT14_INV_3)                      0.02       4.51 f
  ex_stage_i/regfile_alu_wdata_fw_o[26] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/regfile_alu_wdata_fw_i[26] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.51 f
  id_stage_i/U1368/X (SAEDRVT14_INV_3)                    0.02       4.53 r
  id_stage_i/U1264/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1969/X (SAEDRVT14_AOI22_3)                  0.05       4.66 r
  id_stage_i/U1971/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U2030/X (SAEDRVT14_AN2_MM_3)                 0.03       4.73 f
  id_stage_i/U2010/X (SAEDRVT14_NR3_3)                    0.05       4.78 r
  id_stage_i/U265/X (SAEDRVT14_AO2BB2_V1_4)               0.05       4.83 f
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.84 f
  data arrival time                                                  4.84

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


1
