INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/async_updown/async_updown.srcs/sources_1/new/T_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/async_updown/async_updown.srcs/sources_1/new/async_updown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_updown
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/async_updown/async_updown.srcs/sim_1/new/asyn_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_tb
