
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002702                       # Number of seconds simulated
sim_ticks                                  2702046000                       # Number of ticks simulated
final_tick                                 2702046000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167561                       # Simulator instruction rate (inst/s)
host_op_rate                                   336614                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36844123                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450856                       # Number of bytes of host memory used
host_seconds                                    73.34                       # Real time elapsed on the host
sim_insts                                    12288429                       # Number of instructions simulated
sim_ops                                      24686367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             379904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          35102289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         105496354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             140598643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     35102289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35102289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          71057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                71057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          71057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         35102289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        105496354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140669700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002962590500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           58                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           58                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12636                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                875                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        971                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      971                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 377088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  379968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2702044000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  971                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.490421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.206912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.699781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          259     24.81%     24.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          232     22.22%     47.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          112     10.73%     57.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      7.66%     65.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      3.07%     68.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      4.31%     72.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      6.70%     79.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      1.82%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          195     18.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.413793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.577319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    287.946208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             46     79.31%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            7     12.07%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.72%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      1.72%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      1.72%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      1.72%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      1.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            58                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           58                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.086207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.082878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.339478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     93.10%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      5.17%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            58                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        92032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       285056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 34060115.926967933774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 105496353.503974393010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22098809.568749014288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          971                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56961000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    142074500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  76298680250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38409.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31898.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  78577425.59                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     88560500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               199035500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29460000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15030.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33780.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       139.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    140.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     725                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     391147.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4805220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2527470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24661560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2740500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             48539490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1628640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       176606520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17854080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        520577700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              842351340                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            311.745744                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2591144500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1933000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      17940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2157568750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     46493250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      90820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    387291000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2756040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1434510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17400180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2129760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             44539230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2649120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       167100060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25499520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        523927020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              829321170                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            306.923409                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2597251000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4642500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2164420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     66407750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      82472500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    366423250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  558384                       # Number of BP lookups
system.cpu.branchPred.condPredicted            558384                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17670                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               316970                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91423                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                361                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          316970                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             296716                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            20254                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1738                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5188127                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      498419                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           677                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           140                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1125486                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           249                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2702046000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5404093                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1174295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12657882                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      558384                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             388139                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4130780                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   35574                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           922                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           71                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          269                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1125346                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3187                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5324206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.782923                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.602867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1593311     29.93%     29.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    37749      0.71%     30.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   349087      6.56%     37.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85991      1.62%     38.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   287502      5.40%     44.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    94451      1.77%     45.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    33272      0.62%     46.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    93269      1.75%     48.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2749574     51.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5324206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.103326                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.342277                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1275144                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                340363                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3672855                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18057                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17787                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25320258                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  17787                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1286177                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  134898                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4807                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3678272                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                202265                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25285159                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2937                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10578                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    244                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 185647                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27942312                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53177277                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19200899                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24903977                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263853                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   678459                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     95192                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5159555                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              503174                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            138771                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            23150                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25113746                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 246                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24954503                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             52062                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          427624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       846197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            182                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5324206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.686991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.494517                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              400009      7.51%      7.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              261712      4.92%     12.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              589798     11.08%     23.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              435205      8.17%     31.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              782439     14.70%     46.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              572453     10.75%     57.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              657774     12.35%     69.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              729613     13.70%     83.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              895203     16.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5324206                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29485      2.18%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 69899      5.17%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 10003      0.74%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            609998     45.14%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           369995     27.38%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1222      0.09%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   767      0.06%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            260028     19.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               40      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14793      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7538742     30.21%     30.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40077      0.16%     30.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1879      0.01%     30.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282352     17.16%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  677      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81536      0.33%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1680      0.01%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960917     11.87%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                716      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310003      9.26%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30024      0.12%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      8.34%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               848109      3.40%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              348847      1.40%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4263448     17.08%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150639      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24954503                       # Type of FU issued
system.cpu.iq.rate                           4.617704                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1351460                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.054157                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17691852                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6515339                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6146127                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38944882                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19026354                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18690263                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6178814                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20112356                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           427339                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       166440                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8604                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10008                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           459                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17787                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   93671                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2878                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25113992                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               323                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5159555                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               503174                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                151                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    581                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1950                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12699                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6648                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19347                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24897520                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5068042                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             56983                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5566451                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   521194                       # Number of branches executed
system.cpu.iew.exec_stores                     498409                       # Number of stores executed
system.cpu.iew.exec_rate                     4.607160                       # Inst execution rate
system.cpu.iew.wb_sent                       24840091                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24836390                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14513030                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22408577                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.595848                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647655                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          427649                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17729                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5263673                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.689951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.828873                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       528490     10.04%     10.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       595794     11.32%     21.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       300651      5.71%     27.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       343690      6.53%     33.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       661246     12.56%     46.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       490578      9.32%     55.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       490066      9.31%     64.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       405333      7.70%     72.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1447825     27.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5263673                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288429                       # Number of instructions committed
system.cpu.commit.committedOps               24686367                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487685                       # Number of memory references committed
system.cpu.commit.loads                       4993115                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510547                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311057                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401505     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40051      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821877      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344088      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686367                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1447825                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28929864                       # The number of ROB reads
system.cpu.rob.rob_writes                    50289014                       # The number of ROB writes
system.cpu.timesIdled                             763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288429                       # Number of Instructions Simulated
system.cpu.committedOps                      24686367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.439771                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.439771                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.273911                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.273911                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18665658                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5311182                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24713701                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18539103                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2161113                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3589785                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6592688                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3715.224358                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  96                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.647059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3715.224358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.453519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.453519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.541626                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10493122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10493122                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4736899                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4736899                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492168                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5229067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5229067                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5229067                       # number of overall hits
system.cpu.dcache.overall_hits::total         5229067                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12862                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2405                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15267                       # number of overall misses
system.cpu.dcache.overall_misses::total         15267                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    690583500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    690583500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    150674999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    150674999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    841258499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    841258499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    841258499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    841258499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4749761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4749761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5244334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5244334                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5244334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5244334                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002708                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004863                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004863                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002911                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53691.766444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53691.766444                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62650.727235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62650.727235                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55103.065370                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55103.065370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55103.065370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55103.065370                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11433                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          581                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               167                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.461078                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    96.833333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10810                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        10813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10813                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10813                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2052                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2052                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2402                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4454                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    134733000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134733000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    148133999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    148133999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    282866999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    282866999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    282866999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    282866999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000849                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65659.356725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65659.356725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61671.106994                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61671.106994                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63508.531432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63508.531432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63508.531432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63508.531432                       # average overall mshr miss latency
system.cpu.dcache.replacements                     17                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.012910                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              189697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               970                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            195.563918                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.012910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2252170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2252170                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1123255                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1123255                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1123255                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1123255                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1123255                       # number of overall hits
system.cpu.icache.overall_hits::total         1123255                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2089                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2089                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2089                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2089                       # number of overall misses
system.cpu.icache.overall_misses::total          2089                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136117998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136117998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136117998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136117998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136117998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136117998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1125344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1125344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1125344                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1125344                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1125344                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1125344                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001856                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65159.405457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65159.405457                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65159.405457                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65159.405457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65159.405457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65159.405457                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3362                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    86.205128                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          970                       # number of writebacks
system.cpu.icache.writebacks::total               970                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          606                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          606                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          606                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          606                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          606                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1483                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1483                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1483                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1483                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1483                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1483                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104502998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104502998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104502998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104502998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104502998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104502998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001318                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001318                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001318                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001318                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70467.294673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70467.294673                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70467.294673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70467.294673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70467.294673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70467.294673                       # average overall mshr miss latency
system.cpu.icache.replacements                    970                       # number of replacements
system.membus.snoop_filter.tot_requests          6924                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          993                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2702046000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3534                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          970                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2402                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2402                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2052                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       156928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       285248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       285248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  442176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5937                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001347                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036686                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5929     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5937                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12094000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7856997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23489750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
