Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 04 09:32:24 2025
| Host         : panghu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              78 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |              28 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+
|           Clock Signal           |              Enable Signal             |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                   | sound_code[1]_i_1_n_0                  |                                     |                2 |              2 |
|  u_seven_seg_mux/clk_div_reg[16] |                                        | rst_IBUF                            |                2 |              3 |
|  clk_IBUF_BUFG                   | u_ps2_keyboard/bit_count[3]_i_2_n_0    | u_ps2_keyboard/bit_count[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                   | u_ps2_keyboard/input_length[3]_i_1_n_0 | u_ps2_keyboard/bit_count[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                   |                                        |                                     |                4 |              8 |
|  clk_IBUF_BUFG                   | u_clk_timer/clk_out[7]_i_1_n_0         | rst_IBUF                            |                3 |              8 |
|  clk_IBUF_BUFG                   | u_ps2_keyboard/shift_reg[7]_i_1_n_0    |                                     |                1 |              8 |
|  clk_IBUF_BUFG                   | u_ps2_keyboard/final_input[9]_i_1_n_0  | u_ps2_keyboard/bit_count[3]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG                   | u_ps2_keyboard/input_buffer[9]_i_1_n_0 | u_ps2_keyboard/bit_count[3]_i_1_n_0 |                9 |             10 |
|  clk_IBUF_BUFG                   |                                        | rst_IBUF                            |               21 |             75 |
+----------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+


