Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Jun 13 19:03:48 2020
| Host         : DESKTOP-MQ85KLP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.493        0.000                      0                  216        0.010        0.000                      0                  216        1.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
c                                  {0.000 20.000}       40.000          25.000          
p                                  {0.000 2.000}        4.000           250.000         
sys_clk_pin                        {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1_1  {0.000 20.000}       40.000          25.000          
  clk_out2_design_1_clk_wiz_0_1_1  {0.000 2.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_1_1  {0.000 5.000}        10.000          100.000         
sys_clock                          {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1    {0.000 20.000}       40.000          25.000          
  clk_out2_design_1_clk_wiz_0_1    {0.000 2.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c                                       30.392        0.000                      0                  177        0.151        0.000                      0                  177       19.500        0.000                       0                    89  
p                                        1.493        0.000                      0                   39        0.210        0.000                      0                   39        1.500        0.000                       0                    35  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1_1                                                                                                                                                   37.845        0.000                       0                     2  
  clk_out2_design_1_clk_wiz_0_1_1                                                                                                                                                    1.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_1_1                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1                                                                                                                                                     37.845        0.000                       0                     2  
  clk_out2_design_1_clk_wiz_0_1                                                                                                                                                      1.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c             p                   1.988        0.000                      0                   30        0.010        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c
  To Clock:  c

Setup :            0  Failing Endpoints,  Worst Slack       30.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.392ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/red_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 2.600ns (27.186%)  route 6.964ns (72.814%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 41.713 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X158Y147       FDSE                                         r  design_1_i/top_mine_0/inst/gen/red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y147       FDSE (Prop_fdse_C_Q)         0.478     2.309 f  design_1_i/top_mine_0/inst/gen/red_reg[6]/Q
                         net (fo=8, routed)           0.762     3.072    design_1_i/top_mine_0/inst/gen/red_data[6]
    SLICE_X158Y147       LUT6 (Prop_lut6_I1_O)        0.295     3.367 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3/O
                         net (fo=1, routed)           1.015     4.381    design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3_n_0
    SLICE_X159Y146       LUT6 (Prop_lut6_I0_O)        0.124     4.505 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_2/O
                         net (fo=17, routed)          0.673     5.179    design_1_i/top_mine_0/inst/gen/TMDS_reg[8]
    SLICE_X159Y147       LUT5 (Prop_lut5_I3_O)        0.152     5.331 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4/O
                         net (fo=14, routed)          1.007     6.338    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4_n_0
    SLICE_X160Y146       LUT4 (Prop_lut4_I1_O)        0.358     6.696 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5/O
                         net (fo=4, routed)           1.030     7.726    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5_n_0
    SLICE_X161Y145       LUT6 (Prop_lut6_I0_O)        0.326     8.052 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3/O
                         net (fo=2, routed)           0.797     8.850    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3_n_0
    SLICE_X161Y144       LUT4 (Prop_lut4_I3_O)        0.154     9.004 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.868     9.871    design_1_i/top_mine_0/inst/gen/TMDS_reg[9]
    SLICE_X160Y145       LUT5 (Prop_lut5_I4_O)        0.386    10.257 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_4/O
                         net (fo=3, routed)           0.811    11.068    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_4_n_0
    SLICE_X161Y144       LUT3 (Prop_lut3_I0_O)        0.327    11.395 r  design_1_i/top_mine_0/inst/gen/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    11.395    design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[1]_0[1]
    SLICE_X161Y144       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.713    41.713    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X161Y144       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.080    41.793    
                         clock uncertainty           -0.035    41.758    
    SLICE_X161Y144       FDRE (Setup_fdre_C_D)        0.029    41.787    design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         41.787    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                 30.392    

Slack (MET) :             30.395ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/red_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 2.600ns (27.189%)  route 6.963ns (72.811%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 41.713 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X158Y147       FDSE                                         r  design_1_i/top_mine_0/inst/gen/red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y147       FDSE (Prop_fdse_C_Q)         0.478     2.309 f  design_1_i/top_mine_0/inst/gen/red_reg[6]/Q
                         net (fo=8, routed)           0.762     3.072    design_1_i/top_mine_0/inst/gen/red_data[6]
    SLICE_X158Y147       LUT6 (Prop_lut6_I1_O)        0.295     3.367 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3/O
                         net (fo=1, routed)           1.015     4.381    design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3_n_0
    SLICE_X159Y146       LUT6 (Prop_lut6_I0_O)        0.124     4.505 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_2/O
                         net (fo=17, routed)          0.673     5.179    design_1_i/top_mine_0/inst/gen/TMDS_reg[8]
    SLICE_X159Y147       LUT5 (Prop_lut5_I3_O)        0.152     5.331 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4/O
                         net (fo=14, routed)          1.007     6.338    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4_n_0
    SLICE_X160Y146       LUT4 (Prop_lut4_I1_O)        0.358     6.696 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5/O
                         net (fo=4, routed)           1.030     7.726    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5_n_0
    SLICE_X161Y145       LUT6 (Prop_lut6_I0_O)        0.326     8.052 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3/O
                         net (fo=2, routed)           0.797     8.850    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3_n_0
    SLICE_X161Y144       LUT4 (Prop_lut4_I3_O)        0.154     9.004 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.868     9.871    design_1_i/top_mine_0/inst/gen/TMDS_reg[9]
    SLICE_X160Y145       LUT5 (Prop_lut5_I4_O)        0.386    10.257 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_4/O
                         net (fo=3, routed)           0.810    11.067    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_4_n_0
    SLICE_X161Y144       LUT6 (Prop_lut6_I2_O)        0.327    11.394 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    11.394    design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[1]_0[3]
    SLICE_X161Y144       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.713    41.713    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X161Y144       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.080    41.793    
                         clock uncertainty           -0.035    41.758    
    SLICE_X161Y144       FDRE (Setup_fdre_C_D)        0.031    41.789    design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         41.789    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 30.395    

Slack (MET) :             30.410ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/red_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 2.628ns (27.399%)  route 6.964ns (72.601%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 41.713 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X158Y147       FDSE                                         r  design_1_i/top_mine_0/inst/gen/red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y147       FDSE (Prop_fdse_C_Q)         0.478     2.309 f  design_1_i/top_mine_0/inst/gen/red_reg[6]/Q
                         net (fo=8, routed)           0.762     3.072    design_1_i/top_mine_0/inst/gen/red_data[6]
    SLICE_X158Y147       LUT6 (Prop_lut6_I1_O)        0.295     3.367 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3/O
                         net (fo=1, routed)           1.015     4.381    design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3_n_0
    SLICE_X159Y146       LUT6 (Prop_lut6_I0_O)        0.124     4.505 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_2/O
                         net (fo=17, routed)          0.673     5.179    design_1_i/top_mine_0/inst/gen/TMDS_reg[8]
    SLICE_X159Y147       LUT5 (Prop_lut5_I3_O)        0.152     5.331 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4/O
                         net (fo=14, routed)          1.007     6.338    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4_n_0
    SLICE_X160Y146       LUT4 (Prop_lut4_I1_O)        0.358     6.696 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5/O
                         net (fo=4, routed)           1.030     7.726    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5_n_0
    SLICE_X161Y145       LUT6 (Prop_lut6_I0_O)        0.326     8.052 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3/O
                         net (fo=2, routed)           0.797     8.850    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3_n_0
    SLICE_X161Y144       LUT4 (Prop_lut4_I3_O)        0.154     9.004 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.868     9.871    design_1_i/top_mine_0/inst/gen/TMDS_reg[9]
    SLICE_X160Y145       LUT5 (Prop_lut5_I4_O)        0.386    10.257 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_4/O
                         net (fo=3, routed)           0.811    11.068    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_4_n_0
    SLICE_X161Y144       LUT5 (Prop_lut5_I2_O)        0.355    11.423 r  design_1_i/top_mine_0/inst/gen/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    11.423    design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[1]_0[2]
    SLICE_X161Y144       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.713    41.713    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X161Y144       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.080    41.793    
                         clock uncertainty           -0.035    41.758    
    SLICE_X161Y144       FDRE (Setup_fdre_C_D)        0.075    41.833    design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         41.833    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                 30.410    

Slack (MET) :             31.125ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 2.398ns (27.393%)  route 6.356ns (72.607%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X156Y147       FDRE                                         r  design_1_i/top_mine_0/inst/gen/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y147       FDRE (Prop_fdre_C_Q)         0.456     2.287 r  design_1_i/top_mine_0/inst/gen/green_reg[1]/Q
                         net (fo=9, routed)           1.080     3.367    design_1_i/top_mine_0/inst/gen/green_data[1]
    SLICE_X156Y145       LUT3 (Prop_lut3_I2_O)        0.150     3.517 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.503     4.020    design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3__0_n_0
    SLICE_X157Y145       LUT6 (Prop_lut6_I0_O)        0.332     4.352 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.621     4.974    design_1_i/top_mine_0/inst/gen/TMDS_reg[8]_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__0/O
                         net (fo=13, routed)          1.070     6.168    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__0_n_0
    SLICE_X156Y145       LUT4 (Prop_lut4_I2_O)        0.152     6.320 f  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_6/O
                         net (fo=3, routed)           0.905     7.225    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_6_n_0
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.355     7.580 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3__0/O
                         net (fo=4, routed)           0.526     8.106    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3__0_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I1_O)        0.331     8.437 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.865     9.302    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_2_n_0
    SLICE_X154Y145       LUT5 (Prop_lut5_I3_O)        0.150     9.452 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.786    10.238    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_5__0_n_0
    SLICE_X153Y145       LUT3 (Prop_lut3_I0_O)        0.348    10.586 r  design_1_i/top_mine_0/inst/gen/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.586    design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[2]_0[1]
    SLICE_X153Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.636    41.636    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X153Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.080    41.716    
                         clock uncertainty           -0.035    41.681    
    SLICE_X153Y145       FDRE (Setup_fdre_C_D)        0.029    41.710    design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         41.710    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                 31.125    

Slack (MET) :             31.145ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 2.424ns (27.608%)  route 6.356ns (72.392%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X156Y147       FDRE                                         r  design_1_i/top_mine_0/inst/gen/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y147       FDRE (Prop_fdre_C_Q)         0.456     2.287 r  design_1_i/top_mine_0/inst/gen/green_reg[1]/Q
                         net (fo=9, routed)           1.080     3.367    design_1_i/top_mine_0/inst/gen/green_data[1]
    SLICE_X156Y145       LUT3 (Prop_lut3_I2_O)        0.150     3.517 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.503     4.020    design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3__0_n_0
    SLICE_X157Y145       LUT6 (Prop_lut6_I0_O)        0.332     4.352 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.621     4.974    design_1_i/top_mine_0/inst/gen/TMDS_reg[8]_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__0/O
                         net (fo=13, routed)          1.070     6.168    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__0_n_0
    SLICE_X156Y145       LUT4 (Prop_lut4_I2_O)        0.152     6.320 f  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_6/O
                         net (fo=3, routed)           0.905     7.225    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_6_n_0
    SLICE_X154Y145       LUT4 (Prop_lut4_I0_O)        0.355     7.580 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3__0/O
                         net (fo=4, routed)           0.526     8.106    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3__0_n_0
    SLICE_X155Y145       LUT6 (Prop_lut6_I1_O)        0.331     8.437 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_2/O
                         net (fo=3, routed)           0.865     9.302    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_2_n_0
    SLICE_X154Y145       LUT5 (Prop_lut5_I3_O)        0.150     9.452 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.786    10.238    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_5__0_n_0
    SLICE_X153Y145       LUT5 (Prop_lut5_I0_O)        0.374    10.612 r  design_1_i/top_mine_0/inst/gen/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.612    design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[2]_0[2]
    SLICE_X153Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.636    41.636    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X153Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.080    41.716    
                         clock uncertainty           -0.035    41.681    
    SLICE_X153Y145       FDRE (Setup_fdre_C_D)        0.075    41.756    design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         41.756    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 31.145    

Slack (MET) :             31.156ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 2.138ns (24.505%)  route 6.587ns (75.495%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X156Y147       FDRE                                         r  design_1_i/top_mine_0/inst/gen/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y147       FDRE (Prop_fdre_C_Q)         0.456     2.287 r  design_1_i/top_mine_0/inst/gen/green_reg[1]/Q
                         net (fo=9, routed)           1.080     3.367    design_1_i/top_mine_0/inst/gen/green_data[1]
    SLICE_X156Y145       LUT3 (Prop_lut3_I2_O)        0.150     3.517 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.503     4.020    design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3__0_n_0
    SLICE_X157Y145       LUT6 (Prop_lut6_I0_O)        0.332     4.352 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.621     4.974    design_1_i/top_mine_0/inst/gen/TMDS_reg[8]_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__0/O
                         net (fo=13, routed)          1.070     6.168    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__0_n_0
    SLICE_X156Y145       LUT4 (Prop_lut4_I2_O)        0.152     6.320 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_6/O
                         net (fo=3, routed)           0.919     7.239    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_6_n_0
    SLICE_X154Y145       LUT6 (Prop_lut6_I2_O)        0.326     7.565 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.688     8.253    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_2__0_n_0
    SLICE_X154Y145       LUT4 (Prop_lut4_I1_O)        0.124     8.377 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_1__0/O
                         net (fo=13, routed)          0.898     9.275    design_1_i/top_mine_0/inst/gen/TMDS_reg[9]_0
    SLICE_X154Y145       LUT3 (Prop_lut3_I1_O)        0.146     9.421 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_2__0/O
                         net (fo=1, routed)           0.807    10.228    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_2__0_n_0
    SLICE_X153Y145       LUT6 (Prop_lut6_I0_O)        0.328    10.556 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.556    design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[2]_0[3]
    SLICE_X153Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.636    41.636    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X153Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.080    41.716    
                         clock uncertainty           -0.035    41.681    
    SLICE_X153Y145       FDRE (Setup_fdre_C_D)        0.031    41.712    design_1_i/top_mine_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         41.712    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 31.156    

Slack (MET) :             31.330ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/red_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 1.981ns (23.224%)  route 6.549ns (76.776%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 41.713 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X158Y147       FDSE                                         r  design_1_i/top_mine_0/inst/gen/red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y147       FDSE (Prop_fdse_C_Q)         0.478     2.309 f  design_1_i/top_mine_0/inst/gen/red_reg[6]/Q
                         net (fo=8, routed)           0.762     3.072    design_1_i/top_mine_0/inst/gen/red_data[6]
    SLICE_X158Y147       LUT6 (Prop_lut6_I1_O)        0.295     3.367 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3/O
                         net (fo=1, routed)           1.015     4.381    design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3_n_0
    SLICE_X159Y146       LUT6 (Prop_lut6_I0_O)        0.124     4.505 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_2/O
                         net (fo=17, routed)          0.673     5.179    design_1_i/top_mine_0/inst/gen/TMDS_reg[8]
    SLICE_X159Y147       LUT5 (Prop_lut5_I3_O)        0.152     5.331 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4/O
                         net (fo=14, routed)          1.007     6.338    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4_n_0
    SLICE_X160Y146       LUT4 (Prop_lut4_I1_O)        0.358     6.696 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5/O
                         net (fo=4, routed)           1.052     7.748    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5_n_0
    SLICE_X161Y145       LUT6 (Prop_lut6_I2_O)        0.326     8.074 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_2/O
                         net (fo=6, routed)           0.838     8.911    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_2_n_0
    SLICE_X161Y146       LUT6 (Prop_lut6_I1_O)        0.124     9.035 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_3/O
                         net (fo=3, routed)           0.822     9.858    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_3_n_0
    SLICE_X160Y145       LUT4 (Prop_lut4_I2_O)        0.124     9.982 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.379    10.361    design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[1]_0[0]
    SLICE_X161Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.713    41.713    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X161Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.080    41.793    
                         clock uncertainty           -0.035    41.758    
    SLICE_X161Y145       FDRE (Setup_fdre_C_D)       -0.067    41.691    design_1_i/top_mine_0/inst/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         41.691    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                 31.330    

Slack (MET) :             31.625ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_G/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        8.044ns  (logic 1.818ns (22.601%)  route 6.226ns (77.399%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 41.711 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X156Y147       FDRE                                         r  design_1_i/top_mine_0/inst/gen/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y147       FDRE (Prop_fdre_C_Q)         0.456     2.287 r  design_1_i/top_mine_0/inst/gen/green_reg[1]/Q
                         net (fo=9, routed)           1.080     3.367    design_1_i/top_mine_0/inst/gen/green_data[1]
    SLICE_X156Y145       LUT3 (Prop_lut3_I2_O)        0.150     3.517 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.503     4.020    design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3__0_n_0
    SLICE_X157Y145       LUT6 (Prop_lut6_I0_O)        0.332     4.352 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.621     4.974    design_1_i/top_mine_0/inst/gen/TMDS_reg[8]_0
    SLICE_X154Y146       LUT5 (Prop_lut5_I3_O)        0.124     5.098 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__0/O
                         net (fo=13, routed)          1.070     6.168    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__0_n_0
    SLICE_X156Y145       LUT4 (Prop_lut4_I2_O)        0.152     6.320 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_6/O
                         net (fo=3, routed)           0.919     7.239    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_6_n_0
    SLICE_X154Y145       LUT6 (Prop_lut6_I2_O)        0.326     7.565 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.688     8.253    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_2__0_n_0
    SLICE_X154Y145       LUT4 (Prop_lut4_I1_O)        0.124     8.377 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_1__0/O
                         net (fo=13, routed)          1.146     9.522    design_1_i/top_mine_0/inst/gen/TMDS_reg[9]_0
    SLICE_X157Y145       LUT2 (Prop_lut2_I1_O)        0.154     9.676 r  design_1_i/top_mine_0/inst/gen/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.199     9.875    design_1_i/top_mine_0/inst/encode_G/green_reg[0]
    SLICE_X156Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.711    41.711    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X156Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[0]/C
                         clock pessimism              0.094    41.805    
                         clock uncertainty           -0.035    41.770    
    SLICE_X156Y145       FDRE (Setup_fdre_C_D)       -0.270    41.500    design_1_i/top_mine_0/inst/encode_G/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         41.500    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                 31.625    

Slack (MET) :             31.794ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/red_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 2.243ns (27.484%)  route 5.918ns (72.516%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 41.713 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X158Y147       FDSE                                         r  design_1_i/top_mine_0/inst/gen/red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y147       FDSE (Prop_fdse_C_Q)         0.478     2.309 f  design_1_i/top_mine_0/inst/gen/red_reg[6]/Q
                         net (fo=8, routed)           0.762     3.072    design_1_i/top_mine_0/inst/gen/red_data[6]
    SLICE_X158Y147       LUT6 (Prop_lut6_I1_O)        0.295     3.367 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3/O
                         net (fo=1, routed)           1.015     4.381    design_1_i/top_mine_0/inst/gen/TMDS[1]_i_3_n_0
    SLICE_X159Y146       LUT6 (Prop_lut6_I0_O)        0.124     4.505 r  design_1_i/top_mine_0/inst/gen/TMDS[1]_i_2/O
                         net (fo=17, routed)          0.673     5.179    design_1_i/top_mine_0/inst/gen/TMDS_reg[8]
    SLICE_X159Y147       LUT5 (Prop_lut5_I3_O)        0.152     5.331 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4/O
                         net (fo=14, routed)          1.007     6.338    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4_n_0
    SLICE_X160Y146       LUT4 (Prop_lut4_I1_O)        0.358     6.696 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5/O
                         net (fo=4, routed)           1.030     7.726    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_5_n_0
    SLICE_X161Y145       LUT6 (Prop_lut6_I0_O)        0.326     8.052 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3/O
                         net (fo=2, routed)           0.797     8.850    design_1_i/top_mine_0/inst/gen/TMDS[9]_i_3_n_0
    SLICE_X161Y144       LUT4 (Prop_lut4_I3_O)        0.154     9.004 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.633     9.637    design_1_i/top_mine_0/inst/gen/TMDS_reg[9]
    SLICE_X160Y146       LUT4 (Prop_lut4_I3_O)        0.356     9.993 r  design_1_i/top_mine_0/inst/gen/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     9.993    design_1_i/top_mine_0/inst/encode_R/red_reg[4]
    SLICE_X160Y146       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.713    41.713    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X160Y146       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.080    41.793    
                         clock uncertainty           -0.035    41.758    
    SLICE_X160Y146       FDRE (Setup_fdre_C_D)        0.029    41.787    design_1_i/top_mine_0/inst/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         41.787    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                 31.794    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/gen/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c rise@40.000ns - c rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 1.872ns (22.993%)  route 6.270ns (77.007%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 41.714 - 40.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X158Y148       FDRE                                         r  design_1_i/top_mine_0/inst/gen/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y148       FDRE (Prop_fdre_C_Q)         0.478     2.309 r  design_1_i/top_mine_0/inst/gen/blue_reg[4]/Q
                         net (fo=10, routed)          0.906     3.215    design_1_i/top_mine_0/inst/gen/blue_data[4]
    SLICE_X161Y148       LUT3 (Prop_lut3_I2_O)        0.296     3.511 f  design_1_i/top_mine_0/inst/gen/TMDS[8]_i_4/O
                         net (fo=1, routed)           0.811     4.322    design_1_i/top_mine_0/inst/gen/TMDS[8]_i_4_n_0
    SLICE_X161Y147       LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  design_1_i/top_mine_0/inst/gen/TMDS[8]_i_2/O
                         net (fo=15, routed)          0.487     4.933    design_1_i/top_mine_0/inst/gen/TMDS[8]_i_2_n_0
    SLICE_X159Y148       LUT5 (Prop_lut5_I3_O)        0.124     5.057 r  design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__1/O
                         net (fo=16, routed)          0.864     5.921    design_1_i/top_mine_0/inst/gen/balance_acc[0]_i_4__1_n_0
    SLICE_X161Y148       LUT4 (Prop_lut4_I0_O)        0.152     6.073 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_16/O
                         net (fo=3, routed)           0.696     6.769    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_16_n_0
    SLICE_X160Y148       LUT6 (Prop_lut6_I2_O)        0.326     7.095 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_14/O
                         net (fo=8, routed)           1.406     8.500    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_14_n_0
    SLICE_X158Y149       LUT6 (Prop_lut6_I3_O)        0.124     8.624 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_9__0/O
                         net (fo=1, routed)           0.423     9.047    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_9__0_n_0
    SLICE_X160Y149       LUT6 (Prop_lut6_I0_O)        0.124     9.171 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           0.678     9.849    design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_3__0_n_0
    SLICE_X160Y149       LUT6 (Prop_lut6_I4_O)        0.124     9.973 r  design_1_i/top_mine_0/inst/gen/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.973    design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[2]_0[2]
    SLICE_X160Y149       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)         40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.714    41.714    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X160Y149       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.080    41.794    
                         clock uncertainty           -0.035    41.759    
    SLICE_X160Y149       FDRE (Setup_fdre_C_D)        0.031    41.790    design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         41.790    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                 31.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/gen/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/gen/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.969%)  route 0.331ns (64.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.646     0.646    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X157Y150       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y150       FDRE (Prop_fdre_C_Q)         0.141     0.787 f  design_1_i/top_mine_0/inst/gen/CounterY_reg[9]/Q
                         net (fo=8, routed)           0.331     1.118    design_1_i/top_mine_0/inst/gen/CounterY_reg_n_0_[9]
    SLICE_X157Y149       LUT5 (Prop_lut5_I1_O)        0.045     1.163 r  design_1_i/top_mine_0/inst/gen/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.163    design_1_i/top_mine_0/inst/gen/DrawArea0
    SLICE_X157Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.921     0.921    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X157Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/DrawArea_reg/C
                         clock pessimism              0.000     0.921    
    SLICE_X157Y149       FDRE (Hold_fdre_C_D)         0.091     1.012    design_1_i/top_mine_0/inst/gen/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/gen/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/gen/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.925%)  route 0.132ns (41.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X156Y148       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y148       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/gen/CounterX_reg[1]/Q
                         net (fo=11, routed)          0.132     0.920    design_1_i/top_mine_0/inst/gen/CounterX[1]
    SLICE_X157Y148       LUT4 (Prop_lut4_I3_O)        0.048     0.968 r  design_1_i/top_mine_0/inst/gen/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000     0.968    design_1_i/top_mine_0/inst/gen/CounterX[3]_i_1_n_0
    SLICE_X157Y148       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.921     0.921    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X157Y148       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterX_reg[3]/C
                         clock pessimism             -0.260     0.661    
    SLICE_X157Y148       FDRE (Hold_fdre_C_D)         0.105     0.766    design_1_i/top_mine_0/inst/gen/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/gen/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/gen/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.646     0.646    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X156Y152       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y152       FDRE (Prop_fdre_C_Q)         0.128     0.774 r  design_1_i/top_mine_0/inst/gen/CounterY_reg[2]/Q
                         net (fo=10, routed)          0.077     0.850    design_1_i/top_mine_0/inst/gen/CounterY_reg_n_0_[2]
    SLICE_X156Y152       LUT6 (Prop_lut6_I2_O)        0.099     0.949 r  design_1_i/top_mine_0/inst/gen/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000     0.949    design_1_i/top_mine_0/inst/gen/CounterY[5]_i_1_n_0
    SLICE_X156Y152       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.919     0.919    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X156Y152       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterY_reg[5]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X156Y152       FDRE (Hold_fdre_C_D)         0.092     0.738    design_1_i/top_mine_0/inst/gen/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/gen/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/gen/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.232ns (37.450%)  route 0.387ns (62.550%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.646     0.646    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X157Y150       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y150       FDRE (Prop_fdre_C_Q)         0.141     0.787 f  design_1_i/top_mine_0/inst/gen/CounterY_reg[9]/Q
                         net (fo=8, routed)           0.171     0.958    design_1_i/top_mine_0/inst/gen/CounterY_reg_n_0_[9]
    SLICE_X157Y150       LUT6 (Prop_lut6_I3_O)        0.045     1.003 r  design_1_i/top_mine_0/inst/gen/green[7]_i_4/O
                         net (fo=11, routed)          0.217     1.219    design_1_i/top_mine_0/inst/gen/green[7]_i_4_n_0
    SLICE_X158Y149       LUT4 (Prop_lut4_I0_O)        0.046     1.265 r  design_1_i/top_mine_0/inst/gen/blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/top_mine_0/inst/gen/blue[6]_i_1_n_0
    SLICE_X158Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.921     0.921    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X158Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/blue_reg[6]/C
                         clock pessimism              0.000     0.921    
    SLICE_X158Y149       FDRE (Hold_fdre_C_D)         0.131     1.052    design_1_i/top_mine_0/inst/gen/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/gen/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.146%)  route 0.148ns (43.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X157Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y149       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/gen/DrawArea_reg/Q
                         net (fo=13, routed)          0.148     0.936    design_1_i/top_mine_0/inst/gen/DrawArea
    SLICE_X159Y148       LUT4 (Prop_lut4_I1_O)        0.048     0.984 r  design_1_i/top_mine_0/inst/gen/TMDS[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.984    design_1_i/top_mine_0/inst/encode_B/DrawArea_reg[9]
    SLICE_X159Y148       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.921     0.921    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X159Y148       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[9]/C
                         clock pessimism             -0.257     0.664    
    SLICE_X159Y148       FDRE (Hold_fdre_C_D)         0.107     0.771    design_1_i/top_mine_0/inst/encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/gen/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/gen/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.231ns (37.349%)  route 0.387ns (62.651%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.646     0.646    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X157Y150       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y150       FDRE (Prop_fdre_C_Q)         0.141     0.787 f  design_1_i/top_mine_0/inst/gen/CounterY_reg[9]/Q
                         net (fo=8, routed)           0.171     0.958    design_1_i/top_mine_0/inst/gen/CounterY_reg_n_0_[9]
    SLICE_X157Y150       LUT6 (Prop_lut6_I3_O)        0.045     1.003 r  design_1_i/top_mine_0/inst/gen/green[7]_i_4/O
                         net (fo=11, routed)          0.217     1.219    design_1_i/top_mine_0/inst/gen/green[7]_i_4_n_0
    SLICE_X158Y149       LUT4 (Prop_lut4_I0_O)        0.045     1.264 r  design_1_i/top_mine_0/inst/gen/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/top_mine_0/inst/gen/blue[0]_i_1_n_0
    SLICE_X158Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.921     0.921    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X158Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/blue_reg[0]/C
                         clock pessimism              0.000     0.921    
    SLICE_X158Y149       FDRE (Hold_fdre_C_D)         0.120     1.041    design_1_i/top_mine_0/inst/gen/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/gen/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.752%)  route 0.148ns (44.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X157Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y149       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/gen/DrawArea_reg/Q
                         net (fo=13, routed)          0.148     0.936    design_1_i/top_mine_0/inst/gen/DrawArea
    SLICE_X159Y148       LUT4 (Prop_lut4_I2_O)        0.045     0.981 r  design_1_i/top_mine_0/inst/gen/TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000     0.981    design_1_i/top_mine_0/inst/encode_B/DrawArea_reg[3]
    SLICE_X159Y148       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.921     0.921    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X159Y148       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/C
                         clock pessimism             -0.257     0.664    
    SLICE_X159Y148       FDRE (Hold_fdre_C_D)         0.091     0.755    design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/gen/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/gen/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.460%)  route 0.190ns (50.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X157Y148       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y148       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/gen/CounterX_reg[3]/Q
                         net (fo=11, routed)          0.190     0.979    design_1_i/top_mine_0/inst/gen/CounterX[3]
    SLICE_X158Y148       LUT4 (Prop_lut4_I2_O)        0.045     1.024 r  design_1_i/top_mine_0/inst/gen/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.024    design_1_i/top_mine_0/inst/gen/blue[3]_i_1_n_0
    SLICE_X158Y148       FDRE                                         r  design_1_i/top_mine_0/inst/gen/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.921     0.921    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X158Y148       FDRE                                         r  design_1_i/top_mine_0/inst/gen/blue_reg[3]/C
                         clock pessimism             -0.257     0.664    
    SLICE_X158Y148       FDRE (Hold_fdre_C_D)         0.121     0.785    design_1_i/top_mine_0/inst/gen/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/gen/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/gen/CounterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X156Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y149       FDRE (Prop_fdre_C_Q)         0.128     0.776 r  design_1_i/top_mine_0/inst/gen/CounterX_reg[7]/Q
                         net (fo=15, routed)          0.105     0.881    design_1_i/top_mine_0/inst/gen/CounterX[7]
    SLICE_X156Y149       LUT6 (Prop_lut6_I3_O)        0.099     0.980 r  design_1_i/top_mine_0/inst/gen/CounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     0.980    design_1_i/top_mine_0/inst/gen/CounterX[8]_i_1_n_0
    SLICE_X156Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.921     0.921    design_1_i/top_mine_0/inst/gen/clk
    SLICE_X156Y149       FDRE                                         r  design_1_i/top_mine_0/inst/gen/CounterX_reg[8]/C
                         clock pessimism             -0.273     0.648    
    SLICE_X156Y149       FDRE (Hold_fdre_C_D)         0.092     0.740    design_1_i/top_mine_0/inst/gen/CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.721%)  route 0.160ns (46.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.649     0.649    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X160Y149       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y149       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.160     0.950    design_1_i/top_mine_0/inst/gen/balance_acc_reg[3]_3[2]
    SLICE_X161Y149       LUT6 (Prop_lut6_I2_O)        0.045     0.995 r  design_1_i/top_mine_0/inst/gen/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.995    design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[2]_0[3]
    SLICE_X161Y149       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.922     0.922    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X161Y149       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X161Y149       FDRE (Hold_fdre_C_D)         0.091     0.753    design_1_i/top_mine_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_mine_0/inst/clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X159Y148  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X161Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X159Y148  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X161Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X161Y146  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X159Y148  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X159Y148  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X159Y148  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X161Y146  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X159Y148  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X157Y145  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X157Y145  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X156Y146  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X156Y146  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X157Y146  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X156Y146  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X160Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X159Y148  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X159Y148  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X161Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X161Y147  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  p
  To Clock:  p

Setup :            0  Failing Endpoints,  Worst Slack        1.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.830     1.830    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     2.348 f  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     3.066    design_1_i/top_mine_0/inst/TMDS_mod10[2]
    SLICE_X158Y144       LUT4 (Prop_lut4_I0_O)        0.124     3.190 r  design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     3.778    design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.119     5.830    
                         clock uncertainty           -0.035     5.795    
    SLICE_X158Y144       FDRE (Setup_fdre_C_R)       -0.524     5.271    design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          5.271    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.830     1.830    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     2.348 f  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     3.066    design_1_i/top_mine_0/inst/TMDS_mod10[2]
    SLICE_X158Y144       LUT4 (Prop_lut4_I0_O)        0.124     3.190 r  design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     3.778    design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.119     5.830    
                         clock uncertainty           -0.035     5.795    
    SLICE_X158Y144       FDRE (Setup_fdre_C_R)       -0.524     5.271    design_1_i/top_mine_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          5.271    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.830     1.830    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     2.348 f  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     3.066    design_1_i/top_mine_0/inst/TMDS_mod10[2]
    SLICE_X158Y144       LUT4 (Prop_lut4_I0_O)        0.124     3.190 r  design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     3.778    design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.119     5.830    
                         clock uncertainty           -0.035     5.795    
    SLICE_X158Y144       FDRE (Setup_fdre_C_R)       -0.524     5.271    design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          5.271    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.642ns (32.961%)  route 1.306ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.830     1.830    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     2.348 f  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     3.066    design_1_i/top_mine_0/inst/TMDS_mod10[2]
    SLICE_X158Y144       LUT4 (Prop_lut4_I0_O)        0.124     3.190 r  design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     3.778    design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.119     5.830    
                         clock uncertainty           -0.035     5.795    
    SLICE_X158Y144       FDRE (Setup_fdre_C_R)       -0.524     5.271    design_1_i/top_mine_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          5.271    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.609ns (30.607%)  route 1.381ns (69.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.832     1.832    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y144       FDRE (Prop_fdre_C_Q)         0.456     2.288 r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           1.381     3.669    design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red_reg[9][6]
    SLICE_X160Y144       LUT3 (Prop_lut3_I1_O)        0.153     3.822 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     3.822    design_1_i/top_mine_0/inst/encode_R_n_8
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.713     5.713    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.119     5.832    
                         clock uncertainty           -0.035     5.797    
    SLICE_X160Y144       FDRE (Setup_fdre_C_D)        0.075     5.872    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          5.872    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.642ns (34.668%)  route 1.210ns (65.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.830     1.830    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     2.348 f  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     3.066    design_1_i/top_mine_0/inst/TMDS_mod10[2]
    SLICE_X158Y144       LUT4 (Prop_lut4_I0_O)        0.124     3.190 r  design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.492     3.682    design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X158Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.094     5.805    
                         clock uncertainty           -0.035     5.770    
    SLICE_X158Y143       FDRE (Setup_fdre_C_D)       -0.031     5.739    design_1_i/top_mine_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          5.739    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.802ns (40.088%)  route 1.199ns (59.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.830     1.830    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y145       FDRE (Prop_fdre_C_Q)         0.478     2.308 r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           1.199     3.507    design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green_reg[9][8]
    SLICE_X158Y145       LUT3 (Prop_lut3_I1_O)        0.324     3.831 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     3.831    design_1_i/top_mine_0/inst/encode_G_n_6
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.119     5.830    
                         clock uncertainty           -0.035     5.795    
    SLICE_X158Y145       FDRE (Setup_fdre_C_D)        0.118     5.913    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          5.913    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.642ns (37.952%)  route 1.050ns (62.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.830     1.830    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.050     3.398    design_1_i/top_mine_0/inst/encode_R/TMDS_shift_load
    SLICE_X160Y144       LUT3 (Prop_lut3_I2_O)        0.124     3.522 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     3.522    design_1_i/top_mine_0/inst/encode_R_n_9
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.713     5.713    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.080     5.793    
                         clock uncertainty           -0.035     5.758    
    SLICE_X160Y144       FDRE (Setup_fdre_C_D)        0.031     5.789    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.642ns (37.677%)  route 1.062ns (62.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.830     1.830    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.062     3.410    design_1_i/top_mine_0/inst/encode_B/TMDS_shift_load
    SLICE_X162Y146       LUT3 (Prop_lut3_I2_O)        0.124     3.534 r  design_1_i/top_mine_0/inst/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     3.534    design_1_i/top_mine_0/inst/encode_B_n_7
    SLICE_X162Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.713     5.713    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X162Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.080     5.793    
                         clock uncertainty           -0.035     5.758    
    SLICE_X162Y146       FDRE (Setup_fdre_C_D)        0.077     5.835    design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          5.835    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - p rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.642ns (37.914%)  route 1.051ns (62.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 5.714 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.830     1.830    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.051     3.400    design_1_i/top_mine_0/inst/encode_B/TMDS_shift_load
    SLICE_X162Y147       LUT3 (Prop_lut3_I2_O)        0.124     3.524 r  design_1_i/top_mine_0/inst/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     3.524    design_1_i/top_mine_0/inst/encode_B_n_13
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.714     5.714    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.080     5.794    
                         clock uncertainty           -0.035     5.759    
    SLICE_X162Y147       FDRE (Setup_fdre_C_D)        0.081     5.840    design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  2.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.647     0.647    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y146       FDRE (Prop_fdre_C_Q)         0.164     0.811 r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.145     0.956    design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green_reg[9][2]
    SLICE_X158Y145       LUT3 (Prop_lut3_I1_O)        0.048     1.004 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.004    design_1_i/top_mine_0/inst/encode_G_n_12
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.920     0.920    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.257     0.663    
    SLICE_X158Y145       FDRE (Hold_fdre_C_D)         0.131     0.794    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.648     0.648    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y144       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           0.155     0.943    design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red_reg[9][0]
    SLICE_X160Y143       LUT3 (Prop_lut3_I1_O)        0.045     0.988 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.988    design_1_i/top_mine_0/inst/encode_R_n_14
    SLICE_X160Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.257     0.664    
    SLICE_X160Y143       FDRE (Hold_fdre_C_D)         0.091     0.755    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.647     0.647    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.164     0.811 r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     0.985    design_1_i/top_mine_0/inst/TMDS_mod10[0]
    SLICE_X158Y144       LUT4 (Prop_lut4_I1_O)        0.043     1.028 r  design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.028    design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.920     0.920    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.273     0.647    
    SLICE_X158Y144       FDRE (Hold_fdre_C_D)         0.131     0.778    design_1_i/top_mine_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.647     0.647    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.164     0.811 r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     0.985    design_1_i/top_mine_0/inst/TMDS_mod10[0]
    SLICE_X158Y144       LUT3 (Prop_lut3_I0_O)        0.045     1.030 r  design_1_i/top_mine_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.030    design_1_i/top_mine_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.920     0.920    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.273     0.647    
    SLICE_X158Y144       FDRE (Hold_fdre_C_D)         0.121     0.768    design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.309%)  route 0.155ns (40.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.648     0.648    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y144       FDRE (Prop_fdre_C_Q)         0.128     0.776 r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.155     0.931    design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red_reg[9][7]
    SLICE_X160Y144       LUT3 (Prop_lut3_I1_O)        0.098     1.029 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.029    design_1_i/top_mine_0/inst/encode_R_n_7
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.273     0.648    
    SLICE_X160Y144       FDRE (Hold_fdre_C_D)         0.092     0.740    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.648     0.648    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y144       FDRE (Prop_fdre_C_Q)         0.128     0.776 r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/Q
                         net (fo=1, routed)           0.158     0.933    design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red_reg[9][1]
    SLICE_X160Y144       LUT3 (Prop_lut3_I1_O)        0.099     1.032 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.032    design_1_i/top_mine_0/inst/encode_R_n_13
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.273     0.648    
    SLICE_X160Y144       FDRE (Hold_fdre_C_D)         0.091     0.739    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.184ns (45.406%)  route 0.221ns (54.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.648     0.648    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y144       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.221     1.010    design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red_reg[9][4]
    SLICE_X160Y144       LUT3 (Prop_lut3_I1_O)        0.043     1.053 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.053    design_1_i/top_mine_0/inst/encode_R_n_10
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.273     0.648    
    SLICE_X160Y144       FDRE (Hold_fdre_C_D)         0.107     0.755    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.185ns (45.574%)  route 0.221ns (54.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.648     0.648    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y144       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.221     1.010    design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red_reg[9][2]
    SLICE_X160Y144       LUT3 (Prop_lut3_I1_O)        0.044     1.054 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.054    design_1_i/top_mine_0/inst/encode_R_n_12
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism             -0.273     0.648    
    SLICE_X160Y144       FDRE (Hold_fdre_C_D)         0.107     0.755    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.208ns (48.248%)  route 0.223ns (51.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.647     0.647    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y146       FDRE (Prop_fdre_C_Q)         0.164     0.811 r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.223     1.034    design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green_reg[9][4]
    SLICE_X158Y146       LUT3 (Prop_lut3_I1_O)        0.044     1.078 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.078    design_1_i/top_mine_0/inst/encode_G_n_10
    SLICE_X158Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.920     0.920    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.273     0.647    
    SLICE_X158Y146       FDRE (Hold_fdre_C_D)         0.131     0.778    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - p rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.212ns (47.139%)  route 0.238ns (52.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.647     0.647    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y143       FDRE (Prop_fdre_C_Q)         0.164     0.811 r  design_1_i/top_mine_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.238     1.048    design_1_i/top_mine_0/inst/encode_G/TMDS_shift_load
    SLICE_X158Y145       LUT2 (Prop_lut2_I0_O)        0.048     1.096 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.096    design_1_i/top_mine_0/inst/encode_G_n_5
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.920     0.920    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism             -0.257     0.663    
    SLICE_X158Y145       FDRE (Hold_fdre_C_D)         0.131     0.794    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/top_mine_0/inst/clk_TMDS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X158Y144  design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X158Y144  design_1_i/top_mine_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X158Y144  design_1_i/top_mine_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X158Y144  design_1_i/top_mine_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y146  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y146  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X160Y143  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X160Y144  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X160Y144  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X160Y144  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X160Y144  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X160Y144  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X160Y144  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X160Y144  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X162Y147  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X158Y144  design_1_i/top_mine_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X158Y144  design_1_i/top_mine_0/inst/TMDS_mod10_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  c
  To Clock:  p

Setup :            0  Failing Endpoints,  Worst Slack        1.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.741ns (37.506%)  route 1.235ns (62.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.830     1.830    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X157Y145       FDSE                                         r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y145       FDSE (Prop_fdse_C_Q)         0.419     2.249 r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.235     3.484    design_1_i/top_mine_0/inst/encode_G/TMDS_reg_n_0_[2]
    SLICE_X158Y145       LUT3 (Prop_lut3_I0_O)        0.322     3.806 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     3.806    design_1_i/top_mine_0/inst/encode_G_n_12
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.000     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X158Y145       FDRE (Setup_fdre_C_D)        0.118     5.794    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          5.794    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.580ns (30.971%)  route 1.293ns (69.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 5.714 - 4.000 ) 
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.831     1.831    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X159Y148       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y148       FDRE (Prop_fdre_C_Q)         0.456     2.287 r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.293     3.580    design_1_i/top_mine_0/inst/encode_B/TMDS_reg_n_0_[5]
    SLICE_X162Y147       LUT3 (Prop_lut3_I0_O)        0.124     3.704 r  design_1_i/top_mine_0/inst/encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     3.704    design_1_i/top_mine_0/inst/encode_B_n_9
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.714     5.714    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.000     5.714    
                         clock uncertainty           -0.035     5.679    
    SLICE_X162Y147       FDRE (Setup_fdre_C_D)        0.079     5.758    design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          5.758    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.580ns (31.142%)  route 1.282ns (68.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.830     1.830    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X156Y146       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y146       FDRE (Prop_fdre_C_Q)         0.456     2.286 r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.282     3.569    design_1_i/top_mine_0/inst/encode_G/TMDS_reg_n_0_[3]
    SLICE_X158Y146       LUT3 (Prop_lut3_I0_O)        0.124     3.693 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     3.693    design_1_i/top_mine_0/inst/encode_G_n_11
    SLICE_X158Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.000     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X158Y146       FDRE (Setup_fdre_C_D)        0.077     5.753    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          5.753    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.580ns (31.206%)  route 1.279ns (68.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.830     1.830    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X157Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.456     2.286 r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.279     3.565    design_1_i/top_mine_0/inst/encode_G/TMDS_reg_n_0_[1]
    SLICE_X158Y145       LUT3 (Prop_lut3_I0_O)        0.124     3.689 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     3.689    design_1_i/top_mine_0/inst/encode_G_n_13
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.000     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X158Y145       FDRE (Setup_fdre_C_D)        0.081     5.757    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.746ns (40.302%)  route 1.105ns (59.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.830     1.830    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X159Y145       FDSE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y145       FDSE (Prop_fdse_C_Q)         0.419     2.249 r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.105     3.354    design_1_i/top_mine_0/inst/encode_R/TMDS[2]
    SLICE_X160Y144       LUT3 (Prop_lut3_I0_O)        0.327     3.681 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     3.681    design_1_i/top_mine_0/inst/encode_R_n_12
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.713     5.713    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.000     5.713    
                         clock uncertainty           -0.035     5.678    
    SLICE_X160Y144       FDRE (Setup_fdre_C_D)        0.075     5.753    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          5.753    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.747ns (40.803%)  route 1.084ns (59.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.832     1.832    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X160Y145       FDSE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y145       FDSE (Prop_fdse_C_Q)         0.419     2.251 r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.084     3.335    design_1_i/top_mine_0/inst/encode_R/TMDS[6]
    SLICE_X160Y144       LUT3 (Prop_lut3_I0_O)        0.328     3.663 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     3.663    design_1_i/top_mine_0/inst/encode_R_n_8
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.713     5.713    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.000     5.713    
                         clock uncertainty           -0.035     5.678    
    SLICE_X160Y144       FDRE (Setup_fdre_C_D)        0.075     5.753    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          5.753    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.580ns (32.492%)  route 1.205ns (67.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.830     1.830    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X159Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y145       FDRE (Prop_fdre_C_Q)         0.456     2.286 r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.205     3.491    design_1_i/top_mine_0/inst/encode_R/TMDS[1]
    SLICE_X160Y144       LUT3 (Prop_lut3_I0_O)        0.124     3.615 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     3.615    design_1_i/top_mine_0/inst/encode_R_n_13
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.713     5.713    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.000     5.713    
                         clock uncertainty           -0.035     5.678    
    SLICE_X160Y144       FDRE (Setup_fdre_C_D)        0.029     5.707    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          5.707    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.744ns (40.874%)  route 1.076ns (59.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.830     1.830    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X157Y145       FDSE                                         r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y145       FDSE (Prop_fdse_C_Q)         0.419     2.249 r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.076     3.326    design_1_i/top_mine_0/inst/encode_G/TMDS_reg_n_0_[9]
    SLICE_X158Y145       LUT2 (Prop_lut2_I1_O)        0.325     3.651 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     3.651    design_1_i/top_mine_0/inst/encode_G_n_5
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.000     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X158Y145       FDRE (Setup_fdre_C_D)        0.118     5.794    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          5.794    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.741ns (41.089%)  route 1.062ns (58.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.830     1.830    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X156Y146       FDSE                                         r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y146       FDSE (Prop_fdse_C_Q)         0.419     2.249 r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.062     3.312    design_1_i/top_mine_0/inst/encode_G/TMDS_reg_n_0_[6]
    SLICE_X158Y146       LUT3 (Prop_lut3_I0_O)        0.322     3.634 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     3.634    design_1_i/top_mine_0/inst/encode_G_n_8
    SLICE_X158Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.711     5.711    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.000     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X158Y146       FDRE (Setup_fdre_C_D)        0.118     5.794    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          5.794    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 design_1_i/top_mine_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (p rise@4.000ns - c rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.718ns (41.012%)  route 1.033ns (58.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.833     1.833    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X161Y147       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y147       FDRE (Prop_fdre_C_Q)         0.419     2.252 r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.033     3.285    design_1_i/top_mine_0/inst/encode_B/TMDS_reg_n_0_[7]
    SLICE_X162Y146       LUT3 (Prop_lut3_I0_O)        0.299     3.584 r  design_1_i/top_mine_0/inst/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     3.584    design_1_i/top_mine_0/inst/encode_B_n_7
    SLICE_X162Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          4.000     4.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.713     5.713    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X162Y146       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.000     5.713    
                         clock uncertainty           -0.035     5.678    
    SLICE_X162Y146       FDRE (Setup_fdre_C_D)        0.077     5.755    design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  2.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.225ns (52.848%)  route 0.201ns (47.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X161Y144       FDSE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y144       FDSE (Prop_fdse_C_Q)         0.128     0.776 r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.201     0.976    design_1_i/top_mine_0/inst/encode_R/TMDS[8]
    SLICE_X160Y144       LUT3 (Prop_lut3_I0_O)        0.097     1.073 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.073    design_1_i/top_mine_0/inst/encode_R_n_6
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.035     0.956    
    SLICE_X160Y144       FDRE (Hold_fdre_C_D)         0.107     1.063    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.506%)  route 0.283ns (55.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X161Y146       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y146       FDRE (Prop_fdre_C_Q)         0.128     0.776 r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.283     1.059    design_1_i/top_mine_0/inst/encode_R/TMDS[7]
    SLICE_X160Y144       LUT3 (Prop_lut3_I0_O)        0.099     1.158 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.158    design_1_i/top_mine_0/inst/encode_R_n_7
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.035     0.956    
    SLICE_X160Y144       FDRE (Hold_fdre_C_D)         0.092     1.048    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.185ns (34.568%)  route 0.350ns (65.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X161Y144       FDSE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y144       FDSE (Prop_fdse_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.350     1.139    design_1_i/top_mine_0/inst/encode_R/TMDS[9]
    SLICE_X160Y143       LUT2 (Prop_lut2_I1_O)        0.044     1.183 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.183    design_1_i/top_mine_0/inst/encode_R_n_5
    SLICE_X160Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.035     0.956    
    SLICE_X160Y143       FDRE (Hold_fdre_C_D)         0.107     1.063    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.618%)  route 0.336ns (64.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X160Y146       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y146       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.336     1.125    design_1_i/top_mine_0/inst/encode_R/TMDS[5]
    SLICE_X160Y144       LUT3 (Prop_lut3_I0_O)        0.045     1.170 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.170    design_1_i/top_mine_0/inst/encode_R_n_9
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.035     0.956    
    SLICE_X160Y144       FDRE (Hold_fdre_C_D)         0.092     1.048    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.226ns (40.090%)  route 0.338ns (59.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X159Y148       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y148       FDRE (Prop_fdre_C_Q)         0.128     0.776 r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.338     1.113    design_1_i/top_mine_0/inst/encode_B/TMDS_reg_n_0_[9]
    SLICE_X162Y147       LUT2 (Prop_lut2_I1_O)        0.098     1.211 r  design_1_i/top_mine_0/inst/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.211    design_1_i/top_mine_0/inst/encode_B_n_5
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.922     0.922    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.035     0.957    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.131     1.088    design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.371%)  route 0.355ns (65.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X160Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y145       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.355     1.144    design_1_i/top_mine_0/inst/encode_R/TMDS[0]
    SLICE_X160Y143       LUT3 (Prop_lut3_I0_O)        0.045     1.189 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.189    design_1_i/top_mine_0/inst/encode_R_n_14
    SLICE_X160Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y143       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.035     0.956    
    SLICE_X160Y143       FDRE (Hold_fdre_C_D)         0.091     1.047    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.230ns (39.484%)  route 0.353ns (60.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.649     0.649    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X160Y147       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y147       FDRE (Prop_fdre_C_Q)         0.128     0.777 r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.353     1.129    design_1_i/top_mine_0/inst/encode_B/TMDS_reg_n_0_[6]
    SLICE_X162Y147       LUT3 (Prop_lut3_I0_O)        0.102     1.231 r  design_1_i/top_mine_0/inst/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.231    design_1_i/top_mine_0/inst/encode_B_n_8
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.922     0.922    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.035     0.957    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.131     1.088    design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.961%)  route 0.396ns (68.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/encode_B/clk
    SLICE_X159Y148       FDRE                                         r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y148       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  design_1_i/top_mine_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.396     1.185    design_1_i/top_mine_0/inst/encode_B/TMDS_reg_n_0_[3]
    SLICE_X162Y147       LUT3 (Prop_lut3_I0_O)        0.045     1.230 r  design_1_i/top_mine_0/inst/encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.230    design_1_i/top_mine_0/inst/encode_B_n_11
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.922     0.922    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X162Y147       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.035     0.957    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.121     1.078    design_1_i/top_mine_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.224ns (38.974%)  route 0.351ns (61.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.648     0.648    design_1_i/top_mine_0/inst/encode_R/clk
    SLICE_X160Y145       FDSE                                         r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y145       FDSE (Prop_fdse_C_Q)         0.128     0.776 r  design_1_i/top_mine_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.351     1.126    design_1_i/top_mine_0/inst/encode_R/TMDS[4]
    SLICE_X160Y144       LUT3 (Prop_lut3_I0_O)        0.096     1.222 r  design_1_i/top_mine_0/inst/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.222    design_1_i/top_mine_0/inst/encode_R_n_10
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.921     0.921    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X160Y144       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.035     0.956    
    SLICE_X160Y144       FDRE (Hold_fdre_C_D)         0.107     1.063    design_1_i/top_mine_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/top_mine_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by c  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_mine_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (p rise@0.000ns - c rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.350%)  route 0.427ns (69.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.647     0.647    design_1_i/top_mine_0/inst/encode_G/clk
    SLICE_X157Y145       FDRE                                         r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y145       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  design_1_i/top_mine_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.427     1.214    design_1_i/top_mine_0/inst/encode_G/TMDS_reg_n_0_[7]
    SLICE_X158Y145       LUT3 (Prop_lut3_I0_O)        0.045     1.259 r  design_1_i/top_mine_0/inst/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/top_mine_0/inst/encode_G_n_7
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock p rise edge)          0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.920     0.920    design_1_i/top_mine_0/inst/clk_TMDS
    SLICE_X158Y145       FDRE                                         r  design_1_i/top_mine_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.035     0.955    
    SLICE_X158Y145       FDRE (Hold_fdre_C_D)         0.121     1.076    design_1_i/top_mine_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.183    





