{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 07:55:28 2014 " "Info: Processing started: Wed May 28 07:55:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SeaQuestTrig1 -c SeaQuestTrig1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SeaQuestTrig1 -c SeaQuestTrig1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[3\] " "Info: Assuming node \"B\[3\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LCLK " "Info: Assuming node \"LCLK\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[1\] " "Info: Assuming node \"B\[1\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[2\] " "Info: Assuming node \"B\[2\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[0\] " "Info: Assuming node \"B\[0\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[12\] " "Info: Assuming node \"B\[12\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[12\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[15\] " "Info: Assuming node \"B\[15\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[15\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[14\] " "Info: Assuming node \"B\[14\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[14\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[13\] " "Info: Assuming node \"B\[13\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[13\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[9\] " "Info: Assuming node \"B\[9\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[8\] " "Info: Assuming node \"B\[8\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[10\] " "Info: Assuming node \"B\[10\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[10\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[11\] " "Info: Assuming node \"B\[11\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[11\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[4\] " "Info: Assuming node \"B\[4\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[5\] " "Info: Assuming node \"B\[5\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[7\] " "Info: Assuming node \"B\[7\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[6\] " "Info: Assuming node \"B\[6\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[24\] " "Info: Assuming node \"B\[24\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[24\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[27\] " "Info: Assuming node \"B\[27\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[27\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[25\] " "Info: Assuming node \"B\[25\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[25\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[26\] " "Info: Assuming node \"B\[26\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[26\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[17\] " "Info: Assuming node \"B\[17\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[16\] " "Info: Assuming node \"B\[16\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[16\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[20\] " "Info: Assuming node \"B\[20\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[20\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[21\] " "Info: Assuming node \"B\[21\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[21\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[23\] " "Info: Assuming node \"B\[23\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[23\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[22\] " "Info: Assuming node \"B\[22\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[22\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[19\] " "Info: Assuming node \"B\[19\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[19\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[18\] " "Info: Assuming node \"B\[18\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[18\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[30\] " "Info: Assuming node \"B\[30\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[30\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[31\] " "Info: Assuming node \"B\[31\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[31\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[28\] " "Info: Assuming node \"B\[28\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[28\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[29\] " "Info: Assuming node \"B\[29\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3280 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[29\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[3\] " "Info: Assuming node \"PULSE\[3\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[2\] " "Info: Assuming node \"PULSE\[2\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[0\] " "Info: Assuming node \"PULSE\[0\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[1\] " "Info: Assuming node \"PULSE\[1\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "186 " "Warning: Found 186 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[31\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~63 " "Info: Detected gated clock \"coin_reference:inst2\|C~63\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~62 " "Info: Detected gated clock \"coin_reference:inst2\|C~62\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[31\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[31\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[30\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~61 " "Info: Detected gated clock \"coin_reference:inst2\|C~61\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~60 " "Info: Detected gated clock \"coin_reference:inst2\|C~60\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[30\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[30\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[29\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~59 " "Info: Detected gated clock \"coin_reference:inst2\|C~59\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~58 " "Info: Detected gated clock \"coin_reference:inst2\|C~58\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[29\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[29\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[28\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~57 " "Info: Detected gated clock \"coin_reference:inst2\|C~57\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~56 " "Info: Detected gated clock \"coin_reference:inst2\|C~56\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[28\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[28\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[27\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~55 " "Info: Detected gated clock \"coin_reference:inst2\|C~55\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~54 " "Info: Detected gated clock \"coin_reference:inst2\|C~54\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[27\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[27\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[26\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~53 " "Info: Detected gated clock \"coin_reference:inst2\|C~53\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~52 " "Info: Detected gated clock \"coin_reference:inst2\|C~52\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[26\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[26\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[25\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~51 " "Info: Detected gated clock \"coin_reference:inst2\|C~51\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~50 " "Info: Detected gated clock \"coin_reference:inst2\|C~50\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[25\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[25\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[24\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~49 " "Info: Detected gated clock \"coin_reference:inst2\|C~49\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~48 " "Info: Detected gated clock \"coin_reference:inst2\|C~48\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[24\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[24\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[23\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~47 " "Info: Detected gated clock \"coin_reference:inst2\|C~47\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~46 " "Info: Detected gated clock \"coin_reference:inst2\|C~46\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[23\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[23\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[22\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~45 " "Info: Detected gated clock \"coin_reference:inst2\|C~45\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~44 " "Info: Detected gated clock \"coin_reference:inst2\|C~44\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[22\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[22\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[21\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~43 " "Info: Detected gated clock \"coin_reference:inst2\|C~43\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~42 " "Info: Detected gated clock \"coin_reference:inst2\|C~42\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[21\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[21\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[20\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~41 " "Info: Detected gated clock \"coin_reference:inst2\|C~41\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~40 " "Info: Detected gated clock \"coin_reference:inst2\|C~40\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[20\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[20\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[19\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~39 " "Info: Detected gated clock \"coin_reference:inst2\|C~39\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~38 " "Info: Detected gated clock \"coin_reference:inst2\|C~38\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[19\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[19\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[18\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~37 " "Info: Detected gated clock \"coin_reference:inst2\|C~37\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~36 " "Info: Detected gated clock \"coin_reference:inst2\|C~36\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[18\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[18\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[17\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~35 " "Info: Detected gated clock \"coin_reference:inst2\|C~35\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~34 " "Info: Detected gated clock \"coin_reference:inst2\|C~34\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[17\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[17\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[16\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~33 " "Info: Detected gated clock \"coin_reference:inst2\|C~33\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~32 " "Info: Detected gated clock \"coin_reference:inst2\|C~32\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[16\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[16\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[15\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~31 " "Info: Detected gated clock \"coin_reference:inst2\|C~31\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~30 " "Info: Detected gated clock \"coin_reference:inst2\|C~30\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[15\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[15\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[15\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[15\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~29 " "Info: Detected gated clock \"coin_reference:inst2\|C~29\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~28 " "Info: Detected gated clock \"coin_reference:inst2\|C~28\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[14\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[14\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[14\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[14\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[13\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~27 " "Info: Detected gated clock \"coin_reference:inst2\|C~27\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~26 " "Info: Detected gated clock \"coin_reference:inst2\|C~26\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[13\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[13\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[13\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[13\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[12\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~25 " "Info: Detected gated clock \"coin_reference:inst2\|C~25\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~24 " "Info: Detected gated clock \"coin_reference:inst2\|C~24\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[12\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[12\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[12\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[12\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[11\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~23 " "Info: Detected gated clock \"coin_reference:inst2\|C~23\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~22 " "Info: Detected gated clock \"coin_reference:inst2\|C~22\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[11\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[11\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[11\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[11\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[10\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~21 " "Info: Detected gated clock \"coin_reference:inst2\|C~21\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~20 " "Info: Detected gated clock \"coin_reference:inst2\|C~20\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[10\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[10\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[10\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[10\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[9\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~19 " "Info: Detected gated clock \"coin_reference:inst2\|C~19\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~18 " "Info: Detected gated clock \"coin_reference:inst2\|C~18\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[9\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[9\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[9\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[9\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[8\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~17 " "Info: Detected gated clock \"coin_reference:inst2\|C~17\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~16 " "Info: Detected gated clock \"coin_reference:inst2\|C~16\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[8\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[8\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[8\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[8\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[7\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~15 " "Info: Detected gated clock \"coin_reference:inst2\|C~15\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~14 " "Info: Detected gated clock \"coin_reference:inst2\|C~14\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[7\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[7\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[7\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[7\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[6\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~13 " "Info: Detected gated clock \"coin_reference:inst2\|C~13\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~12 " "Info: Detected gated clock \"coin_reference:inst2\|C~12\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[6\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[6\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[6\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[6\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[5\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~11 " "Info: Detected gated clock \"coin_reference:inst2\|C~11\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~10 " "Info: Detected gated clock \"coin_reference:inst2\|C~10\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[5\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[5\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[5\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[5\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[4\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~9 " "Info: Detected gated clock \"coin_reference:inst2\|C~9\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~8 " "Info: Detected gated clock \"coin_reference:inst2\|C~8\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[4\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[4\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[3\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~7 " "Info: Detected gated clock \"coin_reference:inst2\|C~7\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~6 " "Info: Detected gated clock \"coin_reference:inst2\|C~6\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[3\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[3\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[3\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[3\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[2\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~5 " "Info: Detected gated clock \"coin_reference:inst2\|C~5\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~4 " "Info: Detected gated clock \"coin_reference:inst2\|C~4\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[2\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[2\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[2\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[2\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[1\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~3 " "Info: Detected gated clock \"coin_reference:inst2\|C~3\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~2 " "Info: Detected gated clock \"coin_reference:inst2\|C~2\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[14\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[1\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[1\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[0\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~1 " "Info: Detected gated clock \"coin_reference:inst2\|C~1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~0 " "Info: Detected gated clock \"coin_reference:inst2\|C~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[0\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[0\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|PDL_PULSEOUT~1 " "Info: Detected gated clock \"coin_reference:inst2\|PDL_PULSEOUT~1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 200 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_PULSEOUT~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|PDL_PULSEOUT~0 " "Info: Detected gated clock \"coin_reference:inst2\|PDL_PULSEOUT~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 200 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_PULSEOUT~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux1~0 " "Info: Detected gated clock \"coin_reference:inst2\|Mux1~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux4~0 " "Info: Detected gated clock \"coin_reference:inst2\|Mux4~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|PDL_IN_i " "Info: Detected ripple clock \"coin_reference:inst2\|PDL_IN_i\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 205 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_IN_i" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux1 " "Info: Detected gated clock \"coin_reference:inst2\|Mux1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux4 " "Info: Detected gated clock \"coin_reference:inst2\|Mux4\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 register GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|L4_2 register GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|inst15\[3\] 777 ps " "Info: Slack time is 777 ps for clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" between source register \"GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|L4_2\" and destination register \"GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|inst15\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "317.06 MHz 3.154 ns " "Info: Fmax is 317.06 MHz (period= 3.154 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.152 ns + Largest register register " "Info: + Largest register to register requirement is 2.152 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.354 ns + " "Info: + Setup relationship between source and destination is 2.354 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 3.078 ns " "Info: + Latch edge is 3.078 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.724 ns " "Info: - Launch edge is 0.724 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns 0.724 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with inverted offset of 0.724 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 destination 1.965 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to destination register is 1.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.547 ns) 1.965 ns GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|inst15\[3\] 2 REG LC_X54_Y16_N4 3 " "Info: 2: + IC(1.418 ns) + CELL(0.547 ns) = 1.965 ns; Loc. = LC_X54_Y16_N4; Fanout = 3; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|inst15\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 208 1024 1088 288 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.84 % ) " "Info: Total cell delay = 0.547 ns ( 27.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.418 ns ( 72.16 % ) " "Info: Total interconnect delay = 1.418 ns ( 72.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] {} } { 0.000ns 1.418ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 source 1.965 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to source register is 1.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.547 ns) 1.965 ns GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|L4_2 2 REG LC_X55_Y16_N6 2 " "Info: 2: + IC(1.418 ns) + CELL(0.547 ns) = 1.965 ns; Loc. = LC_X55_Y16_N6; Fanout = 2; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|L4_2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 248 400 464 328 "L4_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.84 % ) " "Info: Total cell delay = 0.547 ns ( 27.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.418 ns ( 72.16 % ) " "Info: Total interconnect delay = 1.418 ns ( 72.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 {} } { 0.000ns 1.418ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] {} } { 0.000ns 1.418ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 {} } { 0.000ns 1.418ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 248 400 464 328 "L4_2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 208 1024 1088 288 "inst15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] {} } { 0.000ns 1.418ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 {} } { 0.000ns 1.418ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.375 ns - Longest register register " "Info: - Longest register to register delay is 1.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|L4_2 1 REG LC_X55_Y16_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X55_Y16_N6; Fanout = 2; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|L4_2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 248 400 464 328 "L4_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.467 ns) 1.375 ns GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|inst15\[3\] 2 REG LC_X54_Y16_N4 3 " "Info: 2: + IC(0.908 ns) + CELL(0.467 ns) = 1.375 ns; Loc. = LC_X54_Y16_N4; Fanout = 3; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_5\|Smaple4sh16a:L3_2\|inst15\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 208 1024 1088 288 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.467 ns ( 33.96 % ) " "Info: Total cell delay = 0.467 ns ( 33.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.908 ns ( 66.04 % ) " "Info: Total interconnect delay = 0.908 ns ( 66.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.375 ns" { GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] {} } { 0.000ns 0.908ns } { 0.000ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] {} } { 0.000ns 1.418ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.965 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 {} } { 0.000ns 1.418ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.375 ns" { GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|L4_2 {} GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|inst15[3] {} } { 0.000ns 0.908ns } { 0.000ns 0.467ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 register GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|L4_3 register GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|inst14 1.008 ns " "Info: Slack time is 1.008 ns for clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|L4_3\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|inst14\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "371.47 MHz 2.692 ns " "Info: Fmax is 371.47 MHz (period= 2.692 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.152 ns + Largest register register " "Info: + Largest register to register requirement is 2.152 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.354 ns + " "Info: + Setup relationship between source and destination is 2.354 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.255 ns " "Info: + Latch edge is 4.255 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns -0.453 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with  offset of -0.453 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.901 ns " "Info: - Launch edge is 1.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns 1.901 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with inverted offset of 1.901 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 destination 1.968 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|inst14 2 REG LC_X36_Y25_N7 4 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X36_Y25_N7; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 source 1.968 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to source register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|L4_3 2 REG LC_X35_Y25_N1 1 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X35_Y25_N1; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.144 ns - Longest register register " "Info: - Longest register to register delay is 1.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|L4_3 1 REG LC_X35_Y25_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y25_N1; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.238 ns) 1.144 ns GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|inst14 2 REG LC_X36_Y25_N7 4 " "Info: 2: + IC(0.906 ns) + CELL(0.238 ns) = 1.144 ns; Loc. = LC_X36_Y25_N7; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_2\|Smaple4sh16a:L3_0\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 20.80 % ) " "Info: Total cell delay = 0.238 ns ( 20.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns ( 79.20 % ) " "Info: Total interconnect delay = 0.906 ns ( 79.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.144 ns" { GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 {} } { 0.000ns 0.906ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.144 ns" { GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|inst14 {} } { 0.000ns 0.906ns } { 0.000ns 0.238ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GLB1 register GRP32ch:L1_0\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst119\[4\] register GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst104 7.583 ns " "Info: Slack time is 7.583 ns for clock \"GLB1\" between source register \"GRP32ch:L1_0\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst119\[4\]\" and destination register \"GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst104\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "118.81 MHz 8.417 ns " "Info: Fmax is 118.81 MHz (period= 8.417 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.721 ns + Largest register register " "Info: + Largest register to register requirement is 15.721 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.000 ns + " "Info: + Setup relationship between source and destination is 16.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 16.000 ns " "Info: + Latch edge is 16.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.077 ns + Largest " "Info: + Largest clock skew is -0.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 destination 3.263 ns + Shortest register " "Info: + Shortest clock path from clock \"GLB1\" to destination register is 3.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N6 5300 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N6; Fanout = 5300; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(0.547 ns) 3.263 ns GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst104 2 REG LC_X43_Y5_N5 1 " "Info: 2: + IC(2.716 ns) + CELL(0.547 ns) = 3.263 ns; Loc. = LC_X43_Y5_N5; Fanout = 1; REG Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst104'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 752 1224 1288 832 "inst104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.76 % ) " "Info: Total cell delay = 0.547 ns ( 16.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.716 ns ( 83.24 % ) " "Info: Total interconnect delay = 2.716 ns ( 83.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 source 3.340 ns - Longest register " "Info: - Longest clock path from clock \"GLB1\" to source register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N6 5300 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N6; Fanout = 5300; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.793 ns) + CELL(0.547 ns) 3.340 ns GRP32ch:L1_0\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst119\[4\] 2 REG LC_X54_Y21_N9 65 " "Info: 2: + IC(2.793 ns) + CELL(0.547 ns) = 3.340 ns; Loc. = LC_X54_Y21_N9; Fanout = 65; REG Node = 'GRP32ch:L1_0\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst119\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 1160 1000 1064 1240 "inst119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.38 % ) " "Info: Total cell delay = 0.547 ns ( 16.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 83.62 % ) " "Info: Total interconnect delay = 2.793 ns ( 83.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 1160 1000 1064 1240 "inst119" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 752 1224 1288 832 "inst104" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.138 ns - Longest register register " "Info: - Longest register to register delay is 8.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_0\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst119\[4\] 1 REG LC_X54_Y21_N9 65 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X54_Y21_N9; Fanout = 65; REG Node = 'GRP32ch:L1_0\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst119\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 1160 1000 1064 1240 "inst119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.225 ns) 0.643 ns GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst20\|lpm_compare1:inst2\|lpm_compare:lpm_compare_component\|cmpr_jqg:auto_generated\|op_1~0 2 COMB LC_X54_Y21_N1 16 " "Info: 2: + IC(0.418 ns) + CELL(0.225 ns) = 0.643 ns; Loc. = LC_X54_Y21_N1; Fanout = 16; COMB Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst20\|lpm_compare1:inst2\|lpm_compare:lpm_compare_component\|cmpr_jqg:auto_generated\|op_1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.087 ns) + CELL(0.088 ns) 3.818 ns GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|lpm_compare1:inst2\|lpm_compare:lpm_compare_component\|cmpr_jqg:auto_generated\|op_1~0 3 COMB LC_X44_Y6_N8 1 " "Info: 3: + IC(3.087 ns) + CELL(0.088 ns) = 3.818 ns; Loc. = LC_X44_Y6_N8; Fanout = 1; COMB Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|lpm_compare1:inst2\|lpm_compare:lpm_compare_component\|cmpr_jqg:auto_generated\|op_1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.454 ns) 4.801 ns GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst4~6 4 COMB LC_X44_Y6_N3 1 " "Info: 4: + IC(0.529 ns) + CELL(0.454 ns) = 4.801 ns; Loc. = LC_X44_Y6_N3; Fanout = 1; COMB Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst4~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~6 } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 736 1112 1176 816 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.340 ns) 5.453 ns GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst4~4 5 COMB LC_X44_Y6_N1 1 " "Info: 5: + IC(0.312 ns) + CELL(0.340 ns) = 5.453 ns; Loc. = LC_X44_Y6_N1; Fanout = 1; COMB Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst4~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~6 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~4 } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 736 1112 1176 816 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.454 ns) 6.850 ns GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst4~5 6 COMB LC_X44_Y5_N9 1 " "Info: 6: + IC(0.943 ns) + CELL(0.454 ns) = 6.850 ns; Loc. = LC_X44_Y5_N9; Fanout = 1; COMB Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst4~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~4 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~5 } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 736 1112 1176 816 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.467 ns) 8.138 ns GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst104 7 REG LC_X43_Y5_N5 1 " "Info: 7: + IC(0.821 ns) + CELL(0.467 ns) = 8.138 ns; Loc. = LC_X43_Y5_N5; Fanout = 1; REG Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst104'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~5 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 752 1224 1288 832 "inst104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.028 ns ( 24.92 % ) " "Info: Total cell delay = 2.028 ns ( 24.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.110 ns ( 75.08 % ) " "Info: Total interconnect delay = 6.110 ns ( 75.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.138 ns" { GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~6 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~4 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~5 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.138 ns" { GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~6 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~4 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~5 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 {} } { 0.000ns 0.418ns 3.087ns 0.529ns 0.312ns 0.943ns 0.821ns } { 0.000ns 0.225ns 0.088ns 0.454ns 0.340ns 0.454ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { GLB1 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 {} } { 0.000ns 2.716ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.138 ns" { GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~6 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~4 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~5 GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.138 ns" { GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|inst119[4] {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated|op_1~0 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~6 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~4 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst4~5 {} GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|inst104 {} } { 0.000ns 0.418ns 3.087ns 0.529ns 0.312ns 0.943ns 0.821ns } { 0.000ns 0.225ns 0.088ns 0.454ns 0.340ns 0.454ns 0.467ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GIN\[0\] " "Info: No valid register-to-register data paths exist for clock \"GIN\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[3\] " "Info: No valid register-to-register data paths exist for clock \"B\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LCLK register v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z register coin_reference:inst2\|GATEWIDTH\[13\] 77.45 MHz 12.912 ns Internal " "Info: Clock \"LCLK\" has Internal fmax of 77.45 MHz between source register \"v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z\" and destination register \"coin_reference:inst2\|GATEWIDTH\[13\]\" (period= 12.912 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.142 ns + Longest register register " "Info: + Longest register to register delay is 12.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z 1 REG LC_X27_Y27_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y27_N5; Fanout = 1; REG Node = 'v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6575 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_9 2 COMB LC_X27_Y27_N5 18 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X27_Y27_N5; Fanout = 18; COMB Node = 'v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6263 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.088 ns) 1.869 ns coin_reference:inst2\|Equal15~0 3 COMB LC_X27_Y26_N2 2 " "Info: 3: + IC(1.490 ns) + CELL(0.088 ns) = 1.869 ns; Loc. = LC_X27_Y26_N2; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.340 ns) 3.047 ns coin_reference:inst2\|Equal15~3 4 COMB LC_X29_Y26_N3 19 " "Info: 4: + IC(0.838 ns) + CELL(0.340 ns) = 3.047 ns; Loc. = LC_X29_Y26_N3; Fanout = 19; COMB Node = 'coin_reference:inst2\|Equal15~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.088 ns) 4.808 ns coin_reference:inst2\|B_MASK\[16\]~0 5 COMB LC_X25_Y23_N2 10 " "Info: 5: + IC(1.673 ns) + CELL(0.088 ns) = 4.808 ns; Loc. = LC_X25_Y23_N2; Fanout = 10; COMB Node = 'coin_reference:inst2\|B_MASK\[16\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { coin_reference:inst2|Equal15~3 coin_reference:inst2|B_MASK[16]~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.454 ns) 6.553 ns coin_reference:inst2\|GATEWIDTH\[15\]~0 6 COMB LC_X22_Y21_N1 16 " "Info: 6: + IC(1.291 ns) + CELL(0.454 ns) = 6.553 ns; Loc. = LC_X22_Y21_N1; Fanout = 16; COMB Node = 'coin_reference:inst2\|GATEWIDTH\[15\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { coin_reference:inst2|B_MASK[16]~0 coin_reference:inst2|GATEWIDTH[15]~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.408 ns) + CELL(0.181 ns) 12.142 ns coin_reference:inst2\|GATEWIDTH\[13\] 7 REG IOC_X69_Y21_N1 1 " "Info: 7: + IC(5.408 ns) + CELL(0.181 ns) = 12.142 ns; Loc. = IOC_X69_Y21_N1; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.589 ns" { coin_reference:inst2|GATEWIDTH[15]~0 coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 11.88 % ) " "Info: Total cell delay = 1.442 ns ( 11.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.700 ns ( 88.12 % ) " "Info: Total interconnect delay = 10.700 ns ( 88.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.142 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|B_MASK[16]~0 coin_reference:inst2|GATEWIDTH[15]~0 coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.142 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|B_MASK[16]~0 {} coin_reference:inst2|GATEWIDTH[15]~0 {} coin_reference:inst2|GATEWIDTH[13] {} } { 0.000ns 0.000ns 1.490ns 0.838ns 1.673ns 1.291ns 5.408ns } { 0.000ns 0.291ns 0.088ns 0.340ns 0.088ns 0.454ns 0.181ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.449 ns - Smallest " "Info: - Smallest clock skew is -0.449 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.021 ns + Shortest register " "Info: + Shortest clock path from clock \"LCLK\" to destination register is 2.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.173 ns) 2.021 ns coin_reference:inst2\|GATEWIDTH\[13\] 2 REG IOC_X69_Y21_N1 1 " "Info: 2: + IC(0.718 ns) + CELL(0.173 ns) = 2.021 ns; Loc. = IOC_X69_Y21_N1; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { LCLK coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.303 ns ( 64.47 % ) " "Info: Total cell delay = 1.303 ns ( 64.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 35.53 % ) " "Info: Total interconnect delay = 0.718 ns ( 35.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { LCLK coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.021 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[13] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.173ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.470 ns - Longest register " "Info: - Longest clock path from clock \"LCLK\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z 2 REG LC_X27_Y27_N5 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X27_Y27_N5; Fanout = 1; REG Node = 'v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6575 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { LCLK coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.021 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[13] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.173ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6575 3 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.148 ns + " "Info: + Micro setup delay of destination is 0.148 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.142 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|B_MASK[16]~0 coin_reference:inst2|GATEWIDTH[15]~0 coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.142 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|B_MASK[16]~0 {} coin_reference:inst2|GATEWIDTH[15]~0 {} coin_reference:inst2|GATEWIDTH[13] {} } { 0.000ns 0.000ns 1.490ns 0.838ns 1.673ns 1.291ns 5.408ns } { 0.000ns 0.291ns 0.088ns 0.340ns 0.088ns 0.454ns 0.181ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { LCLK coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.021 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[13] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.173ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[1\] " "Info: No valid register-to-register data paths exist for clock \"B\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[2\] " "Info: No valid register-to-register data paths exist for clock \"B\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[0\] " "Info: No valid register-to-register data paths exist for clock \"B\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[12\] " "Info: No valid register-to-register data paths exist for clock \"B\[12\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[15\] " "Info: No valid register-to-register data paths exist for clock \"B\[15\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[14\] " "Info: No valid register-to-register data paths exist for clock \"B\[14\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[13\] " "Info: No valid register-to-register data paths exist for clock \"B\[13\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[9\] " "Info: No valid register-to-register data paths exist for clock \"B\[9\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[8\] " "Info: No valid register-to-register data paths exist for clock \"B\[8\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[10\] " "Info: No valid register-to-register data paths exist for clock \"B\[10\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[11\] " "Info: No valid register-to-register data paths exist for clock \"B\[11\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[4\] " "Info: No valid register-to-register data paths exist for clock \"B\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[5\] " "Info: No valid register-to-register data paths exist for clock \"B\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[7\] " "Info: No valid register-to-register data paths exist for clock \"B\[7\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[6\] " "Info: No valid register-to-register data paths exist for clock \"B\[6\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[24\] " "Info: No valid register-to-register data paths exist for clock \"B\[24\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[27\] " "Info: No valid register-to-register data paths exist for clock \"B\[27\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[25\] " "Info: No valid register-to-register data paths exist for clock \"B\[25\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[26\] " "Info: No valid register-to-register data paths exist for clock \"B\[26\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[17\] " "Info: No valid register-to-register data paths exist for clock \"B\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[16\] " "Info: No valid register-to-register data paths exist for clock \"B\[16\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[20\] " "Info: No valid register-to-register data paths exist for clock \"B\[20\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[21\] " "Info: No valid register-to-register data paths exist for clock \"B\[21\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[23\] " "Info: No valid register-to-register data paths exist for clock \"B\[23\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[22\] " "Info: No valid register-to-register data paths exist for clock \"B\[22\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[19\] " "Info: No valid register-to-register data paths exist for clock \"B\[19\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[18\] " "Info: No valid register-to-register data paths exist for clock \"B\[18\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[30\] " "Info: No valid register-to-register data paths exist for clock \"B\[30\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[31\] " "Info: No valid register-to-register data paths exist for clock \"B\[31\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[28\] " "Info: No valid register-to-register data paths exist for clock \"B\[28\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[29\] " "Info: No valid register-to-register data paths exist for clock \"B\[29\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PULSE\[3\] register coin_reference:inst2\|CNT\[5\] register coin_reference:inst2\|STOP_DLO 198.14 MHz 5.047 ns Internal " "Info: Clock \"PULSE\[3\]\" has Internal fmax of 198.14 MHz between source register \"coin_reference:inst2\|CNT\[5\]\" and destination register \"coin_reference:inst2\|STOP_DLO\" (period= 5.047 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.847 ns + Longest register register " "Info: + Longest register to register delay is 4.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|CNT\[5\] 1 REG LC_X17_Y31_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y31_N7; Fanout = 4; REG Node = 'coin_reference:inst2\|CNT\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.340 ns) 0.893 ns coin_reference:inst2\|Equal1~2 2 COMB LC_X18_Y31_N2 1 " "Info: 2: + IC(0.553 ns) + CELL(0.340 ns) = 0.893 ns; Loc. = LC_X18_Y31_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { coin_reference:inst2|CNT[5] coin_reference:inst2|Equal1~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.454 ns) 1.877 ns coin_reference:inst2\|Equal1~4 3 COMB LC_X17_Y31_N1 1 " "Info: 3: + IC(0.530 ns) + CELL(0.454 ns) = 1.877 ns; Loc. = LC_X17_Y31_N1; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.340 ns) 3.119 ns coin_reference:inst2\|Equal1~10 4 COMB LC_X16_Y30_N4 2 " "Info: 4: + IC(0.902 ns) + CELL(0.340 ns) = 3.119 ns; Loc. = LC_X16_Y30_N4; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.467 ns) 4.847 ns coin_reference:inst2\|STOP_DLO 5 REG LC_X15_Y24_N4 2 " "Info: 5: + IC(1.261 ns) + CELL(0.467 ns) = 4.847 ns; Loc. = LC_X15_Y24_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 33.03 % ) " "Info: Total cell delay = 1.601 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.246 ns ( 66.97 % ) " "Info: Total interconnect delay = 3.246 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { coin_reference:inst2|CNT[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.847 ns" { coin_reference:inst2|CNT[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.553ns 0.530ns 0.902ns 1.261ns } { 0.000ns 0.340ns 0.454ns 0.340ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[3\] destination 11.387 ns + Shortest register " "Info: + Shortest clock path from clock \"PULSE\[3\]\" to destination register is 11.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns PULSE\[3\] 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'PULSE\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[3] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.401 ns) + CELL(0.225 ns) 6.761 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X8_Y20_N2 1 " "Info: 2: + IC(5.401 ns) + CELL(0.225 ns) = 6.761 ns; Loc. = LC_X8_Y20_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.626 ns" { PULSE[3] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.340 ns) 8.010 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(0.909 ns) + CELL(0.340 ns) = 8.010 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.547 ns) 11.387 ns coin_reference:inst2\|STOP_DLO 4 REG LC_X15_Y24_N4 2 " "Info: 4: + IC(2.830 ns) + CELL(0.547 ns) = 11.387 ns; Loc. = LC_X15_Y24_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 19.73 % ) " "Info: Total cell delay = 2.247 ns ( 19.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.140 ns ( 80.27 % ) " "Info: Total interconnect delay = 9.140 ns ( 80.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.387 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.387 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 5.401ns 0.909ns 2.830ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[3\] source 11.385 ns - Longest register " "Info: - Longest clock path from clock \"PULSE\[3\]\" to source register is 11.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns PULSE\[3\] 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'PULSE\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[3] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.401 ns) + CELL(0.225 ns) 6.761 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X8_Y20_N2 1 " "Info: 2: + IC(5.401 ns) + CELL(0.225 ns) = 6.761 ns; Loc. = LC_X8_Y20_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.626 ns" { PULSE[3] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.340 ns) 8.010 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(0.909 ns) + CELL(0.340 ns) = 8.010 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 11.385 ns coin_reference:inst2\|CNT\[5\] 4 REG LC_X17_Y31_N7 4 " "Info: 4: + IC(2.828 ns) + CELL(0.547 ns) = 11.385 ns; Loc. = LC_X17_Y31_N7; Fanout = 4; REG Node = 'coin_reference:inst2\|CNT\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 19.74 % ) " "Info: Total cell delay = 2.247 ns ( 19.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.138 ns ( 80.26 % ) " "Info: Total interconnect delay = 9.138 ns ( 80.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.385 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.385 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[5] {} } { 0.000ns 0.000ns 5.401ns 0.909ns 2.828ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.387 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.387 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 5.401ns 0.909ns 2.830ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.385 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.385 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[5] {} } { 0.000ns 0.000ns 5.401ns 0.909ns 2.828ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { coin_reference:inst2|CNT[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.847 ns" { coin_reference:inst2|CNT[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.553ns 0.530ns 0.902ns 1.261ns } { 0.000ns 0.340ns 0.454ns 0.340ns 0.467ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.387 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.387 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 5.401ns 0.909ns 2.830ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.385 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.385 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[5] {} } { 0.000ns 0.000ns 5.401ns 0.909ns 2.828ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PULSE\[2\] register coin_reference:inst2\|CNT\[5\] register coin_reference:inst2\|STOP_DLO 198.14 MHz 5.047 ns Internal " "Info: Clock \"PULSE\[2\]\" has Internal fmax of 198.14 MHz between source register \"coin_reference:inst2\|CNT\[5\]\" and destination register \"coin_reference:inst2\|STOP_DLO\" (period= 5.047 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.847 ns + Longest register register " "Info: + Longest register to register delay is 4.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|CNT\[5\] 1 REG LC_X17_Y31_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y31_N7; Fanout = 4; REG Node = 'coin_reference:inst2\|CNT\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.340 ns) 0.893 ns coin_reference:inst2\|Equal1~2 2 COMB LC_X18_Y31_N2 1 " "Info: 2: + IC(0.553 ns) + CELL(0.340 ns) = 0.893 ns; Loc. = LC_X18_Y31_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { coin_reference:inst2|CNT[5] coin_reference:inst2|Equal1~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.454 ns) 1.877 ns coin_reference:inst2\|Equal1~4 3 COMB LC_X17_Y31_N1 1 " "Info: 3: + IC(0.530 ns) + CELL(0.454 ns) = 1.877 ns; Loc. = LC_X17_Y31_N1; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.340 ns) 3.119 ns coin_reference:inst2\|Equal1~10 4 COMB LC_X16_Y30_N4 2 " "Info: 4: + IC(0.902 ns) + CELL(0.340 ns) = 3.119 ns; Loc. = LC_X16_Y30_N4; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.467 ns) 4.847 ns coin_reference:inst2\|STOP_DLO 5 REG LC_X15_Y24_N4 2 " "Info: 5: + IC(1.261 ns) + CELL(0.467 ns) = 4.847 ns; Loc. = LC_X15_Y24_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 33.03 % ) " "Info: Total cell delay = 1.601 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.246 ns ( 66.97 % ) " "Info: Total interconnect delay = 3.246 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { coin_reference:inst2|CNT[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.847 ns" { coin_reference:inst2|CNT[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.553ns 0.530ns 0.902ns 1.261ns } { 0.000ns 0.340ns 0.454ns 0.340ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[2\] destination 8.575 ns + Shortest register " "Info: + Shortest clock path from clock \"PULSE\[2\]\" to destination register is 8.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns PULSE\[2\] 1 CLK PIN_T4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T4; Fanout = 1; CLK Node = 'PULSE\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[2] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.479 ns) + CELL(0.340 ns) 3.949 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X8_Y20_N2 1 " "Info: 2: + IC(2.479 ns) + CELL(0.340 ns) = 3.949 ns; Loc. = LC_X8_Y20_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { PULSE[2] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.340 ns) 5.198 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(0.909 ns) + CELL(0.340 ns) = 5.198 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.547 ns) 8.575 ns coin_reference:inst2\|STOP_DLO 4 REG LC_X15_Y24_N4 2 " "Info: 4: + IC(2.830 ns) + CELL(0.547 ns) = 8.575 ns; Loc. = LC_X15_Y24_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 27.49 % ) " "Info: Total cell delay = 2.357 ns ( 27.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.218 ns ( 72.51 % ) " "Info: Total interconnect delay = 6.218 ns ( 72.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.575 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.575 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 2.479ns 0.909ns 2.830ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[2\] source 8.573 ns - Longest register " "Info: - Longest clock path from clock \"PULSE\[2\]\" to source register is 8.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns PULSE\[2\] 1 CLK PIN_T4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T4; Fanout = 1; CLK Node = 'PULSE\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[2] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.479 ns) + CELL(0.340 ns) 3.949 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X8_Y20_N2 1 " "Info: 2: + IC(2.479 ns) + CELL(0.340 ns) = 3.949 ns; Loc. = LC_X8_Y20_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { PULSE[2] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.340 ns) 5.198 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(0.909 ns) + CELL(0.340 ns) = 5.198 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 8.573 ns coin_reference:inst2\|CNT\[5\] 4 REG LC_X17_Y31_N7 4 " "Info: 4: + IC(2.828 ns) + CELL(0.547 ns) = 8.573 ns; Loc. = LC_X17_Y31_N7; Fanout = 4; REG Node = 'coin_reference:inst2\|CNT\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 27.49 % ) " "Info: Total cell delay = 2.357 ns ( 27.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.216 ns ( 72.51 % ) " "Info: Total interconnect delay = 6.216 ns ( 72.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.573 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.573 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[5] {} } { 0.000ns 0.000ns 2.479ns 0.909ns 2.828ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.575 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.575 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 2.479ns 0.909ns 2.830ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.573 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.573 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[5] {} } { 0.000ns 0.000ns 2.479ns 0.909ns 2.828ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { coin_reference:inst2|CNT[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.847 ns" { coin_reference:inst2|CNT[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.553ns 0.530ns 0.902ns 1.261ns } { 0.000ns 0.340ns 0.454ns 0.340ns 0.467ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.575 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.575 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 2.479ns 0.909ns 2.830ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.573 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.573 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[5] {} } { 0.000ns 0.000ns 2.479ns 0.909ns 2.828ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PULSE\[0\] " "Info: No valid register-to-register data paths exist for clock \"PULSE\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PULSE\[1\] " "Info: No valid register-to-register data paths exist for clock \"PULSE\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 register GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\] register GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\] 662 ps " "Info: Minimum slack time is 662 ps for clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" between source register \"GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\]\" and destination register \"GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\] 1 REG LC_X48_Y30_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y30_N2; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\] 2 REG LC_X48_Y30_N4 1 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X48_Y30_N4; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.630 ns " "Info: + Latch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.630 ns " "Info: - Launch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 destination 1.968 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\] 2 REG LC_X48_Y30_N4 1 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X48_Y30_N4; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 source 1.968 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to source register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\] 2 REG LC_X48_Y30_N2 1 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X48_Y30_N2; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 register GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|L4_3 register GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|inst14 3.016 ns " "Info: Minimum slack time is 3.016 ns for clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|L4_3\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|inst14\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|L4_3 1 REG LC_X35_Y19_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y19_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X35_Y19_N7 4 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X35_Y19_N7; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.515 ns - Smallest register register " "Info: - Smallest register to register requirement is -2.515 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-2.354 ns + " "Info: + Hold relationship between source and destination is -2.354 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -0.453 ns " "Info: + Latch edge is -0.453 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns -0.453 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with  offset of -0.453 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.901 ns " "Info: - Launch edge is 1.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns 1.901 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with inverted offset of 1.901 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 destination 1.968 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X35_Y19_N7 4 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X35_Y19_N7; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 source 1.968 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to source register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|L4_3 2 REG LC_X35_Y19_N9 1 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X35_Y19_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_4\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GLB1 register GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst97\[0\] register GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst92\[0\] 662 ps " "Info: Minimum slack time is 662 ps for clock \"GLB1\" between source register \"GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst97\[0\]\" and destination register \"GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst92\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst97\[0\] 1 REG LC_X62_Y26_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X62_Y26_N8; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst97\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst92\[0\] 2 REG LC_X62_Y26_N6 3 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X62_Y26_N6; Fanout = 3; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst92\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 destination 3.340 ns + Longest register " "Info: + Longest clock path from clock \"GLB1\" to destination register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N6 5300 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N6; Fanout = 5300; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.793 ns) + CELL(0.547 ns) 3.340 ns GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst92\[0\] 2 REG LC_X62_Y26_N6 3 " "Info: 2: + IC(2.793 ns) + CELL(0.547 ns) = 3.340 ns; Loc. = LC_X62_Y26_N6; Fanout = 3; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst92\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.38 % ) " "Info: Total cell delay = 0.547 ns ( 16.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 83.62 % ) " "Info: Total interconnect delay = 2.793 ns ( 83.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 source 3.340 ns - Shortest register " "Info: - Shortest clock path from clock \"GLB1\" to source register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N6 5300 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N6; Fanout = 5300; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.793 ns) + CELL(0.547 ns) 3.340 ns GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst97\[0\] 2 REG LC_X62_Y26_N8 1 " "Info: 2: + IC(2.793 ns) + CELL(0.547 ns) = 3.340 ns; Loc. = LC_X62_Y26_N8; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_1\|ChTK16nsB:inst30\|inst97\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.38 % ) " "Info: Total cell delay = 0.547 ns ( 16.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 83.62 % ) " "Info: Total interconnect delay = 2.793 ns ( 83.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst92[0] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|inst97[0] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "LCLK 18 " "Warning: Circuit may not operate. Detected 18 non-operational path(s) clocked by clock \"LCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "coin_reference:inst2\|GATEWIDTH\[1\] coin_reference:inst2\|DLO_PULSEOUT LCLK 1.311 ns " "Info: Found hold time violation between source  pin or register \"coin_reference:inst2\|GATEWIDTH\[1\]\" and destination pin or register \"coin_reference:inst2\|DLO_PULSEOUT\" for clock \"LCLK\" (Hold time is 1.311 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.291 ns + Largest " "Info: + Largest clock skew is 5.291 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 7.762 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 7.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.720 ns) 2.643 ns coin_reference:inst2\|MODE\[0\] 2 REG LC_X8_Y20_N0 6 " "Info: 2: + IC(0.793 ns) + CELL(0.720 ns) = 2.643 ns; Loc. = LC_X8_Y20_N0; Fanout = 6; REG Node = 'coin_reference:inst2\|MODE\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { LCLK coin_reference:inst2|MODE[0] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.088 ns) 3.136 ns coin_reference:inst2\|Mux4~0 3 COMB LC_X8_Y20_N2 1 " "Info: 3: + IC(0.405 ns) + CELL(0.088 ns) = 3.136 ns; Loc. = LC_X8_Y20_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.340 ns) 4.385 ns coin_reference:inst2\|Mux4 4 COMB LC_X8_Y16_N2 18 " "Info: 4: + IC(0.909 ns) + CELL(0.340 ns) = 4.385 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.547 ns) 7.762 ns coin_reference:inst2\|DLO_PULSEOUT 5 REG LC_X15_Y24_N2 1 " "Info: 5: + IC(2.830 ns) + CELL(0.547 ns) = 7.762 ns; Loc. = LC_X15_Y24_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.825 ns ( 36.40 % ) " "Info: Total cell delay = 2.825 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.937 ns ( 63.60 % ) " "Info: Total interconnect delay = 4.937 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.793ns 0.405ns 0.909ns 2.830ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.471 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to source register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.547 ns) 2.471 ns coin_reference:inst2\|GATEWIDTH\[1\] 2 REG LC_X18_Y31_N4 1 " "Info: 2: + IC(0.794 ns) + CELL(0.547 ns) = 2.471 ns; Loc. = LC_X18_Y31_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { LCLK coin_reference:inst2|GATEWIDTH[1] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.87 % ) " "Info: Total cell delay = 1.677 ns ( 67.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.794 ns ( 32.13 % ) " "Info: Total interconnect delay = 0.794 ns ( 32.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LCLK coin_reference:inst2|GATEWIDTH[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[1] {} } { 0.000ns 0.000ns 0.794ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.793ns 0.405ns 0.909ns 2.830ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LCLK coin_reference:inst2|GATEWIDTH[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[1] {} } { 0.000ns 0.000ns 0.794ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.819 ns - Shortest register register " "Info: - Shortest register to register delay is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|GATEWIDTH\[1\] 1 REG LC_X18_Y31_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y31_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|GATEWIDTH[1] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns coin_reference:inst2\|Equal1~0 2 COMB LC_X18_Y31_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X18_Y31_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { coin_reference:inst2|GATEWIDTH[1] coin_reference:inst2|Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.088 ns) 0.916 ns coin_reference:inst2\|Equal1~4 3 COMB LC_X17_Y31_N1 1 " "Info: 3: + IC(0.537 ns) + CELL(0.088 ns) = 0.916 ns; Loc. = LC_X17_Y31_N1; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { coin_reference:inst2|Equal1~0 coin_reference:inst2|Equal1~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.340 ns) 2.158 ns coin_reference:inst2\|Equal1~10 4 COMB LC_X16_Y30_N4 2 " "Info: 4: + IC(0.902 ns) + CELL(0.340 ns) = 2.158 ns; Loc. = LC_X16_Y30_N4; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.368 ns) 3.819 ns coin_reference:inst2\|DLO_PULSEOUT 5 REG LC_X15_Y24_N2 1 " "Info: 5: + IC(1.293 ns) + CELL(0.368 ns) = 3.819 ns; Loc. = LC_X15_Y24_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 28.46 % ) " "Info: Total cell delay = 1.087 ns ( 28.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.732 ns ( 71.54 % ) " "Info: Total interconnect delay = 2.732 ns ( 71.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { coin_reference:inst2|GATEWIDTH[1] coin_reference:inst2|Equal1~0 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { coin_reference:inst2|GATEWIDTH[1] {} coin_reference:inst2|Equal1~0 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.537ns 0.902ns 1.293ns } { 0.000ns 0.291ns 0.088ns 0.340ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.793ns 0.405ns 0.909ns 2.830ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LCLK coin_reference:inst2|GATEWIDTH[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[1] {} } { 0.000ns 0.000ns 0.794ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { coin_reference:inst2|GATEWIDTH[1] coin_reference:inst2|Equal1~0 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { coin_reference:inst2|GATEWIDTH[1] {} coin_reference:inst2|Equal1~0 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.537ns 0.902ns 1.293ns } { 0.000ns 0.291ns 0.088ns 0.340ns 0.368ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "coin_reference:inst2\|GATEWIDTH\[13\] nADS LCLK 15.807 ns register " "Info: tsu for register \"coin_reference:inst2\|GATEWIDTH\[13\]\" (data pin = \"nADS\", clock pin = \"LCLK\") is 15.807 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.680 ns + Longest pin register " "Info: + Longest pin to register delay is 17.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns nADS 1 PIN PIN_A10 22 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_A10; Fanout = 22; PIN Node = 'nADS'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nADS } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1296 2272 2440 1312 "nADS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.606 ns) + CELL(0.088 ns) 5.829 ns v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_9 2 COMB LC_X27_Y27_N5 18 " "Info: 2: + IC(4.606 ns) + CELL(0.088 ns) = 5.829 ns; Loc. = LC_X27_Y27_N5; Fanout = 18; COMB Node = 'v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6263 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.088 ns) 7.407 ns coin_reference:inst2\|Equal15~0 3 COMB LC_X27_Y26_N2 2 " "Info: 3: + IC(1.490 ns) + CELL(0.088 ns) = 7.407 ns; Loc. = LC_X27_Y26_N2; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.340 ns) 8.585 ns coin_reference:inst2\|Equal15~3 4 COMB LC_X29_Y26_N3 19 " "Info: 4: + IC(0.838 ns) + CELL(0.340 ns) = 8.585 ns; Loc. = LC_X29_Y26_N3; Fanout = 19; COMB Node = 'coin_reference:inst2\|Equal15~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.088 ns) 10.346 ns coin_reference:inst2\|B_MASK\[16\]~0 5 COMB LC_X25_Y23_N2 10 " "Info: 5: + IC(1.673 ns) + CELL(0.088 ns) = 10.346 ns; Loc. = LC_X25_Y23_N2; Fanout = 10; COMB Node = 'coin_reference:inst2\|B_MASK\[16\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { coin_reference:inst2|Equal15~3 coin_reference:inst2|B_MASK[16]~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.454 ns) 12.091 ns coin_reference:inst2\|GATEWIDTH\[15\]~0 6 COMB LC_X22_Y21_N1 16 " "Info: 6: + IC(1.291 ns) + CELL(0.454 ns) = 12.091 ns; Loc. = LC_X22_Y21_N1; Fanout = 16; COMB Node = 'coin_reference:inst2\|GATEWIDTH\[15\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { coin_reference:inst2|B_MASK[16]~0 coin_reference:inst2|GATEWIDTH[15]~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.408 ns) + CELL(0.181 ns) 17.680 ns coin_reference:inst2\|GATEWIDTH\[13\] 7 REG IOC_X69_Y21_N1 1 " "Info: 7: + IC(5.408 ns) + CELL(0.181 ns) = 17.680 ns; Loc. = IOC_X69_Y21_N1; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.589 ns" { coin_reference:inst2|GATEWIDTH[15]~0 coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.374 ns ( 13.43 % ) " "Info: Total cell delay = 2.374 ns ( 13.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.306 ns ( 86.57 % ) " "Info: Total interconnect delay = 15.306 ns ( 86.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.680 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|B_MASK[16]~0 coin_reference:inst2|GATEWIDTH[15]~0 coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.680 ns" { nADS {} nADS~out0 {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|B_MASK[16]~0 {} coin_reference:inst2|GATEWIDTH[15]~0 {} coin_reference:inst2|GATEWIDTH[13] {} } { 0.000ns 0.000ns 4.606ns 1.490ns 0.838ns 1.673ns 1.291ns 5.408ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.340ns 0.088ns 0.454ns 0.181ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.148 ns + " "Info: + Micro setup delay of destination is 0.148 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.021 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to destination register is 2.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.173 ns) 2.021 ns coin_reference:inst2\|GATEWIDTH\[13\] 2 REG IOC_X69_Y21_N1 1 " "Info: 2: + IC(0.718 ns) + CELL(0.173 ns) = 2.021 ns; Loc. = IOC_X69_Y21_N1; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { LCLK coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.303 ns ( 64.47 % ) " "Info: Total cell delay = 1.303 ns ( 64.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 35.53 % ) " "Info: Total interconnect delay = 0.718 ns ( 35.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { LCLK coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.021 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[13] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.173ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.680 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|B_MASK[16]~0 coin_reference:inst2|GATEWIDTH[15]~0 coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.680 ns" { nADS {} nADS~out0 {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|B_MASK[16]~0 {} coin_reference:inst2|GATEWIDTH[15]~0 {} coin_reference:inst2|GATEWIDTH[13] {} } { 0.000ns 0.000ns 4.606ns 1.490ns 0.838ns 1.673ns 1.291ns 5.408ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.340ns 0.088ns 0.454ns 0.181ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { LCLK coin_reference:inst2|GATEWIDTH[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.021 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[13] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.173ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PULSE\[3\] GOUT\[0\] coin_reference:inst2\|DLO_PULSEOUT 23.181 ns register " "Info: tco from clock \"PULSE\[3\]\" to destination pin \"GOUT\[0\]\" through register \"coin_reference:inst2\|DLO_PULSEOUT\" is 23.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[3\] source 11.387 ns + Longest register " "Info: + Longest clock path from clock \"PULSE\[3\]\" to source register is 11.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns PULSE\[3\] 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'PULSE\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[3] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.401 ns) + CELL(0.225 ns) 6.761 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X8_Y20_N2 1 " "Info: 2: + IC(5.401 ns) + CELL(0.225 ns) = 6.761 ns; Loc. = LC_X8_Y20_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.626 ns" { PULSE[3] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.340 ns) 8.010 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(0.909 ns) + CELL(0.340 ns) = 8.010 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.547 ns) 11.387 ns coin_reference:inst2\|DLO_PULSEOUT 4 REG LC_X15_Y24_N2 1 " "Info: 4: + IC(2.830 ns) + CELL(0.547 ns) = 11.387 ns; Loc. = LC_X15_Y24_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 19.73 % ) " "Info: Total cell delay = 2.247 ns ( 19.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.140 ns ( 80.27 % ) " "Info: Total interconnect delay = 9.140 ns ( 80.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.387 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.387 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 5.401ns 0.909ns 2.830ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.621 ns + Longest register pin " "Info: + Longest register to pin delay is 11.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|DLO_PULSEOUT 1 REG LC_X15_Y24_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y24_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.340 ns) 1.814 ns coin_reference:inst2\|GREEN_PULSE~0 2 COMB LC_X8_Y20_N9 1 " "Info: 2: + IC(1.474 ns) + CELL(0.340 ns) = 1.814 ns; Loc. = LC_X8_Y20_N9; Fanout = 1; COMB Node = 'coin_reference:inst2\|GREEN_PULSE~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { coin_reference:inst2|DLO_PULSEOUT coin_reference:inst2|GREEN_PULSE~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.454 ns) 3.669 ns coin_reference:inst2\|GREEN_PULSE~1 3 COMB LC_X17_Y20_N0 2 " "Info: 3: + IC(1.401 ns) + CELL(0.454 ns) = 3.669 ns; Loc. = LC_X17_Y20_N0; Fanout = 2; COMB Node = 'coin_reference:inst2\|GREEN_PULSE~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { coin_reference:inst2|GREEN_PULSE~0 coin_reference:inst2|GREEN_PULSE~1 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.325 ns) + CELL(2.627 ns) 11.621 ns GOUT\[0\] 4 PIN PIN_P20 0 " "Info: 4: + IC(5.325 ns) + CELL(2.627 ns) = 11.621 ns; Loc. = PIN_P20; Fanout = 0; PIN Node = 'GOUT\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.952 ns" { coin_reference:inst2|GREEN_PULSE~1 GOUT[0] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1024 3000 3176 1040 "GOUT\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.421 ns ( 29.44 % ) " "Info: Total cell delay = 3.421 ns ( 29.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 70.56 % ) " "Info: Total interconnect delay = 8.200 ns ( 70.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.621 ns" { coin_reference:inst2|DLO_PULSEOUT coin_reference:inst2|GREEN_PULSE~0 coin_reference:inst2|GREEN_PULSE~1 GOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.621 ns" { coin_reference:inst2|DLO_PULSEOUT {} coin_reference:inst2|GREEN_PULSE~0 {} coin_reference:inst2|GREEN_PULSE~1 {} GOUT[0] {} } { 0.000ns 1.474ns 1.401ns 5.325ns } { 0.000ns 0.340ns 0.454ns 2.627ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.387 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.387 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 5.401ns 0.909ns 2.830ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.621 ns" { coin_reference:inst2|DLO_PULSEOUT coin_reference:inst2|GREEN_PULSE~0 coin_reference:inst2|GREEN_PULSE~1 GOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.621 ns" { coin_reference:inst2|DLO_PULSEOUT {} coin_reference:inst2|GREEN_PULSE~0 {} coin_reference:inst2|GREEN_PULSE~1 {} GOUT[0] {} } { 0.000ns 1.474ns 1.401ns 5.325ns } { 0.000ns 0.340ns 0.454ns 2.627ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IDD\[2\] D\[29\] 18.945 ns Longest " "Info: Longest tpd from source pin \"IDD\[2\]\" to destination pin \"D\[29\]\" is 18.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns IDD\[2\] 1 PIN PIN_C17 52 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C17; Fanout = 52; PIN Node = 'IDD\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDD[2] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1056 2272 2440 1072 "IDD\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.184 ns) + CELL(0.225 ns) 9.544 ns v1495usr_hal:inst3\|a395x_if:I2\|mask_i9_x 2 COMB LC_X28_Y26_N9 15 " "Info: 2: + IC(8.184 ns) + CELL(0.225 ns) = 9.544 ns; Loc. = LC_X28_Y26_N9; Fanout = 15; COMB Node = 'v1495usr_hal:inst3\|a395x_if:I2\|mask_i9_x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.409 ns" { IDD[2] v1495usr_hal:inst3|a395x_if:I2|mask_i9_x } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 427 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.454 ns) 11.835 ns v1495usr_hal:inst3\|a395x_if:I2\|OUT_i_x_28 3 COMB LC_X36_Y27_N5 1 " "Info: 3: + IC(1.837 ns) + CELL(0.454 ns) = 11.835 ns; Loc. = LC_X36_Y27_N5; Fanout = 1; COMB Node = 'v1495usr_hal:inst3\|a395x_if:I2\|OUT_i_x_28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { v1495usr_hal:inst3|a395x_if:I2|mask_i9_x v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 285 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.483 ns) + CELL(2.627 ns) 18.945 ns D\[29\] 4 PIN PIN_M15 0 " "Info: 4: + IC(4.483 ns) + CELL(2.627 ns) = 18.945 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'D\[29\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.110 ns" { v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 D[29] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1088 4976 5152 1104 "D\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.441 ns ( 23.44 % ) " "Info: Total cell delay = 4.441 ns ( 23.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.504 ns ( 76.56 % ) " "Info: Total interconnect delay = 14.504 ns ( 76.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.945 ns" { IDD[2] v1495usr_hal:inst3|a395x_if:I2|mask_i9_x v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 D[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.945 ns" { IDD[2] {} IDD[2]~out0 {} v1495usr_hal:inst3|a395x_if:I2|mask_i9_x {} v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 {} D[29] {} } { 0.000ns 0.000ns 8.184ns 1.837ns 4.483ns } { 0.000ns 1.135ns 0.225ns 0.454ns 2.627ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "coin_reference:inst2\|D_DATA\[5\] LAD\[5\] LCLK 0.141 ns register " "Info: th for register \"coin_reference:inst2\|D_DATA\[5\]\" (data pin = \"LAD\[5\]\", clock pin = \"LCLK\") is 0.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.395 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns coin_reference:inst2\|D_DATA\[5\] 2 REG LC_X36_Y29_N2 2 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X36_Y29_N2; Fanout = 2; REG Node = 'coin_reference:inst2\|D_DATA\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { LCLK coin_reference:inst2|D_DATA[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK coin_reference:inst2|D_DATA[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|D_DATA[5] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.266 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LAD\[5\] 1 PIN PIN_A11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A11; Fanout = 2; PIN Node = 'LAD\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LAD[5] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1152 4976 5152 1168 "LAD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns LAD~10 2 COMB IOC_X36_Y33_N0 25 " "Info: 2: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = IOC_X36_Y33_N0; Fanout = 25; COMB Node = 'LAD~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { LAD[5] LAD~10 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1152 4976 5152 1168 "LAD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.089 ns) 2.266 ns coin_reference:inst2\|D_DATA\[5\] 3 REG LC_X36_Y29_N2 2 " "Info: 3: + IC(1.042 ns) + CELL(0.089 ns) = 2.266 ns; Loc. = LC_X36_Y29_N2; Fanout = 2; REG Node = 'coin_reference:inst2\|D_DATA\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { LAD~10 coin_reference:inst2|D_DATA[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/460/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 54.02 % ) " "Info: Total cell delay = 1.224 ns ( 54.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 45.98 % ) " "Info: Total interconnect delay = 1.042 ns ( 45.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { LAD[5] LAD~10 coin_reference:inst2|D_DATA[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { LAD[5] {} LAD~10 {} coin_reference:inst2|D_DATA[5] {} } { 0.000ns 0.000ns 1.042ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK coin_reference:inst2|D_DATA[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|D_DATA[5] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { LAD[5] LAD~10 coin_reference:inst2|D_DATA[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { LAD[5] {} LAD~10 {} coin_reference:inst2|D_DATA[5] {} } { 0.000ns 0.000ns 1.042ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 07:55:31 2014 " "Info: Processing ended: Wed May 28 07:55:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
