{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1616081435826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616081435837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616081435838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 21:00:35 2021 " "Processing started: Thu Mar 18 21:00:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616081435838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081435838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081435838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616081437180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616081437180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/microcode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/controlunit/microcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcode " "Found entity 1: microcode" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstLd " "Found entity 1: reg_RstLd" {  } { { "verilog_scripts/registers/reg_RstLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstincld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstincld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstIncLd " "Found entity 1: reg_RstIncLd" {  } { { "verilog_scripts/registers/reg_RstIncLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstIncLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstinc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstinc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstInc " "Found entity 1: reg_RstInc" {  } { { "verilog_scripts/registers/reg_RstInc.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstInc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_id.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ID " "Found entity 1: reg_ID" {  } { { "verilog_scripts/registers/reg_ID.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_AC " "Found entity 1: reg_AC" {  } { { "verilog_scripts/registers/reg_AC.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "verilog_scripts/buffer.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog_scripts/ALU.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux1_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux1_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_ControlUnit " "Found entity 1: mux1_ControlUnit" {  } { { "verilog_scripts/Mux/mux1_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux1_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux2_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux2_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_ControlUnit " "Found entity 1: mux2_ControlUnit" {  } { { "verilog_scripts/Mux/mux2_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux2_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/controlunit/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/testbenches/tb_microcode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/testbenches/tb_microcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_microcode " "Found entity 1: tb_microcode" {  } { { "verilog_scripts/TestBenches/tb_microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_microcode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/testbenches/tb_mux2_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/testbenches/tb_mux2_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mux2_CU " "Found entity 1: tb_mux2_CU" {  } { { "verilog_scripts/TestBenches/tb_mux2_CU.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_mux2_CU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616081479526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081479526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_mux2_CU " "Elaborating entity \"tb_mux2_CU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616081479646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcode microcode:micromemory " "Elaborating entity \"microcode\" for hierarchy \"microcode:micromemory\"" {  } { { "verilog_scripts/TestBenches/tb_mux2_CU.v" "micromemory" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_mux2_CU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616081479787 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ucode.data_a 0 microcode.v(13) " "Net \"ucode.data_a\" at microcode.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616081479789 "|microcode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ucode.waddr_a 0 microcode.v(13) " "Net \"ucode.waddr_a\" at microcode.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616081479790 "|microcode"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ucode.we_a 0 microcode.v(13) " "Net \"ucode.we_a\" at microcode.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616081479790 "|microcode"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1616081481270 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616081481896 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 18 21:01:21 2021 " "Processing ended: Thu Mar 18 21:01:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616081481896 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616081481896 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616081481896 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081481896 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616081482662 ""}
