<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2019-12-23T21:28:36.908+0900" type="Warning"/>
        <logs message="CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations." projectName="HLS" solutionName="solution1" date="2019-12-23T21:28:34.963+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS" solutionName="solution1" date="2019-12-23T21:28:34.960+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-328] Router estimated timing not met.&#xA;Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.&#xA;Phase 10 Post Router Timing | Checksum: 1de858812&#xA;&#xA;&#xA;Time (s): cpu = 00:02:40 ; elapsed = 00:02:01 . Memory (MB): peak = 2501.133 ; gain = 16.387 ; free physical = 220 ; free virtual = 2945" projectName="HLS" solutionName="solution1" date="2019-12-23T21:28:31.471+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 15da4c2c1&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2484.746 ; gain = 0.000 ; free physical = 201 ; free virtual = 2983&#xA;Post Restoration Checksum: NetGraph: a0fc7fec NumContArr: bca842d5 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 15da4c2c1&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2484.746 ; gain = 0.000 ; free physical = 201 ; free virtual = 2984&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 15da4c2c1&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2484.746 ; gain = 0.000 ; free physical = 185 ; free virtual = 2968&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 15da4c2c1&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2484.746 ; gain = 0.000 ; free physical = 185 ; free virtual = 2968&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 141a16eba&#xA;&#xA;&#xA;Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2484.746 ; gain = 0.000 ; free physical = 182 ; free virtual = 2965" projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:46.426+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.608+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.606+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.604+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.603+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.600+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.598+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.594+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tlast[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tlast[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.587+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.582+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.578+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.574+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_data_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_data_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS" solutionName="solution1" date="2019-12-23T21:26:31.571+0900" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
