obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/uart_dual.o: \
 D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/uart_dual.c \
 D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/uart_dual.h \
 ../HINS_CPU_V1_0_bsp/system.h ../HINS_CPU_V1_0_bsp/linker.h \
 ../HINS_CPU_V1_0_bsp//drivers/inc/altera_avalon_pio_regs.h \
 ../HINS_CPU_V1_0_bsp//HAL/inc/io.h \
 ../HINS_CPU_V1_0_bsp//HAL/inc/alt_types.h \
 ../HINS_CPU_V1_0_bsp//HAL/inc/alt_types.h \
 ../HINS_CPU_V1_0_bsp//drivers/inc/altera_avalon_uart_regs.h \
 ../HINS_CPU_V1_0_bsp//HAL/inc/sys/alt_irq.h \
 ../HINS_CPU_V1_0_bsp//HAL/inc/nios2.h \
 D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/common.h \
 D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/memory_manage.h \
 D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/nios2_var_addr.h \
 D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/adda_config.h \
 ../HINS_CPU_V1_0_bsp//drivers/inc/altera_avalon_spi_regs.h

D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/uart_dual.h:

../HINS_CPU_V1_0_bsp/system.h:

../HINS_CPU_V1_0_bsp/linker.h:

../HINS_CPU_V1_0_bsp//drivers/inc/altera_avalon_pio_regs.h:

../HINS_CPU_V1_0_bsp//HAL/inc/io.h:

../HINS_CPU_V1_0_bsp//HAL/inc/alt_types.h:

../HINS_CPU_V1_0_bsp//HAL/inc/alt_types.h:

../HINS_CPU_V1_0_bsp//drivers/inc/altera_avalon_uart_regs.h:

../HINS_CPU_V1_0_bsp//HAL/inc/sys/alt_irq.h:

../HINS_CPU_V1_0_bsp//HAL/inc/nios2.h:

D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/common.h:

D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/memory_manage.h:

D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/nios2_var_addr.h:

D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/adda_config.h:

../HINS_CPU_V1_0_bsp//drivers/inc/altera_avalon_spi_regs.h:
