#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jan 05 15:19:08 2025
# Process ID: 24972
# Current directory: E:/work/tju/DE/Final/ball/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9980 E:\work\tju\DE\Final\ball\project_1\project_1.xpr
# Log file: E:/work/tju/DE/Final/ball/project_1/vivado.log
# Journal file: E:/work/tju/DE/Final/ball/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/work/tju/DE/Final/ball/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Program/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
reset_run music_win_synth_1
launch_runs music_win_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'music_win'...
[Sun Jan 05 15:19:36 2025] Launched music_win_synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/music_win_synth_1/runme.log
wait_on_run music_win_synth_1
[Sun Jan 05 15:19:36 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:19:41 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:19:46 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:19:51 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:20:01 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:20:12 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:20:22 2025] Waiting for music_win_synth_1 to finish...
[Sun Jan 05 15:20:22 2025] music_win_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 961.191 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:01:14 . Memory (MB): peak = 961.191 ; gain = 753.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'speed_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'speed_control' (1#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-638] synthesizing module 'display7' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display7' (2#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-638] synthesizing module 'game_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
INFO: [Synth 8-638] synthesizing module 'VGA_display' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
	Parameter HORIZONTAL_ACTIVE_PIXELS bound to: 640 - type: integer 
	Parameter VERTICAL_ACTIVE_LINES bound to: 480 - type: integer 
	Parameter TOTAL_HORIZONTAL_PIXELS bound to: 800 - type: integer 
	Parameter TOTAL_VERTICAL_LINES bound to: 521 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HORIZONTAL_FRONT_PORCH bound to: 16 - type: integer 
	Parameter VERTICAL_SYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VERTICAL_FRONT_PORCH bound to: 10 - type: integer 
	Parameter UP_BOUND bound to: 10 - type: integer 
	Parameter DOWN_BOUND bound to: 480 - type: integer 
	Parameter LEFT_BOUND bound to: 20 - type: integer 
	Parameter RIGHT_BOUND bound to: 630 - type: integer 
	Parameter BLOCK_DOWN_LINE bound to: 70 - type: integer 
	Parameter BLOCK_UP_LINE bound to: 35 - type: integer 
	Parameter BLOCK_WIDTH bound to: 63 - type: integer 
	Parameter BALL_RAD bound to: 10 - type: integer 
	Parameter BALL_NUM bound to: 10 - type: integer 
	Parameter BLOCK_INIT bound to: 20'b11111111111111111111 
	Parameter INIT_BALL_X bound to: 330 - type: integer 
	Parameter INIT_BALL_Y bound to: 390 - type: integer 
	Parameter INIT_UP_POS bound to: 400 - type: integer 
	Parameter INIT_DOWN_POS bound to: 430 - type: integer 
	Parameter INIT_LEFT_POS bound to: 230 - type: integer 
	Parameter INIT_RIGHT_POS bound to: 430 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider4Times' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'divider4Times' (3#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'VGA_display' (4#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'game_control' (5#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
INFO: [Synth 8-638] synthesizing module 'sound_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'sound_control' (6#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-638] synthesizing module 'MP3_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
	Parameter MAX_DELAY bound to: 16600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Divider' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
	Parameter Time bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Divider' (7#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
INFO: [Synth 8-638] synthesizing module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_lose' (8#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
INFO: [Synth 8-638] synthesizing module 'music_win' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_win' (9#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'music_get' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_get' (10#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_get' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
INFO: [Synth 8-638] synthesizing module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_crash' (11#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
INFO: [Synth 8-256] done synthesizing module 'MP3_control' (12#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top' (13#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:01:15 . Memory (MB): peak = 966.973 ; gain = 759.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:01:15 . Memory (MB): peak = 966.973 ; gain = 759.707
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Vivado 12-507] No nets matched 'iPause_IBUF'. [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc:39]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:01:19 . Memory (MB): peak = 1362.145 ; gain = 1154.879
39 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.145 ; gain = 400.953
write_schematic E:/work/tju/DE/Final/ball/project_1/schematic_top.sch
E:/work/tju/DE/Final/ball/project_1/schematic_top.sch
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library work [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:1]
[Sun Jan 05 15:26:37 2025] Launched synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Jan 05 15:27:04 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jan 05 15:27:47 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:09:11 . Memory (MB): peak = 1689.301 ; gain = 1482.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'speed_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'speed_control' (1#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-638] synthesizing module 'display7' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display7' (2#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-638] synthesizing module 'game_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
INFO: [Synth 8-638] synthesizing module 'VGA_display' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
	Parameter HORIZONTAL_ACTIVE_PIXELS bound to: 640 - type: integer 
	Parameter VERTICAL_ACTIVE_LINES bound to: 480 - type: integer 
	Parameter TOTAL_HORIZONTAL_PIXELS bound to: 800 - type: integer 
	Parameter TOTAL_VERTICAL_LINES bound to: 521 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HORIZONTAL_FRONT_PORCH bound to: 16 - type: integer 
	Parameter VERTICAL_SYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VERTICAL_FRONT_PORCH bound to: 10 - type: integer 
	Parameter UP_BOUND bound to: 10 - type: integer 
	Parameter DOWN_BOUND bound to: 480 - type: integer 
	Parameter LEFT_BOUND bound to: 20 - type: integer 
	Parameter RIGHT_BOUND bound to: 630 - type: integer 
	Parameter BLOCK_DOWN_LINE bound to: 70 - type: integer 
	Parameter BLOCK_UP_LINE bound to: 35 - type: integer 
	Parameter BLOCK_WIDTH bound to: 63 - type: integer 
	Parameter BALL_RAD bound to: 10 - type: integer 
	Parameter BALL_NUM bound to: 10 - type: integer 
	Parameter BLOCK_INIT bound to: 20'b11111111111111111111 
	Parameter INIT_BALL_X bound to: 330 - type: integer 
	Parameter INIT_BALL_Y bound to: 390 - type: integer 
	Parameter INIT_UP_POS bound to: 400 - type: integer 
	Parameter INIT_DOWN_POS bound to: 430 - type: integer 
	Parameter INIT_LEFT_POS bound to: 230 - type: integer 
	Parameter INIT_RIGHT_POS bound to: 430 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider4Times' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'divider4Times' (3#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'VGA_display' (4#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'game_control' (5#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
INFO: [Synth 8-638] synthesizing module 'sound_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'sound_control' (6#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-638] synthesizing module 'MP3_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
	Parameter MAX_DELAY bound to: 16600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Divider' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
	Parameter Time bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Divider' (7#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
INFO: [Synth 8-638] synthesizing module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_lose' (8#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
INFO: [Synth 8-638] synthesizing module 'music_win' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_win' (9#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'music_get' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_get' (10#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_get' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
INFO: [Synth 8-638] synthesizing module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_crash' (11#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
INFO: [Synth 8-256] done synthesizing module 'MP3_control' (12#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top' (13#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:09:12 . Memory (MB): peak = 1689.301 ; gain = 1482.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:09:12 . Memory (MB): peak = 1689.301 ; gain = 1482.035
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Vivado 12-507] No nets matched 'iPause_IBUF'. [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc:39]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:09:13 . Memory (MB): peak = 1739.398 ; gain = 1532.133
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
write_schematic -format pdf -orientation portrait E:/work/tju/DE/Final/ball/project_1/schematic_all.pdf
E:/work/tju/DE/Final/ball/project_1/schematic_all.pdf
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library work [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:1]
[Sun Jan 05 17:31:04 2025] Launched synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Jan 05 17:31:29 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jan 05 17:32:10 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709814A
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 02:14:21 . Memory (MB): peak = 1824.801 ; gain = 1617.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'speed_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'speed_control' (1#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-638] synthesizing module 'display7' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display7' (2#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-638] synthesizing module 'game_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
	Parameter HORIZONTAL_ACTIVE_PIXELS bound to: 640 - type: integer 
	Parameter VERTICAL_ACTIVE_LINES bound to: 480 - type: integer 
	Parameter TOTAL_HORIZONTAL_PIXELS bound to: 800 - type: integer 
	Parameter TOTAL_VERTICAL_LINES bound to: 521 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HORIZONTAL_FRONT_PORCH bound to: 16 - type: integer 
	Parameter VERTICAL_SYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VERTICAL_FRONT_PORCH bound to: 10 - type: integer 
	Parameter UP_BOUND bound to: 10 - type: integer 
	Parameter DOWN_BOUND bound to: 480 - type: integer 
	Parameter LEFT_BOUND bound to: 20 - type: integer 
	Parameter RIGHT_BOUND bound to: 630 - type: integer 
	Parameter BLOCK_DOWN_LINE bound to: 70 - type: integer 
	Parameter BLOCK_UP_LINE bound to: 35 - type: integer 
	Parameter BLOCK_WIDTH bound to: 63 - type: integer 
	Parameter BALL_RAD bound to: 10 - type: integer 
	Parameter BALL_NUM bound to: 10 - type: integer 
	Parameter BLOCK_INIT bound to: 20'b11111111111111111111 
	Parameter INIT_BALL_X bound to: 330 - type: integer 
	Parameter INIT_BALL_Y bound to: 390 - type: integer 
	Parameter INIT_UP_POS bound to: 400 - type: integer 
	Parameter INIT_DOWN_POS bound to: 430 - type: integer 
	Parameter INIT_LEFT_POS bound to: 230 - type: integer 
	Parameter INIT_RIGHT_POS bound to: 430 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider4Times' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'divider4Times' (3#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'game_control' (4#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v:3]
INFO: [Synth 8-638] synthesizing module 'sound_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'sound_control' (5#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-638] synthesizing module 'MP3_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
	Parameter MAX_DELAY bound to: 16600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Divider' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
	Parameter Time bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Divider' (6#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
INFO: [Synth 8-638] synthesizing module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_lose' (7#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
INFO: [Synth 8-638] synthesizing module 'music_win' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_win' (8#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'music_get' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_get' (9#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_get' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
INFO: [Synth 8-638] synthesizing module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_crash' (10#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
INFO: [Synth 8-256] done synthesizing module 'MP3_control' (11#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top' (12#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 02:14:21 . Memory (MB): peak = 1858.859 ; gain = 1651.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 02:14:21 . Memory (MB): peak = 1858.859 ; gain = 1651.594
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Vivado 12-507] No nets matched 'iPause_IBUF'. [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc:39]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
update_compile_order -fileset sources_1
remove_files E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v
file delete -force E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sun Jan 05 17:34:13 2025] Launched synth_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Jan 05 17:34:48 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jan 05 17:36:08 2025] Launched impl_1...
Run output will be captured here: E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 02:17:15 . Memory (MB): peak = 1901.695 ; gain = 1694.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
INFO: [Synth 8-638] synthesizing module 'speed_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'speed_control' (1#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v:3]
INFO: [Synth 8-638] synthesizing module 'display7' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display7' (2#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v:3]
INFO: [Synth 8-638] synthesizing module 'game_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
	Parameter HORIZONTAL_ACTIVE_PIXELS bound to: 640 - type: integer 
	Parameter VERTICAL_ACTIVE_LINES bound to: 480 - type: integer 
	Parameter TOTAL_HORIZONTAL_PIXELS bound to: 800 - type: integer 
	Parameter TOTAL_VERTICAL_LINES bound to: 521 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HORIZONTAL_FRONT_PORCH bound to: 16 - type: integer 
	Parameter VERTICAL_SYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VERTICAL_FRONT_PORCH bound to: 10 - type: integer 
	Parameter UP_BOUND bound to: 10 - type: integer 
	Parameter DOWN_BOUND bound to: 480 - type: integer 
	Parameter LEFT_BOUND bound to: 20 - type: integer 
	Parameter RIGHT_BOUND bound to: 630 - type: integer 
	Parameter BLOCK_DOWN_LINE bound to: 70 - type: integer 
	Parameter BLOCK_UP_LINE bound to: 35 - type: integer 
	Parameter BLOCK_WIDTH bound to: 63 - type: integer 
	Parameter BALL_RAD bound to: 10 - type: integer 
	Parameter BALL_NUM bound to: 10 - type: integer 
	Parameter BLOCK_INIT bound to: 20'b11111111111111111111 
	Parameter INIT_BALL_X bound to: 330 - type: integer 
	Parameter INIT_BALL_Y bound to: 390 - type: integer 
	Parameter INIT_UP_POS bound to: 400 - type: integer 
	Parameter INIT_DOWN_POS bound to: 430 - type: integer 
	Parameter INIT_LEFT_POS bound to: 230 - type: integer 
	Parameter INIT_RIGHT_POS bound to: 430 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider4Times' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'divider4Times' (3#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:4]
INFO: [Synth 8-256] done synthesizing module 'game_control' (4#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v:3]
INFO: [Synth 8-638] synthesizing module 'sound_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'sound_control' (5#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v:3]
INFO: [Synth 8-638] synthesizing module 'MP3_control' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
	Parameter MAX_DELAY bound to: 16600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Divider' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
	Parameter Time bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Divider' (6#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v:20]
INFO: [Synth 8-638] synthesizing module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_lose' (7#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_lose_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_lose' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
INFO: [Synth 8-638] synthesizing module 'music_win' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_win' (8#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_win_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'music_get' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_get' (9#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_get_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_get' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
INFO: [Synth 8-638] synthesizing module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'music_crash' (10#1) [E:/work/tju/DE/Final/ball/project_1/.Xil/Vivado-24972-Chiaro/realtime/music_crash_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'music_crash' [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
INFO: [Synth 8-256] done synthesizing module 'MP3_control' (11#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top' (12#1) [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 02:17:15 . Memory (MB): peak = 1901.695 ; gain = 1694.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 02:17:16 . Memory (MB): peak = 1901.695 ; gain = 1694.430
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose.dcp' for cell 'mp3/music_0'
INFO: [Project 1-454] Reading design checkpoint 'E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win.dcp' for cell 'mp3/music_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get.dcp' for cell 'mp3/music_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash.dcp' for cell 'mp3/music_3'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Vivado 12-507] No nets matched 'iPause_IBUF'. [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc:39]
Finished Parsing XDC File [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/constrs_1/imports/new/port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/work/tju/DE/Final/ball/project_1/project_1.runs/impl_1/Top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
write_schematic -format pdf -orientation portrait E:/work/tju/DE/Final/ball/project_1/schematic.pdf
E:/work/tju/DE/Final/ball/project_1/schematic.pdf
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 21:25:26 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1992.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
1: 
Time=100000 iPause=0 to_left=0 to_right=0 speed_up=1 speed_down=0
Time=120000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
Time=140000 iPause=0 to_left=0 to_right=0 speed_up=1 speed_down=0
Time=160000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
Time=260000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=1
Time=280000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
2: 
Time=380000 iPause=0 to_left=1 to_right=0 speed_up=0 speed_down=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 2006.195 ; gain = 13.699
set_property target_simulator ModelSim [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -install_path F:/Program/ModelSim/win32pe
WARNING: [Vivado 12-3661] Failed to remove file:E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/Program/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [USF-ModelSim-40] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-ModelSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-ModelSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-ModelSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-ModelSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-ModelSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-ModelSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-ModelSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Reading F:/Program/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {Top_tb_compile.do}
# ** Error: Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Copying F:/Program/ModelSim/win32pe/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:/Program/ModelSim/win32pe/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
#          MODELSIM set to F:/Program/ModelSim/win32pe/../modelsim.ini.
#          The MODELSIM environment variable is used to find the modelsim.ini
#          file, so this local copy will not be used.
# Error in macro ./Top_tb_compile.do line 15
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Copying F:/Program/ModelSim/win32pe/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:/Program/ModelSim/win32pe/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
#          MODELSIM set to F:/Program/ModelSim/win32pe/../modelsim.ini.
#          The MODELSIM environment variable is used to find the modelsim.ini
#          file, so this local copy will not be used.
#     while executing
# "exec <nul: {F:\Program\ModelSim\win32pe\vmap.EXE} xil_defaultlib msim/xil_defaultlib"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\Program\\ModelSim\\win32pe\\vmap xil_defaultlib msim/xil_defaultlib"
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:50 . Memory (MB): peak = 2014.602 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4703] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:51 . Memory (MB): peak = 2014.602 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 21:30:09 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2014.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
VGA: HSync=x VSync=x R=xxx G=xxx B=xx
MP3: DREQ=1 RESET=x XCS=x SI=x SCLK=x
1: 
Time=100000 iPause=0 to_left=0 to_right=0 speed_up=1 speed_down=0
Time=120000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
Time=140000 iPause=0 to_left=0 to_right=0 speed_up=1 speed_down=0
Time=160000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
Time=260000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=1
Time=280000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
2: 
Time=380000 iPause=0 to_left=1 to_right=0 speed_up=0 speed_down=0
MP3: DREQ=1 RESET=0 XCS=1 SI=1 SCLK=x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 21:32:12 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2014.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
VGA: HSync=x VSync=x R=xxx G=xxx B=xx
MP3: DREQ=1 RESET=x XCS=x SI=x SCLK=x
1: 
Time=100000 iPause=0 to_left=0 to_right=0 speed_up=1 speed_down=0
Time=120000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
Time=140000 iPause=0 to_left=0 to_right=0 speed_up=1 speed_down=0
Time=160000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
Time=260000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=1
Time=280000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
2: 
Time=380000 iPause=0 to_left=1 to_right=0 speed_up=0 speed_down=0
MP3: DREQ=1 RESET=0 XCS=1 SI=1 SCLK=x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2014.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_win.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/win.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_lose.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/lose.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_get.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/get.coe'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/music_crash.mif'
INFO: [USF-XSim-25] Exported 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/crash.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_win/music_win_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_win
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_win_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_lose
INFO: [VRFC 10-311] analyzing module music_lose_bindec
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_lose_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_lose/music_lose_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_get
INFO: [VRFC 10-311] analyzing module music_get_bindec
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_get_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_get/music_get_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_crash
INFO: [VRFC 10-311] analyzing module music_crash_bindec
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_crash_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_crash/music_crash_sim_netlist.v:2107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Times
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP3_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speed_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:134]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:136]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.divider4Times
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.MP3_control
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 21:34:25 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2014.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
VGA: HSync=x VSync=x R=xxx G=xxx B=xx
MP3: DREQ=1 RESET=x XCS=x SI=x SCLK=x
1: 
Time=100000 iPause=0 to_left=0 to_right=0 speed_up=1 speed_down=0
Time=120000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
Time=140000 iPause=0 to_left=0 to_right=0 speed_up=1 speed_down=0
Time=160000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
Time=260000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=1
Time=280000 iPause=0 to_left=0 to_right=0 speed_up=0 speed_down=0
2: 
Time=380000 iPause=0 to_left=1 to_right=0 speed_up=0 speed_down=0
MP3: DREQ=1 RESET=0 XCS=1 SI=1 SCLK=x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2014.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 05 21:35:05 2025...
