Classic Timing Analyzer report for g09_lab2
Fri Feb 21 21:33:31 2014
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.319 ns    ; bin[0]                                                                                                          ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.825 ns   ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; BCD[3]                                                                                                          ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.558 ns   ; bin[4]                                                                                                          ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                                                                                 ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-------+--------------+------------+--------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+--------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.319 ns   ; bin[0] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 4.300 ns   ; bin[5] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; clock    ;
; N/A   ; None         ; 3.945 ns   ; bin[1] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 3.937 ns   ; bin[3] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 3.933 ns   ; bin[2] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 3.848 ns   ; bin[4] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
+-------+--------------+------------+--------+-----------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                       ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To     ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 11.825 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; BCD[3] ; clock      ;
; N/A   ; None         ; 11.825 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; BCD[3] ; clock      ;
; N/A   ; None         ; 11.825 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; BCD[3] ; clock      ;
; N/A   ; None         ; 11.825 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; BCD[3] ; clock      ;
; N/A   ; None         ; 11.825 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; BCD[3] ; clock      ;
; N/A   ; None         ; 11.825 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; BCD[3] ; clock      ;
; N/A   ; None         ; 11.699 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; BCD[1] ; clock      ;
; N/A   ; None         ; 11.699 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; BCD[1] ; clock      ;
; N/A   ; None         ; 11.699 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; BCD[1] ; clock      ;
; N/A   ; None         ; 11.699 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; BCD[1] ; clock      ;
; N/A   ; None         ; 11.699 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; BCD[1] ; clock      ;
; N/A   ; None         ; 11.699 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; BCD[1] ; clock      ;
; N/A   ; None         ; 11.371 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; BCD[6] ; clock      ;
; N/A   ; None         ; 11.371 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; BCD[6] ; clock      ;
; N/A   ; None         ; 11.371 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; BCD[6] ; clock      ;
; N/A   ; None         ; 11.371 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; BCD[6] ; clock      ;
; N/A   ; None         ; 11.371 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; BCD[6] ; clock      ;
; N/A   ; None         ; 11.371 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; BCD[6] ; clock      ;
; N/A   ; None         ; 11.248 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; BCD[5] ; clock      ;
; N/A   ; None         ; 11.248 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; BCD[5] ; clock      ;
; N/A   ; None         ; 11.248 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; BCD[5] ; clock      ;
; N/A   ; None         ; 11.248 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; BCD[5] ; clock      ;
; N/A   ; None         ; 11.248 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; BCD[5] ; clock      ;
; N/A   ; None         ; 11.248 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; BCD[5] ; clock      ;
; N/A   ; None         ; 11.228 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; BCD[2] ; clock      ;
; N/A   ; None         ; 11.228 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; BCD[2] ; clock      ;
; N/A   ; None         ; 11.228 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; BCD[2] ; clock      ;
; N/A   ; None         ; 11.228 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; BCD[2] ; clock      ;
; N/A   ; None         ; 11.228 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; BCD[2] ; clock      ;
; N/A   ; None         ; 11.228 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; BCD[2] ; clock      ;
; N/A   ; None         ; 10.931 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; BCD[0] ; clock      ;
; N/A   ; None         ; 10.931 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; BCD[0] ; clock      ;
; N/A   ; None         ; 10.931 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; BCD[0] ; clock      ;
; N/A   ; None         ; 10.931 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; BCD[0] ; clock      ;
; N/A   ; None         ; 10.931 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; BCD[0] ; clock      ;
; N/A   ; None         ; 10.931 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; BCD[0] ; clock      ;
; N/A   ; None         ; 10.613 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; BCD[4] ; clock      ;
; N/A   ; None         ; 10.613 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; BCD[4] ; clock      ;
; N/A   ; None         ; 10.613 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; BCD[4] ; clock      ;
; N/A   ; None         ; 10.613 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; BCD[4] ; clock      ;
; N/A   ; None         ; 10.613 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; BCD[4] ; clock      ;
; N/A   ; None         ; 10.613 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; BCD[4] ; clock      ;
; N/A   ; None         ; 10.563 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; BCD[7] ; clock      ;
; N/A   ; None         ; 10.563 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; BCD[7] ; clock      ;
; N/A   ; None         ; 10.563 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; BCD[7] ; clock      ;
; N/A   ; None         ; 10.563 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; BCD[7] ; clock      ;
; N/A   ; None         ; 10.563 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; BCD[7] ; clock      ;
; N/A   ; None         ; 10.563 ns  ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; BCD[7] ; clock      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                            ;
+---------------+-------------+-----------+--------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+--------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.558 ns ; bin[4] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -3.643 ns ; bin[2] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -3.647 ns ; bin[3] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -3.655 ns ; bin[1] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -4.010 ns ; bin[5] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg5 ; clock    ;
; N/A           ; None        ; -4.029 ns ; bin[0] ; lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
+---------------+-------------+-----------+--------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Feb 21 21:33:31 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g09_lab2 -c g09_lab2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for memory "lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "bin[0]", clock pin = "clock") is 4.319 ns
    Info: + Longest pin to memory delay is 7.208 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T8; Fanout = 1; PIN Node = 'bin[0]'
        Info: 2: + IC(6.206 ns) + CELL(0.159 ns) = 7.208 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.002 ns ( 13.90 % )
        Info: Total interconnect delay = 6.206 ns ( 86.10 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.929 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.747 ns) = 2.929 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.773 ns ( 60.53 % )
        Info: Total interconnect delay = 1.156 ns ( 39.47 % )
Info: tco from clock "clock" to destination pin "BCD[3]" through memory "lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0" is 11.825 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.929 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.747 ns) = 2.929 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.773 ns ( 60.53 % )
        Info: Total interconnect delay = 1.156 ns ( 39.47 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 8.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y5; Fanout = 1; MEM Node = 'lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|q_a[3]'
        Info: 3: + IC(2.289 ns) + CELL(2.996 ns) = 8.662 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'BCD[3]'
        Info: Total cell delay = 6.373 ns ( 73.57 % )
        Info: Total interconnect delay = 2.289 ns ( 26.43 % )
Info: th for memory "lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "bin[4]", clock pin = "clock") is -3.558 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.929 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.747 ns) = 2.929 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.773 ns ( 60.53 % )
        Info: Total interconnect delay = 1.156 ns ( 39.47 % )
    Info: + Micro hold delay of destination is 0.250 ns
    Info: - Shortest pin to memory delay is 6.737 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'bin[4]'
        Info: 2: + IC(5.714 ns) + CELL(0.159 ns) = 6.737 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.023 ns ( 15.18 % )
        Info: Total interconnect delay = 5.714 ns ( 84.82 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Fri Feb 21 21:33:31 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


