and r0, r1, #31 
bic r1, r0, r2 
lsl r1, r1, #1 
mvn r0, r1 
mov r1, r0, asr #31 
