<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z007sclg225-1" LaunchTime="1619605374">
  <File Type="PA-TCL" Name="full_testbench_bd_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="full_testbench_bd_wrapper_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="full_testbench_bd_wrapper.msk"/>
  <File Type="RDI-RDI" Name="full_testbench_bd_wrapper.vdi"/>
  <File Type="BG-BIT" Name="full_testbench_bd_wrapper.bit"/>
  <File Type="BG-DRC" Name="full_testbench_bd_wrapper.drc"/>
  <File Type="BG-BGN" Name="full_testbench_bd_wrapper.bgn"/>
  <File Type="BG-BIN" Name="full_testbench_bd_wrapper.bin"/>
  <File Type="BITSTR-RBT" Name="full_testbench_bd_wrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="full_testbench_bd_wrapper.nky"/>
  <File Type="BITSTR-BMM" Name="full_testbench_bd_wrapper_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="full_testbench_bd_wrapper.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="full_testbench_bd_wrapper.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="full_testbench_bd_wrapper.ltx"/>
  <File Type="RCFI_FILE" Name="full_testbench_bd_wrapper.rcfi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-HWDEF" Name="full_testbench_bd_wrapper.hwdef"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="full_testbench_bd_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DCP" Name="full_testbench_bd_wrapper_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="full_testbench_bd_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="full_testbench_bd_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-TIMING-PB" Name="full_testbench_bd_wrapper_timing_summary_routed.pb"/>
  <File Type="OPT-DCP" Name="full_testbench_bd_wrapper_opt.dcp"/>
  <File Type="PLACE-DCP" Name="full_testbench_bd_wrapper_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="full_testbench_bd_wrapper_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="full_testbench_bd_wrapper_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="full_testbench_bd_wrapper_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="full_testbench_bd_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="full_testbench_bd_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="PDI-FILE" Name="full_testbench_bd_wrapper.pdi"/>
  <File Type="CFI_FILE" Name="full_testbench_bd_wrapper.cfi"/>
  <File Type="RNPI_FILE" Name="full_testbench_bd_wrapper.rnpi"/>
  <File Type="NPI_FILE" Name="full_testbench_bd_wrapper.npi"/>
  <File Type="RBD_FILE" Name="full_testbench_bd_wrapper.rbd"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/params.v">
      <FileInfo SFType="VHeader">
        <Attr Name="IsGlobalInclude" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/new/params.v"/>
        <Attr Name="ImportTime" Val="1614955481"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/new/alu.v"/>
        <Attr Name="ImportTime" Val="1614861629"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/alu_input_output_reg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/new/alu_input_output_reg.v"/>
        <Attr Name="ImportTime" Val="1614511818"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/cu_ram.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/new/cu_ram.v"/>
        <Attr Name="ImportTime" Val="1614859942"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/general_registers.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/new/general_registers.v"/>
        <Attr Name="ImportTime" Val="1614474049"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/multiplexer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/new/multiplexer.v"/>
        <Attr Name="ImportTime" Val="1614857505"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/control_unit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v"/>
        <Attr Name="ImportTime" Val="1614958826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/program_memory.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/new/program_memory.v"/>
        <Attr Name="ImportTime" Val="1614959441"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/full_testbench_bd/full_testbench_bd.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/bd/full_testbench_bd/full_testbench_bd.bd"/>
        <Attr Name="ImportTime" Val="1619609968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/full_testbench_bd_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.gen/sources_1/bd/full_testbench_bd/hdl/full_testbench_bd_wrapper.v"/>
        <Attr Name="ImportTime" Val="1614969441"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/control_unit_tb_auto_bd/control_unit_tb_auto_bd.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../CPU_Project/CPU_Project.srcs/sources_1/bd/control_unit_tb_auto_bd/control_unit_tb_auto_bd.bd"/>
        <Attr Name="ImportTime" Val="1619609968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="full_testbench_bd_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="full_testbench_bd_multiplexer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="full_testbench_bd_cu_ram_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="full_testbench_bd_general_registers_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="full_testbench_bd_multiplexer_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="full_testbench_bd_control_unit_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="full_testbench_bd_alu_op_B_0"/>
  <BlockFileSet Type="BlockSrcs" Name="full_testbench_bd_alu_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="full_testbench_bd_program_memory_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="full_testbench_bd_alu_op_A_0"/>
</GenRun>
