#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Apr 25 2016 12:55:34

#File Generated:     Sep 4 2017 18:17:34

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\bin/sjplacer.exe --proj-name RosOnAStick --netlist-vh2 RosOnAStick_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2a.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/psoc4a/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/psoc4a/irqconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/psoc4a/dsiconn.cydata --pins-file pins_44-TQFP.xml --lib-file RosOnAStick_p.lib --sdc-file RosOnAStick.sdc --io-pcf RosOnAStick.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Apr 25 2016	12:53:53

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - RosOnAStick_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2a.ark
Package                   - 
Defparam file             - 
SDC file                  - RosOnAStick.sdc
Output directory          - .
Timing library            - RosOnAStick_p.lib
IO Placement file         - RosOnAStick.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "RosOnAStick_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2a.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	6
    Number of Sequential MCs    	:	16
    Number of DPs               	:	4
    Number of Controls          	:	2
    Number of Status            	:	1
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	22/32
    UDBS                        :	4/4
    IOs                         :	23/36


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 20
Clock: ADC_SAR_SEQ_intClock | Frequency: N/A       | Target:   8.0 MHz
Clock: ADC_SAR_SEQ_intClock(FFB) | Frequency: N/A       | Target:   8.0 MHz
Clock: CapSense_SampleClk   | Frequency: N/A       | Target:   0.1 MHz
Clock: CapSense_SampleClk(FFB) | Frequency: N/A       | Target:   0.1 MHz
Clock: CapSense_SenseClk    | Frequency: N/A       | Target:   0.1 MHz
Clock: CapSense_SenseClk(FFB) | Frequency: N/A       | Target:   0.1 MHz
Clock: CyHFCLK              | Frequency:  29.1 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  24.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  24.0 MHz
Clock: I2CMaster_SCBCLK     | Frequency: N/A       | Target:   1.6 MHz
Clock: I2CMaster_SCBCLK(FFB) | Frequency: N/A       | Target:   1.6 MHz
Clock: PWM_Clock            | Frequency: N/A       | Target:   1.0 MHz
Clock: PWM_Clock(FFB)       | Frequency: N/A       | Target:   1.0 MHz
Clock: Quad_Clock           | Frequency: N/A       | Target:  24.0 MHz
Clock: Quad_Clock(FFB)      | Frequency: N/A       | Target:  24.0 MHz
Clock: ROSSerial_UART_Clock | Frequency: N/A       | Target:   1.8 MHz
Clock: ROSSerial_UART_Clock(FFB) | Frequency: N/A       | Target:   1.8 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.1 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 20
Clock: ADC_SAR_SEQ_intClock | Frequency: N/A       | Target:   8.0 MHz
Clock: ADC_SAR_SEQ_intClock(FFB) | Frequency: N/A       | Target:   8.0 MHz
Clock: CapSense_SampleClk   | Frequency: N/A       | Target:   0.1 MHz
Clock: CapSense_SampleClk(FFB) | Frequency: N/A       | Target:   0.1 MHz
Clock: CapSense_SenseClk    | Frequency: N/A       | Target:   0.1 MHz
Clock: CapSense_SenseClk(FFB) | Frequency: N/A       | Target:   0.1 MHz
Clock: CyHFCLK              | Frequency:  29.1 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  24.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  24.0 MHz
Clock: I2CMaster_SCBCLK     | Frequency: N/A       | Target:   1.6 MHz
Clock: I2CMaster_SCBCLK(FFB) | Frequency: N/A       | Target:   1.6 MHz
Clock: PWM_Clock            | Frequency: N/A       | Target:   1.0 MHz
Clock: PWM_Clock(FFB)       | Frequency: N/A       | Target:   1.0 MHz
Clock: Quad_Clock           | Frequency: N/A       | Target:  24.0 MHz
Clock: Quad_Clock(FFB)      | Frequency: N/A       | Target:  24.0 MHz
Clock: ROSSerial_UART_Clock | Frequency: N/A       | Target:   1.8 MHz
Clock: ROSSerial_UART_Clock(FFB) | Frequency: N/A       | Target:   1.8 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.3 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	6
    Number of Sequential MCs    	:	16
    Number of DPs               	:	4
    Number of Controls          	:	2
    Number of Status            	:	1
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	23

Device Utilization Summary
    Macrocells                  :	22/32
    IOs                         :	23/36



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 20
Clock: ADC_SAR_SEQ_intClock | Frequency: N/A       | Target:   8.0 MHz
Clock: ADC_SAR_SEQ_intClock(FFB) | Frequency: N/A       | Target:   8.0 MHz
Clock: CapSense_SampleClk   | Frequency: N/A       | Target:   0.1 MHz
Clock: CapSense_SampleClk(FFB) | Frequency: N/A       | Target:   0.1 MHz
Clock: CapSense_SenseClk    | Frequency: N/A       | Target:   0.1 MHz
Clock: CapSense_SenseClk(FFB) | Frequency: N/A       | Target:   0.1 MHz
Clock: CyHFCLK              | Frequency:  29.1 MHz | Target:  26.3 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  24.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  24.0 MHz
Clock: I2CMaster_SCBCLK     | Frequency: N/A       | Target:   1.6 MHz
Clock: I2CMaster_SCBCLK(FFB) | Frequency: N/A       | Target:   1.6 MHz
Clock: PWM_Clock            | Frequency: N/A       | Target:   1.0 MHz
Clock: PWM_Clock(FFB)       | Frequency: N/A       | Target:   1.0 MHz
Clock: Quad_Clock           | Frequency: N/A       | Target:  24.0 MHz
Clock: Quad_Clock(FFB)      | Frequency: N/A       | Target:  24.0 MHz
Clock: ROSSerial_UART_Clock | Frequency: N/A       | Target:   1.8 MHz
Clock: ROSSerial_UART_Clock(FFB) | Frequency: N/A       | Target:   1.8 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 1.0 sec.

