
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000078  00800200  00000ae0  00000b74  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ae0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000013f  00800278  00800278  00000bec  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000bec  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000280  00000000  00000000  00000c1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002128  00000000  00000000  00000e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f31  00000000  00000000  00002fc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000140f  00000000  00000000  00003ef5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000064c  00000000  00000000  00005304  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000074d  00000000  00000000  00005950  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f79  00000000  00000000  0000609d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d0  00000000  00000000  00007016  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	dc c0       	rjmp	.+440    	; 0x1c6 <__vector_3>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	fc c2       	rjmp	.+1528   	; 0x656 <__vector_23>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	85 c4       	rjmp	.+2314   	; 0x970 <__vector_25>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	cd c4       	rjmp	.+2458   	; 0xa08 <__vector_27>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	dc c3       	rjmp	.+1976   	; 0x856 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	46 04       	cpc	r4, r6
  e6:	98 04       	cpc	r9, r8
  e8:	98 04       	cpc	r9, r8
  ea:	98 04       	cpc	r9, r8
  ec:	98 04       	cpc	r9, r8
  ee:	98 04       	cpc	r9, r8
  f0:	98 04       	cpc	r9, r8
  f2:	98 04       	cpc	r9, r8
  f4:	46 04       	cpc	r4, r6
  f6:	98 04       	cpc	r9, r8
  f8:	98 04       	cpc	r9, r8
  fa:	98 04       	cpc	r9, r8
  fc:	98 04       	cpc	r9, r8
  fe:	98 04       	cpc	r9, r8
 100:	98 04       	cpc	r9, r8
 102:	98 04       	cpc	r9, r8
 104:	48 04       	cpc	r4, r8
 106:	98 04       	cpc	r9, r8
 108:	98 04       	cpc	r9, r8
 10a:	98 04       	cpc	r9, r8
 10c:	98 04       	cpc	r9, r8
 10e:	98 04       	cpc	r9, r8
 110:	98 04       	cpc	r9, r8
 112:	98 04       	cpc	r9, r8
 114:	98 04       	cpc	r9, r8
 116:	98 04       	cpc	r9, r8
 118:	98 04       	cpc	r9, r8
 11a:	98 04       	cpc	r9, r8
 11c:	98 04       	cpc	r9, r8
 11e:	98 04       	cpc	r9, r8
 120:	98 04       	cpc	r9, r8
 122:	98 04       	cpc	r9, r8
 124:	48 04       	cpc	r4, r8
 126:	98 04       	cpc	r9, r8
 128:	98 04       	cpc	r9, r8
 12a:	98 04       	cpc	r9, r8
 12c:	98 04       	cpc	r9, r8
 12e:	98 04       	cpc	r9, r8
 130:	98 04       	cpc	r9, r8
 132:	98 04       	cpc	r9, r8
 134:	98 04       	cpc	r9, r8
 136:	98 04       	cpc	r9, r8
 138:	98 04       	cpc	r9, r8
 13a:	98 04       	cpc	r9, r8
 13c:	98 04       	cpc	r9, r8
 13e:	98 04       	cpc	r9, r8
 140:	98 04       	cpc	r9, r8
 142:	98 04       	cpc	r9, r8
 144:	94 04       	cpc	r9, r4
 146:	98 04       	cpc	r9, r8
 148:	98 04       	cpc	r9, r8
 14a:	98 04       	cpc	r9, r8
 14c:	98 04       	cpc	r9, r8
 14e:	98 04       	cpc	r9, r8
 150:	98 04       	cpc	r9, r8
 152:	98 04       	cpc	r9, r8
 154:	71 04       	cpc	r7, r1
 156:	98 04       	cpc	r9, r8
 158:	98 04       	cpc	r9, r8
 15a:	98 04       	cpc	r9, r8
 15c:	98 04       	cpc	r9, r8
 15e:	98 04       	cpc	r9, r8
 160:	98 04       	cpc	r9, r8
 162:	98 04       	cpc	r9, r8
 164:	98 04       	cpc	r9, r8
 166:	98 04       	cpc	r9, r8
 168:	98 04       	cpc	r9, r8
 16a:	98 04       	cpc	r9, r8
 16c:	98 04       	cpc	r9, r8
 16e:	98 04       	cpc	r9, r8
 170:	98 04       	cpc	r9, r8
 172:	98 04       	cpc	r9, r8
 174:	65 04       	cpc	r6, r5
 176:	98 04       	cpc	r9, r8
 178:	98 04       	cpc	r9, r8
 17a:	98 04       	cpc	r9, r8
 17c:	98 04       	cpc	r9, r8
 17e:	98 04       	cpc	r9, r8
 180:	98 04       	cpc	r9, r8
 182:	98 04       	cpc	r9, r8
 184:	83 04       	cpc	r8, r3

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e0 ee       	ldi	r30, 0xE0	; 224
 19e:	fa e0       	ldi	r31, 0x0A	; 10
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a8 37       	cpi	r26, 0x78	; 120
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	23 e0       	ldi	r18, 0x03	; 3
 1b2:	a8 e7       	ldi	r26, 0x78	; 120
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a7 3b       	cpi	r26, 0xB7	; 183
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	7f d1       	rcall	.+766    	; 0x4c0 <main>
 1c2:	8c c4       	rjmp	.+2328   	; 0xadc <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <__vector_3>:
	
	
	#ifdef MCP_DEBUG
	//fprintf(&uart_out, "MCP_LOAD_TX0\t%x\n", msg.data);
	#endif // MCP_DEBUG
}
 1c6:	1f 92       	push	r1
 1c8:	0f 92       	push	r0
 1ca:	0f b6       	in	r0, 0x3f	; 63
 1cc:	0f 92       	push	r0
 1ce:	11 24       	eor	r1, r1
 1d0:	0b b6       	in	r0, 0x3b	; 59
 1d2:	0f 92       	push	r0
 1d4:	ff 92       	push	r15
 1d6:	0f 93       	push	r16
 1d8:	1f 93       	push	r17
 1da:	2f 93       	push	r18
 1dc:	3f 93       	push	r19
 1de:	4f 93       	push	r20
 1e0:	5f 93       	push	r21
 1e2:	6f 93       	push	r22
 1e4:	7f 93       	push	r23
 1e6:	8f 93       	push	r24
 1e8:	9f 93       	push	r25
 1ea:	af 93       	push	r26
 1ec:	bf 93       	push	r27
 1ee:	ef 93       	push	r30
 1f0:	ff 93       	push	r31
 1f2:	cf 93       	push	r28
 1f4:	df 93       	push	r29
 1f6:	cd b7       	in	r28, 0x3d	; 61
 1f8:	de b7       	in	r29, 0x3e	; 62
 1fa:	2e 97       	sbiw	r28, 0x0e	; 14
 1fc:	de bf       	out	0x3e, r29	; 62
 1fe:	cd bf       	out	0x3d, r28	; 61
 200:	f8 94       	cli
 202:	19 82       	std	Y+1, r1	; 0x01
 204:	80 e6       	ldi	r24, 0x60	; 96
 206:	8a 83       	std	Y+2, r24	; 0x02
 208:	80 e9       	ldi	r24, 0x90	; 144
 20a:	8b 83       	std	Y+3, r24	; 0x03
 20c:	81 e0       	ldi	r24, 0x01	; 1
 20e:	8c 83       	std	Y+4, r24	; 0x04
 210:	21 d1       	rcall	.+578    	; 0x454 <mcp_readstatus>
 212:	81 ff       	sbrs	r24, 1
 214:	08 c0       	rjmp	.+16     	; 0x226 <__vector_3+0x60>
 216:	81 e0       	ldi	r24, 0x01	; 1
 218:	89 83       	std	Y+1, r24	; 0x01
 21a:	80 e7       	ldi	r24, 0x70	; 112
 21c:	8a 83       	std	Y+2, r24	; 0x02
 21e:	84 e9       	ldi	r24, 0x94	; 148
 220:	8b 83       	std	Y+3, r24	; 0x03
 222:	82 e0       	ldi	r24, 0x02	; 2
 224:	8c 83       	std	Y+4, r24	; 0x04
 226:	fe 01       	movw	r30, r28
 228:	35 96       	adiw	r30, 0x05	; 5
 22a:	8a e0       	ldi	r24, 0x0A	; 10
 22c:	df 01       	movw	r26, r30
 22e:	1d 92       	st	X+, r1
 230:	8a 95       	dec	r24
 232:	e9 f7       	brne	.-6      	; 0x22e <__vector_3+0x68>
 234:	8a 81       	ldd	r24, Y+2	; 0x02
 236:	85 66       	ori	r24, 0x65	; 101
 238:	f0 d0       	rcall	.+480    	; 0x41a <mcp_read>
 23a:	8f 70       	andi	r24, 0x0F	; 15
 23c:	8e 83       	std	Y+6, r24	; 0x06
 23e:	ce d2       	rcall	.+1436   	; 0x7dc <spi_ss_low>
 240:	8b 81       	ldd	r24, Y+3	; 0x03
 242:	d7 d2       	rcall	.+1454   	; 0x7f2 <spi_transmit>
 244:	80 e0       	ldi	r24, 0x00	; 0
 246:	d5 d2       	rcall	.+1450   	; 0x7f2 <spi_transmit>
 248:	8d 83       	std	Y+5, r24	; 0x05
 24a:	ca d2       	rcall	.+1428   	; 0x7e0 <spi_ss_high>
 24c:	c7 d2       	rcall	.+1422   	; 0x7dc <spi_ss_low>
 24e:	8b 81       	ldd	r24, Y+3	; 0x03
 250:	82 60       	ori	r24, 0x02	; 2
 252:	cf d2       	rcall	.+1438   	; 0x7f2 <spi_transmit>
 254:	8e 81       	ldd	r24, Y+6	; 0x06
 256:	88 23       	and	r24, r24
 258:	81 f0       	breq	.+32     	; 0x27a <__vector_3+0xb4>
 25a:	f1 2c       	mov	r15, r1
 25c:	0f 2d       	mov	r16, r15
 25e:	10 e0       	ldi	r17, 0x00	; 0
 260:	80 e0       	ldi	r24, 0x00	; 0
 262:	c7 d2       	rcall	.+1422   	; 0x7f2 <spi_transmit>
 264:	e7 e0       	ldi	r30, 0x07	; 7
 266:	f0 e0       	ldi	r31, 0x00	; 0
 268:	ec 0f       	add	r30, r28
 26a:	fd 1f       	adc	r31, r29
 26c:	e0 0f       	add	r30, r16
 26e:	f1 1f       	adc	r31, r17
 270:	80 83       	st	Z, r24
 272:	f3 94       	inc	r15
 274:	8e 81       	ldd	r24, Y+6	; 0x06
 276:	f8 16       	cp	r15, r24
 278:	88 f3       	brcs	.-30     	; 0x25c <__vector_3+0x96>
 27a:	b2 d2       	rcall	.+1380   	; 0x7e0 <spi_ss_high>
 27c:	29 81       	ldd	r18, Y+1	; 0x01
 27e:	e9 81       	ldd	r30, Y+1	; 0x01
 280:	f0 e0       	ldi	r31, 0x00	; 0
 282:	e6 58       	subi	r30, 0x86	; 134
 284:	fd 4f       	sbci	r31, 0xFD	; 253
 286:	80 81       	ld	r24, Z
 288:	90 e0       	ldi	r25, 0x00	; 0
 28a:	dc 01       	movw	r26, r24
 28c:	aa 0f       	add	r26, r26
 28e:	bb 1f       	adc	r27, r27
 290:	88 0f       	add	r24, r24
 292:	99 1f       	adc	r25, r25
 294:	88 0f       	add	r24, r24
 296:	99 1f       	adc	r25, r25
 298:	88 0f       	add	r24, r24
 29a:	99 1f       	adc	r25, r25
 29c:	a8 0f       	add	r26, r24
 29e:	b9 1f       	adc	r27, r25
 2a0:	80 e5       	ldi	r24, 0x50	; 80
 2a2:	28 9f       	mul	r18, r24
 2a4:	a0 0d       	add	r26, r0
 2a6:	b1 1d       	adc	r27, r1
 2a8:	11 24       	eor	r1, r1
 2aa:	a4 58       	subi	r26, 0x84	; 132
 2ac:	bd 4f       	sbci	r27, 0xFD	; 253
 2ae:	8a e0       	ldi	r24, 0x0A	; 10
 2b0:	fe 01       	movw	r30, r28
 2b2:	35 96       	adiw	r30, 0x05	; 5
 2b4:	01 90       	ld	r0, Z+
 2b6:	0d 92       	st	X+, r0
 2b8:	8a 95       	dec	r24
 2ba:	e1 f7       	brne	.-8      	; 0x2b4 <__vector_3+0xee>
 2bc:	e9 81       	ldd	r30, Y+1	; 0x01
 2be:	f0 e0       	ldi	r31, 0x00	; 0
 2c0:	a9 81       	ldd	r26, Y+1	; 0x01
 2c2:	b0 e0       	ldi	r27, 0x00	; 0
 2c4:	a6 58       	subi	r26, 0x86	; 134
 2c6:	bd 4f       	sbci	r27, 0xFD	; 253
 2c8:	8c 91       	ld	r24, X
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	01 96       	adiw	r24, 0x01	; 1
 2ce:	87 70       	andi	r24, 0x07	; 7
 2d0:	90 78       	andi	r25, 0x80	; 128
 2d2:	e6 58       	subi	r30, 0x86	; 134
 2d4:	fd 4f       	sbci	r31, 0xFD	; 253
 2d6:	80 83       	st	Z, r24
 2d8:	6c 81       	ldd	r22, Y+4	; 0x04
 2da:	40 e0       	ldi	r20, 0x00	; 0
 2dc:	8c e2       	ldi	r24, 0x2C	; 44
 2de:	c5 d0       	rcall	.+394    	; 0x46a <mcp_bitmodify>
 2e0:	78 94       	sei
 2e2:	2e 96       	adiw	r28, 0x0e	; 14
 2e4:	0f b6       	in	r0, 0x3f	; 63
 2e6:	f8 94       	cli
 2e8:	de bf       	out	0x3e, r29	; 62
 2ea:	0f be       	out	0x3f, r0	; 63
 2ec:	cd bf       	out	0x3d, r28	; 61
 2ee:	df 91       	pop	r29
 2f0:	cf 91       	pop	r28
 2f2:	ff 91       	pop	r31
 2f4:	ef 91       	pop	r30
 2f6:	bf 91       	pop	r27
 2f8:	af 91       	pop	r26
 2fa:	9f 91       	pop	r25
 2fc:	8f 91       	pop	r24
 2fe:	7f 91       	pop	r23
 300:	6f 91       	pop	r22
 302:	5f 91       	pop	r21
 304:	4f 91       	pop	r20
 306:	3f 91       	pop	r19
 308:	2f 91       	pop	r18
 30a:	1f 91       	pop	r17
 30c:	0f 91       	pop	r16
 30e:	ff 90       	pop	r15
 310:	0f 90       	pop	r0
 312:	0b be       	out	0x3b, r0	; 59
 314:	0f 90       	pop	r0
 316:	0f be       	out	0x3f, r0	; 63
 318:	0f 90       	pop	r0
 31a:	1f 90       	pop	r1
 31c:	18 95       	reti

0000031e <can_init>:
 31e:	b9 d0       	rcall	.+370    	; 0x492 <mcp_init>
 320:	43 e0       	ldi	r20, 0x03	; 3
 322:	63 e0       	ldi	r22, 0x03	; 3
 324:	8b e2       	ldi	r24, 0x2B	; 43
 326:	a1 d0       	rcall	.+322    	; 0x46a <mcp_bitmodify>
 328:	ea 9a       	sbi	0x1d, 2	; 29
 32a:	50 98       	cbi	0x0a, 0	; 10
 32c:	08 95       	ret

0000032e <can_read_buffer>:


can_msg_t can_read_buffer(uint8_t rx_buffer_select)
{
 32e:	cf 93       	push	r28
 330:	df 93       	push	r29
	const uint8_t n = rx_buffer_select; // not different but just a shorter variable name
	
	can_msg_t msg = {};
 332:	2a e0       	ldi	r18, 0x0A	; 10
 334:	fc 01       	movw	r30, r24
 336:	11 92       	st	Z+, r1
 338:	2a 95       	dec	r18
 33a:	e9 f7       	brne	.-6      	; 0x336 <can_read_buffer+0x8>
	
	if (rx_head[n] != rx_tail[n])
 33c:	70 e0       	ldi	r23, 0x00	; 0
 33e:	fb 01       	movw	r30, r22
 340:	e6 58       	subi	r30, 0x86	; 134
 342:	fd 4f       	sbci	r31, 0xFD	; 253
 344:	30 81       	ld	r19, Z
 346:	fb 01       	movw	r30, r22
 348:	e8 58       	subi	r30, 0x88	; 136
 34a:	fd 4f       	sbci	r31, 0xFD	; 253
 34c:	20 81       	ld	r18, Z
 34e:	32 17       	cp	r19, r18
 350:	41 f1       	breq	.+80     	; 0x3a2 <can_read_buffer+0x74>
	{
		msg = rx_buffer[n][rx_tail[n]];
 352:	ef 01       	movw	r28, r30
 354:	20 81       	ld	r18, Z
 356:	30 e0       	ldi	r19, 0x00	; 0
 358:	f9 01       	movw	r30, r18
 35a:	ee 0f       	add	r30, r30
 35c:	ff 1f       	adc	r31, r31
 35e:	22 0f       	add	r18, r18
 360:	33 1f       	adc	r19, r19
 362:	22 0f       	add	r18, r18
 364:	33 1f       	adc	r19, r19
 366:	22 0f       	add	r18, r18
 368:	33 1f       	adc	r19, r19
 36a:	e2 0f       	add	r30, r18
 36c:	f3 1f       	adc	r31, r19
 36e:	20 e5       	ldi	r18, 0x50	; 80
 370:	26 9f       	mul	r18, r22
 372:	a0 01       	movw	r20, r0
 374:	27 9f       	mul	r18, r23
 376:	50 0d       	add	r21, r0
 378:	11 24       	eor	r1, r1
 37a:	e4 0f       	add	r30, r20
 37c:	f5 1f       	adc	r31, r21
 37e:	e4 58       	subi	r30, 0x84	; 132
 380:	fd 4f       	sbci	r31, 0xFD	; 253
 382:	2a e0       	ldi	r18, 0x0A	; 10
 384:	dc 01       	movw	r26, r24
 386:	01 90       	ld	r0, Z+
 388:	0d 92       	st	X+, r0
 38a:	2a 95       	dec	r18
 38c:	e1 f7       	brne	.-8      	; 0x386 <can_read_buffer+0x58>
 38e:	fc 01       	movw	r30, r24
 390:	40 81       	ld	r20, Z
		rx_tail[n] = (rx_tail[n] + 1)%RX_BUFFER_MAX;
 392:	28 81       	ld	r18, Y
 394:	30 e0       	ldi	r19, 0x00	; 0
 396:	2f 5f       	subi	r18, 0xFF	; 255
 398:	3f 4f       	sbci	r19, 0xFF	; 255
 39a:	27 70       	andi	r18, 0x07	; 7
 39c:	30 78       	andi	r19, 0x80	; 128
 39e:	28 83       	st	Y, r18
 3a0:	01 c0       	rjmp	.+2      	; 0x3a4 <can_read_buffer+0x76>
	} else{
		msg.sid = MSG_INVALID;
 3a2:	40 e0       	ldi	r20, 0x00	; 0
	}
		
	return msg;
 3a4:	fc 01       	movw	r30, r24
 3a6:	40 83       	st	Z, r20
}
 3a8:	df 91       	pop	r29
 3aa:	cf 91       	pop	r28
 3ac:	08 95       	ret

000003ae <dac_init>:
#include "uart.h"



void dac_init(void){
	DDRD |= (1 << PD0 | 1 << PD1); // set up scl, sda as output pins
 3ae:	8a b1       	in	r24, 0x0a	; 10
 3b0:	83 60       	ori	r24, 0x03	; 3
 3b2:	8a b9       	out	0x0a, r24	; 10
	
	TWI_Master_Initialise();
 3b4:	24 c2       	rjmp	.+1096   	; 0x7fe <TWI_Master_Initialise>
 3b6:	08 95       	ret

000003b8 <dac_output>:
	
}


void dac_output(uint8_t voltagePercent){
 3b8:	cf 93       	push	r28
 3ba:	df 93       	push	r29
 3bc:	00 d0       	rcall	.+0      	; 0x3be <dac_output+0x6>
 3be:	cd b7       	in	r28, 0x3d	; 61
 3c0:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] = {};
 3c2:	19 82       	std	Y+1, r1	; 0x01
 3c4:	1a 82       	std	Y+2, r1	; 0x02
 3c6:	1b 82       	std	Y+3, r1	; 0x03
	
	msg[0] = 0b01010000;
 3c8:	90 e5       	ldi	r25, 0x50	; 80
 3ca:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = DAC_CMD_OUTPUT;
	msg[2] = (voltagePercent*5)/2; // convert range from 0-100 to 0-250 (almost 0-255)
 3cc:	90 e0       	ldi	r25, 0x00	; 0
 3ce:	9c 01       	movw	r18, r24
 3d0:	22 0f       	add	r18, r18
 3d2:	33 1f       	adc	r19, r19
 3d4:	22 0f       	add	r18, r18
 3d6:	33 1f       	adc	r19, r19
 3d8:	82 0f       	add	r24, r18
 3da:	93 1f       	adc	r25, r19
 3dc:	95 95       	asr	r25
 3de:	87 95       	ror	r24
 3e0:	8b 83       	std	Y+3, r24	; 0x03
	
	//fprintf(&uart_out, "speed: %i\n", msg[2]);
	
	TWI_Start_Transceiver_With_Data(msg, 3);
 3e2:	63 e0       	ldi	r22, 0x03	; 3
 3e4:	ce 01       	movw	r24, r28
 3e6:	01 96       	adiw	r24, 0x01	; 1
 3e8:	14 d2       	rcall	.+1064   	; 0x812 <TWI_Start_Transceiver_With_Data>
 3ea:	0f 90       	pop	r0
 3ec:	0f 90       	pop	r0
 3ee:	0f 90       	pop	r0
 3f0:	df 91       	pop	r29
 3f2:	cf 91       	pop	r28
 3f4:	08 95       	ret

000003f6 <ir_init>:

// make separate adc module?
void ir_init(void)
{
	
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2); 
 3f6:	ea e7       	ldi	r30, 0x7A	; 122
 3f8:	f0 e0       	ldi	r31, 0x00	; 0
 3fa:	80 81       	ld	r24, Z
 3fc:	87 60       	ori	r24, 0x07	; 7
 3fe:	80 83       	st	Z, r24
	
	//DIDR0 |= (1 << ADC0D); // disable digital input on adc pin
	
	ADCSRA |= (1 << ADEN);
 400:	80 81       	ld	r24, Z
 402:	80 68       	ori	r24, 0x80	; 128
 404:	80 83       	st	Z, r24
 406:	08 95       	ret

00000408 <mcp_reset>:
	spi_ss_high();
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_RTS\t%i\n", tx_buffer);
	#endif // MCP_DEBUG
}
 408:	e9 d1       	rcall	.+978    	; 0x7dc <spi_ss_low>
 40a:	80 ec       	ldi	r24, 0xC0	; 192
 40c:	f2 d1       	rcall	.+996    	; 0x7f2 <spi_transmit>
 40e:	e8 d1       	rcall	.+976    	; 0x7e0 <spi_ss_high>
 410:	80 e0       	ldi	r24, 0x00	; 0
 412:	8f 5f       	subi	r24, 0xFF	; 255
 414:	80 38       	cpi	r24, 0x80	; 128
 416:	e9 f7       	brne	.-6      	; 0x412 <mcp_reset+0xa>
 418:	08 95       	ret

0000041a <mcp_read>:
 41a:	cf 93       	push	r28
 41c:	c8 2f       	mov	r28, r24
 41e:	de d1       	rcall	.+956    	; 0x7dc <spi_ss_low>
 420:	83 e0       	ldi	r24, 0x03	; 3
 422:	e7 d1       	rcall	.+974    	; 0x7f2 <spi_transmit>
 424:	8c 2f       	mov	r24, r28
 426:	e5 d1       	rcall	.+970    	; 0x7f2 <spi_transmit>
 428:	80 e0       	ldi	r24, 0x00	; 0
 42a:	e3 d1       	rcall	.+966    	; 0x7f2 <spi_transmit>
 42c:	c8 2f       	mov	r28, r24
 42e:	d8 d1       	rcall	.+944    	; 0x7e0 <spi_ss_high>
 430:	8c 2f       	mov	r24, r28
 432:	cf 91       	pop	r28
 434:	08 95       	ret

00000436 <mcp_write>:
 436:	cf 93       	push	r28
 438:	df 93       	push	r29
 43a:	d8 2f       	mov	r29, r24
 43c:	c6 2f       	mov	r28, r22
 43e:	ce d1       	rcall	.+924    	; 0x7dc <spi_ss_low>
 440:	82 e0       	ldi	r24, 0x02	; 2
 442:	d7 d1       	rcall	.+942    	; 0x7f2 <spi_transmit>
 444:	8d 2f       	mov	r24, r29
 446:	d5 d1       	rcall	.+938    	; 0x7f2 <spi_transmit>
 448:	8c 2f       	mov	r24, r28
 44a:	d3 d1       	rcall	.+934    	; 0x7f2 <spi_transmit>
 44c:	c9 d1       	rcall	.+914    	; 0x7e0 <spi_ss_high>
 44e:	df 91       	pop	r29
 450:	cf 91       	pop	r28
 452:	08 95       	ret

00000454 <mcp_readstatus>:

uint8_t mcp_readstatus()
{
 454:	cf 93       	push	r28
	spi_ss_low();
 456:	c2 d1       	rcall	.+900    	; 0x7dc <spi_ss_low>
	spi_transmit(MCP_READ_STATUS);
 458:	80 ea       	ldi	r24, 0xA0	; 160
 45a:	cb d1       	rcall	.+918    	; 0x7f2 <spi_transmit>
	uint8_t status = spi_transmit(0);
 45c:	80 e0       	ldi	r24, 0x00	; 0
 45e:	c9 d1       	rcall	.+914    	; 0x7f2 <spi_transmit>
 460:	c8 2f       	mov	r28, r24
	spi_ss_high();
 462:	be d1       	rcall	.+892    	; 0x7e0 <spi_ss_high>
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_READ_STATUS\t%x\n", status);
	#endif // MCP_DEBUG
	
	return status;
}
 464:	8c 2f       	mov	r24, r28
 466:	cf 91       	pop	r28
 468:	08 95       	ret

0000046a <mcp_bitmodify>:

void mcp_bitmodify(uint8_t adr, uint8_t mask, uint8_t data)
{
 46a:	1f 93       	push	r17
 46c:	cf 93       	push	r28
 46e:	df 93       	push	r29
 470:	18 2f       	mov	r17, r24
 472:	d6 2f       	mov	r29, r22
 474:	c4 2f       	mov	r28, r20
	spi_ss_low();
 476:	b2 d1       	rcall	.+868    	; 0x7dc <spi_ss_low>
	spi_transmit(MCP_BITMOD);
 478:	85 e0       	ldi	r24, 0x05	; 5
 47a:	bb d1       	rcall	.+886    	; 0x7f2 <spi_transmit>
	spi_transmit(adr);
 47c:	81 2f       	mov	r24, r17
 47e:	b9 d1       	rcall	.+882    	; 0x7f2 <spi_transmit>
	spi_transmit(mask);
 480:	8d 2f       	mov	r24, r29
 482:	b7 d1       	rcall	.+878    	; 0x7f2 <spi_transmit>
	spi_transmit(data);
 484:	8c 2f       	mov	r24, r28
 486:	b5 d1       	rcall	.+874    	; 0x7f2 <spi_transmit>
	spi_ss_high();
 488:	ab d1       	rcall	.+854    	; 0x7e0 <spi_ss_high>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_BITMOD\t%x\t%x\t%x\n", adr, mask, data);
	#endif // MCP_DEBUG
}
 48a:	df 91       	pop	r29
 48c:	cf 91       	pop	r28
 48e:	1f 91       	pop	r17
 490:	08 95       	ret

00000492 <mcp_init>:
#define MCP_LOOPBACK_INIT


void mcp_init()
{
	mcp_reset();
 492:	ba df       	rcall	.-140    	; 0x408 <mcp_reset>
	const uint8_t BRP		= 1;	// TQ = 2*Tosc*(BRP+1)  = 250 ns
	const uint8_t PrSeg		= 1;	// tPropSeg = (PrSeg + 1)
	const uint8_t PhSeg1	= 2;	// tPS1 = (PhSeg1 + 1)*TQ
	const uint8_t PhSeg2	= 2;	// tPS2 = (PhSeg2 + 1)*TQ
	
	mcp_write(MCP_CNF1, BRP);
 494:	61 e0       	ldi	r22, 0x01	; 1
 496:	8a e2       	ldi	r24, 0x2A	; 42
 498:	ce df       	rcall	.-100    	; 0x436 <mcp_write>
	mcp_write(MCP_CNF2, PrSeg | (PhSeg1 << 3));
 49a:	61 e1       	ldi	r22, 0x11	; 17
 49c:	89 e2       	ldi	r24, 0x29	; 41
 49e:	cb df       	rcall	.-106    	; 0x436 <mcp_write>
	mcp_write(MCP_CNF3, PhSeg2);
 4a0:	62 e0       	ldi	r22, 0x02	; 2
 4a2:	88 e2       	ldi	r24, 0x28	; 40
 4a4:	c8 df       	rcall	.-112    	; 0x436 <mcp_write>


	// Setup Rx registers
	//mcp_write(MCP_RXM0SIDH, 0);
	//mcp_write(MCP_RXM0SIDL, 0);
	mcp_bitmodify(MCP_RXB0CTRL, 0x60, 0x60);
 4a6:	40 e6       	ldi	r20, 0x60	; 96
 4a8:	60 e6       	ldi	r22, 0x60	; 96
 4aa:	80 e6       	ldi	r24, 0x60	; 96
 4ac:	de df       	rcall	.-68     	; 0x46a <mcp_bitmodify>
	mcp_bitmodify(MCP_RXB1CTRL, 0x60, 0x60);	
 4ae:	40 e6       	ldi	r20, 0x60	; 96
 4b0:	60 e6       	ldi	r22, 0x60	; 96
 4b2:	80 e7       	ldi	r24, 0x70	; 112
 4b4:	da df       	rcall	.-76     	; 0x46a <mcp_bitmodify>
	
	// normal mode
	mcp_bitmodify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
 4b6:	40 e0       	ldi	r20, 0x00	; 0
 4b8:	60 ee       	ldi	r22, 0xE0	; 224
 4ba:	8f e0       	ldi	r24, 0x0F	; 15
 4bc:	d6 cf       	rjmp	.-84     	; 0x46a <mcp_bitmodify>
 4be:	08 95       	ret

000004c0 <main>:

uint16_t negativescore = 0;
uint16_t adc_read;

int main(void)
{
 4c0:	cf 93       	push	r28
 4c2:	df 93       	push	r29
 4c4:	cd b7       	in	r28, 0x3d	; 61
 4c6:	de b7       	in	r29, 0x3e	; 62
 4c8:	2a 97       	sbiw	r28, 0x0a	; 10
 4ca:	0f b6       	in	r0, 0x3f	; 63
 4cc:	f8 94       	cli
 4ce:	de bf       	out	0x3e, r29	; 62
 4d0:	0f be       	out	0x3f, r0	; 63
 4d2:	cd bf       	out	0x3d, r28	; 61
	cli();
 4d4:	f8 94       	cli
	uart_init();
 4d6:	a2 d2       	rcall	.+1348   	; 0xa1c <uart_init>
	fprintf(&uart_out, "can init starting...");
 4d8:	21 e0       	ldi	r18, 0x01	; 1
 4da:	32 e0       	ldi	r19, 0x02	; 2
 4dc:	44 e1       	ldi	r20, 0x14	; 20
 4de:	50 e0       	ldi	r21, 0x00	; 0
 4e0:	61 e0       	ldi	r22, 0x01	; 1
 4e2:	70 e0       	ldi	r23, 0x00	; 0
 4e4:	8f e0       	ldi	r24, 0x0F	; 15
 4e6:	92 e0       	ldi	r25, 0x02	; 2
 4e8:	b7 d2       	rcall	.+1390   	; 0xa58 <fwrite>
	spi_init();
 4ea:	7c d1       	rcall	.+760    	; 0x7e4 <spi_init>
	can_init();
 4ec:	18 df       	rcall	.-464    	; 0x31e <can_init>
	fprintf(&uart_out, "done\n");
 4ee:	21 e0       	ldi	r18, 0x01	; 1
 4f0:	32 e0       	ldi	r19, 0x02	; 2
 4f2:	45 e0       	ldi	r20, 0x05	; 5
 4f4:	50 e0       	ldi	r21, 0x00	; 0
 4f6:	61 e0       	ldi	r22, 0x01	; 1
 4f8:	70 e0       	ldi	r23, 0x00	; 0
 4fa:	8c e3       	ldi	r24, 0x3C	; 60
 4fc:	92 e0       	ldi	r25, 0x02	; 2
 4fe:	ac d2       	rcall	.+1368   	; 0xa58 <fwrite>
	fprintf(&uart_out, "pwm init starting...");
 500:	21 e0       	ldi	r18, 0x01	; 1
 502:	32 e0       	ldi	r19, 0x02	; 2
 504:	44 e1       	ldi	r20, 0x14	; 20
 506:	50 e0       	ldi	r21, 0x00	; 0
 508:	61 e0       	ldi	r22, 0x01	; 1
 50a:	70 e0       	ldi	r23, 0x00	; 0
 50c:	84 e2       	ldi	r24, 0x24	; 36
 50e:	92 e0       	ldi	r25, 0x02	; 2
 510:	a3 d2       	rcall	.+1350   	; 0xa58 <fwrite>
	pwm_init();
 512:	35 d1       	rcall	.+618    	; 0x77e <pwm_init>
	fprintf(&uart_out, "...done\n");
 514:	21 e0       	ldi	r18, 0x01	; 1
 516:	32 e0       	ldi	r19, 0x02	; 2
 518:	48 e0       	ldi	r20, 0x08	; 8
 51a:	50 e0       	ldi	r21, 0x00	; 0
 51c:	61 e0       	ldi	r22, 0x01	; 1
 51e:	70 e0       	ldi	r23, 0x00	; 0
 520:	89 e3       	ldi	r24, 0x39	; 57
 522:	92 e0       	ldi	r25, 0x02	; 2
 524:	99 d2       	rcall	.+1330   	; 0xa58 <fwrite>
	fprintf(&uart_out, "ir init starting...");
 526:	21 e0       	ldi	r18, 0x01	; 1
 528:	32 e0       	ldi	r19, 0x02	; 2
 52a:	43 e1       	ldi	r20, 0x13	; 19
 52c:	50 e0       	ldi	r21, 0x00	; 0
 52e:	61 e0       	ldi	r22, 0x01	; 1
 530:	70 e0       	ldi	r23, 0x00	; 0
 532:	82 e4       	ldi	r24, 0x42	; 66
 534:	92 e0       	ldi	r25, 0x02	; 2
 536:	90 d2       	rcall	.+1312   	; 0xa58 <fwrite>
	ir_init();
 538:	5e df       	rcall	.-324    	; 0x3f6 <ir_init>
	fprintf(&uart_out, "done\n");
 53a:	21 e0       	ldi	r18, 0x01	; 1
 53c:	32 e0       	ldi	r19, 0x02	; 2
 53e:	45 e0       	ldi	r20, 0x05	; 5
 540:	50 e0       	ldi	r21, 0x00	; 0
 542:	61 e0       	ldi	r22, 0x01	; 1
 544:	70 e0       	ldi	r23, 0x00	; 0
 546:	8c e3       	ldi	r24, 0x3C	; 60
 548:	92 e0       	ldi	r25, 0x02	; 2
 54a:	86 d2       	rcall	.+1292   	; 0xa58 <fwrite>
	fprintf(&uart_out, "motor init starting...");
 54c:	21 e0       	ldi	r18, 0x01	; 1
 54e:	32 e0       	ldi	r19, 0x02	; 2
 550:	46 e1       	ldi	r20, 0x16	; 22
 552:	50 e0       	ldi	r21, 0x00	; 0
 554:	61 e0       	ldi	r22, 0x01	; 1
 556:	70 e0       	ldi	r23, 0x00	; 0
 558:	86 e5       	ldi	r24, 0x56	; 86
 55a:	92 e0       	ldi	r25, 0x02	; 2
 55c:	7d d2       	rcall	.+1274   	; 0xa58 <fwrite>
	motor_init();
 55e:	e1 d0       	rcall	.+450    	; 0x722 <motor_init>
	fprintf(&uart_out, "done\n");
 560:	21 e0       	ldi	r18, 0x01	; 1
 562:	32 e0       	ldi	r19, 0x02	; 2
 564:	45 e0       	ldi	r20, 0x05	; 5
 566:	50 e0       	ldi	r21, 0x00	; 0
 568:	61 e0       	ldi	r22, 0x01	; 1
 56a:	70 e0       	ldi	r23, 0x00	; 0
 56c:	8c e3       	ldi	r24, 0x3C	; 60
 56e:	92 e0       	ldi	r25, 0x02	; 2
 570:	73 d2       	rcall	.+1254   	; 0xa58 <fwrite>
	sei();
 572:	78 94       	sei
	int8_t joy_y = 0;
	uint8_t joy_click = 0;
	
	
	
	DDRE |= (1 << PE4);
 574:	6c 9a       	sbi	0x0d, 4	; 13
	fprintf(&uart_out, "done\n");
	sei();
	
	
	int8_t joy_x = 0;
	int8_t joy_y = 0;
 576:	00 e0       	ldi	r16, 0x00	; 0
	motor_init();
	fprintf(&uart_out, "done\n");
	sei();
	
	
	int8_t joy_x = 0;
 578:	10 e0       	ldi	r17, 0x00	; 0
	
	
	
    while(1)
    {
		motor_enable();
 57a:	cd d0       	rcall	.+410    	; 0x716 <motor_enable>
		
		can_msg_t read = can_read_buffer(0);
 57c:	60 e0       	ldi	r22, 0x00	; 0
 57e:	ce 01       	movw	r24, r28
 580:	01 96       	adiw	r24, 0x01	; 1
 582:	d5 de       	rcall	.-598    	; 0x32e <can_read_buffer>
		
		switch (read.sid)
 584:	89 81       	ldd	r24, Y+1	; 0x01
 586:	81 30       	cpi	r24, 0x01	; 1
 588:	d1 f4       	brne	.+52     	; 0x5be <main+0xfe>
		{
			case MSG_JOY:
				joy_x = read.data[0];
 58a:	1b 81       	ldd	r17, Y+3	; 0x03
				joy_y = read.data[1];
 58c:	0c 81       	ldd	r16, Y+4	; 0x04
				joy_click = read.data[3];
				
				if (joy_click){
 58e:	8e 81       	ldd	r24, Y+6	; 0x06
 590:	88 23       	and	r24, r24
 592:	59 f0       	breq	.+22     	; 0x5aa <main+0xea>
					fprintf(&uart_out, "click\n");
 594:	21 e0       	ldi	r18, 0x01	; 1
 596:	32 e0       	ldi	r19, 0x02	; 2
 598:	46 e0       	ldi	r20, 0x06	; 6
 59a:	50 e0       	ldi	r21, 0x00	; 0
 59c:	61 e0       	ldi	r22, 0x01	; 1
 59e:	70 e0       	ldi	r23, 0x00	; 0
 5a0:	80 e7       	ldi	r24, 0x70	; 112
 5a2:	92 e0       	ldi	r25, 0x02	; 2
 5a4:	59 d2       	rcall	.+1202   	; 0xa58 <fwrite>
					PORTE &= ~(1 << PE4);
 5a6:	74 98       	cbi	0x0e, 4	; 14
 5a8:	0a c0       	rjmp	.+20     	; 0x5be <main+0xfe>
				}
				else{
					fprintf(&uart_out, "no click\n");
 5aa:	21 e0       	ldi	r18, 0x01	; 1
 5ac:	32 e0       	ldi	r19, 0x02	; 2
 5ae:	49 e0       	ldi	r20, 0x09	; 9
 5b0:	50 e0       	ldi	r21, 0x00	; 0
 5b2:	61 e0       	ldi	r22, 0x01	; 1
 5b4:	70 e0       	ldi	r23, 0x00	; 0
 5b6:	8d e6       	ldi	r24, 0x6D	; 109
 5b8:	92 e0       	ldi	r25, 0x02	; 2
 5ba:	4e d2       	rcall	.+1180   	; 0xa58 <fwrite>
					PORTE |= (1 << PE4);
 5bc:	74 9a       	sbi	0x0e, 4	; 14
			case MSG_INVALID:
				//fprintf(&uart_out, "Invalid\n");
				break;
		}
		
		int16_t enc_read = motor_read_encoder();
 5be:	10 d0       	rcall	.+32     	; 0x5e0 <motor_read_encoder>
		//fprintf(&uart_out, "encoder read %i\n", enc_read);
		//fprintf(&uart_out, "joy_y read %i\n", joy_y);
		//fprintf(&uart_out, "click: %i\n", joy_click);
		motor_set_speed(joy_y/2);
 5c0:	80 2f       	mov	r24, r16
 5c2:	00 23       	and	r16, r16
 5c4:	14 f4       	brge	.+4      	; 0x5ca <main+0x10a>
 5c6:	81 e0       	ldi	r24, 0x01	; 1
 5c8:	80 0f       	add	r24, r16
 5ca:	85 95       	asr	r24
 5cc:	bb d0       	rcall	.+374    	; 0x744 <motor_set_speed>
		//uint16_t adc_read = ir_read(); // changed to global variable instead
		//adc_read = ir_read();
		//scorekeeping();
		//fprintf(&uart_out, "adc value: %i\n", adc_read);
		//fprintf(&uart_out, "pwm duty: %i\n",  32 + joy_x/2);
		pwm_set_duty(34 + joy_x/2);
 5ce:	81 2f       	mov	r24, r17
 5d0:	11 23       	and	r17, r17
 5d2:	14 f4       	brge	.+4      	; 0x5d8 <main+0x118>
 5d4:	81 e0       	ldi	r24, 0x01	; 1
 5d6:	81 0f       	add	r24, r17
 5d8:	85 95       	asr	r24
 5da:	8e 5d       	subi	r24, 0xDE	; 222
 5dc:	ea d0       	rcall	.+468    	; 0x7b2 <pwm_set_duty>
    }
 5de:	cd cf       	rjmp	.-102    	; 0x57a <main+0xba>

000005e0 <motor_read_encoder>:
	// save
	calibrate_min = encoder_minvalue;
	calibrate_max = encoder_maxvalue;


}
 5e0:	cf 93       	push	r28
 5e2:	df 93       	push	r29
 5e4:	1f 92       	push	r1
 5e6:	1f 92       	push	r1
 5e8:	cd b7       	in	r28, 0x3d	; 61
 5ea:	de b7       	in	r29, 0x3e	; 62
 5ec:	e2 e0       	ldi	r30, 0x02	; 2
 5ee:	f1 e0       	ldi	r31, 0x01	; 1
 5f0:	80 81       	ld	r24, Z
 5f2:	8f 7d       	andi	r24, 0xDF	; 223
 5f4:	80 83       	st	Z, r24
 5f6:	80 81       	ld	r24, Z
 5f8:	87 7f       	andi	r24, 0xF7	; 247
 5fa:	80 83       	st	Z, r24
 5fc:	8a e6       	ldi	r24, 0x6A	; 106
 5fe:	8a 95       	dec	r24
 600:	f1 f7       	brne	.-4      	; 0x5fe <motor_read_encoder+0x1e>
 602:	00 c0       	rjmp	.+0      	; 0x604 <motor_read_encoder+0x24>
 604:	80 91 06 01 	lds	r24, 0x0106
 608:	90 e0       	ldi	r25, 0x00	; 0
 60a:	98 2f       	mov	r25, r24
 60c:	88 27       	eor	r24, r24
 60e:	9a 83       	std	Y+2, r25	; 0x02
 610:	89 83       	std	Y+1, r24	; 0x01
 612:	80 81       	ld	r24, Z
 614:	88 60       	ori	r24, 0x08	; 8
 616:	80 83       	st	Z, r24
 618:	8a e6       	ldi	r24, 0x6A	; 106
 61a:	8a 95       	dec	r24
 61c:	f1 f7       	brne	.-4      	; 0x61a <motor_read_encoder+0x3a>
 61e:	00 c0       	rjmp	.+0      	; 0x620 <motor_read_encoder+0x40>
 620:	20 91 06 01 	lds	r18, 0x0106
 624:	89 81       	ldd	r24, Y+1	; 0x01
 626:	9a 81       	ldd	r25, Y+2	; 0x02
 628:	82 2b       	or	r24, r18
 62a:	9a 83       	std	Y+2, r25	; 0x02
 62c:	89 83       	std	Y+1, r24	; 0x01
 62e:	80 81       	ld	r24, Z
 630:	8f 7b       	andi	r24, 0xBF	; 191
 632:	80 83       	st	Z, r24
 634:	85 e0       	ldi	r24, 0x05	; 5
 636:	8a 95       	dec	r24
 638:	f1 f7       	brne	.-4      	; 0x636 <motor_read_encoder+0x56>
 63a:	00 00       	nop
 63c:	80 81       	ld	r24, Z
 63e:	80 64       	ori	r24, 0x40	; 64
 640:	80 83       	st	Z, r24
 642:	80 81       	ld	r24, Z
 644:	80 62       	ori	r24, 0x20	; 32
 646:	80 83       	st	Z, r24
 648:	89 81       	ldd	r24, Y+1	; 0x01
 64a:	9a 81       	ldd	r25, Y+2	; 0x02
 64c:	0f 90       	pop	r0
 64e:	0f 90       	pop	r0
 650:	df 91       	pop	r29
 652:	cf 91       	pop	r28
 654:	08 95       	ret

00000656 <__vector_23>:
 656:	1f 92       	push	r1
 658:	0f 92       	push	r0
 65a:	0f b6       	in	r0, 0x3f	; 63
 65c:	0f 92       	push	r0
 65e:	11 24       	eor	r1, r1
 660:	0b b6       	in	r0, 0x3b	; 59
 662:	0f 92       	push	r0
 664:	0f 93       	push	r16
 666:	1f 93       	push	r17
 668:	2f 93       	push	r18
 66a:	3f 93       	push	r19
 66c:	4f 93       	push	r20
 66e:	5f 93       	push	r21
 670:	6f 93       	push	r22
 672:	7f 93       	push	r23
 674:	8f 93       	push	r24
 676:	9f 93       	push	r25
 678:	af 93       	push	r26
 67a:	bf 93       	push	r27
 67c:	cf 93       	push	r28
 67e:	df 93       	push	r29
 680:	ef 93       	push	r30
 682:	ff 93       	push	r31
 684:	f8 94       	cli
 686:	c0 e2       	ldi	r28, 0x20	; 32
 688:	d3 e0       	ldi	r29, 0x03	; 3
 68a:	88 81       	ld	r24, Y
 68c:	99 81       	ldd	r25, Y+1	; 0x01
 68e:	02 e2       	ldi	r16, 0x22	; 34
 690:	13 e0       	ldi	r17, 0x03	; 3
 692:	f8 01       	movw	r30, r16
 694:	91 83       	std	Z+1, r25	; 0x01
 696:	80 83       	st	Z, r24
 698:	a3 df       	rcall	.-186    	; 0x5e0 <motor_read_encoder>
 69a:	99 83       	std	Y+1, r25	; 0x01
 69c:	88 83       	st	Y, r24
 69e:	20 91 1e 03 	lds	r18, 0x031E
 6a2:	30 91 1f 03 	lds	r19, 0x031F
 6a6:	68 81       	ld	r22, Y
 6a8:	79 81       	ldd	r23, Y+1	; 0x01
 6aa:	f8 01       	movw	r30, r16
 6ac:	40 81       	ld	r20, Z
 6ae:	51 81       	ldd	r21, Z+1	; 0x01
 6b0:	c9 01       	movw	r24, r18
 6b2:	99 23       	and	r25, r25
 6b4:	0c f4       	brge	.+2      	; 0x6b8 <__vector_23+0x62>
 6b6:	03 96       	adiw	r24, 0x03	; 3
 6b8:	95 95       	asr	r25
 6ba:	87 95       	ror	r24
 6bc:	95 95       	asr	r25
 6be:	87 95       	ror	r24
 6c0:	9b 01       	movw	r18, r22
 6c2:	24 1b       	sub	r18, r20
 6c4:	35 0b       	sbc	r19, r21
 6c6:	22 0f       	add	r18, r18
 6c8:	33 1f       	adc	r19, r19
 6ca:	82 0f       	add	r24, r18
 6cc:	93 1f       	adc	r25, r19
 6ce:	ec e1       	ldi	r30, 0x1C	; 28
 6d0:	f3 e0       	ldi	r31, 0x03	; 3
 6d2:	91 83       	std	Z+1, r25	; 0x01
 6d4:	80 83       	st	Z, r24
 6d6:	40 81       	ld	r20, Z
 6d8:	51 81       	ldd	r21, Z+1	; 0x01
 6da:	60 e0       	ldi	r22, 0x00	; 0
 6dc:	70 e0       	ldi	r23, 0x00	; 0
 6de:	84 e2       	ldi	r24, 0x24	; 36
 6e0:	93 e0       	ldi	r25, 0x03	; 3
 6e2:	41 d0       	rcall	.+130    	; 0x766 <pi_regulator>
 6e4:	a8 9a       	sbi	0x15, 0	; 21
 6e6:	78 94       	sei
 6e8:	ff 91       	pop	r31
 6ea:	ef 91       	pop	r30
 6ec:	df 91       	pop	r29
 6ee:	cf 91       	pop	r28
 6f0:	bf 91       	pop	r27
 6f2:	af 91       	pop	r26
 6f4:	9f 91       	pop	r25
 6f6:	8f 91       	pop	r24
 6f8:	7f 91       	pop	r23
 6fa:	6f 91       	pop	r22
 6fc:	5f 91       	pop	r21
 6fe:	4f 91       	pop	r20
 700:	3f 91       	pop	r19
 702:	2f 91       	pop	r18
 704:	1f 91       	pop	r17
 706:	0f 91       	pop	r16
 708:	0f 90       	pop	r0
 70a:	0b be       	out	0x3b, r0	; 59
 70c:	0f 90       	pop	r0
 70e:	0f be       	out	0x3f, r0	; 63
 710:	0f 90       	pop	r0
 712:	1f 90       	pop	r1
 714:	18 95       	reti

00000716 <motor_enable>:
	
	motor_enable();
}

void motor_enable(void){
	PORTH |= (1 << PIN_EN);
 716:	e2 e0       	ldi	r30, 0x02	; 2
 718:	f1 e0       	ldi	r31, 0x01	; 1
 71a:	80 81       	ld	r24, Z
 71c:	80 61       	ori	r24, 0x10	; 16
 71e:	80 83       	st	Z, r24
 720:	08 95       	ret

00000722 <motor_init>:
	return read;
}


void motor_init(void){
	dac_init();
 722:	45 de       	rcall	.-886    	; 0x3ae <dac_init>
	//pi_regulator_init(&regulator, 0, 1, 1);
	
	DDRH |= ( 1 << PIN_DIR | 1 << PIN_SEL | 1 << PIN_EN | 1 << PIN_OE | 1 << PIN_RST );
 724:	e1 e0       	ldi	r30, 0x01	; 1
 726:	f1 e0       	ldi	r31, 0x01	; 1
 728:	80 81       	ld	r24, Z
 72a:	8a 67       	ori	r24, 0x7A	; 122
 72c:	80 83       	st	Z, r24
	
	
	// set sampling rate for encoder 
	TCCR0B |= (1 << CS02 | 1 << CS00); // prescaler 1024 here  but prescaler = 256 => crash? \test more
 72e:	85 b5       	in	r24, 0x25	; 37
 730:	85 60       	ori	r24, 0x05	; 5
 732:	85 bd       	out	0x25, r24	; 37
	TIFR0  |= (1 << TOV0);   // clear overflow flag
 734:	a8 9a       	sbi	0x15, 0	; 21
	TIMSK0 |= (1 << TOIE0);  // enable
 736:	ee e6       	ldi	r30, 0x6E	; 110
 738:	f0 e0       	ldi	r31, 0x00	; 0
 73a:	80 81       	ld	r24, Z
 73c:	81 60       	ori	r24, 0x01	; 1
 73e:	80 83       	st	Z, r24
	
	motor_enable();
 740:	ea cf       	rjmp	.-44     	; 0x716 <motor_enable>
 742:	08 95       	ret

00000744 <motor_set_speed>:
void motor_enable(void){
	PORTH |= (1 << PIN_EN);
}

void motor_set_speed(int8_t speed){	
	if (speed < 0){
 744:	88 23       	and	r24, r24
 746:	44 f4       	brge	.+16     	; 0x758 <motor_set_speed+0x14>
		PORTH &= ~(1 << PIN_DIR);
 748:	e2 e0       	ldi	r30, 0x02	; 2
 74a:	f1 e0       	ldi	r31, 0x01	; 1
 74c:	90 81       	ld	r25, Z
 74e:	9d 7f       	andi	r25, 0xFD	; 253
 750:	90 83       	st	Z, r25
		dac_output(-speed);
 752:	81 95       	neg	r24
 754:	31 ce       	rjmp	.-926    	; 0x3b8 <dac_output>
 756:	08 95       	ret
		//fprintf(&uart_out, "left\t");
	} else {
		PORTH |= (1 << PIN_DIR);
 758:	e2 e0       	ldi	r30, 0x02	; 2
 75a:	f1 e0       	ldi	r31, 0x01	; 1
 75c:	90 81       	ld	r25, Z
 75e:	92 60       	ori	r25, 0x02	; 2
 760:	90 83       	st	Z, r25
		dac_output(speed);
 762:	2a ce       	rjmp	.-940    	; 0x3b8 <dac_output>
 764:	08 95       	ret

00000766 <pi_regulator>:
    regulator_p->error    = 0;
    regulator_p->errorSum = 0;
}


int16_t pi_regulator(pi_t* regulator_p, int16_t setpoint, int16_t measurement){
 766:	fc 01       	movw	r30, r24
    regulator_p->error = (setpoint - measurement);
 768:	64 1b       	sub	r22, r20
 76a:	75 0b       	sbc	r23, r21
 76c:	75 83       	std	Z+5, r23	; 0x05
 76e:	64 83       	std	Z+4, r22	; 0x04
    regulator_p->errorSum += regulator_p->error;    
 770:	86 81       	ldd	r24, Z+6	; 0x06
 772:	97 81       	ldd	r25, Z+7	; 0x07
 774:	68 0f       	add	r22, r24
 776:	79 1f       	adc	r23, r25
 778:	77 83       	std	Z+7, r23	; 0x07
 77a:	66 83       	std	Z+6, r22	; 0x06
 77c:	08 95       	ret

0000077e <pwm_init>:
/// Set up 16-bit timers for pwm
/// 50 Hertz pwm period
void pwm_init(void)
{
	// PB5
	DDRB |= (1 << DDB5);
 77e:	25 9a       	sbi	0x04, 5	; 4
	
	// Select clock source
	ICR1 = PWM_TOP;
 780:	80 e4       	ldi	r24, 0x40	; 64
 782:	9c e9       	ldi	r25, 0x9C	; 156
 784:	90 93 87 00 	sts	0x0087, r25
 788:	80 93 86 00 	sts	0x0086, r24
	//ICR1L = 40000	& 0xFF; 
	//ICR1H = (40000<<8) & 0xFF; // TOP = 310
	TCCR1B = (1 << CS11) & ~(1 << CS10 | 1 << CS12);     //((1 << CS12) | (1 << CS10)) & ~(1 << CS11); // prescaler = 8
 78c:	e1 e8       	ldi	r30, 0x81	; 129
 78e:	f0 e0       	ldi	r31, 0x00	; 0
 790:	82 e0       	ldi	r24, 0x02	; 2
 792:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12 | 1 << WGM13);
 794:	80 81       	ld	r24, Z
 796:	88 61       	ori	r24, 0x18	; 24
 798:	80 83       	st	Z, r24
	TCCR1A |= (~(1 << COM1A0) & (1 << COM1A1)) | ((1 << WGM11) & ~(1 << WGM10));	// non-inverting fast pwm
 79a:	e0 e8       	ldi	r30, 0x80	; 128
 79c:	f0 e0       	ldi	r31, 0x00	; 0
 79e:	80 81       	ld	r24, Z
 7a0:	82 68       	ori	r24, 0x82	; 130
 7a2:	80 83       	st	Z, r24
	
	OCR1A = PWM_MID;
 7a4:	88 eb       	ldi	r24, 0xB8	; 184
 7a6:	9b e0       	ldi	r25, 0x0B	; 11
 7a8:	90 93 89 00 	sts	0x0089, r25
 7ac:	80 93 88 00 	sts	0x0088, r24
 7b0:	08 95       	ret

000007b2 <pwm_set_duty>:
}


void pwm_set_duty(uint8_t duty){
	if (duty > 100){
 7b2:	85 36       	cpi	r24, 0x65	; 101
 7b4:	90 f4       	brcc	.+36     	; 0x7da <pwm_set_duty+0x28>
		return;
	}
	
	
	OCR1A = PWM_MIN + 24*duty;
 7b6:	90 e0       	ldi	r25, 0x00	; 0
 7b8:	9c 01       	movw	r18, r24
 7ba:	22 0f       	add	r18, r18
 7bc:	33 1f       	adc	r19, r19
 7be:	82 0f       	add	r24, r18
 7c0:	93 1f       	adc	r25, r19
 7c2:	88 0f       	add	r24, r24
 7c4:	99 1f       	adc	r25, r25
 7c6:	88 0f       	add	r24, r24
 7c8:	99 1f       	adc	r25, r25
 7ca:	88 0f       	add	r24, r24
 7cc:	99 1f       	adc	r25, r25
 7ce:	88 5f       	subi	r24, 0xF8	; 248
 7d0:	98 4f       	sbci	r25, 0xF8	; 248
 7d2:	90 93 89 00 	sts	0x0089, r25
 7d6:	80 93 88 00 	sts	0x0088, r24
 7da:	08 95       	ret

000007dc <spi_ss_low>:
#include "spi_driver.h"
#include "avr/io.h"
#include <stdio.h>

void spi_ss_low(){
	PORTB &= ~(1 << PB7);
 7dc:	2f 98       	cbi	0x05, 7	; 5
 7de:	08 95       	ret

000007e0 <spi_ss_high>:
}

void spi_ss_high(){
	PORTB |= (1 << PB7);
 7e0:	2f 9a       	sbi	0x05, 7	; 5
 7e2:	08 95       	ret

000007e4 <spi_init>:

/// Initialize Atmega162 as SPI master
void spi_init(void)
{
	// setup IO pins
	DDRB |= (1<<DDB1 | 1<<DDB2 | 1<<DDB7 | 1<<DDB0);
 7e4:	84 b1       	in	r24, 0x04	; 4
 7e6:	87 68       	ori	r24, 0x87	; 135
 7e8:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1<<DDB3); // not necessary
 7ea:	23 98       	cbi	0x04, 3	; 4
	
	// setup SPI
	SPCR = (1<<SPE | 1<<MSTR | 1<<SPR1 | 1<<SPR0 | 1<<CPOL | 1<<CPHA ) & ~(/*1<<CPOL | 1<<CPHA |*/ 1<<DORD);
 7ec:	8f e5       	ldi	r24, 0x5F	; 95
 7ee:	8c bd       	out	0x2c, r24	; 44
 7f0:	08 95       	ret

000007f2 <spi_transmit>:
 * @param[in] data One byte of data to transmit
 * @returns Data recieved.
 */
uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
 7f2:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
 7f4:	0d b4       	in	r0, 0x2d	; 45
 7f6:	07 fe       	sbrs	r0, 7
 7f8:	fd cf       	rjmp	.-6      	; 0x7f4 <spi_transmit+0x2>
	
	return SPDR;
 7fa:	8e b5       	in	r24, 0x2e	; 46
 7fc:	08 95       	ret

000007fe <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 7fe:	8c e0       	ldi	r24, 0x0C	; 12
 800:	80 93 b8 00 	sts	0x00B8, r24
 804:	8f ef       	ldi	r24, 0xFF	; 255
 806:	80 93 bb 00 	sts	0x00BB, r24
 80a:	84 e0       	ldi	r24, 0x04	; 4
 80c:	80 93 bc 00 	sts	0x00BC, r24
 810:	08 95       	ret

00000812 <TWI_Start_Transceiver_With_Data>:
 812:	ec eb       	ldi	r30, 0xBC	; 188
 814:	f0 e0       	ldi	r31, 0x00	; 0
 816:	20 81       	ld	r18, Z
 818:	20 fd       	sbrc	r18, 0
 81a:	fd cf       	rjmp	.-6      	; 0x816 <TWI_Start_Transceiver_With_Data+0x4>
 81c:	60 93 2e 03 	sts	0x032E, r22
 820:	fc 01       	movw	r30, r24
 822:	20 81       	ld	r18, Z
 824:	20 93 2f 03 	sts	0x032F, r18
 828:	20 fd       	sbrc	r18, 0
 82a:	0c c0       	rjmp	.+24     	; 0x844 <TWI_Start_Transceiver_With_Data+0x32>
 82c:	62 30       	cpi	r22, 0x02	; 2
 82e:	50 f0       	brcs	.+20     	; 0x844 <TWI_Start_Transceiver_With_Data+0x32>
 830:	dc 01       	movw	r26, r24
 832:	11 96       	adiw	r26, 0x01	; 1
 834:	e0 e3       	ldi	r30, 0x30	; 48
 836:	f3 e0       	ldi	r31, 0x03	; 3
 838:	81 e0       	ldi	r24, 0x01	; 1
 83a:	9d 91       	ld	r25, X+
 83c:	91 93       	st	Z+, r25
 83e:	8f 5f       	subi	r24, 0xFF	; 255
 840:	86 13       	cpse	r24, r22
 842:	fb cf       	rjmp	.-10     	; 0x83a <TWI_Start_Transceiver_With_Data+0x28>
 844:	10 92 2d 03 	sts	0x032D, r1
 848:	88 ef       	ldi	r24, 0xF8	; 248
 84a:	80 93 00 02 	sts	0x0200, r24
 84e:	85 ea       	ldi	r24, 0xA5	; 165
 850:	80 93 bc 00 	sts	0x00BC, r24
 854:	08 95       	ret

00000856 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 856:	1f 92       	push	r1
 858:	0f 92       	push	r0
 85a:	0f b6       	in	r0, 0x3f	; 63
 85c:	0f 92       	push	r0
 85e:	11 24       	eor	r1, r1
 860:	0b b6       	in	r0, 0x3b	; 59
 862:	0f 92       	push	r0
 864:	2f 93       	push	r18
 866:	3f 93       	push	r19
 868:	8f 93       	push	r24
 86a:	9f 93       	push	r25
 86c:	af 93       	push	r26
 86e:	bf 93       	push	r27
 870:	ef 93       	push	r30
 872:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 874:	80 91 b9 00 	lds	r24, 0x00B9
 878:	90 e0       	ldi	r25, 0x00	; 0
 87a:	fc 01       	movw	r30, r24
 87c:	38 97       	sbiw	r30, 0x08	; 8
 87e:	e1 35       	cpi	r30, 0x51	; 81
 880:	f1 05       	cpc	r31, r1
 882:	08 f0       	brcs	.+2      	; 0x886 <__vector_39+0x30>
 884:	55 c0       	rjmp	.+170    	; 0x930 <__vector_39+0xda>
 886:	ee 58       	subi	r30, 0x8E	; 142
 888:	ff 4f       	sbci	r31, 0xFF	; 255
 88a:	e0 c0       	rjmp	.+448    	; 0xa4c <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 88c:	10 92 2c 03 	sts	0x032C, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 890:	e0 91 2c 03 	lds	r30, 0x032C
 894:	80 91 2e 03 	lds	r24, 0x032E
 898:	e8 17       	cp	r30, r24
 89a:	70 f4       	brcc	.+28     	; 0x8b8 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 89c:	81 e0       	ldi	r24, 0x01	; 1
 89e:	8e 0f       	add	r24, r30
 8a0:	80 93 2c 03 	sts	0x032C, r24
 8a4:	f0 e0       	ldi	r31, 0x00	; 0
 8a6:	e1 5d       	subi	r30, 0xD1	; 209
 8a8:	fc 4f       	sbci	r31, 0xFC	; 252
 8aa:	80 81       	ld	r24, Z
 8ac:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 8b0:	85 e8       	ldi	r24, 0x85	; 133
 8b2:	80 93 bc 00 	sts	0x00BC, r24
 8b6:	43 c0       	rjmp	.+134    	; 0x93e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 8b8:	80 91 2d 03 	lds	r24, 0x032D
 8bc:	81 60       	ori	r24, 0x01	; 1
 8be:	80 93 2d 03 	sts	0x032D, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 8c2:	84 e9       	ldi	r24, 0x94	; 148
 8c4:	80 93 bc 00 	sts	0x00BC, r24
 8c8:	3a c0       	rjmp	.+116    	; 0x93e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 8ca:	e0 91 2c 03 	lds	r30, 0x032C
 8ce:	81 e0       	ldi	r24, 0x01	; 1
 8d0:	8e 0f       	add	r24, r30
 8d2:	80 93 2c 03 	sts	0x032C, r24
 8d6:	80 91 bb 00 	lds	r24, 0x00BB
 8da:	f0 e0       	ldi	r31, 0x00	; 0
 8dc:	e1 5d       	subi	r30, 0xD1	; 209
 8de:	fc 4f       	sbci	r31, 0xFC	; 252
 8e0:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 8e2:	20 91 2c 03 	lds	r18, 0x032C
 8e6:	30 e0       	ldi	r19, 0x00	; 0
 8e8:	80 91 2e 03 	lds	r24, 0x032E
 8ec:	90 e0       	ldi	r25, 0x00	; 0
 8ee:	01 97       	sbiw	r24, 0x01	; 1
 8f0:	28 17       	cp	r18, r24
 8f2:	39 07       	cpc	r19, r25
 8f4:	24 f4       	brge	.+8      	; 0x8fe <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 8f6:	85 ec       	ldi	r24, 0xC5	; 197
 8f8:	80 93 bc 00 	sts	0x00BC, r24
 8fc:	20 c0       	rjmp	.+64     	; 0x93e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 8fe:	85 e8       	ldi	r24, 0x85	; 133
 900:	80 93 bc 00 	sts	0x00BC, r24
 904:	1c c0       	rjmp	.+56     	; 0x93e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 906:	80 91 bb 00 	lds	r24, 0x00BB
 90a:	e0 91 2c 03 	lds	r30, 0x032C
 90e:	f0 e0       	ldi	r31, 0x00	; 0
 910:	e1 5d       	subi	r30, 0xD1	; 209
 912:	fc 4f       	sbci	r31, 0xFC	; 252
 914:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 916:	80 91 2d 03 	lds	r24, 0x032D
 91a:	81 60       	ori	r24, 0x01	; 1
 91c:	80 93 2d 03 	sts	0x032D, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 920:	84 e9       	ldi	r24, 0x94	; 148
 922:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 926:	0b c0       	rjmp	.+22     	; 0x93e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 928:	85 ea       	ldi	r24, 0xA5	; 165
 92a:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 92e:	07 c0       	rjmp	.+14     	; 0x93e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 930:	80 91 b9 00 	lds	r24, 0x00B9
 934:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 938:	84 e0       	ldi	r24, 0x04	; 4
 93a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 93e:	ff 91       	pop	r31
 940:	ef 91       	pop	r30
 942:	bf 91       	pop	r27
 944:	af 91       	pop	r26
 946:	9f 91       	pop	r25
 948:	8f 91       	pop	r24
 94a:	3f 91       	pop	r19
 94c:	2f 91       	pop	r18
 94e:	0f 90       	pop	r0
 950:	0b be       	out	0x3b, r0	; 59
 952:	0f 90       	pop	r0
 954:	0f be       	out	0x3f, r0	; 63
 956:	0f 90       	pop	r0
 958:	1f 90       	pop	r1
 95a:	18 95       	reti

0000095c <uart_send>:
	{
		returnval = recv_buffer[recvtail++];
		recvtail = recvtail%BUFFER_MAX;
	}
	return returnval;
}
 95c:	e0 ec       	ldi	r30, 0xC0	; 192
 95e:	f0 e0       	ldi	r31, 0x00	; 0
 960:	90 81       	ld	r25, Z
 962:	95 ff       	sbrs	r25, 5
 964:	fd cf       	rjmp	.-6      	; 0x960 <uart_send+0x4>
 966:	80 93 c6 00 	sts	0x00C6, r24
 96a:	80 e0       	ldi	r24, 0x00	; 0
 96c:	90 e0       	ldi	r25, 0x00	; 0
 96e:	08 95       	ret

00000970 <__vector_25>:

volatile char recv_buffer[BUFFER_MAX];
volatile int recvhead = 0;
volatile int recvtail = 0;

ISR(USART0_RX_vect){
 970:	1f 92       	push	r1
 972:	0f 92       	push	r0
 974:	0f b6       	in	r0, 0x3f	; 63
 976:	0f 92       	push	r0
 978:	11 24       	eor	r1, r1
 97a:	0b b6       	in	r0, 0x3b	; 59
 97c:	0f 92       	push	r0
 97e:	2f 93       	push	r18
 980:	3f 93       	push	r19
 982:	4f 93       	push	r20
 984:	8f 93       	push	r24
 986:	9f 93       	push	r25
 988:	ef 93       	push	r30
 98a:	ff 93       	push	r31
	cli();
 98c:	f8 94       	cli
	char input = UDR0;
 98e:	40 91 c6 00 	lds	r20, 0x00C6
	if((recvhead+1)%BUFFER_MAX != recvtail){		// Sjekk at bufferen ikke er full
 992:	80 91 35 03 	lds	r24, 0x0335
 996:	90 91 36 03 	lds	r25, 0x0336
 99a:	20 91 33 03 	lds	r18, 0x0333
 99e:	30 91 34 03 	lds	r19, 0x0334
 9a2:	01 96       	adiw	r24, 0x01	; 1
 9a4:	8f 77       	andi	r24, 0x7F	; 127
 9a6:	90 78       	andi	r25, 0x80	; 128
 9a8:	99 23       	and	r25, r25
 9aa:	24 f4       	brge	.+8      	; 0x9b4 <__vector_25+0x44>
 9ac:	01 97       	sbiw	r24, 0x01	; 1
 9ae:	80 68       	ori	r24, 0x80	; 128
 9b0:	9f 6f       	ori	r25, 0xFF	; 255
 9b2:	01 96       	adiw	r24, 0x01	; 1
 9b4:	82 17       	cp	r24, r18
 9b6:	93 07       	cpc	r25, r19
 9b8:	c1 f0       	breq	.+48     	; 0x9ea <__vector_25+0x7a>
		recv_buffer[recvhead] = input;				// If so, legg inn byte
 9ba:	e0 91 35 03 	lds	r30, 0x0335
 9be:	f0 91 36 03 	lds	r31, 0x0336
 9c2:	e9 5c       	subi	r30, 0xC9	; 201
 9c4:	fc 4f       	sbci	r31, 0xFC	; 252
 9c6:	40 83       	st	Z, r20
		recvhead = (recvhead+1)%BUFFER_MAX;
 9c8:	80 91 35 03 	lds	r24, 0x0335
 9cc:	90 91 36 03 	lds	r25, 0x0336
 9d0:	01 96       	adiw	r24, 0x01	; 1
 9d2:	8f 77       	andi	r24, 0x7F	; 127
 9d4:	90 78       	andi	r25, 0x80	; 128
 9d6:	99 23       	and	r25, r25
 9d8:	24 f4       	brge	.+8      	; 0x9e2 <__vector_25+0x72>
 9da:	01 97       	sbiw	r24, 0x01	; 1
 9dc:	80 68       	ori	r24, 0x80	; 128
 9de:	9f 6f       	ori	r25, 0xFF	; 255
 9e0:	01 96       	adiw	r24, 0x01	; 1
 9e2:	90 93 36 03 	sts	0x0336, r25
 9e6:	80 93 35 03 	sts	0x0335, r24
	}
	sei();
 9ea:	78 94       	sei
}
 9ec:	ff 91       	pop	r31
 9ee:	ef 91       	pop	r30
 9f0:	9f 91       	pop	r25
 9f2:	8f 91       	pop	r24
 9f4:	4f 91       	pop	r20
 9f6:	3f 91       	pop	r19
 9f8:	2f 91       	pop	r18
 9fa:	0f 90       	pop	r0
 9fc:	0b be       	out	0x3b, r0	; 59
 9fe:	0f 90       	pop	r0
 a00:	0f be       	out	0x3f, r0	; 63
 a02:	0f 90       	pop	r0
 a04:	1f 90       	pop	r1
 a06:	18 95       	reti

00000a08 <__vector_27>:

ISR(USART0_TX_vect){
 a08:	1f 92       	push	r1
 a0a:	0f 92       	push	r0
 a0c:	0f b6       	in	r0, 0x3f	; 63
 a0e:	0f 92       	push	r0
 a10:	11 24       	eor	r1, r1
	
}
 a12:	0f 90       	pop	r0
 a14:	0f be       	out	0x3f, r0	; 63
 a16:	0f 90       	pop	r0
 a18:	1f 90       	pop	r1
 a1a:	18 95       	reti

00000a1c <uart_init>:


void uart_init(void){
	cli();
 a1c:	f8 94       	cli
	
	// set baud rate
	int timerval = (F_CPU/(16*BAUD) - 1);
	UBRR0L = timerval&0xFF;
 a1e:	87 e6       	ldi	r24, 0x67	; 103
 a20:	80 93 c4 00 	sts	0x00C4, r24
	UBRR0H = (timerval>>8)&0x0F;
 a24:	10 92 c5 00 	sts	0x00C5, r1
	
	// enable interupts on Rx & Tx, and enable Rx & Tx
	UCSR0B |= (1 << RXCIE0) | (1 << TXCIE0) | (1 << RXEN0) | (1 << TXEN0);
 a28:	e1 ec       	ldi	r30, 0xC1	; 193
 a2a:	f0 e0       	ldi	r31, 0x00	; 0
 a2c:	80 81       	ld	r24, Z
 a2e:	88 6d       	ori	r24, 0xD8	; 216
 a30:	80 83       	st	Z, r24
	
	// enable async mode
	UCSR0C &= ~(1 << UMSEL01); // changed from UMSEL0
 a32:	e2 ec       	ldi	r30, 0xC2	; 194
 a34:	f0 e0       	ldi	r31, 0x00	; 0
 a36:	80 81       	ld	r24, Z
 a38:	8f 77       	andi	r24, 0x7F	; 127
 a3a:	80 83       	st	Z, r24
	
	// parity disable
	UCSR0C &= ~((1 << UPM00) | (1 << UPM10));
 a3c:	80 81       	ld	r24, Z
 a3e:	8f 7e       	andi	r24, 0xEF	; 239
 a40:	80 83       	st	Z, r24
	
	// stop bit to 1
	UCSR0C &= ~(1 << USBS0);
 a42:	80 81       	ld	r24, Z
 a44:	87 7f       	andi	r24, 0xF7	; 247
 a46:	80 83       	st	Z, r24

	sei();
 a48:	78 94       	sei
 a4a:	08 95       	ret

00000a4c <__tablejump2__>:
 a4c:	ee 0f       	add	r30, r30
 a4e:	ff 1f       	adc	r31, r31

00000a50 <__tablejump__>:
 a50:	05 90       	lpm	r0, Z+
 a52:	f4 91       	lpm	r31, Z
 a54:	e0 2d       	mov	r30, r0
 a56:	19 94       	eijmp

00000a58 <fwrite>:
 a58:	8f 92       	push	r8
 a5a:	9f 92       	push	r9
 a5c:	af 92       	push	r10
 a5e:	bf 92       	push	r11
 a60:	cf 92       	push	r12
 a62:	df 92       	push	r13
 a64:	ef 92       	push	r14
 a66:	ff 92       	push	r15
 a68:	0f 93       	push	r16
 a6a:	1f 93       	push	r17
 a6c:	cf 93       	push	r28
 a6e:	df 93       	push	r29
 a70:	6b 01       	movw	r12, r22
 a72:	4a 01       	movw	r8, r20
 a74:	79 01       	movw	r14, r18
 a76:	d9 01       	movw	r26, r18
 a78:	13 96       	adiw	r26, 0x03	; 3
 a7a:	2c 91       	ld	r18, X
 a7c:	21 ff       	sbrs	r18, 1
 a7e:	1d c0       	rjmp	.+58     	; 0xaba <fwrite+0x62>
 a80:	c0 e0       	ldi	r28, 0x00	; 0
 a82:	d0 e0       	ldi	r29, 0x00	; 0
 a84:	c8 15       	cp	r28, r8
 a86:	d9 05       	cpc	r29, r9
 a88:	d9 f0       	breq	.+54     	; 0xac0 <fwrite+0x68>
 a8a:	8c 01       	movw	r16, r24
 a8c:	5c 01       	movw	r10, r24
 a8e:	ac 0c       	add	r10, r12
 a90:	bd 1c       	adc	r11, r13
 a92:	c8 01       	movw	r24, r16
 a94:	0a 15       	cp	r16, r10
 a96:	1b 05       	cpc	r17, r11
 a98:	71 f0       	breq	.+28     	; 0xab6 <fwrite+0x5e>
 a9a:	0f 5f       	subi	r16, 0xFF	; 255
 a9c:	1f 4f       	sbci	r17, 0xFF	; 255
 a9e:	d7 01       	movw	r26, r14
 aa0:	18 96       	adiw	r26, 0x08	; 8
 aa2:	ed 91       	ld	r30, X+
 aa4:	fc 91       	ld	r31, X
 aa6:	19 97       	sbiw	r26, 0x09	; 9
 aa8:	b7 01       	movw	r22, r14
 aaa:	dc 01       	movw	r26, r24
 aac:	8c 91       	ld	r24, X
 aae:	19 95       	eicall
 ab0:	89 2b       	or	r24, r25
 ab2:	79 f3       	breq	.-34     	; 0xa92 <fwrite+0x3a>
 ab4:	05 c0       	rjmp	.+10     	; 0xac0 <fwrite+0x68>
 ab6:	21 96       	adiw	r28, 0x01	; 1
 ab8:	e5 cf       	rjmp	.-54     	; 0xa84 <fwrite+0x2c>
 aba:	80 e0       	ldi	r24, 0x00	; 0
 abc:	90 e0       	ldi	r25, 0x00	; 0
 abe:	01 c0       	rjmp	.+2      	; 0xac2 <fwrite+0x6a>
 ac0:	ce 01       	movw	r24, r28
 ac2:	df 91       	pop	r29
 ac4:	cf 91       	pop	r28
 ac6:	1f 91       	pop	r17
 ac8:	0f 91       	pop	r16
 aca:	ff 90       	pop	r15
 acc:	ef 90       	pop	r14
 ace:	df 90       	pop	r13
 ad0:	cf 90       	pop	r12
 ad2:	bf 90       	pop	r11
 ad4:	af 90       	pop	r10
 ad6:	9f 90       	pop	r9
 ad8:	8f 90       	pop	r8
 ada:	08 95       	ret

00000adc <_exit>:
 adc:	f8 94       	cli

00000ade <__stop_program>:
 ade:	ff cf       	rjmp	.-2      	; 0xade <__stop_program>
