begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * GXBB clock tree IDs  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__GXBB_CLKC_H
end_ifndef

begin_define
define|#
directive|define
name|__GXBB_CLKC_H
end_define

begin_define
define|#
directive|define
name|CLKID_CPUCLK
value|1
end_define

begin_define
define|#
directive|define
name|CLKID_HDMI_PLL
value|2
end_define

begin_define
define|#
directive|define
name|CLKID_FCLK_DIV2
value|4
end_define

begin_define
define|#
directive|define
name|CLKID_FCLK_DIV3
value|5
end_define

begin_define
define|#
directive|define
name|CLKID_FCLK_DIV4
value|6
end_define

begin_define
define|#
directive|define
name|CLKID_GP0_PLL
value|9
end_define

begin_define
define|#
directive|define
name|CLKID_CLK81
value|12
end_define

begin_define
define|#
directive|define
name|CLKID_MPLL2
value|15
end_define

begin_define
define|#
directive|define
name|CLKID_I2C
value|22
end_define

begin_define
define|#
directive|define
name|CLKID_SAR_ADC
value|23
end_define

begin_define
define|#
directive|define
name|CLKID_RNG0
value|25
end_define

begin_define
define|#
directive|define
name|CLKID_SPI
value|34
end_define

begin_define
define|#
directive|define
name|CLKID_ETH
value|36
end_define

begin_define
define|#
directive|define
name|CLKID_AIU_GLUE
value|38
end_define

begin_define
define|#
directive|define
name|CLKID_I2S_OUT
value|40
end_define

begin_define
define|#
directive|define
name|CLKID_MIXER_IFACE
value|44
end_define

begin_define
define|#
directive|define
name|CLKID_AIU
value|47
end_define

begin_define
define|#
directive|define
name|CLKID_USB0
value|50
end_define

begin_define
define|#
directive|define
name|CLKID_USB1
value|51
end_define

begin_define
define|#
directive|define
name|CLKID_USB
value|55
end_define

begin_define
define|#
directive|define
name|CLKID_HDMI_PCLK
value|63
end_define

begin_define
define|#
directive|define
name|CLKID_USB1_DDR_BRIDGE
value|64
end_define

begin_define
define|#
directive|define
name|CLKID_USB0_DDR_BRIDGE
value|65
end_define

begin_define
define|#
directive|define
name|CLKID_SANA
value|69
end_define

begin_define
define|#
directive|define
name|CLKID_GCLK_VENCI_INT0
value|77
end_define

begin_define
define|#
directive|define
name|CLKID_AOCLK_GATE
value|80
end_define

begin_define
define|#
directive|define
name|CLKID_AO_I2C
value|93
end_define

begin_define
define|#
directive|define
name|CLKID_SD_EMMC_A
value|94
end_define

begin_define
define|#
directive|define
name|CLKID_SD_EMMC_B
value|95
end_define

begin_define
define|#
directive|define
name|CLKID_SD_EMMC_C
value|96
end_define

begin_define
define|#
directive|define
name|CLKID_SAR_ADC_CLK
value|97
end_define

begin_define
define|#
directive|define
name|CLKID_SAR_ADC_SEL
value|98
end_define

begin_define
define|#
directive|define
name|CLKID_MALI_0_SEL
value|100
end_define

begin_define
define|#
directive|define
name|CLKID_MALI_0
value|102
end_define

begin_define
define|#
directive|define
name|CLKID_MALI_1_SEL
value|103
end_define

begin_define
define|#
directive|define
name|CLKID_MALI_1
value|105
end_define

begin_define
define|#
directive|define
name|CLKID_MALI
value|106
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* __GXBB_CLKC_H */
end_comment

end_unit

