#! /nix/store/h30ipw813qny6wlp11jcpwmfdz9qk56y-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/nix/store/h30ipw813qny6wlp11jcpwmfdz9qk56y-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/h30ipw813qny6wlp11jcpwmfdz9qk56y-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/h30ipw813qny6wlp11jcpwmfdz9qk56y-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/h30ipw813qny6wlp11jcpwmfdz9qk56y-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/h30ipw813qny6wlp11jcpwmfdz9qk56y-iverilog-12.0/lib/ivl/va_math.vpi";
S_0xd88dde0 .scope module, "UART_RX_TB" "UART_RX_TB" 2 3;
 .timescale -9 -11;
P_0xd88df70 .param/l "c_BIT_PERIOD" 0 2 7, +C4<00000000000000000010000110011000>;
P_0xd88dfb0 .param/l "c_CLKS_PER_BIT" 0 2 6, +C4<00000000000000000000000011011001>;
P_0xd88dff0 .param/l "c_CLOCK_PERIOD_NS" 0 2 5, +C4<00000000000000000000000000101000>;
v0xd8a9710_0 .var "r_Clock", 0 0;
v0xd8a97d0_0 .var "r_RX_Serial", 0 0;
v0xd8a9870_0 .net "w_RX_Byte", 7 0, L_0xd8a99d0;  1 drivers
S_0xd85fdc0 .scope module, "UART_RX_INST" "UART_RX" 2 35, 3 1 0, S_0xd88dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_UART_RX";
    .port_info 2 /OUTPUT 1 "o_RX_DV";
    .port_info 3 /OUTPUT 8 "o_RX_Byte";
P_0xd85ff50 .param/l "CLEANUP" 0 3 13, C4<100>;
P_0xd85ff90 .param/l "CLKS_PER_BIT" 0 3 8, +C4<00000000000000000000000011011001>;
P_0xd85ffd0 .param/l "IDLE" 0 3 9, C4<000>;
P_0xd860010 .param/l "RX_DATA_BITS" 0 3 11, C4<010>;
P_0xd860050 .param/l "RX_START_BIT" 0 3 10, C4<001>;
P_0xd860090 .param/l "RX_STOP_BIT" 0 3 12, C4<011>;
L_0xd879950 .functor BUFZ 1, v0xd8a9180_0, C4<0>, C4<0>, C4<0>;
L_0xd8a99d0 .functor BUFZ 8, v0xd8a90a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xd879760_0 .net "i_Clock", 0 0, v0xd8a9710_0;  1 drivers
v0xd879af0_0 .net "i_UART_RX", 0 0, v0xd8a97d0_0;  1 drivers
v0xd8a8d10_0 .net "o_RX_Byte", 7 0, L_0xd8a99d0;  alias, 1 drivers
v0xd8a8dd0_0 .net "o_RX_DV", 0 0, L_0xd879950;  1 drivers
v0xd8a8e90_0 .var "r_Bit_Index", 2 0;
v0xd8a8fc0_0 .var "r_Clock_Count", 7 0;
v0xd8a90a0_0 .var "r_RX_Byte", 7 0;
v0xd8a9180_0 .var "r_RX_DV", 0 0;
v0xd8a9240_0 .var "r_SM_Main", 2 0;
E_0xd8856f0 .event posedge, v0xd879760_0;
S_0xd8a93a0 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 14, 2 14 0, S_0xd88dde0;
 .timescale -9 -11;
v0xd8a9550_0 .var "i_Data", 7 0;
v0xd8a9630_0 .var/i "ii", 31 0;
TD_UART_RX_TB.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd8a97d0_0, 0;
    %delay 860000, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd8a9630_0, 0, 32;
T_0.0 ;
    %load/vec4 v0xd8a9630_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0xd8a9550_0;
    %load/vec4 v0xd8a9630_0;
    %part/s 1;
    %assign/vec4 v0xd8a97d0_0, 0;
    %delay 860000, 0;
    %load/vec4 v0xd8a9630_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd8a9630_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd8a97d0_0, 0;
    %delay 860000, 0;
    %end;
    .scope S_0xd85fdc0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xd8a8fc0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd8a8e90_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xd8a90a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd8a9180_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd8a9240_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0xd85fdc0;
T_2 ;
    %wait E_0xd8856f0;
    %load/vec4 v0xd8a9240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd8a9180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd8a8fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd8a8e90_0, 0;
    %load/vec4 v0xd879af0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0xd8a8fc0_0;
    %pad/u 32;
    %cmpi/e 108, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %load/vec4 v0xd879af0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd8a8fc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
T_2.12 ;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0xd8a8fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xd8a8fc0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
T_2.10 ;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0xd8a8fc0_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_2.13, 5;
    %load/vec4 v0xd8a8fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xd8a8fc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd8a8fc0_0, 0;
    %load/vec4 v0xd879af0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xd8a8e90_0;
    %assign/vec4/off/d v0xd8a90a0_0, 4, 5;
    %load/vec4 v0xd8a8e90_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.15, 5;
    %load/vec4 v0xd8a8e90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xd8a8e90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd8a8e90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
T_2.16 ;
T_2.14 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0xd8a8fc0_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_2.17, 5;
    %load/vec4 v0xd8a8fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xd8a8fc0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd8a9180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd8a8fc0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
T_2.18 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd8a9240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd8a9180_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0xd88dde0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd8a9710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd8a97d0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0xd88dde0;
T_4 ;
    %delay 2000, 0;
    %load/vec4 v0xd8a9710_0;
    %nor/r;
    %assign/vec4 v0xd8a9710_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd88dde0;
T_5 ;
    %wait E_0xd8856f0;
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0xd8a9550_0, 0, 8;
    %fork TD_UART_RX_TB.UART_WRITE_BYTE, S_0xd8a93a0;
    %join;
    %wait E_0xd8856f0;
    %load/vec4 v0xd8a9870_0;
    %cmpi/e 55, 0, 8;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 53 "$display", "Test Passed - Correct Byte Received" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 55 "$display", "Test Failed - Incorrect Byte Received" {0 0 0};
T_5.1 ;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd88dde0;
T_6 ;
    %vpi_call 2 61 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/uart_tb.sv";
    "src/uart.sv";
