Source Block: oh/spi/dv/dut_spi.v@39:49@HdlIdDef

   /*AUTOINPUT*/ 
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			m_miso;			// From spi of spi.v
   wire			m_mosi;			// From spi of spi.v
   wire			m_sclk;			// From spi of spi.v
   wire			m_ss;			// From spi of spi.v
   wire [31:0]		reg_rdata;		// From spi of spi.v
   wire			spi_irq;		// From spi of spi.v
   // End of automatics

Diff Content:
- 44    wire			m_mosi;			// From spi of spi.v

Clone Blocks:
Clone Blocks 1:
oh/spi/dv/dut_spi.v@41:51
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			m_miso;			// From spi of spi.v
   wire			m_mosi;			// From spi of spi.v
   wire			m_sclk;			// From spi of spi.v
   wire			m_ss;			// From spi of spi.v
   wire [31:0]		reg_rdata;		// From spi of spi.v
   wire			spi_irq;		// From spi of spi.v
   // End of automatics

   wire [AW-1:0] 	gpio_in;		// To gpio of gpio.v

Clone Blocks 2:
oh/spi/dv/dut_spi.v@40:50
   /*AUTOINPUT*/ 
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			m_miso;			// From spi of spi.v
   wire			m_mosi;			// From spi of spi.v
   wire			m_sclk;			// From spi of spi.v
   wire			m_ss;			// From spi of spi.v
   wire [31:0]		reg_rdata;		// From spi of spi.v
   wire			spi_irq;		// From spi of spi.v
   // End of automatics


Clone Blocks 3:
oh/spi/dv/dut_spi.v@38:48
   input [N-1:0]     wait_in;

   /*AUTOINPUT*/ 
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			m_miso;			// From spi of spi.v
   wire			m_mosi;			// From spi of spi.v
   wire			m_sclk;			// From spi of spi.v
   wire			m_ss;			// From spi of spi.v
   wire [31:0]		reg_rdata;		// From spi of spi.v
   wire			spi_irq;		// From spi of spi.v

