
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1255 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/BDIO/243511/uloha3/pa.fromNetlist.tcl
# create_project -name uloha3 -dir "C:/BDIO/243511/uloha3/planAhead_run_1" -part xc3s200ft256-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/BDIO/243511/uloha3/ukol4.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/BDIO/243511/uloha3} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ukol4.ucf" [current_fileset -constrset]
Adding file 'C:/BDIO/243511/uloha3/ukol4.ucf' to fileset 'constrs_1'
# add_files [list {ukol4.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200ft256-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ukol4.ngc ...
WARNING:NetListWriters:298 - No output is written to ukol4.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ukol4.edif ...
ngc2edif: Total memory usage is 4309836 kilobytes

Parsing EDIF File [./planAhead_run_1/uloha3.data/cache/ukol4_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/uloha3.data/cache/ukol4_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [C:/BDIO/243511/uloha3/ukol4.ucf]
Finished Parsing UCF File [C:/BDIO/243511/uloha3/ukol4.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c5dbc647
link_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 573.445 ; gain = 113.461
startgroup
set_property package_pin F13 [get_ports f]
endgroup
startgroup
set_property package_pin F12 [get_ports x0]
endgroup
startgroup
set_property package_pin G12 [get_ports x1]
endgroup
startgroup
set_property package_pin H14 [get_ports x2]
endgroup
save_constraints
startgroup
set_property package_pin H13 [get_ports x3]
endgroup
startgroup
set_property package_pin K12 [get_ports f]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Mar 08 14:09:16 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
