vram_end	,	V_83
AMDGPU_VRAM_TYPE_DDR2	,	V_226
AMDGPU_VRAM_TYPE_DDR3	,	V_236
INVALIDATE_ALL_L1_TLBS	,	V_156
golden_settings_fiji_a10	,	V_10
dev	,	V_45
MEMORY_CLIENT_RW	,	V_221
mmVM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_179
mmMC_SEQ_TRAIN_WAKEUP_CNTL	,	V_70
ARRAY_SIZE	,	F_3
num_gpu_pages	,	V_206
"  HDP_MISC_CNTL=0x%08X\n"	,	L_55
"tonga"	,	L_3
gmc_v8_0_gart_funcs	,	V_282
KERN_WARNING	,	V_247
mmVM_CONTEXT1_CNTL	,	V_126
mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_183
BANK_SELECT	,	V_161
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_23
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_128
ENABLE_L2_FRAGMENT_PROCESSING	,	V_148
AMD_IS_APU	,	V_209
mmHDP_HOST_PATH_CNTL	,	V_99
EFFECTIVE_L2_QUEUE_SIZE	,	V_151
adev	,	V_2
gmc_v8_0_gart_enable	,	F_40
TRAIN_DONE_D1	,	V_73
golden_settings_tonga_a11	,	V_13
TRAIN_DONE_D0	,	V_72
SRBM_SOFT_RESET	,	V_254
golden_settings_iceland_a11	,	V_7
SRBM_STATUS__VMC_BUSY_MASK	,	V_22
MC_SEQ_SUP_CNTL	,	V_65
mmMC_SEQ_IO_DEBUG_INDEX	,	V_67
need_dma32	,	V_246
RREG32	,	F_5
amdgpu_interrupt_state	,	V_260
gmc_v8_0_vm_init	,	F_53
gmc_v8_0_mc_wait_for_idle	,	F_4
"  0x%04X=0x%08X\n"	,	L_58
mc_vram_size	,	V_75
ucode_size	,	V_53
PAGE_TABLE_DEPTH	,	V_189
AMDGPU_VRAM_TYPE_UNKNOWN	,	V_237
gmc_v8_0_hw_init	,	F_74
"  HDP_REG_COHERENCY_FLUSH_CNTL=0x%08X\n"	,	L_51
amd_powergating_state	,	V_280
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_71
real_vram_size	,	V_76
i	,	V_18
j	,	V_78
CONTEXT1_IDENTITY_ACCESS_MODE	,	V_152
ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY	,	V_153
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_118
gmc_v8_0_mc_resume	,	F_13
r	,	V_135
pci_resource_len	,	F_34
amdgpu_gart_size	,	V_114
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_24
mc_seq_vram_type	,	V_222
MC_SEQ_MISC0__MT__GDDR1	,	V_223
MC_SEQ_MISC0__MT__GDDR3	,	V_227
MC_SEQ_MISC0__MT__GDDR4	,	V_229
mmBIF_FB_EN	,	V_36
"  VM_CONTEXT0_CNTL=0x%08X\n"	,	L_34
MC_SEQ_MISC0__MT__GDDR5	,	V_231
amdgpu_gem_fini	,	F_72
num_types	,	V_283
"  MC_VM_SYSTEM_APERTURE_HIGH_ADDR=0x%08X\n"	,	L_45
mmMC_SHARED_CHMAP	,	V_105
MC_VM_MX_L1_TLB_CNTL	,	V_139
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_133
mmMC_ARB_RAMCFG	,	V_102
AMDGPU_VRAM_TYPE_HBM	,	V_234
gart	,	V_136
mmMC_VM_AGP_BASE	,	V_91
gmc_v8_0_vram_gtt_location	,	F_26
DRM_ERROR	,	F_68
mmVM_CONTEXT1_CNTL2	,	V_199
BIF_FB_EN__FB_WRITE_EN_MASK	,	V_95
gmc_v8_0_convert_vram_type	,	F_56
amdgpu_display_stop_mc_access	,	F_8
VMC_TAP_CONTEXT1_PTE_REQUEST_PHYSICAL	,	V_174
BIF_FB_EN__FB_READ_EN_MASK	,	V_94
io_debug_array_offset_bytes	,	V_61
"Wait for MC idle timedout !\n"	,	L_8
amdgpu_vm_manager_fini	,	F_71
fw	,	V_44
VMC_TAP_CONTEXT0_PTE_REQUEST_SHARED	,	V_169
"  VM_CONTEXT1_CNTL=0x%08X\n"	,	L_42
mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET	,	V_192
le32_to_cpu	,	F_24
EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_134
mmHDP_NONSURFACE_SIZE	,	V_90
gtt_end	,	V_180
MC_ARB_RAMCFG	,	V_103
"  VM_CONTEXT1_PAGE_TABLE_END_ADDR=0x%08X\n"	,	L_39
DMA_BIT_MASK	,	F_66
"  MC_VM_SYSTEM_APERTURE_LOW_ADDR=0x%08X\n"	,	L_44
pci_set_consistent_dma_mask	,	F_67
stoney_mgcg_cgcg_init	,	V_17
fiji_mgcg_cgcg_init	,	V_9
mmHDP_MISC_CNTL	,	V_96
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_181
"  MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR=0x%08X\n"	,	L_46
gmc_v8_0_irq_funcs	,	V_285
DRM_DEBUG	,	F_16
mmMC_SEQ_SUP_PGM	,	V_69
fw_name	,	V_41
VM_L2_CNTL	,	V_146
SOFT_RESET_MC	,	V_256
gmc_v8_0_set_fault_enable_default	,	F_39
VMC_TAP_CONTEXT1_PDE_REQUEST_SHARED	,	V_172
gmc_v8_0_gart_init	,	F_44
mmVM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_251
"  VM_CONTEXT0_PAGE_TABLE_END_ADDR=0x%08X\n"	,	L_31
"  %d:\n"	,	L_57
mmSRBM_STATUS2	,	V_250
tmp	,	V_19
gmc_v8_0_sw_fini	,	F_70
ENABLE_L1_FRAGMENT_PROCESSING	,	V_141
block	,	V_219
ENABLE_L2_CACHE	,	V_147
"  VM_L2_CNTL3=0x%08X\n"	,	L_28
amdgpu_mc	,	V_74
gmc_v8_0_wait_for_idle	,	F_80
vm_fault	,	V_242
mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_84
vram_width	,	V_108
bits	,	V_262
handle	,	V_238
SRBM_STATUS__VMC1_BUSY_MASK	,	V_27
"Wait for GMC idle timed out !\n"	,	L_60
mmVM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_194
mmMC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_80
mmHDP_NONSURFACE_INFO	,	V_89
amdgpu_irq_add_id	,	F_64
AMDGPU_VM_FAULT_STOP_ALWAYS	,	V_203
gmc_v8_0_mc_stop	,	F_7
gmc_v8_0_hw_fini	,	F_75
mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT	,	V_275
"  MC_VM_MX_L1_TLB_CNTL=0x%08X\n"	,	L_25
MEMORY_CLIENT_ID	,	V_220
amdgpu_asic_wait_for_mc_idle	,	F_9
pci_set_dma_mask	,	F_65
VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_264
mmVM_L2_CNTL4	,	V_163
DRM_INFO	,	F_43
status	,	V_212
mmVM_L2_CNTL3	,	V_158
mmVM_L2_CNTL2	,	V_154
"  VM_L2_CNTL2=0x%08X\n"	,	L_27
save	,	V_29
"  SRBM_STATUS2=0x%08X\n"	,	L_22
"  HDP_NONSURFACE_SIZE=0x%08X\n"	,	L_54
vram_type	,	V_239
gmc_v8_0_early_init	,	F_57
amdgpu_iv_entry	,	V_273
amd_clockgating_state	,	V_279
VMC_TAP_CONTEXT0_PDE_REQUEST_SNOOP	,	V_167
ENABLE_L1_TLB	,	V_140
VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_267
err	,	V_42
max	,	F_35
cz_mgcg_cgcg_init	,	V_15
"  VM_CONTEXT0_PAGE_TABLE_START_ADDR=0x%08X\n"	,	L_30
AMDGPU_IRQ_STATE_DISABLE	,	V_270
amdgpu_mode_mc_save	,	V_28
mmVM_CONTEXT0_CNTL	,	V_186
SYSTEM_APERTURE_UNMAPPED_ACCESS	,	V_144
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_10
mmVM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_193
regs_size	,	V_54
gmc_v8_0_vm_decode_fault	,	F_55
VMC_TAP_CONTEXT0_PTE_REQUEST_SNOOP	,	V_170
max_pfn	,	V_196
gtt_base_align	,	V_77
"  VM_L2_CNTL=0x%08X\n"	,	L_26
io_mc_regs	,	V_51
VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_266
pdev	,	V_110
u32	,	V_6
CHIP_FIJI	,	V_8
mc	,	V_43
amdgpu_program_register_sequence	,	F_2
WREG32_P	,	F_86
entry	,	V_274
AMDGPU_NUM_OF_VMIDS	,	V_208
gmc_v8_0_sw_init	,	F_62
header	,	V_57
gmc_v8_0_gart_flush_gpu_tlb	,	F_36
gtt_start	,	V_178
gmc_v8_0_set_gart_funcs	,	F_58
cpu_pt_addr	,	V_120
"SRBM_SOFT_RESET=0x%08X\n"	,	L_61
running	,	V_52
visible_vram_size	,	V_113
gmc_v8_0_is_idle	,	F_79
request_firmware	,	F_18
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_197
gmc_v8_0_suspend	,	F_77
VMC_TAP_CONTEXT0_PTE_REQUEST_PHYSICAL	,	V_168
gmc_v8_0_print_status	,	F_81
src	,	V_259
dev_warn	,	F_27
tonga_mgcg_cgcg_init	,	V_12
amdgpu_ucode_validate	,	F_19
MC_SEQ_MISC0__MT__HBM	,	V_233
amdgpu_gart_table_vram_alloc	,	F_47
u64	,	T_4
VMC_TAP_CONTEXT1_PDE_REQUEST_SNOOP	,	V_173
"  VM_L2_CNTL4=0x%08X\n"	,	L_29
writeq	,	F_38
"limiting VRAM\n"	,	L_7
gpu_page_idx	,	V_121
fw_version	,	V_58
aper_size	,	V_111
amdgpu_display_set_vga_render_state	,	F_31
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_132
amdgpu_bo_fini	,	F_73
"read"	,	L_14
gmc_v8_0_resume	,	F_78
FB_READ_EN	,	V_38
vram_start	,	V_81
state	,	V_261
mmMC_VM_AGP_TOP	,	V_92
src_data	,	V_278
vmid	,	V_117
asic_type	,	V_3
"  BIF_FB_EN=0x%08X\n"	,	L_59
srbm_soft_reset	,	V_253
mmMC_VM_MX_L1_TLB_CNTL	,	V_138
AMDGPU_IRQ_STATE_ENABLE	,	V_271
gmc_v8_0_mc_program	,	F_30
FB_WRITE_EN	,	V_39
"  VM_CONTEXT1_CNTL2=0x%08X\n"	,	L_41
VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_263
VMID	,	V_216
amdgpu_irq_get	,	F_61
"  VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR=0x%08X\n"	,	L_36
CHIP_STONEY	,	V_16
gmc_v8_0_mc_init	,	F_32
VM_CONTEXT0_CNTL	,	V_187
VMC_TAP_CONTEXT0_PDE_REQUEST_SHARED	,	V_166
mmVM_INVALIDATE_REQUEST	,	V_119
BIF_FB_EN	,	V_37
VMC_TAP_CONTEXT0_PDE_REQUEST_PHYSICAL	,	V_165
mc_id	,	V_214
mmMC_VM_AGP_BOT	,	V_93
"  MC_VM_FB_LOCATION=0x%08X\n"	,	L_47
BUG	,	F_17
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_130
MC_SEQ_MISC0__MT__DDR3	,	V_235
MC_SEQ_MISC0__MT__DDR2	,	V_225
CHANSIZE	,	V_104
amdgpu_vm_fault_stop	,	V_202
uint32_t	,	T_2
amdgpu_gart_table_vram_free	,	F_51
RUN	,	V_66
protections	,	V_217
fw_data	,	V_50
mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_82
chip_name	,	V_40
"  mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET=0x%08X\n"	,	L_37
"Failed to load mc firmware!\n"	,	L_17
VMC_TAP_CONTEXT1_PDE_REQUEST_PHYSICAL	,	V_171
VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_268
gmc_v8_0_set_clockgating_state	,	F_87
mmMC_VM_FB_LOCATION	,	V_87
gmc_v8_0_set_powergating_state	,	F_88
SOFT_RESET_VMC	,	V_255
__iomem	,	T_3
ucode_version	,	V_59
AMDGPU_VRAM_TYPE_GDDR5	,	V_232
AMDGPU_VRAM_TYPE_GDDR4	,	V_230
MC_SHARED_CHMAP	,	V_106
source	,	V_272
blackout	,	V_30
MC_SEQ_MISC0__MT__MASK	,	V_241
VMC_TAP_CONTEXT1_PTE_REQUEST_SHARED	,	V_175
AMDGPU_VRAM_TYPE_GDDR1	,	V_224
gmc_v8_0_vm_fault_interrupt_state	,	F_84
AMDGPU_VRAM_TYPE_GDDR3	,	V_228
mmMC_VM_FB_OFFSET	,	V_210
amdgpu_vram_location	,	F_28
mmMC_SHARED_BLACKOUT_CNTL	,	V_33
vram_base_offset	,	V_211
INVALIDATE_L2_CACHE	,	V_157
"  SRBM_STATUS=0x%08X\n"	,	L_21
WARN	,	F_45
mode_info	,	V_31
ETIMEDOUT	,	V_249
amdgpu_gart_table_vram_pin	,	F_42
mmMC_SEQ_SUP_CNTL	,	V_64
gmc_v8_0_gart_fini	,	F_50
"  HDP_HOST_PATH_CNTL=0x%08X\n"	,	L_56
gmc_v8_0_set_irq_funcs	,	F_59
MC_SHARED_BLACKOUT_CNTL	,	V_34
WREG32	,	F_11
ENABLE_CONTEXT	,	V_188
SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK	,	V_24
gpu_addr	,	V_86
printk	,	F_20
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_149
gart_funcs	,	V_281
VM_L2_CNTL2	,	V_155
VM_L2_CNTL3	,	V_159
dev_err	,	F_41
io_debug_size_bytes	,	V_60
mmVM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_252
"  VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR=0x%08X\n"	,	L_35
"write"	,	L_13
NOOFCHAN	,	V_107
"topaz"	,	L_2
VMC_TAP_CONTEXT1_PTE_REQUEST_SNOOP	,	V_176
amdgpu_irq_put	,	F_76
mmVM_CONTEXT0_CNTL2	,	V_185
CHIP_CARRIZO	,	V_14
mmHDP_REG_COHERENCY_FLUSH_CNTL	,	V_79
release_firmware	,	F_21
mmVM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_177
ptr	,	V_124
AMDGPU_VM_FAULT_STOP_FIRST	,	V_276
amdgpu_gtt_location	,	F_29
"  VM_CONTEXT%d_PAGE_TABLE_BASE_ADDR=0x%08X\n"	,	L_43
__le32	,	T_1
VM_L2_CNTL4	,	V_164
gmc_v8_0_init_microcode	,	F_15
hdr	,	V_49
CHIP_TOPAZ	,	V_4
amdgpu_vm_size	,	V_244
dummy_page	,	V_184
amdgpu_gart_init	,	F_46
mmMC_SEQ_MISC0	,	V_240
uint64_t	,	V_116
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR	,	V_191
dma_bits	,	V_243
VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_265
mmHDP_NONSURFACE_BASE	,	V_88
HDP_MISC_CNTL	,	V_97
dev_info	,	F_82
mmSRBM_STATUS	,	V_21
SRBM_STATUS__MCC_BUSY_MASK	,	V_25
amdgpu_display_resume_mc_access	,	F_14
"Failed to load MC firmware!\n"	,	L_19
CHIP_TONGA	,	V_11
numchan	,	V_101
gmc_v8_0_mc_load_microcode	,	F_22
gmc_v8_0_gart_set_pte_pde	,	F_37
"  MC_VM_AGP_BOT=0x%08X\n"	,	L_50
"mc: Failed to load firmware \"%s\"\n"	,	L_6
"No VRAM object for PCIE GART.\n"	,	L_9
aper_base	,	V_109
mc_client	,	V_213
SRBM_STATUS__MCB_BUSY_MASK	,	V_23
gmc_v8_0_soft_reset	,	F_83
chansize	,	V_100
PAGE_TABLE_BLOCK_SIZE	,	V_200
amdgpu_gart_table_vram_unpin	,	F_49
usec_timeout	,	V_20
flags	,	V_123
mc_firmware_header_v1_0	,	V_48
"vm manager initialization failed (%d).\n"	,	L_18
"  VM_CONTEXT1_PAGE_TABLE_START_ADDR=0x%08X\n"	,	L_38
enabled	,	V_248
"GMC 8.x registers\n"	,	L_20
"  HDP_NONSURFACE_BASE=0x%08X\n"	,	L_52
out	,	V_46
mmCONFIG_MEMSIZE	,	V_112
VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_269
num_crtc	,	V_32
ucode_array_offset_bytes	,	V_63
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_215
ENABLE_ADVANCED_DRIVER_MODEL	,	V_143
gtt_size	,	V_115
amdgpu_bo_init	,	F_69
REG_GET_FIELD	,	F_10
"amdgpu: No suitable DMA available.\n"	,	L_15
SRBM_STATUS__MCD_BUSY_MASK	,	V_26
"  MC_VM_AGP_TOP=0x%08X\n"	,	L_49
"  VM_CONTEXT0_CNTL2=0x%08X\n"	,	L_33
EINVAL	,	V_55
robj	,	V_137
vm_manager	,	V_195
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_160
udelay	,	F_6
mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_198
"\n"	,	L_1
table_size	,	V_205
data	,	V_56
le32_to_cpup	,	F_25
table_addr	,	V_182
BLACKOUT_MODE	,	V_35
"  VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR=0x%08X\n"	,	L_32
mc_mask	,	V_245
"amdgpu: No coherent DMA available.\n"	,	L_16
"VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n"	,	L_12
"R600 PCIE GART already initialized\n"	,	L_11
gmc_v8_0_gart_disable	,	F_48
REG_SET_FIELD	,	F_12
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR	,	V_190
nvm	,	V_207
gmc_v8_0_late_init	,	F_60
mmVM_L2_CNTL	,	V_145
gmc_v8_0_process_interrupt	,	F_85
pci_resource_start	,	F_33
vram_scratch	,	V_85
gmc_v8_0_init_golden_registers	,	F_1
"GPU fault detected: %d 0x%08x\n"	,	L_62
FLUSH_INVALIDATE_CACHE	,	V_98
VM_CONTEXT1_CNTL	,	V_127
PROTECTIONS	,	V_218
"  MC_VM_AGP_BASE=0x%08X\n"	,	L_48
mmMC_SEQ_IO_DEBUG_DATA	,	V_68
amdgpu_gart_fini	,	F_52
iceland_mgcg_cgcg_init	,	V_5
SYSTEM_ACCESS_MODE	,	V_142
L2_CACHE_BIGK_FRAGMENT_SIZE	,	V_162
amdgpu_irq_src	,	V_258
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_129
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_131
"  HDP_NONSURFACE_INFO=0x%08X\n"	,	L_53
mmSRBM_SOFT_RESET	,	V_257
ready	,	V_204
addr	,	V_122
value	,	V_125
amdgpu_vm_block_size	,	V_201
amdgpu_device	,	V_1
src_id	,	V_277
amdgpu_ucode_print_mc_hdr	,	F_23
gmc_v8_0_vm_fini	,	F_54
ucode_size_bytes	,	V_62
"  VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR=0x%08X\n"	,	L_40
"fiji"	,	L_4
amdgpu_gem_init	,	F_63
KERN_ERR	,	V_47
"amdgpu/%s_mc.bin"	,	L_5
funcs	,	V_284
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_150
