module switch_storage(
    input [9:0] inp,
    input clk;
    input rst,
    output reg [9:0] outp
    );
    
    
endmodule
