/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynth91/cm82a_orig.v:2" *)
(* top =  1  *)
module CM82(a, b, c, d, e, f, g, h);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  (* src = "LGSynth91/cm82a_orig.v:13" *)
  wire \[0] ;
  (* src = "LGSynth91/cm82a_orig.v:13" *)
  wire \[1] ;
  (* src = "LGSynth91/cm82a_orig.v:13" *)
  wire \[2] ;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input a;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input b;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input c;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input d;
  (* src = "LGSynth91/cm82a_orig.v:3" *)
  input e;
  (* src = "LGSynth91/cm82a_orig.v:9" *)
  output f;
  (* src = "LGSynth91/cm82a_orig.v:9" *)
  output g;
  (* src = "LGSynth91/cm82a_orig.v:9" *)
  output h;
  assign _15_ = c & _07_;
  assign _02_ = _00_ & _08_;
  assign _16_ = _01_ & a;
  assign _17_ = _02_ & _09_;
  assign _18_ = c & _10_;
  assign _05_ = _03_ & _11_;
  assign _19_ = _04_ & d;
  assign _20_ = _05_ & _12_;
  assign _21_ = _06_ & _13_;
  assign h = c & _14_;
  assign _01_ = ~c;
  assign _07_ = ~a;
  assign _00_ = ~b;
  assign _08_ = ~_15_;
  assign _09_ = ~_16_;
  assign f = ~_17_;
  assign _04_ = ~c;
  assign _10_ = ~d;
  assign _03_ = ~e;
  assign _11_ = ~_18_;
  assign _12_ = ~_19_;
  assign g = ~_20_;
  assign _06_ = ~d;
  assign _13_ = ~e;
  assign _14_ = ~_21_;
  assign \[0]  = f;
  assign \[1]  = g;
  assign \[2]  = h;
endmodule
