// Seed: 1092480489
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    output logic   id_0,
    output supply1 id_1,
    output logic   id_2,
    input  supply1 id_3,
    output logic   id_4,
    input  supply0 id_5,
    input  logic   id_6
);
  assign id_0 = id_6;
  always
    if (id_3)
      if (-1'b0) id_4 <= id_6;
      else id_2 <= -1;
  supply0 id_8, id_9 = id_8;
  wire id_10;
  wire id_11, id_12;
  wire id_13 = id_5 === id_9 - 1;
  module_0 modCall_1 ();
  assign id_9 = id_3;
endmodule
