// Seed: 2525353278
module module_0;
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output tri  id_0
    , id_4,
    input  tri1 id_1,
    input  wand id_2
);
  id_5 :
  assert property (@(negedge 1) id_2)
  else $display({id_1{1'b0}} == id_4 * id_2);
  module_0 modCall_1 ();
  initial begin : LABEL_0
    if (1) begin : LABEL_0
      id_0 = 1;
    end
  end
endmodule
module module_2 (
    output uwire id_0,
    output tri0  id_1,
    output wor   id_2,
    input  wor   id_3
);
  module_0 modCall_1 ();
  assign id_0 = 'd0;
  wire id_5;
endmodule
