Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Mar 20 14:06:15 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                234         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            4           
TIMING-18  Warning           Missing input or output delay                              15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.079        0.000                      0                49000        0.060        0.000                      0                49000        8.750        0.000                       0                  8157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.079        0.000                      0                49000        0.060        0.000                      0                49000        8.750        0.000                       0                  8157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1280_1535_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.878ns  (logic 4.382ns (23.212%)  route 14.496ns (76.788%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 24.858 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.892    11.247    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.380    12.751    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    12.875 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         2.189    15.064    u_ram/_ram_reg_1280_1535_8_8/A0
    SLICE_X52Y49         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    15.188 r  u_ram/_ram_reg_1280_1535_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.188    u_ram/_ram_reg_1280_1535_8_8/OD
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    15.429 r  u_ram/_ram_reg_1280_1535_8_8/F7.B/O
                         net (fo=1, routed)           0.000    15.429    u_ram/_ram_reg_1280_1535_8_8/O0
    SLICE_X52Y49         MUXF8 (Prop_muxf8_I0_O)      0.098    15.527 r  u_ram/_ram_reg_1280_1535_8_8/F8/O
                         net (fo=1, routed)           1.013    16.540    u_ram/_ram_reg_1280_1535_8_8_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.319    16.859 r  u_ram/qout_r[8]_i_16/O
                         net (fo=1, routed)           0.000    16.859    u_ram/qout_r[8]_i_16_n_0
    SLICE_X53Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    17.076 r  u_ram/qout_r_reg[8]_i_9/O
                         net (fo=1, routed)           0.933    18.009    u_ram/qout_r_reg[8]_i_9_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I1_O)        0.299    18.308 r  u_ram/qout_r[8]_i_5/O
                         net (fo=3, routed)           1.175    19.483    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[8]
    SLICE_X32Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.607 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_5/O
                         net (fo=1, routed)           0.580    20.188    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_5_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I3_O)        0.124    20.312 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_3/O
                         net (fo=5, routed)           0.464    20.775    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X35Y91         LUT6 (Prop_lut6_I3_O)        0.124    20.899 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_4/O
                         net (fo=1, routed)           0.151    21.051    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_4_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124    21.175 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_2/O
                         net (fo=6, routed)           0.734    21.908    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[8]
    SLICE_X40Y81         LUT6 (Prop_lut6_I1_O)        0.124    22.032 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_8_8_i_1/O
                         net (fo=64, routed)          2.166    24.198    u_ram/_ram_reg_1280_1535_8_8/D
    SLICE_X52Y49         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.453    24.858    u_ram/_ram_reg_1280_1535_8_8/WCLK
    SLICE_X52Y49         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_8_8/RAMS64E_A/CLK
                         clock pessimism              0.179    25.037    
                         clock uncertainty           -0.035    25.002    
    SLICE_X52Y49         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.277    u_ram/_ram_reg_1280_1535_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.277    
                         arrival time                         -24.198    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_256_511_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.849ns  (logic 4.382ns (23.248%)  route 14.467ns (76.752%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.892    11.247    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.380    12.751    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    12.875 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         2.189    15.064    u_ram/_ram_reg_1280_1535_8_8/A0
    SLICE_X52Y49         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    15.188 r  u_ram/_ram_reg_1280_1535_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.188    u_ram/_ram_reg_1280_1535_8_8/OD
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    15.429 r  u_ram/_ram_reg_1280_1535_8_8/F7.B/O
                         net (fo=1, routed)           0.000    15.429    u_ram/_ram_reg_1280_1535_8_8/O0
    SLICE_X52Y49         MUXF8 (Prop_muxf8_I0_O)      0.098    15.527 r  u_ram/_ram_reg_1280_1535_8_8/F8/O
                         net (fo=1, routed)           1.013    16.540    u_ram/_ram_reg_1280_1535_8_8_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.319    16.859 r  u_ram/qout_r[8]_i_16/O
                         net (fo=1, routed)           0.000    16.859    u_ram/qout_r[8]_i_16_n_0
    SLICE_X53Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    17.076 r  u_ram/qout_r_reg[8]_i_9/O
                         net (fo=1, routed)           0.933    18.009    u_ram/qout_r_reg[8]_i_9_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I1_O)        0.299    18.308 r  u_ram/qout_r[8]_i_5/O
                         net (fo=3, routed)           1.175    19.483    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[8]
    SLICE_X32Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.607 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_5/O
                         net (fo=1, routed)           0.580    20.188    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_5_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I3_O)        0.124    20.312 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_3/O
                         net (fo=5, routed)           0.464    20.775    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X35Y91         LUT6 (Prop_lut6_I3_O)        0.124    20.899 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_4/O
                         net (fo=1, routed)           0.151    21.051    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_4_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124    21.175 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_2/O
                         net (fo=6, routed)           0.734    21.908    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[8]
    SLICE_X40Y81         LUT6 (Prop_lut6_I1_O)        0.124    22.032 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_8_8_i_1/O
                         net (fo=64, routed)          2.136    24.168    u_ram/_ram_reg_256_511_8_8/D
    SLICE_X56Y52         RAMS64E                                      r  u_ram/_ram_reg_256_511_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.444    24.848    u_ram/_ram_reg_256_511_8_8/WCLK
    SLICE_X56Y52         RAMS64E                                      r  u_ram/_ram_reg_256_511_8_8/RAMS64E_A/CLK
                         clock pessimism              0.186    25.035    
                         clock uncertainty           -0.035    24.999    
    SLICE_X56Y52         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.274    u_ram/_ram_reg_256_511_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.274    
                         arrival time                         -24.168    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_0_255_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.845ns  (logic 3.990ns (21.172%)  route 14.855ns (78.828%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.892    11.247    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.197    12.568    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.124    12.692 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.936    14.628    u_ram/_ram_reg_2304_2559_14_14/A0
    SLICE_X54Y60         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.752 r  u_ram/_ram_reg_2304_2559_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.752    u_ram/_ram_reg_2304_2559_14_14/OD
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    14.993 r  u_ram/_ram_reg_2304_2559_14_14/F7.B/O
                         net (fo=1, routed)           0.000    14.993    u_ram/_ram_reg_2304_2559_14_14/O0
    SLICE_X54Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    15.091 r  u_ram/_ram_reg_2304_2559_14_14/F8/O
                         net (fo=1, routed)           1.204    16.294    u_ram/_ram_reg_2304_2559_14_14_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.319    16.613 r  u_ram/qout_r[14]_i_10__1/O
                         net (fo=1, routed)           1.154    17.768    u_ram/qout_r[14]_i_10__1_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.892 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.009    18.901    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    19.025 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.666    19.691    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.815 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3/O
                         net (fo=5, routed)           0.616    20.431    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.555 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=1, routed)           0.405    20.961    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I4_O)        0.124    21.085 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_2/O
                         net (fo=6, routed)           1.547    22.632    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[14]
    SLICE_X48Y81         LUT6 (Prop_lut6_I1_O)        0.124    22.756 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_14_14_i_1/O
                         net (fo=64, routed)          1.409    24.165    u_ram/_ram_reg_0_255_14_14/D
    SLICE_X56Y60         RAMS64E                                      r  u_ram/_ram_reg_0_255_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.441    24.845    u_ram/_ram_reg_0_255_14_14/WCLK
    SLICE_X56Y60         RAMS64E                                      r  u_ram/_ram_reg_0_255_14_14/RAMS64E_A/CLK
                         clock pessimism              0.186    25.032    
                         clock uncertainty           -0.035    24.996    
    SLICE_X56Y60         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.271    u_ram/_ram_reg_0_255_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.271    
                         arrival time                         -24.165    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2304_2559_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.822ns  (logic 3.990ns (21.199%)  route 14.832ns (78.801%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.892    11.247    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.197    12.568    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.124    12.692 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.936    14.628    u_ram/_ram_reg_2304_2559_14_14/A0
    SLICE_X54Y60         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.752 r  u_ram/_ram_reg_2304_2559_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.752    u_ram/_ram_reg_2304_2559_14_14/OD
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    14.993 r  u_ram/_ram_reg_2304_2559_14_14/F7.B/O
                         net (fo=1, routed)           0.000    14.993    u_ram/_ram_reg_2304_2559_14_14/O0
    SLICE_X54Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    15.091 r  u_ram/_ram_reg_2304_2559_14_14/F8/O
                         net (fo=1, routed)           1.204    16.294    u_ram/_ram_reg_2304_2559_14_14_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.319    16.613 r  u_ram/qout_r[14]_i_10__1/O
                         net (fo=1, routed)           1.154    17.768    u_ram/qout_r[14]_i_10__1_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.892 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.009    18.901    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    19.025 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.666    19.691    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.815 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3/O
                         net (fo=5, routed)           0.616    20.431    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.555 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=1, routed)           0.405    20.961    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I4_O)        0.124    21.085 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_2/O
                         net (fo=6, routed)           1.547    22.632    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[14]
    SLICE_X48Y81         LUT6 (Prop_lut6_I1_O)        0.124    22.756 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_14_14_i_1/O
                         net (fo=64, routed)          1.386    24.141    u_ram/_ram_reg_2304_2559_14_14/D
    SLICE_X54Y60         RAMS64E                                      r  u_ram/_ram_reg_2304_2559_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.440    24.844    u_ram/_ram_reg_2304_2559_14_14/WCLK
    SLICE_X54Y60         RAMS64E                                      r  u_ram/_ram_reg_2304_2559_14_14/RAMS64E_A/CLK
                         clock pessimism              0.186    25.031    
                         clock uncertainty           -0.035    24.995    
    SLICE_X54Y60         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.270    u_ram/_ram_reg_2304_2559_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.270    
                         arrival time                         -24.141    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2560_2815_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.855ns  (logic 3.990ns (21.161%)  route 14.865ns (78.839%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.892    11.247    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.197    12.568    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.124    12.692 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.936    14.628    u_ram/_ram_reg_2304_2559_14_14/A0
    SLICE_X54Y60         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.752 r  u_ram/_ram_reg_2304_2559_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.752    u_ram/_ram_reg_2304_2559_14_14/OD
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    14.993 r  u_ram/_ram_reg_2304_2559_14_14/F7.B/O
                         net (fo=1, routed)           0.000    14.993    u_ram/_ram_reg_2304_2559_14_14/O0
    SLICE_X54Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    15.091 r  u_ram/_ram_reg_2304_2559_14_14/F8/O
                         net (fo=1, routed)           1.204    16.294    u_ram/_ram_reg_2304_2559_14_14_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.319    16.613 r  u_ram/qout_r[14]_i_10__1/O
                         net (fo=1, routed)           1.154    17.768    u_ram/qout_r[14]_i_10__1_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.892 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.009    18.901    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    19.025 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.666    19.691    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.815 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3/O
                         net (fo=5, routed)           0.616    20.431    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.555 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=1, routed)           0.405    20.961    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I4_O)        0.124    21.085 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_2/O
                         net (fo=6, routed)           1.547    22.632    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[14]
    SLICE_X48Y81         LUT6 (Prop_lut6_I1_O)        0.124    22.756 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_14_14_i_1/O
                         net (fo=64, routed)          1.419    24.175    u_ram/_ram_reg_2560_2815_14_14/D
    SLICE_X60Y64         RAMS64E                                      r  u_ram/_ram_reg_2560_2815_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.503    24.907    u_ram/_ram_reg_2560_2815_14_14/WCLK
    SLICE_X60Y64         RAMS64E                                      r  u_ram/_ram_reg_2560_2815_14_14/RAMS64E_A/CLK
                         clock pessimism              0.186    25.094    
                         clock uncertainty           -0.035    25.058    
    SLICE_X60Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.333    u_ram/_ram_reg_2560_2815_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.333    
                         arrival time                         -24.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[30][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 4.618ns (23.422%)  route 15.097ns (76.578%))
  Logic Levels:           26  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099    11.454    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.578 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    12.095    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    12.219 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    14.275    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    14.525 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.525    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    14.772 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.772    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    14.870 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    16.188    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    16.507 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    17.523    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.647 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    18.238    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    18.362 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    19.053    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    19.177 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    19.946    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    20.070 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    20.658    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    20.782 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    21.389    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    21.513 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.864    22.377    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I5_O)        0.124    22.501 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][17]_i_5/O
                         net (fo=1, routed)           0.433    22.934    u_tinyriscv/u_id_ex/inst_ff/regs[1][17]_i_5_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.124    23.058 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][17]_i_2/O
                         net (fo=36, routed)          1.189    24.247    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_4
    SLICE_X28Y133        LUT6 (Prop_lut6_I2_O)        0.124    24.371 r  u_tinyriscv/u_id_ex/inst_ff/regs[30][17]_i_2/O
                         net (fo=1, routed)           0.540    24.910    u_tinyriscv/u_id_ex/inst_ff/regs[30][17]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124    25.034 r  u_tinyriscv/u_id_ex/inst_ff/regs[30][17]_i_1/O
                         net (fo=1, routed)           0.000    25.034    u_tinyriscv/u_regs/regs_reg[30][31]_1[17]
    SLICE_X28Y133        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[30][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.604    25.009    u_tinyriscv/u_regs/clk
    SLICE_X28Y133        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[30][17]/C
                         clock pessimism              0.195    25.204    
                         clock uncertainty           -0.035    25.169    
    SLICE_X28Y133        FDRE (Setup_fdre_C_D)        0.029    25.198    u_tinyriscv/u_regs/regs_reg[30][17]
  -------------------------------------------------------------------
                         required time                         25.198    
                         arrival time                         -25.034    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.781ns  (logic 4.618ns (23.344%)  route 15.164ns (76.656%))
  Logic Levels:           26  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099    11.454    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.578 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    12.095    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    12.219 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    14.275    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    14.525 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.525    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    14.772 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.772    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    14.870 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    16.188    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    16.507 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    17.523    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.647 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    18.238    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    18.362 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    19.053    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    19.177 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    19.946    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    20.070 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    20.658    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    20.782 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    21.389    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    21.513 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.883    22.396    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.520 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7/O
                         net (fo=1, routed)           0.434    22.954    u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I4_O)        0.124    23.078 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_2/O
                         net (fo=36, routed)          1.235    24.313    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_2
    SLICE_X40Y131        LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  u_tinyriscv/u_id_ex/inst_ff/regs[17][19]_i_2/O
                         net (fo=1, routed)           0.540    24.977    u_tinyriscv/u_id_ex/inst_ff/regs[17][19]_i_2_n_0
    SLICE_X40Y131        LUT5 (Prop_lut5_I0_O)        0.124    25.101 r  u_tinyriscv/u_id_ex/inst_ff/regs[17][19]_i_1/O
                         net (fo=1, routed)           0.000    25.101    u_tinyriscv/u_regs/regs_reg[17][31]_1[19]
    SLICE_X40Y131        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.599    25.004    u_tinyriscv/u_regs/clk
    SLICE_X40Y131        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[17][19]/C
                         clock pessimism              0.267    25.270    
                         clock uncertainty           -0.035    25.235    
    SLICE_X40Y131        FDRE (Setup_fdre_C_D)        0.029    25.264    u_tinyriscv/u_regs/regs_reg[17][19]
  -------------------------------------------------------------------
                         required time                         25.264    
                         arrival time                         -25.101    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_512_767_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.781ns  (logic 3.990ns (21.244%)  route 14.791ns (78.756%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.892    11.247    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.197    12.568    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.124    12.692 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.936    14.628    u_ram/_ram_reg_2304_2559_14_14/A0
    SLICE_X54Y60         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.752 r  u_ram/_ram_reg_2304_2559_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.752    u_ram/_ram_reg_2304_2559_14_14/OD
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    14.993 r  u_ram/_ram_reg_2304_2559_14_14/F7.B/O
                         net (fo=1, routed)           0.000    14.993    u_ram/_ram_reg_2304_2559_14_14/O0
    SLICE_X54Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    15.091 r  u_ram/_ram_reg_2304_2559_14_14/F8/O
                         net (fo=1, routed)           1.204    16.294    u_ram/_ram_reg_2304_2559_14_14_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.319    16.613 r  u_ram/qout_r[14]_i_10__1/O
                         net (fo=1, routed)           1.154    17.768    u_ram/qout_r[14]_i_10__1_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.892 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.009    18.901    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    19.025 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.666    19.691    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.815 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3/O
                         net (fo=5, routed)           0.616    20.431    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.555 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=1, routed)           0.405    20.961    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I4_O)        0.124    21.085 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_2/O
                         net (fo=6, routed)           1.547    22.632    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[14]
    SLICE_X48Y81         LUT6 (Prop_lut6_I1_O)        0.124    22.756 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_14_14_i_1/O
                         net (fo=64, routed)          1.345    24.101    u_ram/_ram_reg_512_767_14_14/D
    SLICE_X56Y61         RAMS64E                                      r  u_ram/_ram_reg_512_767_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.440    24.844    u_ram/_ram_reg_512_767_14_14/WCLK
    SLICE_X56Y61         RAMS64E                                      r  u_ram/_ram_reg_512_767_14_14/RAMS64E_A/CLK
                         clock pessimism              0.186    25.031    
                         clock uncertainty           -0.035    24.995    
    SLICE_X56Y61         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.270    u_ram/_ram_reg_512_767_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.270    
                         arrival time                         -24.101    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1280_1535_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.840ns  (logic 3.990ns (21.179%)  route 14.850ns (78.821%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=1 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.892    11.247    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.197    12.568    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.124    12.692 r  u_uart_debug/_ram_reg_0_255_12_12_i_9/O
                         net (fo=192, routed)         1.936    14.628    u_ram/_ram_reg_2304_2559_14_14/A0
    SLICE_X54Y60         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.752 r  u_ram/_ram_reg_2304_2559_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.752    u_ram/_ram_reg_2304_2559_14_14/OD
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    14.993 r  u_ram/_ram_reg_2304_2559_14_14/F7.B/O
                         net (fo=1, routed)           0.000    14.993    u_ram/_ram_reg_2304_2559_14_14/O0
    SLICE_X54Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    15.091 r  u_ram/_ram_reg_2304_2559_14_14/F8/O
                         net (fo=1, routed)           1.204    16.294    u_ram/_ram_reg_2304_2559_14_14_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.319    16.613 r  u_ram/qout_r[14]_i_10__1/O
                         net (fo=1, routed)           1.154    17.768    u_ram/qout_r[14]_i_10__1_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.892 r  u_ram/qout_r[14]_i_5__0/O
                         net (fo=3, routed)           1.009    18.901    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[14]
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.124    19.025 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5/O
                         net (fo=1, routed)           0.666    19.691    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_5_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124    19.815 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_3/O
                         net (fo=5, routed)           0.616    20.431    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[14]
    SLICE_X29Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.555 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4/O
                         net (fo=1, routed)           0.405    20.961    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_4_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I4_O)        0.124    21.085 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[14]_i_2/O
                         net (fo=6, routed)           1.547    22.632    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[14]
    SLICE_X48Y81         LUT6 (Prop_lut6_I1_O)        0.124    22.756 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_14_14_i_1/O
                         net (fo=64, routed)          1.403    24.159    u_ram/_ram_reg_1280_1535_14_14/D
    SLICE_X64Y68         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.499    24.903    u_ram/_ram_reg_1280_1535_14_14/WCLK
    SLICE_X64Y68         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_14_14/RAMS64E_A/CLK
                         clock pessimism              0.186    25.090    
                         clock uncertainty           -0.035    25.054    
    SLICE_X64Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.329    u_ram/_ram_reg_1280_1535_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                         -24.159    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1536_1791_8_8/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.780ns  (logic 4.382ns (23.333%)  route 14.398ns (76.666%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 24.847 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.735     5.319    u_tinyriscv/u_id_ex/op1_ff/clk
    SLICE_X37Y104        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[7]/Q
                         net (fo=18, routed)          0.738     6.513    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[7]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.637 r  u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26/O
                         net (fo=1, routed)           0.000     6.637    u_tinyriscv/u_id_ex/op1_ff/regs[1][6]_i_26_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.038 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.038    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][6]_i_18_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.152    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][11]_i_11_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.266    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][15]_i_27_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_19_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_14_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.608    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_13_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.847 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_17/O[2]
                         net (fo=5, routed)           1.066     8.913    u_tinyriscv/data3[30]
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.302     9.215 f  u_tinyriscv/spi_ctrl[31]_i_13/O
                         net (fo=17, routed)          1.016    10.231    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.892    11.247    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.380    12.751    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    12.875 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         2.189    15.064    u_ram/_ram_reg_1280_1535_8_8/A0
    SLICE_X52Y49         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    15.188 r  u_ram/_ram_reg_1280_1535_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.188    u_ram/_ram_reg_1280_1535_8_8/OD
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    15.429 r  u_ram/_ram_reg_1280_1535_8_8/F7.B/O
                         net (fo=1, routed)           0.000    15.429    u_ram/_ram_reg_1280_1535_8_8/O0
    SLICE_X52Y49         MUXF8 (Prop_muxf8_I0_O)      0.098    15.527 r  u_ram/_ram_reg_1280_1535_8_8/F8/O
                         net (fo=1, routed)           1.013    16.540    u_ram/_ram_reg_1280_1535_8_8_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.319    16.859 r  u_ram/qout_r[8]_i_16/O
                         net (fo=1, routed)           0.000    16.859    u_ram/qout_r[8]_i_16_n_0
    SLICE_X53Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    17.076 r  u_ram/qout_r_reg[8]_i_9/O
                         net (fo=1, routed)           0.933    18.009    u_ram/qout_r_reg[8]_i_9_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I1_O)        0.299    18.308 r  u_ram/qout_r[8]_i_5/O
                         net (fo=3, routed)           1.175    19.483    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[8]
    SLICE_X32Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.607 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_5/O
                         net (fo=1, routed)           0.580    20.188    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_5_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I3_O)        0.124    20.312 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_3/O
                         net (fo=5, routed)           0.464    20.775    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X35Y91         LUT6 (Prop_lut6_I3_O)        0.124    20.899 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_4/O
                         net (fo=1, routed)           0.151    21.051    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_4_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124    21.175 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_2/O
                         net (fo=6, routed)           0.734    21.908    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[8]
    SLICE_X40Y81         LUT6 (Prop_lut6_I1_O)        0.124    22.032 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_8_8_i_1/O
                         net (fo=64, routed)          2.067    24.099    u_ram/_ram_reg_1536_1791_8_8/D
    SLICE_X52Y50         RAMS64E                                      r  u_ram/_ram_reg_1536_1791_8_8/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.443    24.847    u_ram/_ram_reg_1536_1791_8_8/WCLK
    SLICE_X52Y50         RAMS64E                                      r  u_ram/_ram_reg_1536_1791_8_8/RAMS64E_A/CLK
                         clock pessimism              0.186    25.034    
                         clock uncertainty           -0.035    24.998    
    SLICE_X52Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.273    u_ram/_ram_reg_1536_1791_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.273    
                         arrival time                         -24.099    
  -------------------------------------------------------------------
                         slack                                  0.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_ff/qout_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.787%)  route 0.253ns (64.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.562     1.506    u_tinyriscv/u_if_id/inst_ff/clk
    SLICE_X33Y97         FDRE                                         r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[26]/Q
                         net (fo=17, routed)          0.253     1.900    u_tinyriscv/u_id_ex/inst_ff/if_inst_o[22]
    SLICE_X36Y99         FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.830     2.020    u_tinyriscv/u_id_ex/inst_ff/clk
    SLICE_X36Y99         FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[26]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.070     1.840    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_csr_reg/cycle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.297%)  route 0.122ns (23.703%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.565     1.509    u_tinyriscv/u_csr_reg/clk
    SLICE_X55Y98         FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_tinyriscv/u_csr_reg/cycle_reg[7]/Q
                         net (fo=2, routed)           0.122     1.771    u_tinyriscv/u_csr_reg/cycle_reg_n_0_[7]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  u_tinyriscv/u_csr_reg/cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    u_tinyriscv/u_csr_reg/cycle_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  u_tinyriscv/u_csr_reg/cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    u_tinyriscv/u_csr_reg/cycle_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  u_tinyriscv/u_csr_reg/cycle_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    u_tinyriscv/u_csr_reg/cycle_reg[12]_i_1_n_7
    SLICE_X55Y100        FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.920     2.110    u_tinyriscv/u_csr_reg/clk
    SLICE_X55Y100        FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[12]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    u_tinyriscv/u_csr_reg/cycle_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_csr_reg/cycle_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.791%)  route 0.122ns (23.209%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.565     1.509    u_tinyriscv/u_csr_reg/clk
    SLICE_X55Y98         FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_tinyriscv/u_csr_reg/cycle_reg[7]/Q
                         net (fo=2, routed)           0.122     1.771    u_tinyriscv/u_csr_reg/cycle_reg_n_0_[7]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  u_tinyriscv/u_csr_reg/cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    u_tinyriscv/u_csr_reg/cycle_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  u_tinyriscv/u_csr_reg/cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    u_tinyriscv/u_csr_reg/cycle_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  u_tinyriscv/u_csr_reg/cycle_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    u_tinyriscv/u_csr_reg/cycle_reg[12]_i_1_n_5
    SLICE_X55Y100        FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.920     2.110    u_tinyriscv/u_csr_reg/clk
    SLICE_X55Y100        FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[14]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    u_tinyriscv/u_csr_reg/cycle_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_ff/qout_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.817%)  route 0.333ns (64.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.560     1.504    u_tinyriscv/u_if_id/inst_ff/clk
    SLICE_X35Y95         FDRE                                         r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[9]/Q
                         net (fo=4, routed)           0.333     1.978    u_tinyriscv/u_if_id/inst_ff/if_inst_o[9]
    SLICE_X39Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.023 r  u_tinyriscv/u_if_id/inst_ff/qout_r[2]_i_1__8/O
                         net (fo=1, routed)           0.000     2.023    u_tinyriscv/u_id_ex/reg_waddr_ff/id_reg_waddr_o[2]
    SLICE_X39Y104        FDRE                                         r  u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.916     2.106    u_tinyriscv/u_id_ex/reg_waddr_ff/clk
    SLICE_X39Y104        FDRE                                         r  u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[2]/C
                         clock pessimism             -0.251     1.855    
    SLICE_X39Y104        FDRE (Hold_fdre_C_D)         0.092     1.947    u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/mtvec_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/int_addr_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.226ns (51.625%)  route 0.212ns (48.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.642     1.586    u_tinyriscv/u_csr_reg/clk
    SLICE_X33Y109        FDRE                                         r  u_tinyriscv/u_csr_reg/mtvec_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.128     1.714 r  u_tinyriscv/u_csr_reg/mtvec_reg[29]/Q
                         net (fo=2, routed)           0.212     1.926    u_tinyriscv/u_csr_reg/csr_clint_csr_mtvec[29]
    SLICE_X37Y110        LUT4 (Prop_lut4_I0_O)        0.098     2.024 r  u_tinyriscv/u_csr_reg/int_addr_o[29]_i_1/O
                         net (fo=1, routed)           0.000     2.024    u_tinyriscv/u_clint/int_addr_o_reg[31]_0[29]
    SLICE_X37Y110        FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.914     2.104    u_tinyriscv/u_clint/clk
    SLICE_X37Y110        FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[29]/C
                         clock pessimism             -0.255     1.849    
    SLICE_X37Y110        FDRE (Hold_fdre_C_D)         0.092     1.941    u_tinyriscv/u_clint/int_addr_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_ff/qout_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/reg_we_ff/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.409%)  route 0.339ns (64.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.562     1.506    u_tinyriscv/u_if_id/inst_ff/clk
    SLICE_X33Y97         FDRE                                         r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[25]/Q
                         net (fo=15, routed)          0.339     1.986    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[25]_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.031 r  u_tinyriscv/u_if_id/inst_ff/qout_r[0]_i_1__6/O
                         net (fo=1, routed)           0.000     2.031    u_tinyriscv/u_id_ex/reg_we_ff/id_reg_we_o
    SLICE_X39Y104        FDRE                                         r  u_tinyriscv/u_id_ex/reg_we_ff/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.916     2.106    u_tinyriscv/u_id_ex/reg_we_ff/clk
    SLICE_X39Y104        FDRE                                         r  u_tinyriscv/u_id_ex/reg_we_ff/qout_r_reg[0]/C
                         clock pessimism             -0.251     1.855    
    SLICE_X39Y104        FDRE (Hold_fdre_C_D)         0.091     1.946    u_tinyriscv/u_id_ex/reg_we_ff/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_uart_debug/rx_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/write_mem_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.035%)  route 0.256ns (57.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.553     1.497    u_uart_debug/clk
    SLICE_X28Y22         FDRE                                         r  u_uart_debug/rx_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u_uart_debug/rx_data_reg[2][0]/Q
                         net (fo=4, routed)           0.256     1.894    u_uart_debug/in150[8]
    SLICE_X37Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.939 r  u_uart_debug/write_mem_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u_uart_debug/write_mem_data[8]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  u_uart_debug/write_mem_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.823     2.013    u_uart_debug/clk
    SLICE_X37Y18         FDRE                                         r  u_uart_debug/write_mem_data_reg[8]/C
                         clock pessimism             -0.251     1.762    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.092     1.854    u_uart_debug/write_mem_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_ff/qout_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.589%)  route 0.352ns (65.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.561     1.505    u_tinyriscv/u_if_id/inst_ff/clk
    SLICE_X40Y95         FDRE                                         r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[10]/Q
                         net (fo=4, routed)           0.352     1.998    u_tinyriscv/u_if_id/inst_ff/if_inst_o[10]
    SLICE_X40Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.043 r  u_tinyriscv/u_if_id/inst_ff/qout_r[3]_i_1__8/O
                         net (fo=1, routed)           0.000     2.043    u_tinyriscv/u_id_ex/reg_waddr_ff/id_reg_waddr_o[3]
    SLICE_X40Y104        FDRE                                         r  u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.916     2.106    u_tinyriscv/u_id_ex/reg_waddr_ff/clk
    SLICE_X40Y104        FDRE                                         r  u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[3]/C
                         clock pessimism             -0.251     1.855    
    SLICE_X40Y104        FDRE (Hold_fdre_C_D)         0.092     1.947    u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_csr_reg/cycle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.842%)  route 0.122ns (22.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.565     1.509    u_tinyriscv/u_csr_reg/clk
    SLICE_X55Y98         FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_tinyriscv/u_csr_reg/cycle_reg[7]/Q
                         net (fo=2, routed)           0.122     1.771    u_tinyriscv/u_csr_reg/cycle_reg_n_0_[7]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  u_tinyriscv/u_csr_reg/cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    u_tinyriscv/u_csr_reg/cycle_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  u_tinyriscv/u_csr_reg/cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    u_tinyriscv/u_csr_reg/cycle_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  u_tinyriscv/u_csr_reg/cycle_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    u_tinyriscv/u_csr_reg/cycle_reg[12]_i_1_n_6
    SLICE_X55Y100        FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.920     2.110    u_tinyriscv/u_csr_reg/clk
    SLICE_X55Y100        FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[13]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    u_tinyriscv/u_csr_reg/cycle_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_csr_reg/cycle_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.842%)  route 0.122ns (22.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.565     1.509    u_tinyriscv/u_csr_reg/clk
    SLICE_X55Y98         FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_tinyriscv/u_csr_reg/cycle_reg[7]/Q
                         net (fo=2, routed)           0.122     1.771    u_tinyriscv/u_csr_reg/cycle_reg_n_0_[7]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  u_tinyriscv/u_csr_reg/cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.931    u_tinyriscv/u_csr_reg/cycle_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  u_tinyriscv/u_csr_reg/cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    u_tinyriscv/u_csr_reg/cycle_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  u_tinyriscv/u_csr_reg/cycle_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    u_tinyriscv/u_csr_reg/cycle_reg[12]_i_1_n_4
    SLICE_X55Y100        FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.920     2.110    u_tinyriscv/u_csr_reg/clk
    SLICE_X55Y100        FDRE                                         r  u_tinyriscv/u_csr_reg/cycle_reg[15]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    u_tinyriscv/u_csr_reg/cycle_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X49Y117  over_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X49Y117  succ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y96   gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X23Y104  gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y104  gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y100  gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X21Y103  gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y103  gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y97   gpio_0/gpio_ctrl_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y81   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y81   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y88   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y81   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y81   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           669 Endpoints
Min Delay           669 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.394ns  (logic 1.585ns (9.110%)  route 15.809ns (90.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.716    17.394    u_jtag_top/u_jtag_driver/clear
    SLICE_X59Y85         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.394ns  (logic 1.585ns (9.110%)  route 15.809ns (90.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.716    17.394    u_jtag_top/u_jtag_driver/clear
    SLICE_X59Y85         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.394ns  (logic 1.585ns (9.110%)  route 15.809ns (90.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.716    17.394    u_jtag_top/u_jtag_driver/clear
    SLICE_X59Y85         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.394ns  (logic 1.585ns (9.110%)  route 15.809ns (90.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.716    17.394    u_jtag_top/u_jtag_driver/clear
    SLICE_X59Y85         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.394ns  (logic 1.585ns (9.110%)  route 15.809ns (90.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.716    17.394    u_jtag_top/u_jtag_driver/clear
    SLICE_X59Y85         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.394ns  (logic 1.585ns (9.110%)  route 15.809ns (90.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.716    17.394    u_jtag_top/u_jtag_driver/clear
    SLICE_X59Y85         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.267ns  (logic 1.585ns (9.177%)  route 15.682ns (90.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.589    17.267    u_jtag_top/u_jtag_driver/tx/clear
    SLICE_X62Y84         FDPE                                         f  u_jtag_top/u_jtag_driver/tx/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.267ns  (logic 1.585ns (9.177%)  route 15.682ns (90.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.589    17.267    u_jtag_top/u_jtag_driver/tx/clear
    SLICE_X62Y84         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.267ns  (logic 1.585ns (9.177%)  route 15.682ns (90.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.589    17.267    u_jtag_top/u_jtag_driver/tx/clear
    SLICE_X62Y84         FDCE                                         f  u_jtag_top/u_jtag_driver/tx/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.247ns  (logic 1.585ns (9.187%)  route 15.662ns (90.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  rst_IBUF_inst/O
                         net (fo=1138, routed)       11.093    12.553    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X56Y123        LUT1 (Prop_lut1_I0_O)        0.124    12.677 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1438, routed)        4.570    17.247    u_jtag_top/u_jtag_driver/rx/clear
    SLICE_X59Y86         FDCE                                         f  u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/C
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[13]/Q
                         net (fo=1, routed)           0.054     0.195    u_jtag_top/u_jtag_driver/recv_data[13]
    SLICE_X64Y92         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.350%)  route 0.112ns (46.650%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/C
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/Q
                         net (fo=1, routed)           0.112     0.240    u_jtag_top/u_jtag_driver/recv_data[20]
    SLICE_X60Y93         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.168%)  route 0.113ns (46.832%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[26]/C
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[26]/Q
                         net (fo=1, routed)           0.113     0.241    u_jtag_top/u_jtag_driver/recv_data[26]
    SLICE_X61Y91         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.102%)  route 0.113ns (46.898%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/C
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/Q
                         net (fo=1, routed)           0.113     0.241    u_jtag_top/u_jtag_driver/recv_data[18]
    SLICE_X61Y88         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/C
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/Q
                         net (fo=1, routed)           0.115     0.243    u_jtag_top/u_jtag_driver/recv_data[32]
    SLICE_X61Y91         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/C
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/Q
                         net (fo=1, routed)           0.115     0.243    u_jtag_top/u_jtag_driver/recv_data[6]
    SLICE_X61Y88         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/C
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/Q
                         net (fo=1, routed)           0.117     0.245    u_jtag_top/u_jtag_driver/recv_data[9]
    SLICE_X61Y88         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/req_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/rx/req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/C
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/Q
                         net (fo=1, routed)           0.120     0.248    u_jtag_top/u_jtag_driver/rx/req_d
    SLICE_X65Y86         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.556%)  route 0.108ns (43.444%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[14]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[14]/Q
                         net (fo=2, routed)           0.108     0.249    u_jtag_top/u_jtag_driver/shift_reg_reg_n_0_[14]
    SLICE_X64Y91         FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/C
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    u_jtag_top/u_jtag_driver/recv_data[7]
    SLICE_X61Y91         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            halted_ind
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.926ns  (logic 4.366ns (43.989%)  route 5.559ns (56.011%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.555     5.139    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=6, routed)           1.375     6.970    u_jtag_top/u_jtag_dm/dm_halt_req_reg_0
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.152     7.122 r  u_jtag_top/u_jtag_dm/halted_ind_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.184    11.306    halted_ind_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.758    15.065 r  halted_ind_OBUF_inst/O
                         net (fo=0)                   0.000    15.065    halted_ind
    P15                                                               r  halted_ind (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 4.369ns (44.907%)  route 5.360ns (55.093%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.555     5.139    gpio_0/clk_IBUF_BUFG
    SLICE_X29Y97         FDRE                                         r  gpio_0/gpio_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  gpio_0/gpio_ctrl_reg[1]/Q
                         net (fo=6, routed)           1.153     6.748    gpio_0/Q[0]
    SLICE_X28Y94         LUT2 (Prop_lut2_I1_O)        0.150     6.898 f  gpio_0/gpio_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.208    11.105    gpio_IOBUF[0]_inst/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.763    14.869 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.869    gpio[0]
    P16                                                               r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.495ns  (logic 4.152ns (43.732%)  route 5.343ns (56.268%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.739     5.323    gpio_0/clk_IBUF_BUFG
    SLICE_X26Y101        FDRE                                         r  gpio_0/gpio_ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.456     5.779 r  gpio_0/gpio_ctrl_reg[2]/Q
                         net (fo=3, routed)           1.704     7.483    gpio_0/gpio_ctrl[2]
    SLICE_X29Y97         LUT2 (Prop_lut2_I0_O)        0.124     7.607 f  gpio_0/gpio_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.639    11.246    gpio_IOBUF[1]_inst/T
    T15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.572    14.818 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.818    gpio[1]
    T15                                                               r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 over_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            over
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.357ns  (logic 4.018ns (42.939%)  route 5.339ns (57.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.729     5.313    clk_IBUF_BUFG
    SLICE_X49Y117        FDSE                                         r  over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDSE (Prop_fdse_C_Q)         0.456     5.769 r  over_reg/Q
                         net (fo=1, routed)           5.339    11.108    over_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.562    14.670 r  over_OBUF_inst/O
                         net (fo=0)                   0.000    14.670    over
    M16                                                               r  over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.087ns (43.118%)  route 5.391ns (56.882%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.554     5.138    spi_0/clk_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  spi_0/spi_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  spi_0/spi_ctrl_reg[3]/Q
                         net (fo=2, routed)           0.974     6.568    spi_0/spi_ctrl_reg_n_0_[3]
    SLICE_X31Y89         LUT1 (Prop_lut1_I0_O)        0.124     6.692 r  spi_0/spi_ss_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.417    11.109    spi_ss_OBUF
    M5                   OBUF (Prop_obuf_I_O)         3.507    14.616 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000    14.616    spi_ss
    M5                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 succ_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            succ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.718ns  (logic 4.008ns (45.977%)  route 4.710ns (54.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.729     5.313    clk_IBUF_BUFG
    SLICE_X49Y117        FDSE                                         r  succ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDSE (Prop_fdse_C_Q)         0.456     5.769 r  succ_reg/Q
                         net (fo=1, routed)           4.710    10.479    succ_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.552    14.031 r  succ_OBUF_inst/O
                         net (fo=0)                   0.000    14.031    succ
    N16                                                               r  succ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_0/tx_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.751ns  (logic 4.047ns (46.242%)  route 4.705ns (53.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.557     5.141    uart_0/clk
    SLICE_X11Y93         FDRE                                         r  uart_0/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  uart_0/tx_reg_reg/Q
                         net (fo=1, routed)           4.705    10.302    uart_tx_pin_OBUF
    M6                   OBUF (Prop_obuf_I_O)         3.591    13.892 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000    13.892    uart_tx_pin
    M6                                                                r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 3.961ns (46.281%)  route 4.598ns (53.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.552     5.136    spi_0/clk_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  spi_0/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  spi_0/spi_clk_reg/Q
                         net (fo=2, routed)           4.598    10.190    spi_clk_OBUF
    N4                   OBUF (Prop_obuf_I_O)         3.505    13.696 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.696    spi_clk
    N4                                                                r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 3.992ns (47.871%)  route 4.347ns (52.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.550     5.134    spi_0/clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  spi_0/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  spi_0/spi_mosi_reg/Q
                         net (fo=1, routed)           4.347     9.937    spi_mosi_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.536    13.474 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    13.474    spi_mosi
    N1                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.045ns  (logic 0.716ns (35.011%)  route 1.329ns (64.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.558     5.142    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X57Y91         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[29]/Q
                         net (fo=1, routed)           1.329     6.890    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[27]
    SLICE_X61Y92         LUT2 (Prop_lut2_I0_O)        0.297     7.187 r  u_jtag_top/u_jtag_driver/rx/recv_data[29]_i_1/O
                         net (fo=1, routed)           0.000     7.187    u_jtag_top/u_jtag_driver/rx/recv_data0_in[29]
    SLICE_X61Y92         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.589     1.533    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.117     1.790    u_jtag_top/u_jtag_driver/rx/dm_resp_i
    SLICE_X65Y86         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.589     1.533    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X59Y87         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[2]/Q
                         net (fo=1, routed)           0.136     1.810    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[0]
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  u_jtag_top/u_jtag_driver/rx/recv_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u_jtag_top/u_jtag_driver/rx/recv_data0_in[2]
    SLICE_X59Y86         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.041%)  route 0.178ns (48.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.591     1.535    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/Q
                         net (fo=1, routed)           0.178     1.854    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[36]
    SLICE_X61Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.899 r  u_jtag_top/u_jtag_driver/rx/recv_data[38]_i_1/O
                         net (fo=1, routed)           0.000     1.899    u_jtag_top/u_jtag_driver/rx/recv_data0_in[38]
    SLICE_X61Y89         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.672%)  route 0.254ns (64.328%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.563     1.507    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X49Y90         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  u_jtag_top/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.254     1.902    u_jtag_top/u_jtag_driver/tx/dm_ack_i
    SLICE_X48Y84         FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.589     1.533    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X59Y87         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.189     1.863    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[2]
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.908 r  u_jtag_top/u_jtag_driver/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.908    u_jtag_top/u_jtag_driver/rx/recv_data0_in[4]
    SLICE_X59Y86         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.226ns (58.367%)  route 0.161ns (41.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.591     1.535    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.128     1.663 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/Q
                         net (fo=1, routed)           0.161     1.824    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[25]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.098     1.922 r  u_jtag_top/u_jtag_driver/rx/recv_data[27]_i_1/O
                         net (fo=1, routed)           0.000     1.922    u_jtag_top/u_jtag_driver/rx/recv_data0_in[27]
    SLICE_X58Y90         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.591     1.535    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.141     1.676 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[37]/Q
                         net (fo=1, routed)           0.201     1.877    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[35]
    SLICE_X61Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.922 r  u_jtag_top/u_jtag_driver/rx/recv_data[37]_i_1/O
                         net (fo=1, routed)           0.000     1.922    u_jtag_top/u_jtag_driver/rx/recv_data0_in[37]
    SLICE_X61Y89         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.227ns (53.204%)  route 0.200ns (46.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.589     1.533    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X59Y87         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.128     1.661 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[3]/Q
                         net (fo=1, routed)           0.200     1.860    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[1]
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.099     1.959 r  u_jtag_top/u_jtag_driver/rx/recv_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.959    u_jtag_top/u_jtag_driver/rx/recv_data0_in[3]
    SLICE_X59Y86         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.226ns (52.292%)  route 0.206ns (47.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.591     1.535    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.128     1.663 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[39]/Q
                         net (fo=1, routed)           0.206     1.869    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[37]
    SLICE_X61Y89         LUT2 (Prop_lut2_I0_O)        0.098     1.967 r  u_jtag_top/u_jtag_driver/rx/recv_data[39]_i_2/O
                         net (fo=1, routed)           0.000     1.967    u_jtag_top/u_jtag_driver/rx/recv_data0_in[39]
    SLICE_X61Y89         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.190ns (43.182%)  route 0.250ns (56.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.592     1.536    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X61Y93         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/Q
                         net (fo=1, routed)           0.250     1.927    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[12]
    SLICE_X65Y92         LUT2 (Prop_lut2_I0_O)        0.049     1.976 r  u_jtag_top/u_jtag_driver/rx/recv_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.976    u_jtag_top/u_jtag_driver/rx/recv_data0_in[14]
    SLICE_X65Y92         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         49123 Endpoints
Min Delay         49123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.451ns  (logic 4.234ns (18.056%)  route 19.217ns (81.944%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          1.175     8.581    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099     9.804    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    10.445    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.569 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    12.625    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    12.875 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.875    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    13.122 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.122    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    13.220 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    14.538    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    14.857 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    15.873    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    16.588    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.712 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    17.404    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.528 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    18.296    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    18.420 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    19.008    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    19.132 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    19.739    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.863 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.883    20.746    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I5_O)        0.124    20.870 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7/O
                         net (fo=1, routed)           0.434    21.304    u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I4_O)        0.124    21.428 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_2/O
                         net (fo=36, routed)          1.235    22.663    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_2
    SLICE_X40Y131        LUT6 (Prop_lut6_I2_O)        0.124    22.787 r  u_tinyriscv/u_id_ex/inst_ff/regs[17][19]_i_2/O
                         net (fo=1, routed)           0.540    23.327    u_tinyriscv/u_id_ex/inst_ff/regs[17][19]_i_2_n_0
    SLICE_X40Y131        LUT5 (Prop_lut5_I0_O)        0.124    23.451 r  u_tinyriscv/u_id_ex/inst_ff/regs[17][19]_i_1/O
                         net (fo=1, routed)           0.000    23.451    u_tinyriscv/u_regs/regs_reg[17][31]_1[19]
    SLICE_X40Y131        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.599     5.004    u_tinyriscv/u_regs/clk
    SLICE_X40Y131        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[17][19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.435ns  (logic 4.234ns (18.067%)  route 19.201ns (81.933%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          1.175     8.581    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099     9.804    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    10.445    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.569 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    12.625    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    12.875 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.875    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    13.122 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.122    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    13.220 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    14.538    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    14.857 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    15.873    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    16.588    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.712 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    17.404    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.528 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    18.296    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    18.420 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    19.008    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    19.132 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    19.739    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.863 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.734    20.597    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I5_O)        0.124    20.721 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5/O
                         net (fo=1, routed)           0.495    21.216    u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5_n_0
    SLICE_X36Y115        LUT6 (Prop_lut6_I2_O)        0.124    21.340 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_2/O
                         net (fo=36, routed)          1.301    22.640    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_3
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    22.764 r  u_tinyriscv/u_id_ex/inst_ff/regs[5][18]_i_2/O
                         net (fo=1, routed)           0.547    23.311    u_tinyriscv/u_id_ex/inst_ff/regs[5][18]_i_2_n_0
    SLICE_X49Y130        LUT5 (Prop_lut5_I0_O)        0.124    23.435 r  u_tinyriscv/u_id_ex/inst_ff/regs[5][18]_i_1/O
                         net (fo=1, routed)           0.000    23.435    u_tinyriscv/u_regs/regs_reg[5][31]_1[18]
    SLICE_X49Y130        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.601     5.006    u_tinyriscv/u_regs/clk
    SLICE_X49Y130        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[5][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.423ns  (logic 4.234ns (18.077%)  route 19.189ns (81.923%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          1.175     8.581    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099     9.804    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    10.445    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.569 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    12.625    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    12.875 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.875    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    13.122 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.122    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    13.220 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    14.538    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    14.857 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    15.873    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    16.588    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.712 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    17.404    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.528 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    18.296    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    18.420 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    19.008    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    19.132 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    19.739    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.863 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.809    20.672    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X17Y115        LUT6 (Prop_lut6_I5_O)        0.124    20.796 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_5/O
                         net (fo=1, routed)           0.418    21.213    u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_5_n_0
    SLICE_X13Y115        LUT6 (Prop_lut6_I2_O)        0.124    21.337 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][21]_i_2/O
                         net (fo=36, routed)          1.341    22.679    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_1
    SLICE_X6Y127         LUT6 (Prop_lut6_I5_O)        0.124    22.803 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][21]_i_2/O
                         net (fo=1, routed)           0.496    23.299    u_tinyriscv/u_id_ex/inst_ff/regs[0][21]_i_2_n_0
    SLICE_X6Y127         LUT5 (Prop_lut5_I0_O)        0.124    23.423 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][21]_i_1/O
                         net (fo=1, routed)           0.000    23.423    u_tinyriscv/u_regs/D[21]
    SLICE_X6Y127         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.668     5.073    u_tinyriscv/u_regs/clk
    SLICE_X6Y127         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[14][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.407ns  (logic 4.234ns (18.089%)  route 19.173ns (81.911%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          1.175     8.581    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099     9.804    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    10.445    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.569 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    12.625    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    12.875 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.875    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    13.122 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.122    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    13.220 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    14.538    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    14.857 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    15.873    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    16.588    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.712 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    17.404    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.528 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    18.296    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    18.420 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    19.008    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    19.132 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    19.739    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.863 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.883    20.746    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I5_O)        0.124    20.870 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7/O
                         net (fo=1, routed)           0.434    21.304    u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I4_O)        0.124    21.428 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_2/O
                         net (fo=36, routed)          1.187    22.616    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_2
    SLICE_X38Y133        LUT6 (Prop_lut6_I3_O)        0.124    22.740 r  u_tinyriscv/u_id_ex/inst_ff/regs[14][19]_i_2/O
                         net (fo=1, routed)           0.544    23.283    u_tinyriscv/u_id_ex/inst_ff/regs[14][19]_i_2_n_0
    SLICE_X38Y133        LUT5 (Prop_lut5_I0_O)        0.124    23.407 r  u_tinyriscv/u_id_ex/inst_ff/regs[14][19]_i_1/O
                         net (fo=1, routed)           0.000    23.407    u_tinyriscv/u_regs/regs_reg[14][31]_1[19]
    SLICE_X38Y133        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[14][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.601     5.006    u_tinyriscv/u_regs/clk
    SLICE_X38Y133        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[14][19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[22][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.395ns  (logic 4.234ns (18.099%)  route 19.160ns (81.901%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          1.175     8.581    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099     9.804    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    10.445    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.569 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    12.625    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    12.875 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.875    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    13.122 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.122    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    13.220 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    14.538    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    14.857 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    15.873    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    16.588    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.712 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    17.404    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.528 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    18.296    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    18.420 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    19.008    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    19.132 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    19.739    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.863 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.883    20.746    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I5_O)        0.124    20.870 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7/O
                         net (fo=1, routed)           0.434    21.304    u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_7_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I4_O)        0.124    21.428 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][19]_i_2/O
                         net (fo=36, routed)          1.226    22.654    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_2
    SLICE_X36Y132        LUT6 (Prop_lut6_I3_O)        0.124    22.778 r  u_tinyriscv/u_id_ex/inst_ff/regs[22][19]_i_2/O
                         net (fo=1, routed)           0.493    23.271    u_tinyriscv/u_id_ex/inst_ff/regs[22][19]_i_2_n_0
    SLICE_X36Y132        LUT5 (Prop_lut5_I0_O)        0.124    23.395 r  u_tinyriscv/u_id_ex/inst_ff/regs[22][19]_i_1/O
                         net (fo=1, routed)           0.000    23.395    u_tinyriscv/u_regs/regs_reg[22][31]_1[19]
    SLICE_X36Y132        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[22][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.600     5.005    u_tinyriscv/u_regs/clk
    SLICE_X36Y132        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[22][19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[30][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.385ns  (logic 4.234ns (18.107%)  route 19.150ns (81.893%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          1.175     8.581    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099     9.804    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    10.445    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.569 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    12.625    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    12.875 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.875    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    13.122 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.122    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    13.220 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    14.538    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    14.857 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    15.873    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    16.588    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.712 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    17.404    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.528 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    18.296    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    18.420 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    19.008    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    19.132 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    19.739    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.863 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.864    20.727    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I5_O)        0.124    20.851 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][17]_i_5/O
                         net (fo=1, routed)           0.433    21.284    u_tinyriscv/u_id_ex/inst_ff/regs[1][17]_i_5_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.124    21.408 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][17]_i_2/O
                         net (fo=36, routed)          1.189    22.597    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_4
    SLICE_X28Y133        LUT6 (Prop_lut6_I2_O)        0.124    22.721 r  u_tinyriscv/u_id_ex/inst_ff/regs[30][17]_i_2/O
                         net (fo=1, routed)           0.540    23.261    u_tinyriscv/u_id_ex/inst_ff/regs[30][17]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124    23.385 r  u_tinyriscv/u_id_ex/inst_ff/regs[30][17]_i_1/O
                         net (fo=1, routed)           0.000    23.385    u_tinyriscv/u_regs/regs_reg[30][31]_1[17]
    SLICE_X28Y133        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[30][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.604     5.009    u_tinyriscv/u_regs/clk
    SLICE_X28Y133        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[30][17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[21][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.367ns  (logic 4.234ns (18.120%)  route 19.133ns (81.880%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          1.175     8.581    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099     9.804    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    10.445    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.569 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    12.625    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    12.875 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.875    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    13.122 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.122    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    13.220 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    14.538    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    14.857 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    15.873    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    16.588    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.712 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    17.404    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.528 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    18.296    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    18.420 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    19.008    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    19.132 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    19.739    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.863 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.864    20.727    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I5_O)        0.124    20.851 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][17]_i_5/O
                         net (fo=1, routed)           0.433    21.284    u_tinyriscv/u_id_ex/inst_ff/regs[1][17]_i_5_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.124    21.408 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][17]_i_2/O
                         net (fo=36, routed)          1.171    22.579    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_4
    SLICE_X32Y130        LUT6 (Prop_lut6_I2_O)        0.124    22.703 r  u_tinyriscv/u_id_ex/inst_ff/regs[21][17]_i_2/O
                         net (fo=1, routed)           0.540    23.243    u_tinyriscv/u_id_ex/inst_ff/regs[21][17]_i_2_n_0
    SLICE_X32Y130        LUT5 (Prop_lut5_I0_O)        0.124    23.367 r  u_tinyriscv/u_id_ex/inst_ff/regs[21][17]_i_1/O
                         net (fo=1, routed)           0.000    23.367    u_tinyriscv/u_regs/regs_reg[21][31]_1[17]
    SLICE_X32Y130        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.598     5.003    u_tinyriscv/u_regs/clk
    SLICE_X32Y130        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.360ns  (logic 4.234ns (18.126%)  route 19.125ns (81.874%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          1.175     8.581    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.099     9.804    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.517    10.445    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X35Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.569 r  u_uart_debug/_ram_reg_0_255_15_15_i_8/O
                         net (fo=192, routed)         2.057    12.625    u_ram/_ram_reg_3584_3839_15_15/A1
    SLICE_X12Y56         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.250    12.875 r  u_ram/_ram_reg_3584_3839_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.875    u_ram/_ram_reg_3584_3839_15_15/OC
    SLICE_X12Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    13.122 r  u_ram/_ram_reg_3584_3839_15_15/F7.B/O
                         net (fo=1, routed)           0.000    13.122    u_ram/_ram_reg_3584_3839_15_15/O0
    SLICE_X12Y56         MUXF8 (Prop_muxf8_I0_O)      0.098    13.220 r  u_ram/_ram_reg_3584_3839_15_15/F8/O
                         net (fo=1, routed)           1.318    14.538    u_ram/_ram_reg_3584_3839_15_15_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.319    14.857 r  u_ram/qout_r[15]_i_11__1/O
                         net (fo=1, routed)           1.016    15.873    u_ram/qout_r[15]_i_11__1_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.997 r  u_ram/qout_r[15]_i_5/O
                         net (fo=3, routed)           0.591    16.588    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[15]
    SLICE_X28Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.712 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5/O
                         net (fo=1, routed)           0.692    17.404    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_5_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.528 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[15]_i_3/O
                         net (fo=6, routed)           0.768    18.296    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X29Y103        LUT6 (Prop_lut6_I5_O)        0.124    18.420 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32/O
                         net (fo=2, routed)           0.588    19.008    u_tinyriscv/u_id_ex/inst_ff/regs[1][15]_i_32_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I2_O)        0.124    19.132 f  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32/O
                         net (fo=1, routed)           0.607    19.739    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_32_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.863 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0/O
                         net (fo=19, routed)          0.734    20.597    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_13__0_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I5_O)        0.124    20.721 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5/O
                         net (fo=1, routed)           0.495    21.216    u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_5_n_0
    SLICE_X36Y115        LUT6 (Prop_lut6_I2_O)        0.124    21.340 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][18]_i_2/O
                         net (fo=36, routed)          1.320    22.660    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_3
    SLICE_X52Y128        LUT6 (Prop_lut6_I5_O)        0.124    22.784 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][18]_i_2/O
                         net (fo=1, routed)           0.452    23.236    u_tinyriscv/u_id_ex/inst_ff/regs[0][18]_i_2_n_0
    SLICE_X52Y128        LUT5 (Prop_lut5_I0_O)        0.124    23.360 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][18]_i_1/O
                         net (fo=1, routed)           0.000    23.360    u_tinyriscv/u_regs/D[18]
    SLICE_X52Y128        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.600     5.005    u_tinyriscv/u_regs/clk
    SLICE_X52Y128        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.354ns  (logic 4.461ns (19.100%)  route 18.893ns (80.900%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          1.175     8.581    u_tinyriscv/u_id_ex/inst_ff/grant[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          0.892     9.597    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.721 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.380    11.101    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X49Y69         LUT3 (Prop_lut3_I0_O)        0.124    11.225 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         2.189    13.414    u_ram/_ram_reg_1280_1535_8_8/A0
    SLICE_X52Y49         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    13.538 r  u_ram/_ram_reg_1280_1535_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.538    u_ram/_ram_reg_1280_1535_8_8/OD
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    13.779 r  u_ram/_ram_reg_1280_1535_8_8/F7.B/O
                         net (fo=1, routed)           0.000    13.779    u_ram/_ram_reg_1280_1535_8_8/O0
    SLICE_X52Y49         MUXF8 (Prop_muxf8_I0_O)      0.098    13.877 r  u_ram/_ram_reg_1280_1535_8_8/F8/O
                         net (fo=1, routed)           1.013    14.890    u_ram/_ram_reg_1280_1535_8_8_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.319    15.209 r  u_ram/qout_r[8]_i_16/O
                         net (fo=1, routed)           0.000    15.209    u_ram/qout_r[8]_i_16_n_0
    SLICE_X53Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    15.426 r  u_ram/qout_r_reg[8]_i_9/O
                         net (fo=1, routed)           0.933    16.359    u_ram/qout_r_reg[8]_i_9_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I1_O)        0.299    16.658 r  u_ram/qout_r[8]_i_5/O
                         net (fo=3, routed)           1.175    17.833    u_tinyriscv/u_id_ex/inst_ff/s1_data_i[8]
    SLICE_X32Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.957 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_5/O
                         net (fo=1, routed)           0.580    18.538    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_5_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.662 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[8]_i_3/O
                         net (fo=5, routed)           0.950    19.611    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.735 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][0]_i_37/O
                         net (fo=1, routed)           0.433    20.168    u_tinyriscv/u_id_ex/inst_ff/regs[1][0]_i_37_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I5_O)        0.124    20.292 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][0]_i_18/O
                         net (fo=1, routed)           0.403    20.696    u_tinyriscv/u_id_ex/inst_ff/regs[1][0]_i_18_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124    20.820 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][0]_i_8/O
                         net (fo=1, routed)           0.581    21.401    u_tinyriscv/u_id_ex/inst_ff/regs[1][0]_i_8_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I5_O)        0.124    21.525 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][0]_i_2/O
                         net (fo=37, routed)          1.491    23.016    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_0
    SLICE_X54Y120        LUT6 (Prop_lut6_I2_O)        0.124    23.140 r  u_tinyriscv/u_id_ex/inst_ff/regs[23][0]_i_3/O
                         net (fo=1, routed)           0.000    23.140    u_tinyriscv/u_id_ex/inst_ff/regs[23][0]_i_3_n_0
    SLICE_X54Y120        MUXF7 (Prop_muxf7_I1_O)      0.214    23.354 r  u_tinyriscv/u_id_ex/inst_ff/regs_reg[23][0]_i_1/O
                         net (fo=1, routed)           0.000    23.354    u_tinyriscv/u_regs/regs_reg[23][31]_1[0]
    SLICE_X54Y120        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.602     5.007    u_tinyriscv/u_regs/clk
    SLICE_X54Y120        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[23][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.347ns  (logic 4.358ns (18.668%)  route 18.988ns (81.332%))
  Logic Levels:           19  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L13                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_IBUF_inst/O
                         net (fo=1138, routed)        2.592     4.052    u_tinyriscv/u_if_id/inst_ff/rst_IBUF
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     4.176 f  u_tinyriscv/u_if_id/inst_ff/rx_data[65][7]_i_4/O
                         net (fo=17, routed)          3.107     7.283    u_jtag_top/u_jtag_dm/rx/m3_req_i
    SLICE_X39Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.407 f  u_jtag_top/u_jtag_dm/rx/spi_ctrl[31]_i_15/O
                         net (fo=33, routed)          0.973     8.380    u_jtag_top/u_jtag_dm/rx/need_resp_reg_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.504 r  u_jtag_top/u_jtag_dm/rx/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.488     9.993    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_31_31
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.117 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.136    11.252    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  u_uart_debug/_rom_reg_0_255_9_9_i_8/O
                         net (fo=192, routed)         1.733    13.109    u_rom/_rom_reg_1024_1279_9_9/A1
    SLICE_X38Y37         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.246    13.355 r  u_rom/_rom_reg_1024_1279_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.355    u_rom/_rom_reg_1024_1279_9_9/OA
    SLICE_X38Y37         MUXF7 (Prop_muxf7_I1_O)      0.214    13.569 r  u_rom/_rom_reg_1024_1279_9_9/F7.A/O
                         net (fo=1, routed)           0.000    13.569    u_rom/_rom_reg_1024_1279_9_9/O1
    SLICE_X38Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    13.657 r  u_rom/_rom_reg_1024_1279_9_9/F8/O
                         net (fo=1, routed)           1.322    14.979    u_rom/_rom_reg_1024_1279_9_9_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I5_O)        0.319    15.298 r  u_rom/qout_r[9]_i_18/O
                         net (fo=1, routed)           0.000    15.298    u_rom/qout_r[9]_i_18_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.245    15.543 r  u_rom/qout_r_reg[9]_i_12/O
                         net (fo=1, routed)           1.052    16.594    u_uart_debug/read_data[9]_i_7
    SLICE_X37Y76         LUT6 (Prop_lut6_I1_O)        0.298    16.892 r  u_uart_debug/qout_r[9]_i_7/O
                         net (fo=3, routed)           0.418    17.310    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[9]
    SLICE_X37Y77         LUT6 (Prop_lut6_I2_O)        0.124    17.434 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[9]_i_5/O
                         net (fo=1, routed)           0.849    18.284    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[9]_i_5_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I3_O)        0.124    18.408 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[9]_i_3/O
                         net (fo=5, routed)           0.879    19.287    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[9]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.124    19.411 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][1]_i_15/O
                         net (fo=1, routed)           0.555    19.966    u_tinyriscv/u_id_ex/inst_ff/regs[1][1]_i_15_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.124    20.090 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][1]_i_6/O
                         net (fo=1, routed)           0.930    21.020    u_tinyriscv/u_id_ex/inst_ff/regs[1][1]_i_6_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I3_O)        0.124    21.144 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][1]_i_2/O
                         net (fo=36, routed)          1.458    22.602    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]_13
    SLICE_X56Y133        LUT6 (Prop_lut6_I2_O)        0.124    22.726 r  u_tinyriscv/u_id_ex/inst_ff/regs[13][1]_i_2/O
                         net (fo=1, routed)           0.496    23.223    u_tinyriscv/u_id_ex/inst_ff/regs[13][1]_i_2_n_0
    SLICE_X56Y133        LUT5 (Prop_lut5_I0_O)        0.124    23.347 r  u_tinyriscv/u_id_ex/inst_ff/regs[13][1]_i_1/O
                         net (fo=1, routed)           0.000    23.347    u_tinyriscv/u_regs/regs_reg[13][31]_1[1]
    SLICE_X56Y133        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        1.606     5.011    u_tinyriscv/u_regs/clk
    SLICE_X56Y133        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[13][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.447%)  route 0.118ns (45.553%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.118     0.259    u_jtag_top/u_jtag_dm/tx/dtm_ack_o
    SLICE_X62Y86         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.858     2.048    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.190ns (66.661%)  route 0.095ns (33.339%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[8]/C
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[8]/Q
                         net (fo=1, routed)           0.095     0.236    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[8]
    SLICE_X58Y88         LUT2 (Prop_lut2_I0_O)        0.049     0.285 r  u_jtag_top/u_jtag_dm/rx/recv_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.285    u_jtag_top/u_jtag_dm/rx/recv_data0_in[8]
    SLICE_X58Y88         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.860     2.049    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[8]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.098     0.239    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[12]
    SLICE_X58Y88         LUT2 (Prop_lut2_I0_O)        0.049     0.288 r  u_jtag_top/u_jtag_dm/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.288    u_jtag_top/u_jtag_dm/rx/recv_data0_in[12]
    SLICE_X58Y88         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.860     2.049    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.158%)  route 0.142ns (42.842%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[4]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.142     0.283    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[4]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.049     0.332 r  u_jtag_top/u_jtag_dm/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.332    u_jtag_top/u_jtag_dm/rx/recv_data0_in[4]
    SLICE_X59Y91         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.860     2.050    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X59Y91         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.192ns (54.703%)  route 0.159ns (45.297%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[14]/C
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[14]/Q
                         net (fo=1, routed)           0.159     0.300    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[14]
    SLICE_X58Y88         LUT2 (Prop_lut2_I0_O)        0.051     0.351 r  u_jtag_top/u_jtag_dm/rx/recv_data[14]_i_1/O
                         net (fo=1, routed)           0.000     0.351    u_jtag_top/u_jtag_dm/rx/recv_data0_in[14]
    SLICE_X58Y88         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.860     2.049    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[14]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.045%)  route 0.210ns (52.955%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.210     0.351    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[20]
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.046     0.397 r  u_jtag_top/u_jtag_dm/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.397    u_jtag_top/u_jtag_dm/rx/recv_data0_in[20]
    SLICE_X48Y92         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.832     2.022    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.187ns (44.023%)  route 0.238ns (55.977%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/C
    SLICE_X63Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.238     0.379    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[16]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.046     0.425 r  u_jtag_top/u_jtag_dm/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     0.425    u_jtag_top/u_jtag_dm/rx/recv_data0_in[16]
    SLICE_X59Y91         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.860     2.050    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X59Y91         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.226ns (53.121%)  route 0.199ns (46.879%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[21]/C
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[21]/Q
                         net (fo=1, routed)           0.199     0.327    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[21]
    SLICE_X55Y92         LUT2 (Prop_lut2_I0_O)        0.098     0.425 r  u_jtag_top/u_jtag_dm/rx/recv_data[21]_i_1/O
                         net (fo=1, routed)           0.000     0.425    u_jtag_top/u_jtag_dm/rx/recv_data0_in[21]
    SLICE_X55Y92         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.833     2.023    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X55Y92         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[21]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.582%)  route 0.241ns (56.418%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[32]/C
    SLICE_X63Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[32]/Q
                         net (fo=1, routed)           0.241     0.382    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[32]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.045     0.427 r  u_jtag_top/u_jtag_dm/rx/recv_data[32]_i_1/O
                         net (fo=1, routed)           0.000     0.427    u_jtag_top/u_jtag_dm/rx/recv_data0_in[32]
    SLICE_X59Y91         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.860     2.050    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X59Y91         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[32]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.961%)  route 0.209ns (48.039%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/C
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[29]/Q
                         net (fo=1, routed)           0.209     0.337    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[29]
    SLICE_X59Y91         LUT2 (Prop_lut2_I0_O)        0.098     0.435 r  u_jtag_top/u_jtag_dm/rx/recv_data[29]_i_1/O
                         net (fo=1, routed)           0.000     0.435    u_jtag_top/u_jtag_dm/rx/recv_data0_in[29]
    SLICE_X59Y91         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8156, routed)        0.860     2.050    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X59Y91         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[29]/C





