# vsim work.UART_TOP_tb 
# Start time: 23:59:26 on Jul 13,2022
# Loading work.UART_TOP_tb
# Loading work.UART_TOP
# Loading work.mux
# Loading work.parity
# Loading work.serializer
# Loading work.FSM
run -all
# Test case 1 :Parity enabled & Even
# Data=00101011
# Expected Frame=01101010001
# Output Frame	=01101010001
# Case 1 successful
# 
# Test case 2 :Parity enabled & Odd
# Data=00101011
# Expected Frame=01101010011
# Output Frame	=01101010011
# Case 2 successful
# 
# Test case 3 :Parity disabled
# Data=00101011
# Expected Frame=0110101001
# Output Frame	=0110101001
# Case 3 successful
# 
# Test case 4 :Data valid change during TX
# Data=00101011
# Expected Frame=0110101001
# Output Frame	=0110101001
# Case 4 successful
# ** Note: $finish    : ./UART_TOP_tb.v(223)
#    Time: 260 ns  Iteration: 0  Instance: /UART_TOP_tb
# 1
# Break in Module UART_TOP_tb at ./UART_TOP_tb.v line 223
# End time: 23:59:58 on Jul 13,2022, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
