// Seed: 2543988698
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2
);
  assign id_2 = -1 == -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd80,
    parameter id_18 = 32'd74
) (
    output uwire _id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5,
    input tri1 id_6,
    output wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    output logic id_11,
    input wand id_12[id_0  .  id_18 : 1 'b0],
    input uwire id_13,
    output logic id_14,
    output tri id_15,
    input wor id_16,
    input wire id_17,
    input tri0 void _id_18,
    output uwire id_19,
    input tri id_20,
    input tri1 id_21
);
  initial id_14 <= id_20;
  assign id_11 = -1;
  initial id_11 = 1;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
