
*** Running vivado
    with args -log ov5640_eth_udp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov5640_eth_udp.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ov5640_eth_udp.tcl -notrace
Command: synth_design -top ov5640_eth_udp -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 972 
WARNING: [Synth 8-2507] parameter declaration becomes local in i2c_ctrl with formal parameter declaration list [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:37]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2c_ctrl with formal parameter declaration list [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2c_ctrl with formal parameter declaration list [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 981.832 ; gain = 241.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov5640_eth_udp' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HIGHT bound to: 480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:16]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:94]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:95]
INFO: [Synth 8-6157] synthesizing module 'pll' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1/.Xil/Vivado-3136-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1/.Xil/Vivado-3136-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ov5640_top' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_top.v:3]
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter BIT_CTRL bound to: 1'b1 
	Parameter CLK_FREQ bound to: 26'b01011111010111100001000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
INFO: [Synth 8-6157] synthesizing module 'i2c_ctrl' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:10]
	Parameter DEVICE_ADDR bound to: 7'b0111100 
	Parameter SYS_CLK_FREQ bound to: 26'b01011111010111100001000000 
	Parameter SCL_FREQ bound to: 18'b111101000010010000 
	Parameter CNT_CLK_MAX bound to: 26'b00000000000000000000001100 
	Parameter CNT_START_MAX bound to: 8'b01100100 
	Parameter IDLE bound to: 4'b0000 
	Parameter START_1 bound to: 4'b0001 
	Parameter SEND_D_ADDR bound to: 4'b0010 
	Parameter ACK_1 bound to: 4'b0011 
	Parameter SEND_B_ADDR_H bound to: 4'b0100 
	Parameter ACK_2 bound to: 4'b0101 
	Parameter SEND_B_ADDR_L bound to: 4'b0110 
	Parameter ACK_3 bound to: 4'b0111 
	Parameter WR_DATA bound to: 4'b1000 
	Parameter ACK_4 bound to: 4'b1001 
	Parameter START_2 bound to: 4'b1010 
	Parameter SEND_RD_ADDR bound to: 4'b1011 
	Parameter ACK_5 bound to: 4'b1100 
	Parameter RD_DATA bound to: 4'b1101 
	Parameter N_ACK bound to: 4'b1110 
	Parameter STOP bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:124]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:236]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:260]
INFO: [Synth 8-6155] done synthesizing module 'i2c_ctrl' (2#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'ov5640_cfg' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_cfg.v:3]
	Parameter REG_NUM bound to: 8'b11111011 
	Parameter CNT_WAIT_MAX bound to: 15'b100111000100000 
INFO: [Synth 8-6155] done synthesizing module 'ov5640_cfg' (3#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_cfg.v:3]
INFO: [Synth 8-6157] synthesizing module 'ov5640_data' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_data.v:3]
	Parameter PIC_WAIT bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'ov5640_data' (4#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_top' (5#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/ov5640_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_send' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:1]
	Parameter data_length bound to: 15'b000010100000010 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_tx_gmii' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_tx_gmii.v:2]
	Parameter ETH_type bound to: 16'b0000100000000000 
	Parameter IP_ver bound to: 4'b0100 
	Parameter IP_hdr_len bound to: 4'b0101 
	Parameter IP_tos bound to: 8'b00000000 
	Parameter IP_id bound to: 16'b0000000000000000 
	Parameter IP_rsv bound to: 1'b0 
	Parameter IP_df bound to: 1'b0 
	Parameter IP_mf bound to: 1'b0 
	Parameter IP_frag_offset bound to: 13'b0000000000000 
	Parameter IP_ttl bound to: 8'b01000000 
	Parameter IP_protocol bound to: 8'b00010001 
	Parameter IDLE bound to: 9'b000000001 
	Parameter TX_PREAMBLE bound to: 9'b000000010 
	Parameter TX_ETH_HEADER bound to: 9'b000000100 
	Parameter TX_IP_HEADER bound to: 9'b000001000 
	Parameter TX_UDP_HEADER bound to: 9'b000010000 
	Parameter TX_DATA bound to: 9'b000100000 
	Parameter TX_FILL_DATA bound to: 9'b001000000 
	Parameter TX_CRC bound to: 9'b010000000 
	Parameter TX_DLY bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'ip_checksum' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/ip_checksum.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ip_checksum' (6#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/ip_checksum.v:2]
INFO: [Synth 8-6157] synthesizing module 'CRC32_d8' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/crc32_d8.v:2]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CRC32_d8' (7#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/crc32_d8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_tx_gmii' (8#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_tx_gmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'eth_dcfifo' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1/.Xil/Vivado-3136-DESKTOP-I8GGJRG/realtime/eth_dcfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_dcfifo' (9#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1/.Xil/Vivado-3136-DESKTOP-I8GGJRG/realtime/eth_dcfifo_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'rd_data_count' does not match port width (13) of module 'eth_dcfifo' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:101]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/gmii_to_rgmii.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (10#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (11#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/gmii_to_rgmii.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_udp_tx_gmii_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_dcfifor_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:90]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_send' (12#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/udp_tx/eth_udp_send.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ov5640_top_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:136]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_udp_send_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v-1.7 with 1st driver pin 'ov5640_eth_udp:/eth_udp_send_inst/phy_rst_n' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v-1.7 with 2nd driver pin 'VCC' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v-1.7 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_eth_udp' (13#1) [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/OV5640_ETH_udp.v:1]
WARNING: [Synth 8-3917] design ov5640_eth_udp has port phy_rst_n driven by constant 1
WARNING: [Synth 8-3917] design ov5640_eth_udp has port ov5640_pwdn driven by constant 0
WARNING: [Synth 8-3917] design ov5640_eth_udp has port ov5640_rst_n driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.203 ; gain = 295.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1036.203 ; gain = 295.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1036.203 ; gain = 295.816
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1036.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo/eth_dcfifo_in_context.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo/eth_dcfifo_in_context.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
WARNING: [Vivado 12-507] No nets matched 'ov5640_pclk_IBUF'. [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc:50]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ov5640_eth_udp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/constrs_1/new/udp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_eth_udp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_eth_udp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1158.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1158.141 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'eth_udp_send_inst/eth_dcfifor_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.094 ; gain = 419.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.094 ; gain = 419.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll/pll_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.srcs/sources_1/ip/pll/pll/pll_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for eth_udp_send_inst/eth_dcfifor_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pll. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.094 ; gain = 419.707
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_ctrl'
INFO: [Synth 8-5544] ROM "i2c_sda_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'eth_udp_tx_gmii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                 0000100000000000 |                             0000
                 START_1 |                 0000010000000000 |                             0001
             SEND_D_ADDR |                 0000000001000000 |                             0010
                   ACK_1 |                 0000000000000001 |                             0011
           SEND_B_ADDR_H |                 0000000000000010 |                             0100
                   ACK_2 |                 0000000000001000 |                             0101
           SEND_B_ADDR_L |                 0000000000000100 |                             0110
                   ACK_3 |                 0001000000000000 |                             0111
                 WR_DATA |                 0010000000000000 |                             1000
                   ACK_4 |                 0100000000000000 |                             1001
                 START_2 |                 0000001000000000 |                             1010
            SEND_RD_ADDR |                 0000000100000000 |                             1011
                   ACK_5 |                 0000000010000000 |                             1100
                 RD_DATA |                 0000000000010000 |                             1101
                   N_ACK |                 0000000000100000 |                             1110
                    STOP |                 1000000000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'ack_reg' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:225]
WARNING: [Synth 8-327] inferring latch for variable 'rd_data_reg_reg' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:264]
WARNING: [Synth 8-327] inferring latch for variable 'i2c_sda_reg_reg' [D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/src/ov5640/i2c_ctrl.v:263]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
             TX_PREAMBLE |                        000000010 |                        000000010
           TX_ETH_HEADER |                        000000100 |                        000000100
            TX_IP_HEADER |                        000001000 |                        000001000
           TX_UDP_HEADER |                        000010000 |                        000010000
                 TX_DATA |                        000100000 |                        000100000
            TX_FILL_DATA |                        001000000 |                        001000000
                  TX_CRC |                        010000000 |                        010000000
                  TX_DLY |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_state_reg' in module 'eth_udp_tx_gmii'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.094 ; gain = 419.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 9     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 22    
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	  16 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov5640_eth_udp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module i2c_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module ov5640_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ov5640_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module ip_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module CRC32_d8 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 11    
	   6 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eth_udp_tx_gmii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module gmii_to_rgmii 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module eth_udp_send 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Why this net has no driver: _order_recur <const0>
WARNING: [Synth 8-3917] design ov5640_eth_udp has port phy_rst_n driven by constant 1
WARNING: [Synth 8-3917] design ov5640_eth_udp has port ov5640_pwdn driven by constant 0
WARNING: [Synth 8-3917] design ov5640_eth_udp has port ov5640_rst_n driven by constant 1
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[1]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[2]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[3]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[5]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[7]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[9]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[10]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[11]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[13]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[15]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[20]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[28]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[36]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[44]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[20]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[28]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[36]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[44]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[20]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[28]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[20]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[28]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[16]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[24]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[32]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[40]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[16]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[24]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[32]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[40]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[16]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[24]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[16]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[24]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[22]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[30]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[38]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[46]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[22]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[30]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[38]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[46]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[22]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[30]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[22]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[30]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[7]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_udp_send_inst/eth_udp_tx_gmii_inst/\udp_length_reg_reg[11] )
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/FSM_onehot_state_reg[9]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/FSM_onehot_state_reg[8]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/FSM_onehot_state_reg[7]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/FSM_onehot_state_reg[5]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/FSM_onehot_state_reg[4]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/rd_data_reg_reg[7]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/rd_data_reg_reg[6]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/rd_data_reg_reg[5]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/rd_data_reg_reg[4]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/rd_data_reg_reg[3]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/rd_data_reg_reg[2]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/rd_data_reg_reg[1]) is unused and will be removed from module ov5640_top.
WARNING: [Synth 8-3332] Sequential element (i2c_ctrl_inst/rd_data_reg_reg[0]) is unused and will be removed from module ov5640_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_udp_send_inst/eth_udp_tx_gmii_inst/\ip_checksum/suma_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1160.094 ; gain = 419.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------------+---------------+----------------+
|Module Name | RTL Object                   | Depth x Width | Implemented As | 
+------------+------------------------------+---------------+----------------+
|ov5640_cfg  | cfg_data_reg                 | 256x23        | LUT            | 
|ov5640_top  | ov5640_cfg_inst/cfg_data_reg | 256x23        | LUT            | 
+------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1160.094 ; gain = 419.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1160.094 ; gain = 419.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1160.094 ; gain = 419.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.438 ; gain = 421.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.438 ; gain = 421.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.438 ; gain = 421.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.438 ; gain = 421.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.438 ; gain = 421.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.438 ; gain = 421.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |eth_dcfifo    |         1|
|2     |pll           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |eth_dcfifo |     1|
|2     |pll        |     1|
|3     |BUFG       |     2|
|4     |CARRY4     |    21|
|5     |LUT1       |    15|
|6     |LUT2       |    92|
|7     |LUT3       |    55|
|8     |LUT4       |    49|
|9     |LUT5       |    76|
|10    |LUT6       |   192|
|11    |MUXF7      |    27|
|12    |MUXF8      |    12|
|13    |ODDR       |     6|
|14    |FDCE       |   235|
|15    |FDPE       |     3|
|16    |FDSE       |    32|
|17    |LD         |     2|
|18    |IBUF       |    12|
|19    |IOBUF      |     1|
|20    |OBUF       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------+----------------+------+
|      |Instance                 |Module          |Cells |
+------+-------------------------+----------------+------+
|1     |top                      |                |   883|
|2     |  ov5640_top_inst        |ov5640_top      |   343|
|3     |    i2c_ctrl_inst        |i2c_ctrl        |    81|
|4     |    ov5640_cfg_inst      |ov5640_cfg      |   193|
|5     |    ov5640_data_inst     |ov5640_data     |    67|
|6     |  eth_udp_send_inst      |eth_udp_send    |   406|
|7     |    eth_udp_tx_gmii_inst |eth_udp_tx_gmii |   357|
|8     |      CRC32_d8_inst      |CRC32_d8        |    93|
|9     |    gmii_to_rgmii_inst   |gmii_to_rgmii   |     7|
+------+-------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.438 ; gain = 421.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.438 ; gain = 297.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.438 ; gain = 421.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1166.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 29 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1169.977 ; gain = 697.426
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/OV5640_ETH_udp___/project/project.runs/synth_1/ov5640_eth_udp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov5640_eth_udp_utilization_synth.rpt -pb ov5640_eth_udp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 21:31:18 2025...
