Sunil Atri , J. Ramanujam , Mahmut T. Kandemir, Improving Offset Assignment for Embedded Processors, Proceedings of the 13th International Workshop on Languages and Compilers for Parallel Computing-Revised Papers, p.158-172, August 10-12, 2000
Bartley, D. H. 1992. Optimizing stack frame accesses for processors with restricted addressing modes. Softw. Pract. Exper. 22, 2, 101--110.
Guilin Chen , Mahmut Kandemir, Optimizing Address Code Generation for Array-Intensive DSP Applications, Proceedings of the international symposium on Code generation and optimization, p.141-152, March 20-23, 2005[doi>10.1109/CGO.2005.23]
Wei-Kai Cheng , Youn-Long Lin, Addressing optimization for loop execution targeting DSP with auto-increment/decrement architecture, Proceedings of the 11th international symposium on System synthesis, p.15-20, December 02-04, 1998, Hsinchu, Taiwan, China
Yoonseo Choi , Taewhan Kim, Address assignment in DSP code generation - an integrated approach, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.8, p.976-984, November 2006[doi>10.1109/TCAD.2003.814955]
Catherine Gebotys, DSP address optimization using a minimum cost circulation technique, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.100-103, November 09-13, 1997, San Jose, California, USA
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
M. Kandemir , M. J. Irwin , G. Chen , J. Ramanujam, Address register assignment for reducing code size, Proceedings of the 12th international conference on Compiler construction, April 07-11, 2003, Warsaw, Poland
Lee, C. and Stoodley, M. 1992. UTDSP BenchMark Suite. http://www.eecg.toronto.edu/~corinna/DSP/infrastructure/UTDSP.html.
Rainer Leupers, Offset assignment showdown: evaluation of DSP address code optimization algorithms, Proceedings of the 12th international conference on Compiler construction, April 07-11, 2003, Warsaw, Poland
Leupers, R., Basu, A., and Marwedel, P. 1998. Optimized array index computation in DSP programs. In Proceedings of the Asia and South Pacific Design Automation Conference. IEEE, Los Alamitos, CA, 87--92.
Rainer Leupers , Fabian David, A uniform optimization technique for offset assignment problems, Proceedings of the 11th international symposium on System synthesis, p.3-8, December 02-04, 1998, Hsinchu, Taiwan, China
Rainer Leupers , Peter Marwedel, Algorithms for address assignment in DSP code generation, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.109-112, November 10-14, 1996, San Jose, California, USA
Stan Yi-Huang Liao , Srinivas Devadas, Code generation and optimization for embedded digital signal processors, Massachusetts Institute of Technology, 1996
Stan Liao , Srinivas Devadas , Kurt Keutzer , Steven Tjiang , Albert Wang, Storage assignment to decrease code size, ACM Transactions on Programming Languages and Systems (TOPLAS), v.18 n.3, p.235-253, May 1996[doi>10.1145/229542.229543]
Sungtaek Lim , Jihong Kim , Kiyoung Choi, Scheduling-based code size reduction in processors with indirect addressing mode, Proceedings of the ninth international symposium on Hardware/software codesign, p.165-169, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371710]
Desiree Ottoni , Guilherme Ottoni , Guido Araujo , Rainer Leupers, Offset assignment using simultaneous variable coalescing, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.4, p.864-883, November 2006[doi>10.1145/1196636.1196641]
O. Ozturk , M. Kandemir , S. Tosun, An ILP based approach to address code generation for digital signal processors, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127919]
Amit Rao , Santosh Pande, Storage assignment optimizations to generate compact and efficient code on embedded DSPs, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.128-138, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301653]
Sugino, N., Iimuro, S., Nishihara, A., and Jujii, N. 1996. DSP code optimization utilizing memory addressing operation. IEICE Trans. Fundam. 8, 1217--1223.
Wess, B. and Zeitlhofer, T. 2004. On the phase coupling problem between data memory layout generation and address pointer assignment. In Proceedings of the 8th International Workshop on Software and Compilers for Embedded Systems. Springer, Berlink, 152--166.
Wess, B. R. and Gotschlich, M. 1998. Minimization of data address computation overhead in DSP programs. In Proceedings of the International Conference on Acoustics, Speech and Signal Precessing. IEEE, Los Alamitos, CA, 3093--3096.
Xiaotong Zhuang , ChokSheak Lau , Santosh Pande, Storage assignment optimizations through variable coalescence for embedded processors, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780763]
Zinojnovic, V., Velarde, J. M., Schlager, C., and Meyr, H. 1994. DSPStone'': A DSP-oriented benchmarking methodology. In Proceedings of the 5th International Conference on Signal Processing Applications and Technology. IEEE, Los Alamitos, CA.
