Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c9c1f93b86354794b019aa668f1bbe03 --debug typical --relax --mt 8 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_0_1 -L axi_data_fifo_v2_1_6 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_7 -L axi_protocol_converter_v2_1_7 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_8 -L unisims_ver -L unimacro_ver -L secureip --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port IRQ_F2P [/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:857]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.srcs/sources_1/imports/rtl/axi_master.v" Line 13. Module axi_master(IW=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.srcs/sources_1/imports/rtl/axi_master.v" Line 13. Module axi_master(IW=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2015.4/nightly/2015_11_18_1412921/data/verilog/src/unisims/BUFG.v" Line 26. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v" Line 12. Module system_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/bd/system/hdl/system.v" Line 13. Module system has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" Line 56. Module system_axi_protocol_converter_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" Line 62. Module axi_protocol_converter_v2_1_7_axi_protocol_converter(C_FAMILY="zynq",C_M_AXI_PROTOCOL=2,C_S_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_TRANSLATION_MODE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" Line 39. Module axi_protocol_converter_v2_1_7_b2s(C_S_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1,C_AXI_SUPPORTS_READ=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" Line 64. Module axi_register_slice_v2_1_7_axi_register_slice(C_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_REG_CONFIG_AW=1,C_REG_CONFIG_B=1,C_REG_CONFIG_AR=1,C_REG_CONFIG_R=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" Line 60. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_SUPPORTS_REGION_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AWPAYLOAD_WIDTH=66,C_WPAYLOAD_WIDTH=49,C_BPAYLOAD_WIDTH=14,C_ARPAYLOAD_WIDTH=66,C_RPAYLOAD_WIDTH=47) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=66,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=49,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=14,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=66,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=47,C_REG_CONFIG=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" Line 60. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_SUPPORTS_REGION_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AWPAYLOAD_WIDTH=66,C_WPAYLOAD_WIDTH=49,C_BPAYLOAD_WIDTH=14,C_ARPAYLOAD_WIDTH=66,C_RPAYLOAD_WIDTH=47) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" Line 5. Module axi_protocol_converter_v2_1_7_b2s_aw_channel(C_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" Line 17. Module axi_protocol_converter_v2_1_7_b2s_cmd_translator(C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" Line 11. Module axi_protocol_converter_v2_1_7_b2s_incr_cmd(C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" Line 11. Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd(C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" Line 10. Module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" Line 10. Module axi_protocol_converter_v2_1_7_b2s_b_channel(C_ID_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" Line 9. Module axi_protocol_converter_v2_1_7_b2s_simple_fifo(C_WIDTH=20,C_AWIDTH=2,C_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" Line 9. Module axi_protocol_converter_v2_1_7_b2s_simple_fifo(C_WIDTH=2,C_AWIDTH=2,C_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" Line 5. Module axi_protocol_converter_v2_1_7_b2s_ar_channel(C_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" Line 17. Module axi_protocol_converter_v2_1_7_b2s_cmd_translator(C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" Line 11. Module axi_protocol_converter_v2_1_7_b2s_incr_cmd(C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" Line 11. Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd(C_AXI_ADDR_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" Line 10. Module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" Line 21. Module axi_protocol_converter_v2_1_7_b2s_r_channel(C_ID_WIDTH=12,C_DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" Line 9. Module axi_protocol_converter_v2_1_7_b2s_simple_fifo(C_WIDTH=34,C_AWIDTH=5,C_DEPTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" Line 9. Module axi_protocol_converter_v2_1_7_b2s_simple_fifo(C_WIDTH=13,C_AWIDTH=5,C_DEPTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" Line 64. Module axi_register_slice_v2_1_7_axi_register_slice(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" Line 60. Module axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_SUPPORTS_REGION_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=35,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=36,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=2,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=35,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" Line 62. Module axi_register_slice_v2_1_7_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=34,C_REG_CONFIG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" Line 60. Module axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_SUPPORTS_REGION_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" Line 58. Module system_processing_system7_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" Line 11. Module processing_system7_bfm_v2_0_5_processing_system7_bfm(C_FCLK_CLK0_FREQ=125.0,C_FCLK_CLK1_FREQ=250.0,C_FCLK_CLK3_FREQ=200.0,C_FCLK_CLK2_FREQ=50.0,C_USE_S_AXI_HP0=1,C_USE_S_AXI_HP1=1,C_S_AXI_HP0_DATA_WIDTH=64,C_S_AXI_HP1_DATA_WIDTH=64,C_S_AXI_HP2_DATA_WIDTH=64,C_S_AXI_HP3_DATA_WIDTH=64,C_USE_M_AXI_GP0=1,C_USE_M_AXI_GP1=1,C_USE_S_AXI_GP0=0,C_USE_S_AXI_GP1=0,C_USE_S_AXI_ACP=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" Line 10. Module processing_system7_bfm_v2_0_5_gen_reset has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" Line 11. Module processing_system7_bfm_v2_0_5_gen_clock(freq_clk3=200.0,freq_clk2=50.0,freq_clk1=250.0,freq_clk0=125.0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" Line 11. Module processing_system7_bfm_v2_0_5_interconnect_model_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" Line 11. Module processing_system7_bfm_v2_0_5_fmsw_gp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/paul/developing/workspace/RedPitaya/Paul/web-apps/stabilizer/src/fpga/redpitaya.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" Line 11. Module processing_system7_bfm_v2_0_5_arb_wr_default has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.system_xadc_0_ipif_pkg
Compiling package xil_defaultlib.system_xadc_0_proc_common_pkg
