module register_block(output reg [31:0] read_data1, read_data2, input byte_ops, regWrite input [31:0] write_data, input [3:0] read_reg1, read_reg2, write_reg);
endmodule
