// Seed: 2487633982
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    input wand id_4,
    input tri id_5,
    input tri id_6,
    output logic id_7,
    input tri id_8
    , id_14,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wor id_12
    , id_15
);
  initial
    for (id_15 = id_5 & (1); (id_6 > 1'b0); id_15++)
      if (1) id_7 <= 1;
      else id_7 <= 1;
  assign module_1.id_4 = 0;
  wire id_16;
  assign id_15 = 1;
  wire id_17;
endmodule
module module_1 (
    output tri0  id_0
    , id_4,
    input  tri1  id_1,
    output logic id_2
);
  always @(posedge id_1 or posedge 1'b0 == id_4) id_2 <= 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
