// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
/*
 * Device Tree Source for the RZ/G2UL Type-1 SMARC EVK parts
 *
 * Copyright (C) 2022 Renesas Electronics Corp.
 */

/*
 * DIP-Switch SW1 setting
 * 1 : High; 0: Low
 * SW1-2 : SW_SD0_DEV_SEL	(0: uSD; 1: eMMC)
 * SW1-3 : SW_ET0_EN_N		(0: ETHER0; 1: CAN0, CAN1, SSI1, RSPI1)
 * SW7	 : SW_CAN0_STB_PMOD	(0: GPIO8_PMOD; 1:CAN0)
 * SW8	 : SW_CAN1_STB_PMOD	(0: GPIO9_PMOD; 1:CAN1)
 * Please change below macros according to SW1 setting
 */
#define SW_SW0_DEV_SEL	1
#define SW_ET0_EN_N	1
#define	SW_CAN0_STB_PMOD	1
#define	SW_CAN1_STB_PMOD	1
#if (SW_CAN0_STB_PMOD ^ SW_CAN1_STB_PMOD)
#error "SW_CAN0_STB_PMOD and SW_CAN1_STB_PMOD must be same value!!!"
#endif

/* Please set this macro to 1 for enabling SCI0 on PMOD1 */
#define PMOD_SCI0_EN	0

/*
 * MTU3 macros are created to support setting pinctrl and properties in order
 * to use MTU3 functions.
 * - MTU3_PWM_SUPPORT: Support PWM of MTU3. PWM mode 1 of MTIOC2A will be selected
 *   and disable rspi1 due to conflict between MTIOC2A and RSPI1_CK when ETH0 disabled.
 */
#define MTU3_PWM_SUPPORT	0

#include "rzg2ul-smarc-som.dtsi"
#include "rzg2ul-smarc-pinfunction.dtsi"
#include "rz-smarc-common.dtsi"

/ {
	x1_clk: x1-clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <24000000>;
	};
};

&soc {
	/delete-node/ dsi@10860000;
};

&hdmi_con_out {
	remote-endpoint = <&adv7513_out>;
};

&du {
	pinctrl-0 = <&du_pins>;
	pinctrl-names = "default";

	ports {
		port@0 {
			du_out_rgb: endpoint {
				remote-endpoint = <&adv7513_in>;
			};
		};
	};
};

#if ((SW_ET0_EN_N) && !(SW_CAN0_STB_PMOD && SW_CAN1_STB_PMOD))
&sci0 {
	pinctrl-0 = <&sci0_pins>;
	pinctrl-names = "default";
	status = "okay";
};
#endif

#if (!SW_ET0_EN_N) || !(SW_CAN0_STB_PMOD && SW_CAN1_STB_PMOD)
&canfd {
	/delete-property/ pinctrl-0;
	/delete-property/ pinctrl-names;
	status = "disabled";
};
#endif

&codec_dai {
	clocks = <&versa3 3>;
};

&cpu_dai {
	sound-dai = <&ssi1>;
};

&i2c0 {
	versa3: versa3@68 {
		compatible = "renesas,5p35023";
		reg = <0x68>;
		#clock-cells = <1>;
		clocks = <&x1_clk>;
		clock-names = "x1";
		assigned-clocks = <&versa3 0>,
				   <&versa3 1>,
				   <&versa3 2>,
				   <&versa3 3>,
				   <&versa3 4>,
				   <&versa3 5>;
		assigned-clock-rates =	<12288000>, <25000000>,
					<12000000>, <11289600>,
					<11289600>, <24000000>;
		clock-divider-read-only = <1>, <1>, <1>, <1>, <1>;
		clock-flags = <2176>, <2176>, <2176>, <2052>, <2176>, <2048>;
	};
};

&i2c1 {
	/delete-node/ hdmi@3d;

	adv7513: adv7513@39 {
		compatible = "adi,adv7513";
		reg = <0x39>;

		adi,input-depth = <8>;
		adi,input-colorspace = "rgb";
		adi,input-clock = "1x";

		avdd-supply = <&reg_1p8v>;
		dvdd-supply = <&reg_1p8v>;
		pvdd-supply = <&reg_1p8v>;
		dvdd-3v-supply = <&reg_3p3v>;
		bgvdd-supply = <&reg_1p8v>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;

				adv7513_in: endpoint {
					remote-endpoint = <&du_out_rgb>;
				};
			};

			port@1 {
				reg = <1>;

				adv7513_out: endpoint {
					remote-endpoint = <&hdmi_con_out>;
				};
			};
		};
	};

	wm8978: codec@1a {
		compatible = "wlf,wm8978";
		#sound-dai-cells = <0>;
		reg = <0x1a>;
	};
};

#if (SW_ET0_EN_N && PMOD_SCI0_EN)
&pinctrl {
	can0-stb-hog {
		status = "disabled";
	};

	can1-stb-hog {
		status = "disabled";
	};

	sci0_pins: sci0-pins {
		pinmux = <RZG2L_PORT_PINMUX(2, 2, 5)>, /* TxD */
			 <RZG2L_PORT_PINMUX(2, 3, 5)>; /* RxD */
	};
};

&sci0 {
	pinctrl-0 = <&sci0_pins>;
	pinctrl-names = "default";
	status = "okay";
};
#endif

#if (SW_ET0_EN_N)
&ssi1 {
	pinctrl-0 = <&ssi1_pins>;
	pinctrl-names = "default";

	status = "okay";
};
#if MTU3_PWM_SUPPORT
&spi1 {
	/delete-property/ pinctrl-0;
	/delete-property/ pinctrl-names;
	status = "disabled";
};

&mtu3 {
	pinctrl-0 = <&mtu3_pins>;
	pinctrl-names = "default";

	pwm_mode1 = <2 0>;
};
#endif
#else
&snd_rzg2l {
	status = "disabled";
};

&spi1 {
	/delete-property/ pinctrl-0;
	/delete-property/ pinctrl-names;
	status = "disabled";
};

&ssi1 {
	/delete-property/ pinctrl-0;
	/delete-property/ pinctrl-names;
	status = "disabled";
};
#endif

&vccq_sdhi1 {
	gpios = <&pinctrl RZG2L_GPIO(6, 1) GPIO_ACTIVE_HIGH>;
};

&ov5645 {
#if (SW_ET0_EN_N)
	enable-gpios = <&pinctrl RZG2L_GPIO(4, 4) GPIO_ACTIVE_HIGH>;
#else
	/* dummy */
	enable-gpios = <&pinctrl RZG2L_GPIO(8, 1) GPIO_ACTIVE_HIGH>;
#endif
	reset-gpios = <&pinctrl RZG2L_GPIO(0, 1) GPIO_ACTIVE_LOW>;
};
