Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9405a1881dbf4644b6df576db6a4851b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MainDesign_wrapper_behav xil_defaultlib.MainDesign_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.MainDesign_ClockDivider_0_0
Compiling module xil_defaultlib.MainDesign_ClockDivider_1_0
Compiling module xil_defaultlib.MainDesign_ClockDivider_2_0
Compiling module xil_defaultlib.MainDesign_ClockDivider_3_0
Compiling module xil_defaultlib.MainDesign
Compiling module xil_defaultlib.MainDesign_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot MainDesign_wrapper_behav
