<stg><name>delete_patch</name>


<trans_list>

<trans id="778" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
<literal name="icmp_ln370_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln370" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64 %index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %index

]]></Node>
<StgValue><ssdm name="index_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65 %n_patches_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %index_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67 %icmp_ln363 = icmp_slt  i32 %index_read, i32 %n_patches_read_5

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:68 %xor_ln363 = xor i1 %icmp_ln363, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln363"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:69 %or_ln363 = or i1 %tmp_185, i1 %xor_ln363

]]></Node>
<StgValue><ssdm name="or_ln363"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:70 %br_ln363 = br i1 %or_ln363, void, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %sub = add i32 %n_patches_read_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln370 = icmp_sgt  i32 %sub, i32 %index_read

]]></Node>
<StgValue><ssdm name="icmp_ln370"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln370 = br i1 %icmp_ln370, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="0"/>
<literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph:0 %zext_ln370 = zext i32 %index_read

]]></Node>
<StgValue><ssdm name="zext_ln370"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="0"/>
<literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph:1 %wide_trip_count = sext i32 %sub

]]></Node>
<StgValue><ssdm name="wide_trip_count"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="0"/>
<literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:2 %br_ln370 = br void

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %i = phi i64 %indvars_iv_next41, void, i64 %zext_ln370, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln370_2 = icmp_eq  i64 %i, i64 %wide_trip_count

]]></Node>
<StgValue><ssdm name="icmp_ln370_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln370 = br i1 %icmp_ln370_2, void %.split212, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
<literal name="icmp_ln370_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split212:0 %specloopname_ln370 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln370"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
<literal name="icmp_ln370_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split212:1 %indvars_iv_next41 = add i64 %i, i64 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next41"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
<literal name="icmp_ln370_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.split212:2 %br_ln372 = br void

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
<literal name="icmp_ln370_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln400 = br void %memset.loop22

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i8 0, void %.split212, i8 %add_ln372_2, void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a = phi i3 0, void %.split212, i3 %select_ln372_2, void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i7 0, void %.split212, i7 %select_ln374_4, void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %b = phi i5 0, void %.split212, i5 %select_ln374_3, void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4 %c = phi i2 0, void %.split212, i2 %add_ln376, void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln372_2 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln372_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln372 = icmp_eq  i8 %indvar_flatten13, i8 240

]]></Node>
<StgValue><ssdm name="icmp_ln372"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln372 = br i1 %icmp_ln372, void %.split204, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split204:0 %add_ln372 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln372"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split204:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_372_2_VITIS_LOOP_374_3_VITIS_LOOP_376_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split204:2 %empty_133 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240, i64 240, i64 240

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split204:3 %icmp_ln374 = icmp_eq  i7 %indvar_flatten, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln374"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split204:4 %select_ln372 = select i1 %icmp_ln374, i5 0, i5 %b

]]></Node>
<StgValue><ssdm name="select_ln372"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split204:5 %select_ln372_2 = select i1 %icmp_ln374, i3 %add_ln372, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln372_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.split204:6 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln372_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="7">
<![CDATA[
.split204:7 %zext_ln374 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln374"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split204:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split204:9 %xor_ln372 = xor i1 %icmp_ln374, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln372"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split204:10 %icmp_ln376 = icmp_eq  i2 %c, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln376"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split204:11 %and_ln372 = and i1 %icmp_ln376, i1 %xor_ln372

]]></Node>
<StgValue><ssdm name="and_ln372"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split204:12 %add_ln374 = add i5 %select_ln372, i5 1

]]></Node>
<StgValue><ssdm name="add_ln374"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split204:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_374_3_VITIS_LOOP_376_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split204:14 %or_ln374 = or i1 %and_ln372, i1 %icmp_ln374

]]></Node>
<StgValue><ssdm name="or_ln374"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split204:15 %select_ln374 = select i1 %or_ln374, i2 0, i2 %c

]]></Node>
<StgValue><ssdm name="select_ln374"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split204:16 %select_ln374_3 = select i1 %and_ln372, i5 %add_ln374, i5 %select_ln372

]]></Node>
<StgValue><ssdm name="select_ln374_3"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="5">
<![CDATA[
.split204:17 %zext_ln378 = zext i5 %select_ln374_3

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split204:18 %add_ln378 = add i8 %zext_ln374, i8 %zext_ln378

]]></Node>
<StgValue><ssdm name="add_ln378"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split204:19 %shl_ln378 = shl i8 %add_ln378, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln378"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split204:20 %sub_ln378 = sub i8 %shl_ln378, i8 %add_ln378

]]></Node>
<StgValue><ssdm name="sub_ln378"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split204:21 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="2">
<![CDATA[
.split204:22 %zext_ln378_3 = zext i2 %select_ln374

]]></Node>
<StgValue><ssdm name="zext_ln378_3"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split204:23 %add_ln378_2 = add i8 %sub_ln378, i8 %zext_ln378_3

]]></Node>
<StgValue><ssdm name="add_ln378_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="8">
<![CDATA[
.split204:24 %zext_ln378_4 = zext i8 %add_ln378_2

]]></Node>
<StgValue><ssdm name="zext_ln378_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:25 %patches_superpoints_0_addr_3 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:26 %patches_superpoints_1_addr_3 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:27 %patches_superpoints_2_addr_3 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:28 %patches_superpoints_3_addr_3 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:29 %patches_superpoints_4_addr_3 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:30 %patches_superpoints_5_addr_3 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:31 %patches_superpoints_6_addr_3 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:32 %patches_superpoints_7_addr_3 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:33 %patches_superpoints_8_addr_3 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_3"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:34 %patches_superpoints_9_addr_3 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_3"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:35 %patches_superpoints_10_addr_3 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_3"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:36 %patches_superpoints_11_addr_3 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:37 %patches_superpoints_12_addr_3 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_3"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:38 %patches_superpoints_13_addr_3 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_3"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:39 %patches_superpoints_14_addr_3 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_3"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:40 %patches_superpoints_15_addr_3 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_3"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:41 %patches_superpoints_16_addr_3 = getelementptr i64 %patches_superpoints_16, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr_3"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:42 %patches_superpoints_17_addr_3 = getelementptr i64 %patches_superpoints_17, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:43 %patches_superpoints_18_addr_3 = getelementptr i64 %patches_superpoints_18, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr_3"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:44 %patches_superpoints_19_addr_3 = getelementptr i64 %patches_superpoints_19, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:45 %patches_superpoints_20_addr_3 = getelementptr i64 %patches_superpoints_20, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:46 %patches_superpoints_21_addr_3 = getelementptr i64 %patches_superpoints_21, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:47 %patches_superpoints_22_addr_3 = getelementptr i64 %patches_superpoints_22, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:48 %patches_superpoints_23_addr_3 = getelementptr i64 %patches_superpoints_23, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr_3"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:49 %patches_superpoints_24_addr_3 = getelementptr i64 %patches_superpoints_24, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:50 %patches_superpoints_25_addr_3 = getelementptr i64 %patches_superpoints_25, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr_3"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:51 %patches_superpoints_26_addr_3 = getelementptr i64 %patches_superpoints_26, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:52 %patches_superpoints_27_addr_3 = getelementptr i64 %patches_superpoints_27, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:53 %patches_superpoints_28_addr_3 = getelementptr i64 %patches_superpoints_28, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr_3"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:54 %patches_superpoints_29_addr_3 = getelementptr i64 %patches_superpoints_29, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:55 %patches_superpoints_30_addr_3 = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split204:56 %patches_superpoints_31_addr_4 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln378_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split204:57 %specloopname_ln376 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln376"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0">
<![CDATA[
.split204:58 %switch_ln378 = switch i64 %i, void %arrayidx119.case.31, i64 29, void %arrayidx119.case.30, i64 0, void %arrayidx119.case.1, i64 1, void %arrayidx119.case.2, i64 2, void %arrayidx119.case.3, i64 3, void %arrayidx119.case.4, i64 4, void %arrayidx119.case.5, i64 5, void %arrayidx119.case.6, i64 6, void %arrayidx119.case.7, i64 7, void %arrayidx119.case.8, i64 8, void %arrayidx119.case.9, i64 9, void %arrayidx119.case.10, i64 10, void %arrayidx119.case.11, i64 11, void %arrayidx119.case.12, i64 12, void %arrayidx119.case.13, i64 13, void %arrayidx119.case.14, i64 14, void %arrayidx119.case.15, i64 15, void %arrayidx119.case.16, i64 16, void %arrayidx119.case.17, i64 17, void %arrayidx119.case.18, i64 18, void %arrayidx119.case.19, i64 19, void %arrayidx119.case.20, i64 20, void %arrayidx119.case.21, i64 21, void %arrayidx119.case.22, i64 22, void %arrayidx119.case.23, i64 23, void %arrayidx119.case.24, i64 24, void %arrayidx119.case.25, i64 25, void %arrayidx119.case.26, i64 26, void %arrayidx119.case.27, i64 27, void %arrayidx119.case.28, i64 28, void %arrayidx119.case.29

]]></Node>
<StgValue><ssdm name="switch_ln378"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.29:0 %patches_superpoints_29_load = load i8 %patches_superpoints_29_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.28:0 %patches_superpoints_28_load = load i8 %patches_superpoints_28_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.27:0 %patches_superpoints_27_load = load i8 %patches_superpoints_27_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.26:0 %patches_superpoints_26_load = load i8 %patches_superpoints_26_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.25:0 %patches_superpoints_25_load = load i8 %patches_superpoints_25_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.24:0 %patches_superpoints_24_load = load i8 %patches_superpoints_24_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.23:0 %patches_superpoints_23_load = load i8 %patches_superpoints_23_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.22:0 %patches_superpoints_22_load = load i8 %patches_superpoints_22_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.21:0 %patches_superpoints_21_load = load i8 %patches_superpoints_21_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.20:0 %patches_superpoints_20_load = load i8 %patches_superpoints_20_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.19:0 %patches_superpoints_19_load = load i8 %patches_superpoints_19_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.18:0 %patches_superpoints_18_load = load i8 %patches_superpoints_18_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.17:0 %patches_superpoints_17_load = load i8 %patches_superpoints_17_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.16:0 %patches_superpoints_16_load = load i8 %patches_superpoints_16_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.15:0 %patches_superpoints_15_load = load i8 %patches_superpoints_15_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.14:0 %patches_superpoints_14_load = load i8 %patches_superpoints_14_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.13:0 %patches_superpoints_13_load = load i8 %patches_superpoints_13_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.12:0 %patches_superpoints_12_load = load i8 %patches_superpoints_12_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.11:0 %patches_superpoints_11_load = load i8 %patches_superpoints_11_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.10:0 %patches_superpoints_10_load = load i8 %patches_superpoints_10_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.9:0 %patches_superpoints_9_load = load i8 %patches_superpoints_9_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.8:0 %patches_superpoints_8_load = load i8 %patches_superpoints_8_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.7:0 %patches_superpoints_7_load = load i8 %patches_superpoints_7_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.6:0 %patches_superpoints_6_load = load i8 %patches_superpoints_6_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.5:0 %patches_superpoints_5_load = load i8 %patches_superpoints_5_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.4:0 %patches_superpoints_4_load = load i8 %patches_superpoints_4_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.3:0 %patches_superpoints_3_load = load i8 %patches_superpoints_3_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.2:0 %patches_superpoints_2_load = load i8 %patches_superpoints_2_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.1:0 %patches_superpoints_1_load = load i8 %patches_superpoints_1_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.30:0 %patches_superpoints_30_load = load i8 %patches_superpoints_30_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="!29"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.31:0 %patches_superpoints_31_load = load i8 %patches_superpoints_31_addr_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx1912.exit:0 %add_ln376 = add i2 %select_ln374, i2 1

]]></Node>
<StgValue><ssdm name="add_ln376"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx1912.exit:1 %add_ln374_2 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln374_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayidx1912.exit:2 %select_ln374_4 = select i1 %icmp_ln374, i7 1, i7 %add_ln374_2

]]></Node>
<StgValue><ssdm name="select_ln374_4"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.exit:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.29:0 %patches_superpoints_29_load = load i8 %patches_superpoints_29_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.29:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.28:0 %patches_superpoints_28_load = load i8 %patches_superpoints_28_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.28:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.27:0 %patches_superpoints_27_load = load i8 %patches_superpoints_27_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.27:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.26:0 %patches_superpoints_26_load = load i8 %patches_superpoints_26_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.26:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.25:0 %patches_superpoints_25_load = load i8 %patches_superpoints_25_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.25:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.24:0 %patches_superpoints_24_load = load i8 %patches_superpoints_24_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.24:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.23:0 %patches_superpoints_23_load = load i8 %patches_superpoints_23_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.23:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.22:0 %patches_superpoints_22_load = load i8 %patches_superpoints_22_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.22:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.21:0 %patches_superpoints_21_load = load i8 %patches_superpoints_21_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.21:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.20:0 %patches_superpoints_20_load = load i8 %patches_superpoints_20_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.20:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.19:0 %patches_superpoints_19_load = load i8 %patches_superpoints_19_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.19:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.18:0 %patches_superpoints_18_load = load i8 %patches_superpoints_18_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.18:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.17:0 %patches_superpoints_17_load = load i8 %patches_superpoints_17_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.17:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.16:0 %patches_superpoints_16_load = load i8 %patches_superpoints_16_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.16:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.15:0 %patches_superpoints_15_load = load i8 %patches_superpoints_15_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.15:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.14:0 %patches_superpoints_14_load = load i8 %patches_superpoints_14_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.14:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.13:0 %patches_superpoints_13_load = load i8 %patches_superpoints_13_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.13:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.12:0 %patches_superpoints_12_load = load i8 %patches_superpoints_12_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.12:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.11:0 %patches_superpoints_11_load = load i8 %patches_superpoints_11_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.11:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.10:0 %patches_superpoints_10_load = load i8 %patches_superpoints_10_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.10:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.9:0 %patches_superpoints_9_load = load i8 %patches_superpoints_9_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.9:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.8:0 %patches_superpoints_8_load = load i8 %patches_superpoints_8_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.8:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.7:0 %patches_superpoints_7_load = load i8 %patches_superpoints_7_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.7:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.6:0 %patches_superpoints_6_load = load i8 %patches_superpoints_6_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.6:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.5:0 %patches_superpoints_5_load = load i8 %patches_superpoints_5_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.5:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.4:0 %patches_superpoints_4_load = load i8 %patches_superpoints_4_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.4:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.3:0 %patches_superpoints_3_load = load i8 %patches_superpoints_3_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.3:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.2:0 %patches_superpoints_2_load = load i8 %patches_superpoints_2_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.2:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.1:0 %patches_superpoints_1_load = load i8 %patches_superpoints_1_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.1:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.30:0 %patches_superpoints_30_load = load i8 %patches_superpoints_30_addr_3

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.30:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="!29"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="8">
<![CDATA[
arrayidx119.case.31:0 %patches_superpoints_31_load = load i8 %patches_superpoints_31_addr_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
<literal name="i" val="!29"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
arrayidx119.case.31:1 %br_ln378 = br void %arrayidx119.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0">
<![CDATA[
arrayidx119.exit:0 %empty = phi i64 %patches_superpoints_1_load, void %arrayidx119.case.1, i64 %patches_superpoints_2_load, void %arrayidx119.case.2, i64 %patches_superpoints_3_load, void %arrayidx119.case.3, i64 %patches_superpoints_4_load, void %arrayidx119.case.4, i64 %patches_superpoints_5_load, void %arrayidx119.case.5, i64 %patches_superpoints_6_load, void %arrayidx119.case.6, i64 %patches_superpoints_7_load, void %arrayidx119.case.7, i64 %patches_superpoints_8_load, void %arrayidx119.case.8, i64 %patches_superpoints_9_load, void %arrayidx119.case.9, i64 %patches_superpoints_10_load, void %arrayidx119.case.10, i64 %patches_superpoints_11_load, void %arrayidx119.case.11, i64 %patches_superpoints_12_load, void %arrayidx119.case.12, i64 %patches_superpoints_13_load, void %arrayidx119.case.13, i64 %patches_superpoints_14_load, void %arrayidx119.case.14, i64 %patches_superpoints_15_load, void %arrayidx119.case.15, i64 %patches_superpoints_16_load, void %arrayidx119.case.16, i64 %patches_superpoints_17_load, void %arrayidx119.case.17, i64 %patches_superpoints_18_load, void %arrayidx119.case.18, i64 %patches_superpoints_19_load, void %arrayidx119.case.19, i64 %patches_superpoints_20_load, void %arrayidx119.case.20, i64 %patches_superpoints_21_load, void %arrayidx119.case.21, i64 %patches_superpoints_22_load, void %arrayidx119.case.22, i64 %patches_superpoints_23_load, void %arrayidx119.case.23, i64 %patches_superpoints_24_load, void %arrayidx119.case.24, i64 %patches_superpoints_25_load, void %arrayidx119.case.25, i64 %patches_superpoints_26_load, void %arrayidx119.case.26, i64 %patches_superpoints_27_load, void %arrayidx119.case.27, i64 %patches_superpoints_28_load, void %arrayidx119.case.28, i64 %patches_superpoints_29_load, void %arrayidx119.case.29, i64 %patches_superpoints_30_load, void %arrayidx119.case.30, i64 %patches_superpoints_31_load, void %arrayidx119.case.31

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx119.exit:1 %switch_ln378 = switch i64 %i, void %arrayidx1912.case.0, i64 31, void %arrayidx1912.case.31, i64 1, void %arrayidx1912.case.1, i64 2, void %arrayidx1912.case.2, i64 3, void %arrayidx1912.case.3, i64 4, void %arrayidx1912.case.4, i64 5, void %arrayidx1912.case.5, i64 6, void %arrayidx1912.case.6, i64 7, void %arrayidx1912.case.7, i64 8, void %arrayidx1912.case.8, i64 9, void %arrayidx1912.case.9, i64 10, void %arrayidx1912.case.10, i64 11, void %arrayidx1912.case.11, i64 12, void %arrayidx1912.case.12, i64 13, void %arrayidx1912.case.13, i64 14, void %arrayidx1912.case.14, i64 15, void %arrayidx1912.case.15, i64 16, void %arrayidx1912.case.16, i64 17, void %arrayidx1912.case.17, i64 18, void %arrayidx1912.case.18, i64 19, void %arrayidx1912.case.19, i64 20, void %arrayidx1912.case.20, i64 21, void %arrayidx1912.case.21, i64 22, void %arrayidx1912.case.22, i64 23, void %arrayidx1912.case.23, i64 24, void %arrayidx1912.case.24, i64 25, void %arrayidx1912.case.25, i64 26, void %arrayidx1912.case.26, i64 27, void %arrayidx1912.case.27, i64 28, void %arrayidx1912.case.28, i64 29, void %arrayidx1912.case.29, i64 30, void %arrayidx1912.case.30

]]></Node>
<StgValue><ssdm name="switch_ln378"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.30:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_30_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.30:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.29:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_29_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.29:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.28:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_28_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.28:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.27:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_27_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.27:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.26:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_26_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.26:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.25:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_25_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.25:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.24:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_24_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.24:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.23:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_23_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.23:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.22:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_22_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.22:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.21:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_21_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.21:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.20:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_20_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.20:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.19:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_19_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.19:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.18:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_18_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.18:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.17:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_17_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.17:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.16:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_16_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.16:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.15:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_15_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.15:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.14:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_14_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.14:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.13:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_13_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.13:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.12:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_12_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.12:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.11:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_11_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.11:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.10:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_10_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.10:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.9:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_9_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.9:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.8:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_8_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.8:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.7:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.7:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.6:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.6:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.5:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.5:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.4:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.4:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.3:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.3:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.2:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.2:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.1:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.1:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1912.case.31:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_31_addr_4

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.31:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!29"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
<literal name="i" val="!31"/>
<literal name="i" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
arrayidx1912.case.0:0 %store_ln378 = store i64 %empty, i8 %patches_superpoints_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!29"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
<literal name="i" val="!31"/>
<literal name="i" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1912.case.0:1 %br_ln378 = br void %arrayidx1912.exit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln383 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten35 = phi i7 %add_ln383_2, void %arrayidx446.exit, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten35"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %a_8 = phi i3 %select_ln383_2, void %arrayidx446.exit, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten21 = phi i6 %select_ln385_4, void %arrayidx446.exit, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %b_14 = phi i3 %select_ln385_3, void %arrayidx446.exit, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_14"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c_11 = phi i3 %add_ln387, void %arrayidx446.exit, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln383_2 = add i7 %indvar_flatten35, i7 1

]]></Node>
<StgValue><ssdm name="add_ln383_2"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln383 = icmp_eq  i7 %indvar_flatten35, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln383"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln383 = br i1 %icmp_ln383, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln383 = add i3 %a_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln383"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_383_5_VITIS_LOOP_385_6_VITIS_LOOP_387_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_135 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln385 = icmp_eq  i6 %indvar_flatten21, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln385"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln383 = select i1 %icmp_ln385, i3 0, i3 %b_14

]]></Node>
<StgValue><ssdm name="select_ln383"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln383_2 = select i1 %icmp_ln385, i3 %add_ln383, i3 %a_8

]]></Node>
<StgValue><ssdm name="select_ln383_2"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader:6 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln383_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="5">
<![CDATA[
.preheader:7 %zext_ln385 = zext i5 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %xor_ln383 = xor i1 %icmp_ln385, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln383"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:10 %icmp_ln387 = icmp_eq  i3 %c_11, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %and_ln383 = and i1 %icmp_ln387, i1 %xor_ln383

]]></Node>
<StgValue><ssdm name="and_ln383"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:12 %add_ln385 = add i3 %select_ln383, i3 1

]]></Node>
<StgValue><ssdm name="add_ln385"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_385_6_VITIS_LOOP_387_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %or_ln385 = or i1 %and_ln383, i1 %icmp_ln385

]]></Node>
<StgValue><ssdm name="or_ln385"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:15 %select_ln385 = select i1 %or_ln385, i3 0, i3 %c_11

]]></Node>
<StgValue><ssdm name="select_ln385"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:16 %select_ln385_3 = select i1 %and_ln383, i3 %add_ln385, i3 %select_ln383

]]></Node>
<StgValue><ssdm name="select_ln385_3"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="3">
<![CDATA[
.preheader:17 %zext_ln389 = zext i3 %select_ln385_3

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:18 %add_ln389 = add i6 %zext_ln385, i6 %zext_ln389

]]></Node>
<StgValue><ssdm name="add_ln389"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="6">
<![CDATA[
.preheader:19 %trunc_ln389 = trunc i6 %add_ln389

]]></Node>
<StgValue><ssdm name="trunc_ln389"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:20 %p_shl1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln389, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader:21 %p_shl2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln389, i1 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:22 %sub_ln389 = sub i7 %p_shl1_cast, i7 %p_shl2_cast

]]></Node>
<StgValue><ssdm name="sub_ln389"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:23 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="3">
<![CDATA[
.preheader:24 %zext_ln389_3 = zext i3 %select_ln385

]]></Node>
<StgValue><ssdm name="zext_ln389_3"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:25 %add_ln389_2 = add i7 %sub_ln389, i7 %zext_ln389_3

]]></Node>
<StgValue><ssdm name="add_ln389_2"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="7">
<![CDATA[
.preheader:26 %zext_ln389_4 = zext i7 %add_ln389_2

]]></Node>
<StgValue><ssdm name="zext_ln389_4"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %patches_parameters_0_addr_13 = getelementptr i64 %patches_parameters_0, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_13"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:28 %patches_parameters_1_addr_13 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_13"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:29 %patches_parameters_2_addr_13 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_13"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30 %patches_parameters_3_addr_13 = getelementptr i64 %patches_parameters_3, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_13"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:31 %patches_parameters_4_addr_13 = getelementptr i64 %patches_parameters_4, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_13"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32 %patches_parameters_5_addr_13 = getelementptr i64 %patches_parameters_5, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_13"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:33 %patches_parameters_6_addr_13 = getelementptr i64 %patches_parameters_6, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_13"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %patches_parameters_7_addr_13 = getelementptr i64 %patches_parameters_7, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_13"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:35 %patches_parameters_8_addr_13 = getelementptr i64 %patches_parameters_8, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_13"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36 %patches_parameters_9_addr_13 = getelementptr i64 %patches_parameters_9, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_13"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %patches_parameters_10_addr_13 = getelementptr i64 %patches_parameters_10, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_13"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38 %patches_parameters_11_addr_13 = getelementptr i64 %patches_parameters_11, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_13"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %patches_parameters_12_addr_13 = getelementptr i64 %patches_parameters_12, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_13"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:40 %patches_parameters_13_addr_13 = getelementptr i64 %patches_parameters_13, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_13"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:41 %patches_parameters_14_addr_13 = getelementptr i64 %patches_parameters_14, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_13"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %patches_parameters_15_addr_13 = getelementptr i64 %patches_parameters_15, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_13"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:43 %patches_parameters_16_addr_13 = getelementptr i64 %patches_parameters_16, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_13"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:44 %patches_parameters_17_addr_13 = getelementptr i64 %patches_parameters_17, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_13"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:45 %patches_parameters_18_addr_13 = getelementptr i64 %patches_parameters_18, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_13"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:46 %patches_parameters_19_addr_13 = getelementptr i64 %patches_parameters_19, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_13"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:47 %patches_parameters_20_addr_13 = getelementptr i64 %patches_parameters_20, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_13"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:48 %patches_parameters_21_addr_13 = getelementptr i64 %patches_parameters_21, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_13"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:49 %patches_parameters_22_addr_13 = getelementptr i64 %patches_parameters_22, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_13"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:50 %patches_parameters_23_addr_13 = getelementptr i64 %patches_parameters_23, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_13"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:51 %patches_parameters_24_addr_13 = getelementptr i64 %patches_parameters_24, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_13"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:52 %patches_parameters_25_addr_13 = getelementptr i64 %patches_parameters_25, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_13"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:53 %patches_parameters_26_addr_13 = getelementptr i64 %patches_parameters_26, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_13"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:54 %patches_parameters_27_addr_13 = getelementptr i64 %patches_parameters_27, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_13"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:55 %patches_parameters_28_addr_13 = getelementptr i64 %patches_parameters_28, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_13"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:56 %patches_parameters_29_addr_13 = getelementptr i64 %patches_parameters_29, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_13"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:57 %patches_parameters_30_addr_13 = getelementptr i64 %patches_parameters_30, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_13"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:58 %patches_parameters_31_addr_17 = getelementptr i64 %patches_parameters_31, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_17"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:59 %specloopname_ln387 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln387"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0">
<![CDATA[
.preheader:60 %switch_ln389 = switch i64 %i, void %arrayidx363.case.31, i64 29, void %arrayidx363.case.30, i64 0, void %arrayidx363.case.1, i64 1, void %arrayidx363.case.2, i64 2, void %arrayidx363.case.3, i64 3, void %arrayidx363.case.4, i64 4, void %arrayidx363.case.5, i64 5, void %arrayidx363.case.6, i64 6, void %arrayidx363.case.7, i64 7, void %arrayidx363.case.8, i64 8, void %arrayidx363.case.9, i64 9, void %arrayidx363.case.10, i64 10, void %arrayidx363.case.11, i64 11, void %arrayidx363.case.12, i64 12, void %arrayidx363.case.13, i64 13, void %arrayidx363.case.14, i64 14, void %arrayidx363.case.15, i64 15, void %arrayidx363.case.16, i64 16, void %arrayidx363.case.17, i64 17, void %arrayidx363.case.18, i64 18, void %arrayidx363.case.19, i64 19, void %arrayidx363.case.20, i64 20, void %arrayidx363.case.21, i64 21, void %arrayidx363.case.22, i64 22, void %arrayidx363.case.23, i64 23, void %arrayidx363.case.24, i64 24, void %arrayidx363.case.25, i64 25, void %arrayidx363.case.26, i64 26, void %arrayidx363.case.27, i64 27, void %arrayidx363.case.28, i64 28, void %arrayidx363.case.29

]]></Node>
<StgValue><ssdm name="switch_ln389"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="28"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.29:0 %patches_parameters_29_load = load i7 %patches_parameters_29_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="27"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.28:0 %patches_parameters_28_load = load i7 %patches_parameters_28_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="26"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.27:0 %patches_parameters_27_load = load i7 %patches_parameters_27_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="25"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.26:0 %patches_parameters_26_load = load i7 %patches_parameters_26_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="24"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.25:0 %patches_parameters_25_load = load i7 %patches_parameters_25_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="23"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.24:0 %patches_parameters_24_load = load i7 %patches_parameters_24_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="22"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.23:0 %patches_parameters_23_load = load i7 %patches_parameters_23_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="21"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.22:0 %patches_parameters_22_load = load i7 %patches_parameters_22_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="20"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.21:0 %patches_parameters_21_load = load i7 %patches_parameters_21_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="19"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.20:0 %patches_parameters_20_load = load i7 %patches_parameters_20_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="18"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.19:0 %patches_parameters_19_load = load i7 %patches_parameters_19_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="17"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.18:0 %patches_parameters_18_load = load i7 %patches_parameters_18_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="16"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.17:0 %patches_parameters_17_load = load i7 %patches_parameters_17_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="15"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.16:0 %patches_parameters_16_load = load i7 %patches_parameters_16_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="14"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.15:0 %patches_parameters_15_load = load i7 %patches_parameters_15_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="13"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.14:0 %patches_parameters_14_load = load i7 %patches_parameters_14_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="12"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.13:0 %patches_parameters_13_load = load i7 %patches_parameters_13_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="11"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.12:0 %patches_parameters_12_load = load i7 %patches_parameters_12_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="10"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.11:0 %patches_parameters_11_load = load i7 %patches_parameters_11_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="9"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.10:0 %patches_parameters_10_load = load i7 %patches_parameters_10_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="8"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.9:0 %patches_parameters_9_load = load i7 %patches_parameters_9_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="7"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.8:0 %patches_parameters_8_load = load i7 %patches_parameters_8_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.7:0 %patches_parameters_7_load = load i7 %patches_parameters_7_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.6:0 %patches_parameters_6_load = load i7 %patches_parameters_6_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.5:0 %patches_parameters_5_load = load i7 %patches_parameters_5_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.4:0 %patches_parameters_4_load = load i7 %patches_parameters_4_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.3:0 %patches_parameters_3_load = load i7 %patches_parameters_3_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.2:0 %patches_parameters_2_load = load i7 %patches_parameters_2_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.1:0 %patches_parameters_1_load = load i7 %patches_parameters_1_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="29"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.30:0 %patches_parameters_30_load = load i7 %patches_parameters_30_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!29"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.31:0 %patches_parameters_31_load = load i7 %patches_parameters_31_addr_17

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx363.exit:1 %switch_ln389 = switch i64 %i, void %arrayidx446.case.0, i64 31, void %arrayidx446.case.31, i64 1, void %arrayidx446.case.1, i64 2, void %arrayidx446.case.2, i64 3, void %arrayidx446.case.3, i64 4, void %arrayidx446.case.4, i64 5, void %arrayidx446.case.5, i64 6, void %arrayidx446.case.6, i64 7, void %arrayidx446.case.7, i64 8, void %arrayidx446.case.8, i64 9, void %arrayidx446.case.9, i64 10, void %arrayidx446.case.10, i64 11, void %arrayidx446.case.11, i64 12, void %arrayidx446.case.12, i64 13, void %arrayidx446.case.13, i64 14, void %arrayidx446.case.14, i64 15, void %arrayidx446.case.15, i64 16, void %arrayidx446.case.16, i64 17, void %arrayidx446.case.17, i64 18, void %arrayidx446.case.18, i64 19, void %arrayidx446.case.19, i64 20, void %arrayidx446.case.20, i64 21, void %arrayidx446.case.21, i64 22, void %arrayidx446.case.22, i64 23, void %arrayidx446.case.23, i64 24, void %arrayidx446.case.24, i64 25, void %arrayidx446.case.25, i64 26, void %arrayidx446.case.26, i64 27, void %arrayidx446.case.27, i64 28, void %arrayidx446.case.28, i64 29, void %arrayidx446.case.29, i64 30, void %arrayidx446.case.30

]]></Node>
<StgValue><ssdm name="switch_ln389"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx446.exit:0 %add_ln387 = add i3 %select_ln385, i3 1

]]></Node>
<StgValue><ssdm name="add_ln387"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx446.exit:1 %add_ln385_2 = add i6 %indvar_flatten21, i6 1

]]></Node>
<StgValue><ssdm name="add_ln385_2"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
arrayidx446.exit:2 %select_ln385_4 = select i1 %icmp_ln385, i6 1, i6 %add_ln385_2

]]></Node>
<StgValue><ssdm name="select_ln385_4"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.exit:3 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="436" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="28"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.29:0 %patches_parameters_29_load = load i7 %patches_parameters_29_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="28"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.29:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="27"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.28:0 %patches_parameters_28_load = load i7 %patches_parameters_28_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="27"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.28:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="26"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.27:0 %patches_parameters_27_load = load i7 %patches_parameters_27_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="26"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.27:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="25"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.26:0 %patches_parameters_26_load = load i7 %patches_parameters_26_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="25"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.26:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="24"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.25:0 %patches_parameters_25_load = load i7 %patches_parameters_25_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="24"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.25:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="23"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.24:0 %patches_parameters_24_load = load i7 %patches_parameters_24_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="23"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.24:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="22"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.23:0 %patches_parameters_23_load = load i7 %patches_parameters_23_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="22"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.23:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="21"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.22:0 %patches_parameters_22_load = load i7 %patches_parameters_22_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="21"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.22:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="20"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.21:0 %patches_parameters_21_load = load i7 %patches_parameters_21_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="20"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.21:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="19"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.20:0 %patches_parameters_20_load = load i7 %patches_parameters_20_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="19"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.20:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="18"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.19:0 %patches_parameters_19_load = load i7 %patches_parameters_19_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="18"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.19:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="17"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.18:0 %patches_parameters_18_load = load i7 %patches_parameters_18_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="17"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.18:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="16"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.17:0 %patches_parameters_17_load = load i7 %patches_parameters_17_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="16"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.17:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="15"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.16:0 %patches_parameters_16_load = load i7 %patches_parameters_16_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="15"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.16:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="14"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.15:0 %patches_parameters_15_load = load i7 %patches_parameters_15_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="14"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.15:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="13"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.14:0 %patches_parameters_14_load = load i7 %patches_parameters_14_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="13"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.14:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="12"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.13:0 %patches_parameters_13_load = load i7 %patches_parameters_13_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="12"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.13:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="11"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.12:0 %patches_parameters_12_load = load i7 %patches_parameters_12_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="11"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.12:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="10"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.11:0 %patches_parameters_11_load = load i7 %patches_parameters_11_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="10"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.11:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="9"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.10:0 %patches_parameters_10_load = load i7 %patches_parameters_10_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="9"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.10:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="8"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.9:0 %patches_parameters_9_load = load i7 %patches_parameters_9_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="8"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.9:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="7"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.8:0 %patches_parameters_8_load = load i7 %patches_parameters_8_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="7"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.8:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.7:0 %patches_parameters_7_load = load i7 %patches_parameters_7_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.7:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.6:0 %patches_parameters_6_load = load i7 %patches_parameters_6_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.6:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.5:0 %patches_parameters_5_load = load i7 %patches_parameters_5_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.5:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.4:0 %patches_parameters_4_load = load i7 %patches_parameters_4_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.4:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.3:0 %patches_parameters_3_load = load i7 %patches_parameters_3_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.3:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.2:0 %patches_parameters_2_load = load i7 %patches_parameters_2_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.2:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.1:0 %patches_parameters_1_load = load i7 %patches_parameters_1_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.1:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="29"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.30:0 %patches_parameters_30_load = load i7 %patches_parameters_30_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="29"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.30:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!29"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="7">
<![CDATA[
arrayidx363.case.31:0 %patches_parameters_31_load = load i7 %patches_parameters_31_addr_17

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!29"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
<literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
arrayidx363.case.31:1 %br_ln389 = br void %arrayidx363.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0">
<![CDATA[
arrayidx363.exit:0 %empty_134 = phi i64 %patches_parameters_1_load, void %arrayidx363.case.1, i64 %patches_parameters_2_load, void %arrayidx363.case.2, i64 %patches_parameters_3_load, void %arrayidx363.case.3, i64 %patches_parameters_4_load, void %arrayidx363.case.4, i64 %patches_parameters_5_load, void %arrayidx363.case.5, i64 %patches_parameters_6_load, void %arrayidx363.case.6, i64 %patches_parameters_7_load, void %arrayidx363.case.7, i64 %patches_parameters_8_load, void %arrayidx363.case.8, i64 %patches_parameters_9_load, void %arrayidx363.case.9, i64 %patches_parameters_10_load, void %arrayidx363.case.10, i64 %patches_parameters_11_load, void %arrayidx363.case.11, i64 %patches_parameters_12_load, void %arrayidx363.case.12, i64 %patches_parameters_13_load, void %arrayidx363.case.13, i64 %patches_parameters_14_load, void %arrayidx363.case.14, i64 %patches_parameters_15_load, void %arrayidx363.case.15, i64 %patches_parameters_16_load, void %arrayidx363.case.16, i64 %patches_parameters_17_load, void %arrayidx363.case.17, i64 %patches_parameters_18_load, void %arrayidx363.case.18, i64 %patches_parameters_19_load, void %arrayidx363.case.19, i64 %patches_parameters_20_load, void %arrayidx363.case.20, i64 %patches_parameters_21_load, void %arrayidx363.case.21, i64 %patches_parameters_22_load, void %arrayidx363.case.22, i64 %patches_parameters_23_load, void %arrayidx363.case.23, i64 %patches_parameters_24_load, void %arrayidx363.case.24, i64 %patches_parameters_25_load, void %arrayidx363.case.25, i64 %patches_parameters_26_load, void %arrayidx363.case.26, i64 %patches_parameters_27_load, void %arrayidx363.case.27, i64 %patches_parameters_28_load, void %arrayidx363.case.28, i64 %patches_parameters_29_load, void %arrayidx363.case.29, i64 %patches_parameters_30_load, void %arrayidx363.case.30, i64 %patches_parameters_31_load, void %arrayidx363.case.31

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.30:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_30_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.30:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.29:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_29_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.29:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.28:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_28_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.28:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.27:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_27_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.27:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.26:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_26_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.26:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.25:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_25_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.25:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.24:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_24_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.24:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.23:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_23_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.23:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.22:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_22_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.22:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.21:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_21_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.21:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.20:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_20_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.20:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.19:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_19_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.19:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.18:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_18_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.18:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.17:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_17_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.17:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.16:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_16_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.16:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.15:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_15_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.15:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.14:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_14_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.14:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.13:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_13_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.13:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.12:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_12_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.12:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.11:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_11_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.11:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.10:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_10_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.10:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.9:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_9_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.9:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.8:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_8_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.8:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.7:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_7_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.7:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.6:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_6_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.6:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.5:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_5_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.5:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.4:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_4_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.4:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.3:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_3_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.3:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.2:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.2:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.1:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.1:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="64" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx446.case.31:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_31_addr_17

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.31:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!29"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
<literal name="i" val="!31"/>
<literal name="i" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
arrayidx446.case.0:0 %store_ln389 = store i64 %empty_134, i7 %patches_parameters_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!29"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
<literal name="i" val="!10"/>
<literal name="i" val="!11"/>
<literal name="i" val="!12"/>
<literal name="i" val="!13"/>
<literal name="i" val="!14"/>
<literal name="i" val="!15"/>
<literal name="i" val="!16"/>
<literal name="i" val="!17"/>
<literal name="i" val="!18"/>
<literal name="i" val="!19"/>
<literal name="i" val="!20"/>
<literal name="i" val="!21"/>
<literal name="i" val="!22"/>
<literal name="i" val="!23"/>
<literal name="i" val="!24"/>
<literal name="i" val="!25"/>
<literal name="i" val="!26"/>
<literal name="i" val="!27"/>
<literal name="i" val="!28"/>
<literal name="i" val="!31"/>
<literal name="i" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
arrayidx446.case.0:1 %br_ln389 = br void %arrayidx446.exit

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="564" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memset.loop22:0 %empty_136 = phi i8 0, void %._crit_edge, i8 %empty_137, void %.exit

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop22:1 %empty_137 = add i8 %empty_136, i8 1

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop22:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop22:3 %exitcond23200 = icmp_eq  i8 %empty_136, i8 240

]]></Node>
<StgValue><ssdm name="exitcond23200"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop22:4 %empty_138 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240, i64 240, i64 240

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop22:5 %br_ln0 = br i1 %exitcond23200, void %memset.loop22.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="8">
<![CDATA[
memset.loop22.split:0 %p_cast = zext i8 %empty_136

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:1 %patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:2 %patches_superpoints_1_addr = getelementptr i64 %patches_superpoints_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:3 %patches_superpoints_2_addr = getelementptr i64 %patches_superpoints_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:4 %patches_superpoints_3_addr = getelementptr i64 %patches_superpoints_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:5 %patches_superpoints_4_addr = getelementptr i64 %patches_superpoints_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:6 %patches_superpoints_5_addr = getelementptr i64 %patches_superpoints_5, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:7 %patches_superpoints_6_addr = getelementptr i64 %patches_superpoints_6, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:8 %patches_superpoints_7_addr = getelementptr i64 %patches_superpoints_7, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:9 %patches_superpoints_8_addr = getelementptr i64 %patches_superpoints_8, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:10 %patches_superpoints_9_addr = getelementptr i64 %patches_superpoints_9, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:11 %patches_superpoints_10_addr = getelementptr i64 %patches_superpoints_10, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:12 %patches_superpoints_11_addr = getelementptr i64 %patches_superpoints_11, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:13 %patches_superpoints_12_addr = getelementptr i64 %patches_superpoints_12, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:14 %patches_superpoints_13_addr = getelementptr i64 %patches_superpoints_13, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:15 %patches_superpoints_14_addr = getelementptr i64 %patches_superpoints_14, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:16 %patches_superpoints_15_addr = getelementptr i64 %patches_superpoints_15, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:17 %patches_superpoints_16_addr = getelementptr i64 %patches_superpoints_16, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:18 %patches_superpoints_17_addr = getelementptr i64 %patches_superpoints_17, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:19 %patches_superpoints_18_addr = getelementptr i64 %patches_superpoints_18, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:20 %patches_superpoints_19_addr = getelementptr i64 %patches_superpoints_19, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:21 %patches_superpoints_20_addr = getelementptr i64 %patches_superpoints_20, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:22 %patches_superpoints_21_addr = getelementptr i64 %patches_superpoints_21, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:23 %patches_superpoints_22_addr = getelementptr i64 %patches_superpoints_22, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:24 %patches_superpoints_23_addr = getelementptr i64 %patches_superpoints_23, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:25 %patches_superpoints_24_addr = getelementptr i64 %patches_superpoints_24, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:26 %patches_superpoints_25_addr = getelementptr i64 %patches_superpoints_25, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:27 %patches_superpoints_26_addr = getelementptr i64 %patches_superpoints_26, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:28 %patches_superpoints_27_addr = getelementptr i64 %patches_superpoints_27, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:29 %patches_superpoints_28_addr = getelementptr i64 %patches_superpoints_28, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:30 %patches_superpoints_29_addr = getelementptr i64 %patches_superpoints_29, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:31 %patches_superpoints_30_addr = getelementptr i64 %patches_superpoints_30, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop22.split:32 %patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
memset.loop22.split:33 %switch_ln361 = switch i32 %n_patches_read_5, void %.case.0, i32 32, void %.case.31, i32 2, void %.case.1, i32 3, void %.case.2, i32 4, void %.case.3, i32 5, void %.case.4, i32 6, void %.case.5, i32 7, void %.case.6, i32 8, void %.case.7, i32 9, void %.case.8, i32 10, void %.case.9, i32 11, void %.case.10, i32 12, void %.case.11, i32 13, void %.case.12, i32 14, void %.case.13, i32 15, void %.case.14, i32 16, void %.case.15, i32 17, void %.case.16, i32 18, void %.case.17, i32 19, void %.case.18, i32 20, void %.case.19, i32 21, void %.case.20, i32 22, void %.case.21, i32 23, void %.case.22, i32 24, void %.case.23, i32 25, void %.case.24, i32 26, void %.case.25, i32 27, void %.case.26, i32 28, void %.case.27, i32 29, void %.case.28, i32 30, void %.case.29, i32 31, void %.case.30

]]></Node>
<StgValue><ssdm name="switch_ln361"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.30:0 %store_ln0 = store i64 0, i8 %patches_superpoints_30_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
.case.30:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.29:0 %store_ln0 = store i64 0, i8 %patches_superpoints_29_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
.case.29:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.28:0 %store_ln0 = store i64 0, i8 %patches_superpoints_28_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
.case.28:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.27:0 %store_ln0 = store i64 0, i8 %patches_superpoints_27_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
.case.27:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.26:0 %store_ln0 = store i64 0, i8 %patches_superpoints_26_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
.case.26:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.25:0 %store_ln0 = store i64 0, i8 %patches_superpoints_25_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
.case.25:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.24:0 %store_ln0 = store i64 0, i8 %patches_superpoints_24_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
.case.24:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.23:0 %store_ln0 = store i64 0, i8 %patches_superpoints_23_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
.case.23:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.22:0 %store_ln0 = store i64 0, i8 %patches_superpoints_22_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
.case.22:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.21:0 %store_ln0 = store i64 0, i8 %patches_superpoints_21_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
.case.21:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.20:0 %store_ln0 = store i64 0, i8 %patches_superpoints_20_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
.case.20:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.19:0 %store_ln0 = store i64 0, i8 %patches_superpoints_19_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
.case.19:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.18:0 %store_ln0 = store i64 0, i8 %patches_superpoints_18_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
.case.18:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.17:0 %store_ln0 = store i64 0, i8 %patches_superpoints_17_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
.case.17:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.16:0 %store_ln0 = store i64 0, i8 %patches_superpoints_16_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
.case.16:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.15:0 %store_ln0 = store i64 0, i8 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
.case.15:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.14:0 %store_ln0 = store i64 0, i8 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
.case.14:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.13:0 %store_ln0 = store i64 0, i8 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
.case.13:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.12:0 %store_ln0 = store i64 0, i8 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
.case.12:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.11:0 %store_ln0 = store i64 0, i8 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
.case.11:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.10:0 %store_ln0 = store i64 0, i8 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
.case.10:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.9:0 %store_ln0 = store i64 0, i8 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
.case.9:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.8:0 %store_ln0 = store i64 0, i8 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
.case.8:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.7:0 %store_ln0 = store i64 0, i8 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.6:0 %store_ln0 = store i64 0, i8 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.5:0 %store_ln0 = store i64 0, i8 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.4:0 %store_ln0 = store i64 0, i8 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.3:0 %store_ln0 = store i64 0, i8 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.2:0 %store_ln0 = store i64 0, i8 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.1:0 %store_ln0 = store i64 0, i8 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.31:0 %store_ln0 = store i64 0, i8 %patches_superpoints_31_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
.case.31:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="!32"/>
<literal name="n_patches_read_5" val="!2"/>
<literal name="n_patches_read_5" val="!3"/>
<literal name="n_patches_read_5" val="!4"/>
<literal name="n_patches_read_5" val="!5"/>
<literal name="n_patches_read_5" val="!6"/>
<literal name="n_patches_read_5" val="!7"/>
<literal name="n_patches_read_5" val="!8"/>
<literal name="n_patches_read_5" val="!9"/>
<literal name="n_patches_read_5" val="!10"/>
<literal name="n_patches_read_5" val="!11"/>
<literal name="n_patches_read_5" val="!12"/>
<literal name="n_patches_read_5" val="!13"/>
<literal name="n_patches_read_5" val="!14"/>
<literal name="n_patches_read_5" val="!15"/>
<literal name="n_patches_read_5" val="!16"/>
<literal name="n_patches_read_5" val="!17"/>
<literal name="n_patches_read_5" val="!18"/>
<literal name="n_patches_read_5" val="!19"/>
<literal name="n_patches_read_5" val="!20"/>
<literal name="n_patches_read_5" val="!21"/>
<literal name="n_patches_read_5" val="!22"/>
<literal name="n_patches_read_5" val="!23"/>
<literal name="n_patches_read_5" val="!24"/>
<literal name="n_patches_read_5" val="!25"/>
<literal name="n_patches_read_5" val="!26"/>
<literal name="n_patches_read_5" val="!27"/>
<literal name="n_patches_read_5" val="!28"/>
<literal name="n_patches_read_5" val="!29"/>
<literal name="n_patches_read_5" val="!30"/>
<literal name="n_patches_read_5" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.0:0 %store_ln0 = store i64 0, i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
<literal name="n_patches_read_5" val="!32"/>
<literal name="n_patches_read_5" val="!2"/>
<literal name="n_patches_read_5" val="!3"/>
<literal name="n_patches_read_5" val="!4"/>
<literal name="n_patches_read_5" val="!5"/>
<literal name="n_patches_read_5" val="!6"/>
<literal name="n_patches_read_5" val="!7"/>
<literal name="n_patches_read_5" val="!8"/>
<literal name="n_patches_read_5" val="!9"/>
<literal name="n_patches_read_5" val="!10"/>
<literal name="n_patches_read_5" val="!11"/>
<literal name="n_patches_read_5" val="!12"/>
<literal name="n_patches_read_5" val="!13"/>
<literal name="n_patches_read_5" val="!14"/>
<literal name="n_patches_read_5" val="!15"/>
<literal name="n_patches_read_5" val="!16"/>
<literal name="n_patches_read_5" val="!17"/>
<literal name="n_patches_read_5" val="!18"/>
<literal name="n_patches_read_5" val="!19"/>
<literal name="n_patches_read_5" val="!20"/>
<literal name="n_patches_read_5" val="!21"/>
<literal name="n_patches_read_5" val="!22"/>
<literal name="n_patches_read_5" val="!23"/>
<literal name="n_patches_read_5" val="!24"/>
<literal name="n_patches_read_5" val="!25"/>
<literal name="n_patches_read_5" val="!26"/>
<literal name="n_patches_read_5" val="!27"/>
<literal name="n_patches_read_5" val="!28"/>
<literal name="n_patches_read_5" val="!29"/>
<literal name="n_patches_read_5" val="!30"/>
<literal name="n_patches_read_5" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond23200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
.exit:0 %br_ln0 = br void %memset.loop22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="669" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="670" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_139 = phi i7 %empty_140, void %.exit106, i7 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop:1 %empty_140 = add i7 %empty_139, i7 1

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="673" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop:3 %exitcond199 = icmp_eq  i7 %empty_139, i7 120

]]></Node>
<StgValue><ssdm name="exitcond199"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_141 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond199, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="7">
<![CDATA[
memset.loop.split:0 %p_cast1 = zext i7 %empty_139

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="677" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %patches_parameters_0_addr = getelementptr i64 %patches_parameters_0, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:2 %patches_parameters_1_addr = getelementptr i64 %patches_parameters_1, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:3 %patches_parameters_2_addr = getelementptr i64 %patches_parameters_2, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:4 %patches_parameters_3_addr = getelementptr i64 %patches_parameters_3, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:5 %patches_parameters_4_addr = getelementptr i64 %patches_parameters_4, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:6 %patches_parameters_5_addr = getelementptr i64 %patches_parameters_5, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr"/></StgValue>
</operation>

<operation id="683" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:7 %patches_parameters_6_addr = getelementptr i64 %patches_parameters_6, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:8 %patches_parameters_7_addr = getelementptr i64 %patches_parameters_7, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:9 %patches_parameters_8_addr = getelementptr i64 %patches_parameters_8, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:10 %patches_parameters_9_addr = getelementptr i64 %patches_parameters_9, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:11 %patches_parameters_10_addr = getelementptr i64 %patches_parameters_10, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:12 %patches_parameters_11_addr = getelementptr i64 %patches_parameters_11, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:13 %patches_parameters_12_addr = getelementptr i64 %patches_parameters_12, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:14 %patches_parameters_13_addr = getelementptr i64 %patches_parameters_13, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:15 %patches_parameters_14_addr = getelementptr i64 %patches_parameters_14, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:16 %patches_parameters_15_addr = getelementptr i64 %patches_parameters_15, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr"/></StgValue>
</operation>

<operation id="693" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:17 %patches_parameters_16_addr = getelementptr i64 %patches_parameters_16, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr"/></StgValue>
</operation>

<operation id="694" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:18 %patches_parameters_17_addr = getelementptr i64 %patches_parameters_17, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr"/></StgValue>
</operation>

<operation id="695" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:19 %patches_parameters_18_addr = getelementptr i64 %patches_parameters_18, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr"/></StgValue>
</operation>

<operation id="696" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:20 %patches_parameters_19_addr = getelementptr i64 %patches_parameters_19, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr"/></StgValue>
</operation>

<operation id="697" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:21 %patches_parameters_20_addr = getelementptr i64 %patches_parameters_20, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:22 %patches_parameters_21_addr = getelementptr i64 %patches_parameters_21, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:23 %patches_parameters_22_addr = getelementptr i64 %patches_parameters_22, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr"/></StgValue>
</operation>

<operation id="700" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:24 %patches_parameters_23_addr = getelementptr i64 %patches_parameters_23, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr"/></StgValue>
</operation>

<operation id="701" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:25 %patches_parameters_24_addr = getelementptr i64 %patches_parameters_24, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr"/></StgValue>
</operation>

<operation id="702" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:26 %patches_parameters_25_addr = getelementptr i64 %patches_parameters_25, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr"/></StgValue>
</operation>

<operation id="703" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:27 %patches_parameters_26_addr = getelementptr i64 %patches_parameters_26, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr"/></StgValue>
</operation>

<operation id="704" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:28 %patches_parameters_27_addr = getelementptr i64 %patches_parameters_27, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr"/></StgValue>
</operation>

<operation id="705" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:29 %patches_parameters_28_addr = getelementptr i64 %patches_parameters_28, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr"/></StgValue>
</operation>

<operation id="706" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:30 %patches_parameters_29_addr = getelementptr i64 %patches_parameters_29, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr"/></StgValue>
</operation>

<operation id="707" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:31 %patches_parameters_30_addr = getelementptr i64 %patches_parameters_30, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:32 %patches_parameters_31_addr = getelementptr i64 %patches_parameters_31, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr"/></StgValue>
</operation>

<operation id="709" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
memset.loop.split:33 %switch_ln361 = switch i32 %n_patches_read_5, void %.case.0107, i32 32, void %.case.31138, i32 2, void %.case.1108, i32 3, void %.case.2109, i32 4, void %.case.3110, i32 5, void %.case.4111, i32 6, void %.case.5112, i32 7, void %.case.6113, i32 8, void %.case.7114, i32 9, void %.case.8115, i32 10, void %.case.9116, i32 11, void %.case.10117, i32 12, void %.case.11118, i32 13, void %.case.12119, i32 14, void %.case.13120, i32 15, void %.case.14121, i32 16, void %.case.15122, i32 17, void %.case.16123, i32 18, void %.case.17124, i32 19, void %.case.18125, i32 20, void %.case.19126, i32 21, void %.case.20127, i32 22, void %.case.21128, i32 23, void %.case.22129, i32 24, void %.case.23130, i32 25, void %.case.24131, i32 26, void %.case.25132, i32 27, void %.case.26133, i32 28, void %.case.27134, i32 29, void %.case.28135, i32 30, void %.case.29136, i32 31, void %.case.30137

]]></Node>
<StgValue><ssdm name="switch_ln361"/></StgValue>
</operation>

<operation id="710" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="31"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.30137:0 %store_ln0 = store i64 0, i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="711" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="31"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
.case.30137:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="712" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="30"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.29136:0 %store_ln0 = store i64 0, i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="713" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="30"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
.case.29136:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="714" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="29"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.28135:0 %store_ln0 = store i64 0, i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="715" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="29"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
.case.28135:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="716" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="28"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.27134:0 %store_ln0 = store i64 0, i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="717" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="28"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
.case.27134:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="27"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.26133:0 %store_ln0 = store i64 0, i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="27"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
.case.26133:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="26"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.25132:0 %store_ln0 = store i64 0, i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="26"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
.case.25132:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="25"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.24131:0 %store_ln0 = store i64 0, i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="25"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
.case.24131:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="24"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.23130:0 %store_ln0 = store i64 0, i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="24"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
.case.23130:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="23"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.22129:0 %store_ln0 = store i64 0, i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="23"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
.case.22129:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="22"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.21128:0 %store_ln0 = store i64 0, i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="22"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
.case.21128:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="21"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.20127:0 %store_ln0 = store i64 0, i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="21"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
.case.20127:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="20"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.19126:0 %store_ln0 = store i64 0, i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="20"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
.case.19126:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="19"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.18125:0 %store_ln0 = store i64 0, i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="19"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
.case.18125:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="18"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.17124:0 %store_ln0 = store i64 0, i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="18"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
.case.17124:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="17"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.16123:0 %store_ln0 = store i64 0, i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="17"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
.case.16123:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="16"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.15122:0 %store_ln0 = store i64 0, i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="16"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
.case.15122:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="15"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.14121:0 %store_ln0 = store i64 0, i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="15"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
.case.14121:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="14"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.13120:0 %store_ln0 = store i64 0, i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="14"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
.case.13120:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="13"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.12119:0 %store_ln0 = store i64 0, i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="13"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
.case.12119:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="12"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.11118:0 %store_ln0 = store i64 0, i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="12"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
.case.11118:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="11"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.10117:0 %store_ln0 = store i64 0, i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="11"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
.case.10117:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="10"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.9116:0 %store_ln0 = store i64 0, i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="10"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
.case.9116:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="9"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.8115:0 %store_ln0 = store i64 0, i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="9"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
.case.8115:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="8"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.7114:0 %store_ln0 = store i64 0, i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="8"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
.case.7114:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="7"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.6113:0 %store_ln0 = store i64 0, i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="7"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
.case.6113:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="6"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.5112:0 %store_ln0 = store i64 0, i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="6"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
.case.5112:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="5"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.4111:0 %store_ln0 = store i64 0, i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="5"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
.case.4111:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="4"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.3110:0 %store_ln0 = store i64 0, i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="4"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
.case.3110:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="3"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.2109:0 %store_ln0 = store i64 0, i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="3"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
.case.2109:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="2"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.1108:0 %store_ln0 = store i64 0, i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="2"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
.case.1108:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="32"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.31138:0 %store_ln0 = store i64 0, i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="32"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
.case.31138:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="!32"/>
<literal name="n_patches_read_5" val="!2"/>
<literal name="n_patches_read_5" val="!3"/>
<literal name="n_patches_read_5" val="!4"/>
<literal name="n_patches_read_5" val="!5"/>
<literal name="n_patches_read_5" val="!6"/>
<literal name="n_patches_read_5" val="!7"/>
<literal name="n_patches_read_5" val="!8"/>
<literal name="n_patches_read_5" val="!9"/>
<literal name="n_patches_read_5" val="!10"/>
<literal name="n_patches_read_5" val="!11"/>
<literal name="n_patches_read_5" val="!12"/>
<literal name="n_patches_read_5" val="!13"/>
<literal name="n_patches_read_5" val="!14"/>
<literal name="n_patches_read_5" val="!15"/>
<literal name="n_patches_read_5" val="!16"/>
<literal name="n_patches_read_5" val="!17"/>
<literal name="n_patches_read_5" val="!18"/>
<literal name="n_patches_read_5" val="!19"/>
<literal name="n_patches_read_5" val="!20"/>
<literal name="n_patches_read_5" val="!21"/>
<literal name="n_patches_read_5" val="!22"/>
<literal name="n_patches_read_5" val="!23"/>
<literal name="n_patches_read_5" val="!24"/>
<literal name="n_patches_read_5" val="!25"/>
<literal name="n_patches_read_5" val="!26"/>
<literal name="n_patches_read_5" val="!27"/>
<literal name="n_patches_read_5" val="!28"/>
<literal name="n_patches_read_5" val="!29"/>
<literal name="n_patches_read_5" val="!30"/>
<literal name="n_patches_read_5" val="!31"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
.case.0107:0 %store_ln0 = store i64 0, i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_5" val="!32"/>
<literal name="n_patches_read_5" val="!2"/>
<literal name="n_patches_read_5" val="!3"/>
<literal name="n_patches_read_5" val="!4"/>
<literal name="n_patches_read_5" val="!5"/>
<literal name="n_patches_read_5" val="!6"/>
<literal name="n_patches_read_5" val="!7"/>
<literal name="n_patches_read_5" val="!8"/>
<literal name="n_patches_read_5" val="!9"/>
<literal name="n_patches_read_5" val="!10"/>
<literal name="n_patches_read_5" val="!11"/>
<literal name="n_patches_read_5" val="!12"/>
<literal name="n_patches_read_5" val="!13"/>
<literal name="n_patches_read_5" val="!14"/>
<literal name="n_patches_read_5" val="!15"/>
<literal name="n_patches_read_5" val="!16"/>
<literal name="n_patches_read_5" val="!17"/>
<literal name="n_patches_read_5" val="!18"/>
<literal name="n_patches_read_5" val="!19"/>
<literal name="n_patches_read_5" val="!20"/>
<literal name="n_patches_read_5" val="!21"/>
<literal name="n_patches_read_5" val="!22"/>
<literal name="n_patches_read_5" val="!23"/>
<literal name="n_patches_read_5" val="!24"/>
<literal name="n_patches_read_5" val="!25"/>
<literal name="n_patches_read_5" val="!26"/>
<literal name="n_patches_read_5" val="!27"/>
<literal name="n_patches_read_5" val="!28"/>
<literal name="n_patches_read_5" val="!29"/>
<literal name="n_patches_read_5" val="!30"/>
<literal name="n_patches_read_5" val="!31"/>
<literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
.case.0107:1 %br_ln0 = br void %.exit106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
.exit106:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="775" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:0 %write_ln406 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 %sub

]]></Node>
<StgValue><ssdm name="write_ln406"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
split:1 %br_ln407 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln407"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0">
<![CDATA[
._crit_edge1:0 %ret_ln407 = ret

]]></Node>
<StgValue><ssdm name="ret_ln407"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
