library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity synkronisering is
	port (
			clk : in std_logic;
			data_in : in std_logic;
			data_ut : out std_logic
	);
end entity synkronisering;
architecture RTL of synkronerising is
		signal off : std_logic;
begin
	p_sync_input process(clk) is
		if rising_edge(clk) then

end architecture RTL;