
21-ELE-PlacaTesteAntigaUpdated.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f5c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000624  08009068  08009068  00019068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800968c  0800968c  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  0800968c  0800968c  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800968c  0800968c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800968c  0800968c  0001968c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009690  08009690  00019690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08009694  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f40  20000088  0800971c  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fc8  0800971c  00020fc8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000198c2  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003680  00000000  00000000  00039973  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001640  00000000  00000000  0003cff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001500  00000000  00000000  0003e638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac7d  00000000  00000000  0003fb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b4f6  00000000  00000000  0005a7b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009582b  00000000  00000000  00075cab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010b4d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006184  00000000  00000000  0010b52c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	08009050 	.word	0x08009050

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	08009050 	.word	0x08009050

0800014c <SELECT>:
static uint8_t CardType;                                /* SD 타입 0:MMC, 1:SDC, 2:Block addressing */
static uint8_t PowerFlag = 0;                           /* Power 상태 Flag */

/* SPI Chip Select */
static void SELECT(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000150:	2200      	movs	r2, #0
 8000152:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000156:	4802      	ldr	r0, [pc, #8]	; (8000160 <SELECT+0x14>)
 8000158:	f002 fc36 	bl	80029c8 <HAL_GPIO_WritePin>
}
 800015c:	bf00      	nop
 800015e:	bd80      	pop	{r7, pc}
 8000160:	40010800 	.word	0x40010800

08000164 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000168:	2201      	movs	r2, #1
 800016a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800016e:	4802      	ldr	r0, [pc, #8]	; (8000178 <DESELECT+0x14>)
 8000170:	f002 fc2a 	bl	80029c8 <HAL_GPIO_WritePin>
}
 8000174:	bf00      	nop
 8000176:	bd80      	pop	{r7, pc}
 8000178:	40010800 	.word	0x40010800

0800017c <SPI_TxByte>:

/* SPI 데이터 전송 */
static void SPI_TxByte(BYTE data)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b082      	sub	sp, #8
 8000180:	af00      	add	r7, sp, #0
 8000182:	4603      	mov	r3, r0
 8000184:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000186:	bf00      	nop
 8000188:	4808      	ldr	r0, [pc, #32]	; (80001ac <SPI_TxByte+0x30>)
 800018a:	f003 feb4 	bl	8003ef6 <HAL_SPI_GetState>
 800018e:	4603      	mov	r3, r0
 8000190:	2b01      	cmp	r3, #1
 8000192:	d1f9      	bne.n	8000188 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8000194:	1df9      	adds	r1, r7, #7
 8000196:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800019a:	2201      	movs	r2, #1
 800019c:	4803      	ldr	r0, [pc, #12]	; (80001ac <SPI_TxByte+0x30>)
 800019e:	f003 fadd 	bl	800375c <HAL_SPI_Transmit>
}
 80001a2:	bf00      	nop
 80001a4:	3708      	adds	r7, #8
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bd80      	pop	{r7, pc}
 80001aa:	bf00      	nop
 80001ac:	20000a68 	.word	0x20000a68

080001b0 <SPI_RxByte>:

/* SPI 데이터 송수신 리턴형 함수 */
static uint8_t SPI_RxByte(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b084      	sub	sp, #16
 80001b4:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80001b6:	23ff      	movs	r3, #255	; 0xff
 80001b8:	71fb      	strb	r3, [r7, #7]
  data = 0;
 80001ba:	2300      	movs	r3, #0
 80001bc:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 80001be:	bf00      	nop
 80001c0:	4809      	ldr	r0, [pc, #36]	; (80001e8 <SPI_RxByte+0x38>)
 80001c2:	f003 fe98 	bl	8003ef6 <HAL_SPI_GetState>
 80001c6:	4603      	mov	r3, r0
 80001c8:	2b01      	cmp	r3, #1
 80001ca:	d1f9      	bne.n	80001c0 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 80001cc:	1dba      	adds	r2, r7, #6
 80001ce:	1df9      	adds	r1, r7, #7
 80001d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001d4:	9300      	str	r3, [sp, #0]
 80001d6:	2301      	movs	r3, #1
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <SPI_RxByte+0x38>)
 80001da:	f003 fbfb 	bl	80039d4 <HAL_SPI_TransmitReceive>

  return data;
 80001de:	79bb      	ldrb	r3, [r7, #6]
}
 80001e0:	4618      	mov	r0, r3
 80001e2:	3708      	adds	r7, #8
 80001e4:	46bd      	mov	sp, r7
 80001e6:	bd80      	pop	{r7, pc}
 80001e8:	20000a68 	.word	0x20000a68

080001ec <SPI_RxBytePtr>:

/* SPI 데이터 송수신 포인터형 함수 */
static void SPI_RxBytePtr(uint8_t *buff)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b082      	sub	sp, #8
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 80001f4:	f7ff ffdc 	bl	80001b0 <SPI_RxByte>
 80001f8:	4603      	mov	r3, r0
 80001fa:	461a      	mov	r2, r3
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	701a      	strb	r2, [r3, #0]
}
 8000200:	bf00      	nop
 8000202:	3708      	adds	r7, #8
 8000204:	46bd      	mov	sp, r7
 8000206:	bd80      	pop	{r7, pc}

08000208 <SD_ReadyWait>:

/* SD카드 Ready 대기 */
static uint8_t SD_ReadyWait(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms 카운터 준비 */
  Timer2 = 50;
 800020e:	4b0b      	ldr	r3, [pc, #44]	; (800023c <SD_ReadyWait+0x34>)
 8000210:	2232      	movs	r2, #50	; 0x32
 8000212:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8000214:	f7ff ffcc 	bl	80001b0 <SPI_RxByte>

  do
  {
    /* 0xFF 값이 수신될 때 까지 SPI 통신 */
    res = SPI_RxByte();
 8000218:	f7ff ffca 	bl	80001b0 <SPI_RxByte>
 800021c:	4603      	mov	r3, r0
 800021e:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000220:	79fb      	ldrb	r3, [r7, #7]
 8000222:	2bff      	cmp	r3, #255	; 0xff
 8000224:	d004      	beq.n	8000230 <SD_ReadyWait+0x28>
 8000226:	4b05      	ldr	r3, [pc, #20]	; (800023c <SD_ReadyWait+0x34>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	b2db      	uxtb	r3, r3
 800022c:	2b00      	cmp	r3, #0
 800022e:	d1f3      	bne.n	8000218 <SD_ReadyWait+0x10>

  return res;
 8000230:	79fb      	ldrb	r3, [r7, #7]
}
 8000232:	4618      	mov	r0, r3
 8000234:	3708      	adds	r7, #8
 8000236:	46bd      	mov	sp, r7
 8000238:	bd80      	pop	{r7, pc}
 800023a:	bf00      	nop
 800023c:	20000b4c 	.word	0x20000b4c

08000240 <SD_PowerOn>:

/* 전원 켜기 */
static void SD_PowerOn(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b086      	sub	sp, #24
 8000244:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000246:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800024a:	617b      	str	r3, [r7, #20]

  /* Deselect 상태에서 SPI 메시지를 전송하여 대기상태로 만든다. */
  DESELECT();
 800024c:	f7ff ff8a 	bl	8000164 <DESELECT>

  for(int i = 0; i < 10; i++)
 8000250:	2300      	movs	r3, #0
 8000252:	613b      	str	r3, [r7, #16]
 8000254:	e005      	b.n	8000262 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000256:	20ff      	movs	r0, #255	; 0xff
 8000258:	f7ff ff90 	bl	800017c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 800025c:	693b      	ldr	r3, [r7, #16]
 800025e:	3301      	adds	r3, #1
 8000260:	613b      	str	r3, [r7, #16]
 8000262:	693b      	ldr	r3, [r7, #16]
 8000264:	2b09      	cmp	r3, #9
 8000266:	ddf6      	ble.n	8000256 <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 8000268:	f7ff ff70 	bl	800014c <SELECT>

  /* 초기 GO_IDLE_STATE 상태 전환 */
  cmd_arg[0] = (CMD0 | 0x40);
 800026c:	2340      	movs	r3, #64	; 0x40
 800026e:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000270:	2300      	movs	r3, #0
 8000272:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000274:	2300      	movs	r3, #0
 8000276:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000278:	2300      	movs	r3, #0
 800027a:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000280:	2395      	movs	r3, #149	; 0x95
 8000282:	727b      	strb	r3, [r7, #9]

  /* 명령 전송 */
  for (int i = 0; i < 6; i++)
 8000284:	2300      	movs	r3, #0
 8000286:	60fb      	str	r3, [r7, #12]
 8000288:	e009      	b.n	800029e <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 800028a:	1d3a      	adds	r2, r7, #4
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	4413      	add	r3, r2
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	4618      	mov	r0, r3
 8000294:	f7ff ff72 	bl	800017c <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	3301      	adds	r3, #1
 800029c:	60fb      	str	r3, [r7, #12]
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	2b05      	cmp	r3, #5
 80002a2:	ddf2      	ble.n	800028a <SD_PowerOn+0x4a>
  }

  /* 응답 대기 */
  while ((SPI_RxByte() != 0x01) && Count)
 80002a4:	e002      	b.n	80002ac <SD_PowerOn+0x6c>
  {
    Count--;
 80002a6:	697b      	ldr	r3, [r7, #20]
 80002a8:	3b01      	subs	r3, #1
 80002aa:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 80002ac:	f7ff ff80 	bl	80001b0 <SPI_RxByte>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b01      	cmp	r3, #1
 80002b4:	d002      	beq.n	80002bc <SD_PowerOn+0x7c>
 80002b6:	697b      	ldr	r3, [r7, #20]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d1f4      	bne.n	80002a6 <SD_PowerOn+0x66>
  }

  DESELECT();
 80002bc:	f7ff ff52 	bl	8000164 <DESELECT>
  SPI_TxByte(0XFF);
 80002c0:	20ff      	movs	r0, #255	; 0xff
 80002c2:	f7ff ff5b 	bl	800017c <SPI_TxByte>

  PowerFlag = 1;
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <SD_PowerOn+0x94>)
 80002c8:	2201      	movs	r2, #1
 80002ca:	701a      	strb	r2, [r3, #0]
}
 80002cc:	bf00      	nop
 80002ce:	3718      	adds	r7, #24
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	200000a5 	.word	0x200000a5

080002d8 <SD_PowerOff>:

/* 전원 끄기 */
static void SD_PowerOff(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 80002dc:	4b03      	ldr	r3, [pc, #12]	; (80002ec <SD_PowerOff+0x14>)
 80002de:	2200      	movs	r2, #0
 80002e0:	701a      	strb	r2, [r3, #0]
}
 80002e2:	bf00      	nop
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bc80      	pop	{r7}
 80002e8:	4770      	bx	lr
 80002ea:	bf00      	nop
 80002ec:	200000a5 	.word	0x200000a5

080002f0 <SD_CheckPower>:

/* 전원 상태 확인 */
static uint8_t SD_CheckPower(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 80002f4:	4b02      	ldr	r3, [pc, #8]	; (8000300 <SD_CheckPower+0x10>)
 80002f6:	781b      	ldrb	r3, [r3, #0]
}
 80002f8:	4618      	mov	r0, r3
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bc80      	pop	{r7}
 80002fe:	4770      	bx	lr
 8000300:	200000a5 	.word	0x200000a5

08000304 <SD_RxDataBlock>:

/* 데이터 패킷 수신 */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms 타이머 */
  Timer1 = 10;
 800030e:	4b17      	ldr	r3, [pc, #92]	; (800036c <SD_RxDataBlock+0x68>)
 8000310:	220a      	movs	r2, #10
 8000312:	701a      	strb	r2, [r3, #0]

  /* 응답 대기 */
  do
  {
    token = SPI_RxByte();
 8000314:	f7ff ff4c 	bl	80001b0 <SPI_RxByte>
 8000318:	4603      	mov	r3, r0
 800031a:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 800031c:	7bfb      	ldrb	r3, [r7, #15]
 800031e:	2bff      	cmp	r3, #255	; 0xff
 8000320:	d104      	bne.n	800032c <SD_RxDataBlock+0x28>
 8000322:	4b12      	ldr	r3, [pc, #72]	; (800036c <SD_RxDataBlock+0x68>)
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	b2db      	uxtb	r3, r3
 8000328:	2b00      	cmp	r3, #0
 800032a:	d1f3      	bne.n	8000314 <SD_RxDataBlock+0x10>

  /* 0xFE 이외 Token 수신 시 에러 처리 */
  if(token != 0xFE)
 800032c:	7bfb      	ldrb	r3, [r7, #15]
 800032e:	2bfe      	cmp	r3, #254	; 0xfe
 8000330:	d001      	beq.n	8000336 <SD_RxDataBlock+0x32>
    return FALSE;
 8000332:	2300      	movs	r3, #0
 8000334:	e016      	b.n	8000364 <SD_RxDataBlock+0x60>

  /* 버퍼에 데이터 수신 */
  do
  {
    SPI_RxBytePtr(buff++);
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	1c5a      	adds	r2, r3, #1
 800033a:	607a      	str	r2, [r7, #4]
 800033c:	4618      	mov	r0, r3
 800033e:	f7ff ff55 	bl	80001ec <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	1c5a      	adds	r2, r3, #1
 8000346:	607a      	str	r2, [r7, #4]
 8000348:	4618      	mov	r0, r3
 800034a:	f7ff ff4f 	bl	80001ec <SPI_RxBytePtr>
  } while(btr -= 2);
 800034e:	683b      	ldr	r3, [r7, #0]
 8000350:	3b02      	subs	r3, #2
 8000352:	603b      	str	r3, [r7, #0]
 8000354:	683b      	ldr	r3, [r7, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1ed      	bne.n	8000336 <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC 무시 */
 800035a:	f7ff ff29 	bl	80001b0 <SPI_RxByte>
  SPI_RxByte();
 800035e:	f7ff ff27 	bl	80001b0 <SPI_RxByte>

  return TRUE;
 8000362:	2301      	movs	r3, #1
}
 8000364:	4618      	mov	r0, r3
 8000366:	3710      	adds	r7, #16
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	20000b4d 	.word	0x20000b4d

08000370 <SD_TxDataBlock>:

/* 데이터 전송 패킷 */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b084      	sub	sp, #16
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
 8000378:	460b      	mov	r3, r1
 800037a:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 800037c:	2300      	movs	r3, #0
 800037e:	737b      	strb	r3, [r7, #13]

  /* SD카드 준비 대기 */
  if (SD_ReadyWait() != 0xFF)
 8000380:	f7ff ff42 	bl	8000208 <SD_ReadyWait>
 8000384:	4603      	mov	r3, r0
 8000386:	2bff      	cmp	r3, #255	; 0xff
 8000388:	d001      	beq.n	800038e <SD_TxDataBlock+0x1e>
    return FALSE;
 800038a:	2300      	movs	r3, #0
 800038c:	e040      	b.n	8000410 <SD_TxDataBlock+0xa0>

  /* 토큰 전송 */
  SPI_TxByte(token);
 800038e:	78fb      	ldrb	r3, [r7, #3]
 8000390:	4618      	mov	r0, r3
 8000392:	f7ff fef3 	bl	800017c <SPI_TxByte>

  /* 데이터 토큰인 경우 */
  if (token != 0xFD)
 8000396:	78fb      	ldrb	r3, [r7, #3]
 8000398:	2bfd      	cmp	r3, #253	; 0xfd
 800039a:	d031      	beq.n	8000400 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 800039c:	2300      	movs	r3, #0
 800039e:	73bb      	strb	r3, [r7, #14]

    /* 512 바이트 데이터 전송 */
    do
    {
      SPI_TxByte(*buff++);
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	1c5a      	adds	r2, r3, #1
 80003a4:	607a      	str	r2, [r7, #4]
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	4618      	mov	r0, r3
 80003aa:	f7ff fee7 	bl	800017c <SPI_TxByte>
      SPI_TxByte(*buff++);
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	1c5a      	adds	r2, r3, #1
 80003b2:	607a      	str	r2, [r7, #4]
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	4618      	mov	r0, r3
 80003b8:	f7ff fee0 	bl	800017c <SPI_TxByte>
    } while (--wc);
 80003bc:	7bbb      	ldrb	r3, [r7, #14]
 80003be:	3b01      	subs	r3, #1
 80003c0:	73bb      	strb	r3, [r7, #14]
 80003c2:	7bbb      	ldrb	r3, [r7, #14]
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d1eb      	bne.n	80003a0 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC 무시 */
 80003c8:	f7ff fef2 	bl	80001b0 <SPI_RxByte>
    SPI_RxByte();
 80003cc:	f7ff fef0 	bl	80001b0 <SPI_RxByte>

    /* 데이트 응답 수신 */
    while (i <= 64)
 80003d0:	e00b      	b.n	80003ea <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 80003d2:	f7ff feed 	bl	80001b0 <SPI_RxByte>
 80003d6:	4603      	mov	r3, r0
 80003d8:	73fb      	strb	r3, [r7, #15]

      /* 에러 응답 처리 */
      if ((resp & 0x1F) == 0x05)
 80003da:	7bfb      	ldrb	r3, [r7, #15]
 80003dc:	f003 031f 	and.w	r3, r3, #31
 80003e0:	2b05      	cmp	r3, #5
 80003e2:	d006      	beq.n	80003f2 <SD_TxDataBlock+0x82>
        break;

      i++;
 80003e4:	7b7b      	ldrb	r3, [r7, #13]
 80003e6:	3301      	adds	r3, #1
 80003e8:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 80003ea:	7b7b      	ldrb	r3, [r7, #13]
 80003ec:	2b40      	cmp	r3, #64	; 0x40
 80003ee:	d9f0      	bls.n	80003d2 <SD_TxDataBlock+0x62>
 80003f0:	e000      	b.n	80003f4 <SD_TxDataBlock+0x84>
        break;
 80003f2:	bf00      	nop
    }

    /* SPI 수신 버퍼 Clear */
    while (SPI_RxByte() == 0);
 80003f4:	bf00      	nop
 80003f6:	f7ff fedb 	bl	80001b0 <SPI_RxByte>
 80003fa:	4603      	mov	r3, r0
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d0fa      	beq.n	80003f6 <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 8000400:	7bfb      	ldrb	r3, [r7, #15]
 8000402:	f003 031f 	and.w	r3, r3, #31
 8000406:	2b05      	cmp	r3, #5
 8000408:	d101      	bne.n	800040e <SD_TxDataBlock+0x9e>
    return TRUE;
 800040a:	2301      	movs	r3, #1
 800040c:	e000      	b.n	8000410 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 800040e:	2300      	movs	r3, #0
}
 8000410:	4618      	mov	r0, r3
 8000412:	3710      	adds	r7, #16
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}

08000418 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD 패킷 전송 */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af00      	add	r7, sp, #0
 800041e:	4603      	mov	r3, r0
 8000420:	6039      	str	r1, [r7, #0]
 8000422:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD카드 대기 */
  if (SD_ReadyWait() != 0xFF)
 8000424:	f7ff fef0 	bl	8000208 <SD_ReadyWait>
 8000428:	4603      	mov	r3, r0
 800042a:	2bff      	cmp	r3, #255	; 0xff
 800042c:	d001      	beq.n	8000432 <SD_SendCmd+0x1a>
    return 0xFF;
 800042e:	23ff      	movs	r3, #255	; 0xff
 8000430:	e040      	b.n	80004b4 <SD_SendCmd+0x9c>

  /* 명령 패킷 전송 */
  SPI_TxByte(cmd); 			/* Command */
 8000432:	79fb      	ldrb	r3, [r7, #7]
 8000434:	4618      	mov	r0, r3
 8000436:	f7ff fea1 	bl	800017c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 800043a:	683b      	ldr	r3, [r7, #0]
 800043c:	0e1b      	lsrs	r3, r3, #24
 800043e:	b2db      	uxtb	r3, r3
 8000440:	4618      	mov	r0, r3
 8000442:	f7ff fe9b 	bl	800017c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	0c1b      	lsrs	r3, r3, #16
 800044a:	b2db      	uxtb	r3, r3
 800044c:	4618      	mov	r0, r3
 800044e:	f7ff fe95 	bl	800017c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	0a1b      	lsrs	r3, r3, #8
 8000456:	b2db      	uxtb	r3, r3
 8000458:	4618      	mov	r0, r3
 800045a:	f7ff fe8f 	bl	800017c <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	b2db      	uxtb	r3, r3
 8000462:	4618      	mov	r0, r3
 8000464:	f7ff fe8a 	bl	800017c <SPI_TxByte>

  /* 명령별 CRC 준비 */
  crc = 0;
 8000468:	2300      	movs	r3, #0
 800046a:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 800046c:	79fb      	ldrb	r3, [r7, #7]
 800046e:	2b40      	cmp	r3, #64	; 0x40
 8000470:	d101      	bne.n	8000476 <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8000472:	2395      	movs	r3, #149	; 0x95
 8000474:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 8000476:	79fb      	ldrb	r3, [r7, #7]
 8000478:	2b48      	cmp	r3, #72	; 0x48
 800047a:	d101      	bne.n	8000480 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 800047c:	2387      	movs	r3, #135	; 0x87
 800047e:	73fb      	strb	r3, [r7, #15]

  /* CRC 전송 */
  SPI_TxByte(crc);
 8000480:	7bfb      	ldrb	r3, [r7, #15]
 8000482:	4618      	mov	r0, r3
 8000484:	f7ff fe7a 	bl	800017c <SPI_TxByte>

  /* CMD12 Stop Reading 명령인 경우에는 응답 바이트 하나를 버린다 */
  if (cmd == CMD12)
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	2b4c      	cmp	r3, #76	; 0x4c
 800048c:	d101      	bne.n	8000492 <SD_SendCmd+0x7a>
    SPI_RxByte();
 800048e:	f7ff fe8f 	bl	80001b0 <SPI_RxByte>

  /* 10회 내에 정상 데이터를 수신한다. */
  uint8_t n = 10;
 8000492:	230a      	movs	r3, #10
 8000494:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8000496:	f7ff fe8b 	bl	80001b0 <SPI_RxByte>
 800049a:	4603      	mov	r3, r0
 800049c:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 800049e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	da05      	bge.n	80004b2 <SD_SendCmd+0x9a>
 80004a6:	7bbb      	ldrb	r3, [r7, #14]
 80004a8:	3b01      	subs	r3, #1
 80004aa:	73bb      	strb	r3, [r7, #14]
 80004ac:	7bbb      	ldrb	r3, [r7, #14]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d1f1      	bne.n	8000496 <SD_SendCmd+0x7e>

  return res;
 80004b2:	7b7b      	ldrb	r3, [r7, #13]
}
 80004b4:	4618      	mov	r0, r3
 80004b6:	3710      	adds	r7, #16
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}

080004bc <SD_disk_initialize>:
  user_diskio.c 파일에서 사용된다.
-----------------------------------------------------------------------*/

/* SD카드 초기화 */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80004bc:	b590      	push	{r4, r7, lr}
 80004be:	b085      	sub	sp, #20
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /* 한종류의 드라이브만 지원 */
  if(drv)
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 80004cc:	2301      	movs	r3, #1
 80004ce:	e0d5      	b.n	800067c <SD_disk_initialize+0x1c0>

  /* SD카드 미삽입 */
  if(Stat & STA_NODISK)
 80004d0:	4b6c      	ldr	r3, [pc, #432]	; (8000684 <SD_disk_initialize+0x1c8>)
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	f003 0302 	and.w	r3, r3, #2
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d003      	beq.n	80004e6 <SD_disk_initialize+0x2a>
    return Stat;
 80004de:	4b69      	ldr	r3, [pc, #420]	; (8000684 <SD_disk_initialize+0x1c8>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	e0ca      	b.n	800067c <SD_disk_initialize+0x1c0>

  /* SD카드 Power On */
  SD_PowerOn();
 80004e6:	f7ff feab 	bl	8000240 <SD_PowerOn>

  /* SPI 통신을 위해 Chip Select */
  SELECT();
 80004ea:	f7ff fe2f 	bl	800014c <SELECT>

  /* SD카드 타입변수 초기화 */
  type = 0;
 80004ee:	2300      	movs	r3, #0
 80004f0:	73bb      	strb	r3, [r7, #14]

  /* Idle 상태 진입 */
  if (SD_SendCmd(CMD0, 0) == 1)
 80004f2:	2100      	movs	r1, #0
 80004f4:	2040      	movs	r0, #64	; 0x40
 80004f6:	f7ff ff8f 	bl	8000418 <SD_SendCmd>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b01      	cmp	r3, #1
 80004fe:	f040 80a5 	bne.w	800064c <SD_disk_initialize+0x190>
  {
    /* 타이머 1초 설정 */
    Timer1 = 100;
 8000502:	4b61      	ldr	r3, [pc, #388]	; (8000688 <SD_disk_initialize+0x1cc>)
 8000504:	2264      	movs	r2, #100	; 0x64
 8000506:	701a      	strb	r2, [r3, #0]

    /* SD 인터페이스 동작 조건 확인 */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000508:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800050c:	2048      	movs	r0, #72	; 0x48
 800050e:	f7ff ff83 	bl	8000418 <SD_SendCmd>
 8000512:	4603      	mov	r3, r0
 8000514:	2b01      	cmp	r3, #1
 8000516:	d158      	bne.n	80005ca <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8000518:	2300      	movs	r3, #0
 800051a:	73fb      	strb	r3, [r7, #15]
 800051c:	e00c      	b.n	8000538 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 800051e:	7bfc      	ldrb	r4, [r7, #15]
 8000520:	f7ff fe46 	bl	80001b0 <SPI_RxByte>
 8000524:	4603      	mov	r3, r0
 8000526:	461a      	mov	r2, r3
 8000528:	f107 0310 	add.w	r3, r7, #16
 800052c:	4423      	add	r3, r4
 800052e:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8000532:	7bfb      	ldrb	r3, [r7, #15]
 8000534:	3301      	adds	r3, #1
 8000536:	73fb      	strb	r3, [r7, #15]
 8000538:	7bfb      	ldrb	r3, [r7, #15]
 800053a:	2b03      	cmp	r3, #3
 800053c:	d9ef      	bls.n	800051e <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800053e:	7abb      	ldrb	r3, [r7, #10]
 8000540:	2b01      	cmp	r3, #1
 8000542:	f040 8083 	bne.w	800064c <SD_disk_initialize+0x190>
 8000546:	7afb      	ldrb	r3, [r7, #11]
 8000548:	2baa      	cmp	r3, #170	; 0xaa
 800054a:	d17f      	bne.n	800064c <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V 전압범위 동작 */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 800054c:	2100      	movs	r1, #0
 800054e:	2077      	movs	r0, #119	; 0x77
 8000550:	f7ff ff62 	bl	8000418 <SD_SendCmd>
 8000554:	4603      	mov	r3, r0
 8000556:	2b01      	cmp	r3, #1
 8000558:	d807      	bhi.n	800056a <SD_disk_initialize+0xae>
 800055a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800055e:	2069      	movs	r0, #105	; 0x69
 8000560:	f7ff ff5a 	bl	8000418 <SD_SendCmd>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d005      	beq.n	8000576 <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800056a:	4b47      	ldr	r3, [pc, #284]	; (8000688 <SD_disk_initialize+0x1cc>)
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	b2db      	uxtb	r3, r3
 8000570:	2b00      	cmp	r3, #0
 8000572:	d1eb      	bne.n	800054c <SD_disk_initialize+0x90>
 8000574:	e000      	b.n	8000578 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8000576:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000578:	4b43      	ldr	r3, [pc, #268]	; (8000688 <SD_disk_initialize+0x1cc>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	b2db      	uxtb	r3, r3
 800057e:	2b00      	cmp	r3, #0
 8000580:	d064      	beq.n	800064c <SD_disk_initialize+0x190>
 8000582:	2100      	movs	r1, #0
 8000584:	207a      	movs	r0, #122	; 0x7a
 8000586:	f7ff ff47 	bl	8000418 <SD_SendCmd>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d15d      	bne.n	800064c <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8000590:	2300      	movs	r3, #0
 8000592:	73fb      	strb	r3, [r7, #15]
 8000594:	e00c      	b.n	80005b0 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8000596:	7bfc      	ldrb	r4, [r7, #15]
 8000598:	f7ff fe0a 	bl	80001b0 <SPI_RxByte>
 800059c:	4603      	mov	r3, r0
 800059e:	461a      	mov	r2, r3
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	4423      	add	r3, r4
 80005a6:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80005aa:	7bfb      	ldrb	r3, [r7, #15]
 80005ac:	3301      	adds	r3, #1
 80005ae:	73fb      	strb	r3, [r7, #15]
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	2b03      	cmp	r3, #3
 80005b4:	d9ef      	bls.n	8000596 <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 80005b6:	7a3b      	ldrb	r3, [r7, #8]
 80005b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <SD_disk_initialize+0x108>
 80005c0:	2306      	movs	r3, #6
 80005c2:	e000      	b.n	80005c6 <SD_disk_initialize+0x10a>
 80005c4:	2302      	movs	r3, #2
 80005c6:	73bb      	strb	r3, [r7, #14]
 80005c8:	e040      	b.n	800064c <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 80005ca:	2100      	movs	r1, #0
 80005cc:	2077      	movs	r0, #119	; 0x77
 80005ce:	f7ff ff23 	bl	8000418 <SD_SendCmd>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d808      	bhi.n	80005ea <SD_disk_initialize+0x12e>
 80005d8:	2100      	movs	r1, #0
 80005da:	2069      	movs	r0, #105	; 0x69
 80005dc:	f7ff ff1c 	bl	8000418 <SD_SendCmd>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d801      	bhi.n	80005ea <SD_disk_initialize+0x12e>
 80005e6:	2302      	movs	r3, #2
 80005e8:	e000      	b.n	80005ec <SD_disk_initialize+0x130>
 80005ea:	2301      	movs	r3, #1
 80005ec:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 80005ee:	7bbb      	ldrb	r3, [r7, #14]
 80005f0:	2b02      	cmp	r3, #2
 80005f2:	d10e      	bne.n	8000612 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 80005f4:	2100      	movs	r1, #0
 80005f6:	2077      	movs	r0, #119	; 0x77
 80005f8:	f7ff ff0e 	bl	8000418 <SD_SendCmd>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d80e      	bhi.n	8000620 <SD_disk_initialize+0x164>
 8000602:	2100      	movs	r1, #0
 8000604:	2069      	movs	r0, #105	; 0x69
 8000606:	f7ff ff07 	bl	8000418 <SD_SendCmd>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d107      	bne.n	8000620 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8000610:	e00d      	b.n	800062e <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8000612:	2100      	movs	r1, #0
 8000614:	2041      	movs	r0, #65	; 0x41
 8000616:	f7ff feff 	bl	8000418 <SD_SendCmd>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d005      	beq.n	800062c <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8000620:	4b19      	ldr	r3, [pc, #100]	; (8000688 <SD_disk_initialize+0x1cc>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	b2db      	uxtb	r3, r3
 8000626:	2b00      	cmp	r3, #0
 8000628:	d1e1      	bne.n	80005ee <SD_disk_initialize+0x132>
 800062a:	e000      	b.n	800062e <SD_disk_initialize+0x172>
            break; /* CMD1 */
 800062c:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 800062e:	4b16      	ldr	r3, [pc, #88]	; (8000688 <SD_disk_initialize+0x1cc>)
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	b2db      	uxtb	r3, r3
 8000634:	2b00      	cmp	r3, #0
 8000636:	d007      	beq.n	8000648 <SD_disk_initialize+0x18c>
 8000638:	f44f 7100 	mov.w	r1, #512	; 0x200
 800063c:	2050      	movs	r0, #80	; 0x50
 800063e:	f7ff feeb 	bl	8000418 <SD_SendCmd>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <SD_disk_initialize+0x190>
      {
        /* 블럭 길이 선택 */
        type = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 800064c:	4a0f      	ldr	r2, [pc, #60]	; (800068c <SD_disk_initialize+0x1d0>)
 800064e:	7bbb      	ldrb	r3, [r7, #14]
 8000650:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8000652:	f7ff fd87 	bl	8000164 <DESELECT>

  SPI_RxByte(); /* Idle 상태 전환 (Release DO) */
 8000656:	f7ff fdab 	bl	80001b0 <SPI_RxByte>

  if (type)
 800065a:	7bbb      	ldrb	r3, [r7, #14]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d008      	beq.n	8000672 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8000660:	4b08      	ldr	r3, [pc, #32]	; (8000684 <SD_disk_initialize+0x1c8>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	b2db      	uxtb	r3, r3
 8000666:	f023 0301 	bic.w	r3, r3, #1
 800066a:	b2da      	uxtb	r2, r3
 800066c:	4b05      	ldr	r3, [pc, #20]	; (8000684 <SD_disk_initialize+0x1c8>)
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	e001      	b.n	8000676 <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8000672:	f7ff fe31 	bl	80002d8 <SD_PowerOff>
  }

  return Stat;
 8000676:	4b03      	ldr	r3, [pc, #12]	; (8000684 <SD_disk_initialize+0x1c8>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	b2db      	uxtb	r3, r3
}
 800067c:	4618      	mov	r0, r3
 800067e:	3714      	adds	r7, #20
 8000680:	46bd      	mov	sp, r7
 8000682:	bd90      	pop	{r4, r7, pc}
 8000684:	20000000 	.word	0x20000000
 8000688:	20000b4d 	.word	0x20000b4d
 800068c:	200000a4 	.word	0x200000a4

08000690 <SD_disk_status>:

/* 디스크 상태 확인 */
DSTATUS SD_disk_status(BYTE drv)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	71fb      	strb	r3, [r7, #7]
  if (drv)
 800069a:	79fb      	ldrb	r3, [r7, #7]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SD_disk_status+0x14>
    return STA_NOINIT;
 80006a0:	2301      	movs	r3, #1
 80006a2:	e002      	b.n	80006aa <SD_disk_status+0x1a>

  return Stat;
 80006a4:	4b03      	ldr	r3, [pc, #12]	; (80006b4 <SD_disk_status+0x24>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b2db      	uxtb	r3, r3
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	370c      	adds	r7, #12
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bc80      	pop	{r7}
 80006b2:	4770      	bx	lr
 80006b4:	20000000 	.word	0x20000000

080006b8 <SD_disk_read>:

/* 섹터 읽기 */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	60b9      	str	r1, [r7, #8]
 80006c0:	607a      	str	r2, [r7, #4]
 80006c2:	603b      	str	r3, [r7, #0]
 80006c4:	4603      	mov	r3, r0
 80006c6:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80006c8:	7bfb      	ldrb	r3, [r7, #15]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d102      	bne.n	80006d4 <SD_disk_read+0x1c>
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d101      	bne.n	80006d8 <SD_disk_read+0x20>
    return RES_PARERR;
 80006d4:	2304      	movs	r3, #4
 80006d6:	e051      	b.n	800077c <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 80006d8:	4b2a      	ldr	r3, [pc, #168]	; (8000784 <SD_disk_read+0xcc>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SD_disk_read+0x32>
    return RES_NOTRDY;
 80006e6:	2303      	movs	r3, #3
 80006e8:	e048      	b.n	800077c <SD_disk_read+0xc4>

  if (!(CardType & 4))
 80006ea:	4b27      	ldr	r3, [pc, #156]	; (8000788 <SD_disk_read+0xd0>)
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	f003 0304 	and.w	r3, r3, #4
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d102      	bne.n	80006fc <SD_disk_read+0x44>
    sector *= 512;      /* 지정 sector를 Byte addressing 단위로 변경 */
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	025b      	lsls	r3, r3, #9
 80006fa:	607b      	str	r3, [r7, #4]

  SELECT();
 80006fc:	f7ff fd26 	bl	800014c <SELECT>

  if (count == 1)
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d111      	bne.n	800072a <SD_disk_read+0x72>
  {
    /* 싱글 블록 읽기 */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	2051      	movs	r0, #81	; 0x51
 800070a:	f7ff fe85 	bl	8000418 <SD_SendCmd>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d129      	bne.n	8000768 <SD_disk_read+0xb0>
 8000714:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000718:	68b8      	ldr	r0, [r7, #8]
 800071a:	f7ff fdf3 	bl	8000304 <SD_RxDataBlock>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d021      	beq.n	8000768 <SD_disk_read+0xb0>
      count = 0;
 8000724:	2300      	movs	r3, #0
 8000726:	603b      	str	r3, [r7, #0]
 8000728:	e01e      	b.n	8000768 <SD_disk_read+0xb0>
  }
  else
  {
    /* 다중 블록 읽기 */
    if (SD_SendCmd(CMD18, sector) == 0)
 800072a:	6879      	ldr	r1, [r7, #4]
 800072c:	2052      	movs	r0, #82	; 0x52
 800072e:	f7ff fe73 	bl	8000418 <SD_SendCmd>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d117      	bne.n	8000768 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 8000738:	f44f 7100 	mov.w	r1, #512	; 0x200
 800073c:	68b8      	ldr	r0, [r7, #8]
 800073e:	f7ff fde1 	bl	8000304 <SD_RxDataBlock>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d00a      	beq.n	800075e <SD_disk_read+0xa6>
          break;

        buff += 512;
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800074e:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	3b01      	subs	r3, #1
 8000754:	603b      	str	r3, [r7, #0]
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d1ed      	bne.n	8000738 <SD_disk_read+0x80>
 800075c:	e000      	b.n	8000760 <SD_disk_read+0xa8>
          break;
 800075e:	bf00      	nop

      /* STOP_TRANSMISSION, 모든 블럭을 다 읽은 후, 전송 중지 요청 */
      SD_SendCmd(CMD12, 0);
 8000760:	2100      	movs	r1, #0
 8000762:	204c      	movs	r0, #76	; 0x4c
 8000764:	f7ff fe58 	bl	8000418 <SD_SendCmd>
    }
  }

  DESELECT();
 8000768:	f7ff fcfc 	bl	8000164 <DESELECT>
  SPI_RxByte(); /* Idle 상태(Release DO) */
 800076c:	f7ff fd20 	bl	80001b0 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	bf14      	ite	ne
 8000776:	2301      	movne	r3, #1
 8000778:	2300      	moveq	r3, #0
 800077a:	b2db      	uxtb	r3, r3
}
 800077c:	4618      	mov	r0, r3
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000000 	.word	0x20000000
 8000788:	200000a4 	.word	0x200000a4

0800078c <SD_disk_write>:

/* 섹터 쓰기 */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	60b9      	str	r1, [r7, #8]
 8000794:	607a      	str	r2, [r7, #4]
 8000796:	603b      	str	r3, [r7, #0]
 8000798:	4603      	mov	r3, r0
 800079a:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 800079c:	7bfb      	ldrb	r3, [r7, #15]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d102      	bne.n	80007a8 <SD_disk_write+0x1c>
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d101      	bne.n	80007ac <SD_disk_write+0x20>
    return RES_PARERR;
 80007a8:	2304      	movs	r3, #4
 80007aa:	e06b      	b.n	8000884 <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 80007ac:	4b37      	ldr	r3, [pc, #220]	; (800088c <SD_disk_write+0x100>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <SD_disk_write+0x32>
    return RES_NOTRDY;
 80007ba:	2303      	movs	r3, #3
 80007bc:	e062      	b.n	8000884 <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 80007be:	4b33      	ldr	r3, [pc, #204]	; (800088c <SD_disk_write+0x100>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	f003 0304 	and.w	r3, r3, #4
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <SD_disk_write+0x44>
    return RES_WRPRT;
 80007cc:	2302      	movs	r3, #2
 80007ce:	e059      	b.n	8000884 <SD_disk_write+0xf8>

  if (!(CardType & 4))
 80007d0:	4b2f      	ldr	r3, [pc, #188]	; (8000890 <SD_disk_write+0x104>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	f003 0304 	and.w	r3, r3, #4
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d102      	bne.n	80007e2 <SD_disk_write+0x56>
    sector *= 512; /* 지정 sector를 Byte addressing 단위로 변경 */
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	025b      	lsls	r3, r3, #9
 80007e0:	607b      	str	r3, [r7, #4]

  SELECT();
 80007e2:	f7ff fcb3 	bl	800014c <SELECT>

  if (count == 1)
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d110      	bne.n	800080e <SD_disk_write+0x82>
  {
    /* 싱글 블록 쓰기 */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80007ec:	6879      	ldr	r1, [r7, #4]
 80007ee:	2058      	movs	r0, #88	; 0x58
 80007f0:	f7ff fe12 	bl	8000418 <SD_SendCmd>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d13a      	bne.n	8000870 <SD_disk_write+0xe4>
 80007fa:	21fe      	movs	r1, #254	; 0xfe
 80007fc:	68b8      	ldr	r0, [r7, #8]
 80007fe:	f7ff fdb7 	bl	8000370 <SD_TxDataBlock>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d033      	beq.n	8000870 <SD_disk_write+0xe4>
      count = 0;
 8000808:	2300      	movs	r3, #0
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	e030      	b.n	8000870 <SD_disk_write+0xe4>
  }
  else
  {
    /* 다중 블록 쓰기 */
    if (CardType & 2)
 800080e:	4b20      	ldr	r3, [pc, #128]	; (8000890 <SD_disk_write+0x104>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	f003 0302 	and.w	r3, r3, #2
 8000816:	2b00      	cmp	r3, #0
 8000818:	d007      	beq.n	800082a <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 800081a:	2100      	movs	r1, #0
 800081c:	2077      	movs	r0, #119	; 0x77
 800081e:	f7ff fdfb 	bl	8000418 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8000822:	6839      	ldr	r1, [r7, #0]
 8000824:	2057      	movs	r0, #87	; 0x57
 8000826:	f7ff fdf7 	bl	8000418 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 800082a:	6879      	ldr	r1, [r7, #4]
 800082c:	2059      	movs	r0, #89	; 0x59
 800082e:	f7ff fdf3 	bl	8000418 <SD_SendCmd>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d11b      	bne.n	8000870 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8000838:	21fc      	movs	r1, #252	; 0xfc
 800083a:	68b8      	ldr	r0, [r7, #8]
 800083c:	f7ff fd98 	bl	8000370 <SD_TxDataBlock>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d00a      	beq.n	800085c <SD_disk_write+0xd0>
          break;

        buff += 512;
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800084c:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	3b01      	subs	r3, #1
 8000852:	603b      	str	r3, [r7, #0]
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d1ee      	bne.n	8000838 <SD_disk_write+0xac>
 800085a:	e000      	b.n	800085e <SD_disk_write+0xd2>
          break;
 800085c:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 800085e:	21fd      	movs	r1, #253	; 0xfd
 8000860:	2000      	movs	r0, #0
 8000862:	f7ff fd85 	bl	8000370 <SD_TxDataBlock>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d101      	bne.n	8000870 <SD_disk_write+0xe4>
      {
        count = 1;
 800086c:	2301      	movs	r3, #1
 800086e:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 8000870:	f7ff fc78 	bl	8000164 <DESELECT>
  SPI_RxByte();
 8000874:	f7ff fc9c 	bl	80001b0 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	bf14      	ite	ne
 800087e:	2301      	movne	r3, #1
 8000880:	2300      	moveq	r3, #0
 8000882:	b2db      	uxtb	r3, r3
}
 8000884:	4618      	mov	r0, r3
 8000886:	3710      	adds	r7, #16
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	20000000 	.word	0x20000000
 8000890:	200000a4 	.word	0x200000a4

08000894 <SD_disk_ioctl>:
#endif /* _READONLY */

/* 기타 함수 */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	b08b      	sub	sp, #44	; 0x2c
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	603a      	str	r2, [r7, #0]
 800089e:	71fb      	strb	r3, [r7, #7]
 80008a0:	460b      	mov	r3, r1
 80008a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 80008ae:	2304      	movs	r3, #4
 80008b0:	e11b      	b.n	8000aea <SD_disk_ioctl+0x256>

  res = RES_ERROR;
 80008b2:	2301      	movs	r3, #1
 80008b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ctrl == CTRL_POWER)
 80008b8:	79bb      	ldrb	r3, [r7, #6]
 80008ba:	2b05      	cmp	r3, #5
 80008bc:	d129      	bne.n	8000912 <SD_disk_ioctl+0x7e>
  {
    switch (*ptr)
 80008be:	6a3b      	ldr	r3, [r7, #32]
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	d017      	beq.n	80008f6 <SD_disk_ioctl+0x62>
 80008c6:	2b02      	cmp	r3, #2
 80008c8:	dc1f      	bgt.n	800090a <SD_disk_ioctl+0x76>
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d002      	beq.n	80008d4 <SD_disk_ioctl+0x40>
 80008ce:	2b01      	cmp	r3, #1
 80008d0:	d00b      	beq.n	80008ea <SD_disk_ioctl+0x56>
 80008d2:	e01a      	b.n	800090a <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 80008d4:	f7ff fd0c 	bl	80002f0 <SD_CheckPower>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 80008de:	f7ff fcfb 	bl	80002d8 <SD_PowerOff>
      res = RES_OK;
 80008e2:	2300      	movs	r3, #0
 80008e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80008e8:	e0fd      	b.n	8000ae6 <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 80008ea:	f7ff fca9 	bl	8000240 <SD_PowerOn>
      res = RES_OK;
 80008ee:	2300      	movs	r3, #0
 80008f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80008f4:	e0f7      	b.n	8000ae6 <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 80008f6:	6a3b      	ldr	r3, [r7, #32]
 80008f8:	1c5c      	adds	r4, r3, #1
 80008fa:	f7ff fcf9 	bl	80002f0 <SD_CheckPower>
 80008fe:	4603      	mov	r3, r0
 8000900:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8000902:	2300      	movs	r3, #0
 8000904:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000908:	e0ed      	b.n	8000ae6 <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 800090a:	2304      	movs	r3, #4
 800090c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000910:	e0e9      	b.n	8000ae6 <SD_disk_ioctl+0x252>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 8000912:	4b78      	ldr	r3, [pc, #480]	; (8000af4 <SD_disk_ioctl+0x260>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	f003 0301 	and.w	r3, r3, #1
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8000920:	2303      	movs	r3, #3
 8000922:	e0e2      	b.n	8000aea <SD_disk_ioctl+0x256>

    SELECT();
 8000924:	f7ff fc12 	bl	800014c <SELECT>

    switch (ctrl)
 8000928:	79bb      	ldrb	r3, [r7, #6]
 800092a:	2b0d      	cmp	r3, #13
 800092c:	f200 80cc 	bhi.w	8000ac8 <SD_disk_ioctl+0x234>
 8000930:	a201      	add	r2, pc, #4	; (adr r2, 8000938 <SD_disk_ioctl+0xa4>)
 8000932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000936:	bf00      	nop
 8000938:	08000a33 	.word	0x08000a33
 800093c:	08000971 	.word	0x08000971
 8000940:	08000a23 	.word	0x08000a23
 8000944:	08000ac9 	.word	0x08000ac9
 8000948:	08000ac9 	.word	0x08000ac9
 800094c:	08000ac9 	.word	0x08000ac9
 8000950:	08000ac9 	.word	0x08000ac9
 8000954:	08000ac9 	.word	0x08000ac9
 8000958:	08000ac9 	.word	0x08000ac9
 800095c:	08000ac9 	.word	0x08000ac9
 8000960:	08000ac9 	.word	0x08000ac9
 8000964:	08000a45 	.word	0x08000a45
 8000968:	08000a69 	.word	0x08000a69
 800096c:	08000a8d 	.word	0x08000a8d
    {
    case GET_SECTOR_COUNT:
      /* SD카드 내 Sector의 개수 (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000970:	2100      	movs	r1, #0
 8000972:	2049      	movs	r0, #73	; 0x49
 8000974:	f7ff fd50 	bl	8000418 <SD_SendCmd>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	f040 80a8 	bne.w	8000ad0 <SD_disk_ioctl+0x23c>
 8000980:	f107 030c 	add.w	r3, r7, #12
 8000984:	2110      	movs	r1, #16
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff fcbc 	bl	8000304 <SD_RxDataBlock>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	f000 809e 	beq.w	8000ad0 <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1)
 8000994:	7b3b      	ldrb	r3, [r7, #12]
 8000996:	099b      	lsrs	r3, r3, #6
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2b01      	cmp	r3, #1
 800099c:	d10e      	bne.n	80009bc <SD_disk_ioctl+0x128>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800099e:	7d7b      	ldrb	r3, [r7, #21]
 80009a0:	b29a      	uxth	r2, r3
 80009a2:	7d3b      	ldrb	r3, [r7, #20]
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	021b      	lsls	r3, r3, #8
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	4413      	add	r3, r2
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	3301      	adds	r3, #1
 80009b0:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 80009b2:	8bfb      	ldrh	r3, [r7, #30]
 80009b4:	029a      	lsls	r2, r3, #10
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	e02e      	b.n	8000a1a <SD_disk_ioctl+0x186>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80009bc:	7c7b      	ldrb	r3, [r7, #17]
 80009be:	f003 030f 	and.w	r3, r3, #15
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	7dbb      	ldrb	r3, [r7, #22]
 80009c6:	09db      	lsrs	r3, r3, #7
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	4413      	add	r3, r2
 80009cc:	b2da      	uxtb	r2, r3
 80009ce:	7d7b      	ldrb	r3, [r7, #21]
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	f003 0306 	and.w	r3, r3, #6
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	4413      	add	r3, r2
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	3302      	adds	r3, #2
 80009e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80009e4:	7d3b      	ldrb	r3, [r7, #20]
 80009e6:	099b      	lsrs	r3, r3, #6
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	b29a      	uxth	r2, r3
 80009ec:	7cfb      	ldrb	r3, [r7, #19]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	4413      	add	r3, r2
 80009f6:	b29a      	uxth	r2, r3
 80009f8:	7cbb      	ldrb	r3, [r7, #18]
 80009fa:	029b      	lsls	r3, r3, #10
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	4413      	add	r3, r2
 8000a06:	b29b      	uxth	r3, r3
 8000a08:	3301      	adds	r3, #1
 8000a0a:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8000a0c:	8bfa      	ldrh	r2, [r7, #30]
 8000a0e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000a12:	3b09      	subs	r3, #9
 8000a14:	409a      	lsls	r2, r3
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 8000a20:	e056      	b.n	8000ad0 <SD_disk_ioctl+0x23c>

    case GET_SECTOR_SIZE:
      /* 섹터의 단위 크기 (WORD) */
      *(WORD*) buff = 512;
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a28:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000a30:	e055      	b.n	8000ade <SD_disk_ioctl+0x24a>

    case CTRL_SYNC:
      /* 쓰기 동기화 */
      if (SD_ReadyWait() == 0xFF)
 8000a32:	f7ff fbe9 	bl	8000208 <SD_ReadyWait>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2bff      	cmp	r3, #255	; 0xff
 8000a3a:	d14b      	bne.n	8000ad4 <SD_disk_ioctl+0x240>
        res = RES_OK;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000a42:	e047      	b.n	8000ad4 <SD_disk_ioctl+0x240>

    case MMC_GET_CSD:
      /* CSD 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8000a44:	2100      	movs	r1, #0
 8000a46:	2049      	movs	r0, #73	; 0x49
 8000a48:	f7ff fce6 	bl	8000418 <SD_SendCmd>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d142      	bne.n	8000ad8 <SD_disk_ioctl+0x244>
 8000a52:	2110      	movs	r1, #16
 8000a54:	6a38      	ldr	r0, [r7, #32]
 8000a56:	f7ff fc55 	bl	8000304 <SD_RxDataBlock>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d03b      	beq.n	8000ad8 <SD_disk_ioctl+0x244>
        res = RES_OK;
 8000a60:	2300      	movs	r3, #0
 8000a62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000a66:	e037      	b.n	8000ad8 <SD_disk_ioctl+0x244>

    case MMC_GET_CID:
      /* CID 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8000a68:	2100      	movs	r1, #0
 8000a6a:	204a      	movs	r0, #74	; 0x4a
 8000a6c:	f7ff fcd4 	bl	8000418 <SD_SendCmd>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d132      	bne.n	8000adc <SD_disk_ioctl+0x248>
 8000a76:	2110      	movs	r1, #16
 8000a78:	6a38      	ldr	r0, [r7, #32]
 8000a7a:	f7ff fc43 	bl	8000304 <SD_RxDataBlock>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d02b      	beq.n	8000adc <SD_disk_ioctl+0x248>
        res = RES_OK;
 8000a84:	2300      	movs	r3, #0
 8000a86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8000a8a:	e027      	b.n	8000adc <SD_disk_ioctl+0x248>

    case MMC_GET_OCR:
      /* OCR 정보 수신 (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	207a      	movs	r0, #122	; 0x7a
 8000a90:	f7ff fcc2 	bl	8000418 <SD_SendCmd>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d116      	bne.n	8000ac8 <SD_disk_ioctl+0x234>
      {
        for (n = 0; n < 4; n++)
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000aa0:	e00b      	b.n	8000aba <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 8000aa2:	6a3c      	ldr	r4, [r7, #32]
 8000aa4:	1c63      	adds	r3, r4, #1
 8000aa6:	623b      	str	r3, [r7, #32]
 8000aa8:	f7ff fb82 	bl	80001b0 <SPI_RxByte>
 8000aac:	4603      	mov	r3, r0
 8000aae:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8000ab0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000aba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000abe:	2b03      	cmp	r3, #3
 8000ac0:	d9ef      	bls.n	8000aa2 <SD_disk_ioctl+0x20e>
        }

        res = RES_OK;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }

    default:
      res = RES_PARERR;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ace:	e006      	b.n	8000ade <SD_disk_ioctl+0x24a>
      break;
 8000ad0:	bf00      	nop
 8000ad2:	e004      	b.n	8000ade <SD_disk_ioctl+0x24a>
      break;
 8000ad4:	bf00      	nop
 8000ad6:	e002      	b.n	8000ade <SD_disk_ioctl+0x24a>
      break;
 8000ad8:	bf00      	nop
 8000ada:	e000      	b.n	8000ade <SD_disk_ioctl+0x24a>
      break;
 8000adc:	bf00      	nop
    }

    DESELECT();
 8000ade:	f7ff fb41 	bl	8000164 <DESELECT>
    SPI_RxByte();
 8000ae2:	f7ff fb65 	bl	80001b0 <SPI_RxByte>
  }

  return res;
 8000ae6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	372c      	adds	r7, #44	; 0x2c
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd90      	pop	{r4, r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000000 	.word	0x20000000

08000af8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000afc:	f001 f84e 	bl	8001b9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b00:	f000 f820 	bl	8000b44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b04:	f000 fafe 	bl	8001104 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b08:	f000 fade 	bl	80010c8 <MX_DMA_Init>
  MX_ADC1_Init();
 8000b0c:	f000 f876 	bl	8000bfc <MX_ADC1_Init>
  MX_I2C2_Init();
 8000b10:	f000 f8c2 	bl	8000c98 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000b14:	f000 f8ee 	bl	8000cf4 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000b18:	f000 f9a0 	bl	8000e5c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b1c:	f000 fa0e 	bl	8000f3c <MX_TIM3_Init>
  MX_FATFS_Init();
 8000b20:	f004 fcaa 	bl	8005478 <MX_FATFS_Init>
  MX_TIM4_Init();
 8000b24:	f000 fa58 	bl	8000fd8 <MX_TIM4_Init>
  MX_TIM1_Init();
 8000b28:	f000 f91a 	bl	8000d60 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000b2c:	f000 faa2 	bl	8001074 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  fresult = SD_Init();
 8000b30:	f000 fb78 	bl	8001224 <SD_Init>
 8000b34:	4603      	mov	r3, r0
 8000b36:	461a      	mov	r2, r3
 8000b38:	4b01      	ldr	r3, [pc, #4]	; (8000b40 <main+0x48>)
 8000b3a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b3c:	e7fe      	b.n	8000b3c <main+0x44>
 8000b3e:	bf00      	nop
 8000b40:	20000a64 	.word	0x20000a64

08000b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b094      	sub	sp, #80	; 0x50
 8000b48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b4e:	2228      	movs	r2, #40	; 0x28
 8000b50:	2100      	movs	r1, #0
 8000b52:	4618      	mov	r0, r3
 8000b54:	f007 fe3a 	bl	80087cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b58:	f107 0314 	add.w	r3, r7, #20
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	605a      	str	r2, [r3, #4]
 8000b62:	609a      	str	r2, [r3, #8]
 8000b64:	60da      	str	r2, [r3, #12]
 8000b66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	605a      	str	r2, [r3, #4]
 8000b70:	609a      	str	r2, [r3, #8]
 8000b72:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b74:	2301      	movs	r3, #1
 8000b76:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b82:	2301      	movs	r3, #1
 8000b84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b86:	2302      	movs	r3, #2
 8000b88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b90:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000b94:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f002 f88a 	bl	8002cb4 <HAL_RCC_OscConfig>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000ba6:	f000 fb1b 	bl	80011e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000baa:	230f      	movs	r3, #15
 8000bac:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bc0:	f107 0314 	add.w	r3, r7, #20
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f002 faf4 	bl	80031b4 <HAL_RCC_ClockConfig>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000bd2:	f000 fb05 	bl	80011e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000bda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bde:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	4618      	mov	r0, r3
 8000be4:	f002 fc80 	bl	80034e8 <HAL_RCCEx_PeriphCLKConfig>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000bee:	f000 faf7 	bl	80011e0 <Error_Handler>
  }
}
 8000bf2:	bf00      	nop
 8000bf4:	3750      	adds	r7, #80	; 0x50
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
	...

08000bfc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c0c:	4b20      	ldr	r3, [pc, #128]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c0e:	4a21      	ldr	r2, [pc, #132]	; (8000c94 <MX_ADC1_Init+0x98>)
 8000c10:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c12:	4b1f      	ldr	r3, [pc, #124]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c20:	4b1b      	ldr	r3, [pc, #108]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c26:	4b1a      	ldr	r3, [pc, #104]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c28:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000c2c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c2e:	4b18      	ldr	r3, [pc, #96]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000c34:	4b16      	ldr	r3, [pc, #88]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c36:	2202      	movs	r2, #2
 8000c38:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c3a:	4815      	ldr	r0, [pc, #84]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c3c:	f001 f810 	bl	8001c60 <HAL_ADC_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000c46:	f000 facb 	bl	80011e0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000c4a:	2307      	movs	r3, #7
 8000c4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000c52:	2307      	movs	r3, #7
 8000c54:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	4619      	mov	r1, r3
 8000c5a:	480d      	ldr	r0, [pc, #52]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c5c:	f001 f8d8 	bl	8001e10 <HAL_ADC_ConfigChannel>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000c66:	f000 fabb 	bl	80011e0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000c6a:	2309      	movs	r3, #9
 8000c6c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	4619      	mov	r1, r3
 8000c76:	4806      	ldr	r0, [pc, #24]	; (8000c90 <MX_ADC1_Init+0x94>)
 8000c78:	f001 f8ca 	bl	8001e10 <HAL_ADC_ConfigChannel>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000c82:	f000 faad 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c86:	bf00      	nop
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200009a8 	.word	0x200009a8
 8000c94:	40012400 	.word	0x40012400

08000c98 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000c9e:	4a13      	ldr	r2, [pc, #76]	; (8000cec <MX_I2C2_Init+0x54>)
 8000ca0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000ca4:	4a12      	ldr	r2, [pc, #72]	; (8000cf0 <MX_I2C2_Init+0x58>)
 8000ca6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000cb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cbc:	4b0a      	ldr	r3, [pc, #40]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000cc2:	4b09      	ldr	r3, [pc, #36]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cc8:	4b07      	ldr	r3, [pc, #28]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cce:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000cd4:	4804      	ldr	r0, [pc, #16]	; (8000ce8 <MX_I2C2_Init+0x50>)
 8000cd6:	f001 fea9 	bl	8002a2c <HAL_I2C_Init>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000ce0:	f000 fa7e 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ce4:	bf00      	nop
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	2000090c 	.word	0x2000090c
 8000cec:	40005800 	.word	0x40005800
 8000cf0:	000186a0 	.word	0x000186a0

08000cf4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000cf8:	4b17      	ldr	r3, [pc, #92]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000cfa:	4a18      	ldr	r2, [pc, #96]	; (8000d5c <MX_SPI1_Init+0x68>)
 8000cfc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000cfe:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d04:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d06:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d0c:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d12:	4b11      	ldr	r3, [pc, #68]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d18:	4b0f      	ldr	r3, [pc, #60]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d1e:	4b0e      	ldr	r3, [pc, #56]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d24:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000d26:	4b0c      	ldr	r3, [pc, #48]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d28:	2210      	movs	r2, #16
 8000d2a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d2c:	4b0a      	ldr	r3, [pc, #40]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d38:	4b07      	ldr	r3, [pc, #28]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000d3e:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d40:	220a      	movs	r2, #10
 8000d42:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d44:	4804      	ldr	r0, [pc, #16]	; (8000d58 <MX_SPI1_Init+0x64>)
 8000d46:	f002 fc85 	bl	8003654 <HAL_SPI_Init>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000d50:	f000 fa46 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000a68 	.word	0x20000a68
 8000d5c:	40013000 	.word	0x40013000

08000d60 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d66:	f107 0318 	add.w	r3, r7, #24
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d74:	f107 0310 	add.w	r3, r7, #16
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000d7e:	463b      	mov	r3, r7
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d8a:	4b32      	ldr	r3, [pc, #200]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000d8c:	4a32      	ldr	r2, [pc, #200]	; (8000e58 <MX_TIM1_Init+0xf8>)
 8000d8e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000d90:	4b30      	ldr	r3, [pc, #192]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000d92:	2247      	movs	r2, #71	; 0x47
 8000d94:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d96:	4b2f      	ldr	r3, [pc, #188]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 8000d9c:	4b2d      	ldr	r3, [pc, #180]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000d9e:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8000da2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da4:	4b2b      	ldr	r3, [pc, #172]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000daa:	4b2a      	ldr	r3, [pc, #168]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db0:	4b28      	ldr	r3, [pc, #160]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000db6:	4827      	ldr	r0, [pc, #156]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000db8:	f003 f964 	bl	8004084 <HAL_TIM_Base_Init>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8000dc2:	f000 fa0d 	bl	80011e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dca:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000dcc:	f107 0318 	add.w	r3, r7, #24
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4820      	ldr	r0, [pc, #128]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000dd4:	f003 fbec 	bl	80045b0 <HAL_TIM_ConfigClockSource>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000dde:	f000 f9ff 	bl	80011e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000de2:	481c      	ldr	r0, [pc, #112]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000de4:	f003 f9f0 	bl	80041c8 <HAL_TIM_IC_Init>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000dee:	f000 f9f7 	bl	80011e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000dfa:	f107 0310 	add.w	r3, r7, #16
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4814      	ldr	r0, [pc, #80]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000e02:	f003 fecd 	bl	8004ba0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8000e0c:	f000 f9e8 	bl	80011e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000e10:	2300      	movs	r3, #0
 8000e12:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000e14:	2301      	movs	r3, #1
 8000e16:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8000e1c:	230f      	movs	r3, #15
 8000e1e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000e20:	463b      	mov	r3, r7
 8000e22:	2200      	movs	r2, #0
 8000e24:	4619      	mov	r1, r3
 8000e26:	480b      	ldr	r0, [pc, #44]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000e28:	f003 fb2e 	bl	8004488 <HAL_TIM_IC_ConfigChannel>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000e32:	f000 f9d5 	bl	80011e0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000e36:	463b      	mov	r3, r7
 8000e38:	2204      	movs	r2, #4
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4805      	ldr	r0, [pc, #20]	; (8000e54 <MX_TIM1_Init+0xf4>)
 8000e3e:	f003 fb23 	bl	8004488 <HAL_TIM_IC_ConfigChannel>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8000e48:	f000 f9ca 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000e4c:	bf00      	nop
 8000e4e:	3728      	adds	r7, #40	; 0x28
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000a1c 	.word	0x20000a1c
 8000e58:	40012c00 	.word	0x40012c00

08000e5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08a      	sub	sp, #40	; 0x28
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e62:	f107 0318 	add.w	r3, r7, #24
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e70:	f107 0310 	add.w	r3, r7, #16
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]
 8000e84:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e86:	4b2c      	ldr	r3, [pc, #176]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000e88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000e8e:	4b2a      	ldr	r3, [pc, #168]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000e90:	2247      	movs	r2, #71	; 0x47
 8000e92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e94:	4b28      	ldr	r3, [pc, #160]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49999;
 8000e9a:	4b27      	ldr	r3, [pc, #156]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000e9c:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8000ea0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ea2:	4b25      	ldr	r3, [pc, #148]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ea8:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000eae:	4822      	ldr	r0, [pc, #136]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000eb0:	f003 f8e8 	bl	8004084 <HAL_TIM_Base_Init>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8000eba:	f000 f991 	bl	80011e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ebe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ec2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ec4:	f107 0318 	add.w	r3, r7, #24
 8000ec8:	4619      	mov	r1, r3
 8000eca:	481b      	ldr	r0, [pc, #108]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000ecc:	f003 fb70 	bl	80045b0 <HAL_TIM_ConfigClockSource>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000ed6:	f000 f983 	bl	80011e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000eda:	4817      	ldr	r0, [pc, #92]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000edc:	f003 f974 	bl	80041c8 <HAL_TIM_IC_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000ee6:	f000 f97b 	bl	80011e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ef2:	f107 0310 	add.w	r3, r7, #16
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	480f      	ldr	r0, [pc, #60]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000efa:	f003 fe51 	bl	8004ba0 <HAL_TIMEx_MasterConfigSynchronization>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8000f04:	f000 f96c 	bl	80011e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000f10:	2300      	movs	r3, #0
 8000f12:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8000f14:	230f      	movs	r3, #15
 8000f16:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000f18:	463b      	mov	r3, r7
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4806      	ldr	r0, [pc, #24]	; (8000f38 <MX_TIM2_Init+0xdc>)
 8000f20:	f003 fab2 	bl	8004488 <HAL_TIM_IC_ConfigChannel>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8000f2a:	f000 f959 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f2e:	bf00      	nop
 8000f30:	3728      	adds	r7, #40	; 0x28
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000ac0 	.word	0x20000ac0

08000f3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f42:	f107 0308 	add.w	r3, r7, #8
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f50:	463b      	mov	r3, r7
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f58:	4b1d      	ldr	r3, [pc, #116]	; (8000fd0 <MX_TIM3_Init+0x94>)
 8000f5a:	4a1e      	ldr	r2, [pc, #120]	; (8000fd4 <MX_TIM3_Init+0x98>)
 8000f5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <MX_TIM3_Init+0x94>)
 8000f60:	2247      	movs	r2, #71	; 0x47
 8000f62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f64:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <MX_TIM3_Init+0x94>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000f6a:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <MX_TIM3_Init+0x94>)
 8000f6c:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8000f70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f72:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <MX_TIM3_Init+0x94>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f78:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <MX_TIM3_Init+0x94>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f7e:	4814      	ldr	r0, [pc, #80]	; (8000fd0 <MX_TIM3_Init+0x94>)
 8000f80:	f003 f880 	bl	8004084 <HAL_TIM_Base_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000f8a:	f000 f929 	bl	80011e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f94:	f107 0308 	add.w	r3, r7, #8
 8000f98:	4619      	mov	r1, r3
 8000f9a:	480d      	ldr	r0, [pc, #52]	; (8000fd0 <MX_TIM3_Init+0x94>)
 8000f9c:	f003 fb08 	bl	80045b0 <HAL_TIM_ConfigClockSource>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000fa6:	f000 f91b 	bl	80011e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000faa:	2300      	movs	r3, #0
 8000fac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fb2:	463b      	mov	r3, r7
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4806      	ldr	r0, [pc, #24]	; (8000fd0 <MX_TIM3_Init+0x94>)
 8000fb8:	f003 fdf2 	bl	8004ba0 <HAL_TIMEx_MasterConfigSynchronization>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000fc2:	f000 f90d 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000fc6:	bf00      	nop
 8000fc8:	3718      	adds	r7, #24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000960 	.word	0x20000960
 8000fd4:	40000400 	.word	0x40000400

08000fd8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fde:	f107 0308 	add.w	r3, r7, #8
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fec:	463b      	mov	r3, r7
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000ff4:	4b1d      	ldr	r3, [pc, #116]	; (800106c <MX_TIM4_Init+0x94>)
 8000ff6:	4a1e      	ldr	r2, [pc, #120]	; (8001070 <MX_TIM4_Init+0x98>)
 8000ff8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8000ffa:	4b1c      	ldr	r3, [pc, #112]	; (800106c <MX_TIM4_Init+0x94>)
 8000ffc:	2247      	movs	r2, #71	; 0x47
 8000ffe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001000:	4b1a      	ldr	r3, [pc, #104]	; (800106c <MX_TIM4_Init+0x94>)
 8001002:	2200      	movs	r2, #0
 8001004:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8001006:	4b19      	ldr	r3, [pc, #100]	; (800106c <MX_TIM4_Init+0x94>)
 8001008:	f242 720f 	movw	r2, #9999	; 0x270f
 800100c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800100e:	4b17      	ldr	r3, [pc, #92]	; (800106c <MX_TIM4_Init+0x94>)
 8001010:	2200      	movs	r2, #0
 8001012:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001014:	4b15      	ldr	r3, [pc, #84]	; (800106c <MX_TIM4_Init+0x94>)
 8001016:	2200      	movs	r2, #0
 8001018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800101a:	4814      	ldr	r0, [pc, #80]	; (800106c <MX_TIM4_Init+0x94>)
 800101c:	f003 f832 	bl	8004084 <HAL_TIM_Base_Init>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001026:	f000 f8db 	bl	80011e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800102a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800102e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001030:	f107 0308 	add.w	r3, r7, #8
 8001034:	4619      	mov	r1, r3
 8001036:	480d      	ldr	r0, [pc, #52]	; (800106c <MX_TIM4_Init+0x94>)
 8001038:	f003 faba 	bl	80045b0 <HAL_TIM_ConfigClockSource>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001042:	f000 f8cd 	bl	80011e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001046:	2300      	movs	r3, #0
 8001048:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800104a:	2300      	movs	r3, #0
 800104c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800104e:	463b      	mov	r3, r7
 8001050:	4619      	mov	r1, r3
 8001052:	4806      	ldr	r0, [pc, #24]	; (800106c <MX_TIM4_Init+0x94>)
 8001054:	f003 fda4 	bl	8004ba0 <HAL_TIMEx_MasterConfigSynchronization>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800105e:	f000 f8bf 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001062:	bf00      	nop
 8001064:	3718      	adds	r7, #24
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	200008c4 	.word	0x200008c4
 8001070:	40000800 	.word	0x40000800

08001074 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <MX_USART2_UART_Init+0x4c>)
 800107a:	4a12      	ldr	r2, [pc, #72]	; (80010c4 <MX_USART2_UART_Init+0x50>)
 800107c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800107e:	4b10      	ldr	r3, [pc, #64]	; (80010c0 <MX_USART2_UART_Init+0x4c>)
 8001080:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001084:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001086:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <MX_USART2_UART_Init+0x4c>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800108c:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <MX_USART2_UART_Init+0x4c>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001092:	4b0b      	ldr	r3, [pc, #44]	; (80010c0 <MX_USART2_UART_Init+0x4c>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <MX_USART2_UART_Init+0x4c>)
 800109a:	220c      	movs	r2, #12
 800109c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109e:	4b08      	ldr	r3, [pc, #32]	; (80010c0 <MX_USART2_UART_Init+0x4c>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <MX_USART2_UART_Init+0x4c>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010aa:	4805      	ldr	r0, [pc, #20]	; (80010c0 <MX_USART2_UART_Init+0x4c>)
 80010ac:	f003 fde8 	bl	8004c80 <HAL_UART_Init>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010b6:	f000 f893 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	20000b08 	.word	0x20000b08
 80010c4:	40004400 	.word	0x40004400

080010c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010ce:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <MX_DMA_Init+0x38>)
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	4a0b      	ldr	r2, [pc, #44]	; (8001100 <MX_DMA_Init+0x38>)
 80010d4:	f043 0301 	orr.w	r3, r3, #1
 80010d8:	6153      	str	r3, [r2, #20]
 80010da:	4b09      	ldr	r3, [pc, #36]	; (8001100 <MX_DMA_Init+0x38>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2100      	movs	r1, #0
 80010ea:	200b      	movs	r0, #11
 80010ec:	f001 f8a1 	bl	8002232 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010f0:	200b      	movs	r0, #11
 80010f2:	f001 f8ba 	bl	800226a <HAL_NVIC_EnableIRQ>

}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40021000 	.word	0x40021000

08001104 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b088      	sub	sp, #32
 8001108:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110a:	f107 0310 	add.w	r3, r7, #16
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	609a      	str	r2, [r3, #8]
 8001116:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001118:	4b2e      	ldr	r3, [pc, #184]	; (80011d4 <MX_GPIO_Init+0xd0>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	4a2d      	ldr	r2, [pc, #180]	; (80011d4 <MX_GPIO_Init+0xd0>)
 800111e:	f043 0310 	orr.w	r3, r3, #16
 8001122:	6193      	str	r3, [r2, #24]
 8001124:	4b2b      	ldr	r3, [pc, #172]	; (80011d4 <MX_GPIO_Init+0xd0>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	f003 0310 	and.w	r3, r3, #16
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001130:	4b28      	ldr	r3, [pc, #160]	; (80011d4 <MX_GPIO_Init+0xd0>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	4a27      	ldr	r2, [pc, #156]	; (80011d4 <MX_GPIO_Init+0xd0>)
 8001136:	f043 0320 	orr.w	r3, r3, #32
 800113a:	6193      	str	r3, [r2, #24]
 800113c:	4b25      	ldr	r3, [pc, #148]	; (80011d4 <MX_GPIO_Init+0xd0>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	f003 0320 	and.w	r3, r3, #32
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001148:	4b22      	ldr	r3, [pc, #136]	; (80011d4 <MX_GPIO_Init+0xd0>)
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	4a21      	ldr	r2, [pc, #132]	; (80011d4 <MX_GPIO_Init+0xd0>)
 800114e:	f043 0304 	orr.w	r3, r3, #4
 8001152:	6193      	str	r3, [r2, #24]
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <MX_GPIO_Init+0xd0>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001160:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <MX_GPIO_Init+0xd0>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	4a1b      	ldr	r2, [pc, #108]	; (80011d4 <MX_GPIO_Init+0xd0>)
 8001166:	f043 0308 	orr.w	r3, r3, #8
 800116a:	6193      	str	r3, [r2, #24]
 800116c:	4b19      	ldr	r3, [pc, #100]	; (80011d4 <MX_GPIO_Init+0xd0>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	f003 0308 	and.w	r3, r3, #8
 8001174:	603b      	str	r3, [r7, #0]
 8001176:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800117e:	4816      	ldr	r0, [pc, #88]	; (80011d8 <MX_GPIO_Init+0xd4>)
 8001180:	f001 fc22 	bl	80029c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001184:	2200      	movs	r2, #0
 8001186:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800118a:	4814      	ldr	r0, [pc, #80]	; (80011dc <MX_GPIO_Init+0xd8>)
 800118c:	f001 fc1c 	bl	80029c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LEDB_Pin */
  GPIO_InitStruct.Pin = LEDB_Pin;
 8001190:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001194:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2302      	movs	r3, #2
 80011a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEDB_GPIO_Port, &GPIO_InitStruct);
 80011a2:	f107 0310 	add.w	r3, r7, #16
 80011a6:	4619      	mov	r1, r3
 80011a8:	480b      	ldr	r0, [pc, #44]	; (80011d8 <MX_GPIO_Init+0xd4>)
 80011aa:	f001 fa89 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80011ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b4:	2301      	movs	r3, #1
 80011b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80011bc:	2301      	movs	r3, #1
 80011be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80011c0:	f107 0310 	add.w	r3, r7, #16
 80011c4:	4619      	mov	r1, r3
 80011c6:	4805      	ldr	r0, [pc, #20]	; (80011dc <MX_GPIO_Init+0xd8>)
 80011c8:	f001 fa7a 	bl	80026c0 <HAL_GPIO_Init>

}
 80011cc:	bf00      	nop
 80011ce:	3720      	adds	r7, #32
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40011000 	.word	0x40011000
 80011dc:	40010800 	.word	0x40010800

080011e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e4:	b672      	cpsid	i
}
 80011e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e8:	e7fe      	b.n	80011e8 <Error_Handler+0x8>
	...

080011ec <bufclear>:
		i++;
	return i;
}

void bufclear(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
	for (int i=0; i<SD_BUFFSIZE; i++)
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
 80011f6:	e009      	b.n	800120c <bufclear+0x20>
		sdCard.buffer[i] = '\0';
 80011f8:	4a09      	ldr	r2, [pc, #36]	; (8001220 <bufclear+0x34>)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	f203 4364 	addw	r3, r3, #1124	; 0x464
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<SD_BUFFSIZE; i++)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	3301      	adds	r3, #1
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b1f      	cmp	r3, #31
 8001210:	ddf2      	ble.n	80011f8 <bufclear+0xc>
}
 8001212:	bf00      	nop
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	200002e0 	.word	0x200002e0

08001224 <SD_Init>:

FRESULT SD_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
	fresult = f_mount(&sdCard.fs, "", 0);
 8001228:	2200      	movs	r2, #0
 800122a:	4925      	ldr	r1, [pc, #148]	; (80012c0 <SD_Init+0x9c>)
 800122c:	4825      	ldr	r0, [pc, #148]	; (80012c4 <SD_Init+0xa0>)
 800122e:	f006 fc67 	bl	8007b00 <f_mount>
 8001232:	4603      	mov	r3, r0
 8001234:	461a      	mov	r2, r3
 8001236:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <SD_Init+0xa4>)
 8001238:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 800123a:	4b23      	ldr	r3, [pc, #140]	; (80012c8 <SD_Init+0xa4>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d002      	beq.n	8001248 <SD_Init+0x24>
		return fresult;
 8001242:	4b21      	ldr	r3, [pc, #132]	; (80012c8 <SD_Init+0xa4>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	e039      	b.n	80012bc <SD_Init+0x98>

	fresult = SD_loadSettings();
 8001248:	f000 f844 	bl	80012d4 <SD_loadSettings>
 800124c:	4603      	mov	r3, r0
 800124e:	461a      	mov	r2, r3
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <SD_Init+0xa4>)
 8001252:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8001254:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <SD_Init+0xa4>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d002      	beq.n	8001262 <SD_Init+0x3e>
		return fresult;
 800125c:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <SD_Init+0xa4>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	e02c      	b.n	80012bc <SD_Init+0x98>


	fresult = SD_createFile();
 8001262:	f000 f8ad 	bl	80013c0 <SD_createFile>
 8001266:	4603      	mov	r3, r0
 8001268:	461a      	mov	r2, r3
 800126a:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <SD_Init+0xa4>)
 800126c:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <SD_Init+0xa4>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d002      	beq.n	800127c <SD_Init+0x58>
		return fresult;
 8001276:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <SD_Init+0xa4>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	e01f      	b.n	80012bc <SD_Init+0x98>

	bufclear();
 800127c:	f7ff ffb6 	bl	80011ec <bufclear>

	LDEBUG;
 8001280:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001284:	4811      	ldr	r0, [pc, #68]	; (80012cc <SD_Init+0xa8>)
 8001286:	f001 fbb7 	bl	80029f8 <HAL_GPIO_TogglePin>
	sdCard.longCounter = 0;
 800128a:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <SD_Init+0xa0>)
 800128c:	2200      	movs	r2, #0
 800128e:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
	sdCard.blen = 0;
 8001292:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <SD_Init+0xa0>)
 8001294:	2200      	movs	r2, #0
 8001296:	f8c3 245c 	str.w	r2, [r3, #1116]	; 0x45c
	sdCard.blenLong = 0;
 800129a:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <SD_Init+0xa0>)
 800129c:	2200      	movs	r2, #0
 800129e:	f8c3 2460 	str.w	r2, [r3, #1120]	; 0x460
	sdCard.counter = 0;
 80012a2:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <SD_Init+0xa0>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	f8a3 25d0 	strh.w	r2, [r3, #1488]	; 0x5d0
	sdCard.timer = 0;
 80012aa:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <SD_Init+0xa0>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	f8a3 25d2 	strh.w	r2, [r3, #1490]	; 0x5d2

	HAL_TIM_Base_Start_IT(&htim2);
 80012b2:	4807      	ldr	r0, [pc, #28]	; (80012d0 <SD_Init+0xac>)
 80012b4:	f002 ff36 	bl	8004124 <HAL_TIM_Base_Start_IT>

	return fresult;
 80012b8:	4b03      	ldr	r3, [pc, #12]	; (80012c8 <SD_Init+0xa4>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	08009068 	.word	0x08009068
 80012c4:	200002e0 	.word	0x200002e0
 80012c8:	20000a64 	.word	0x20000a64
 80012cc:	40011000 	.word	0x40011000
 80012d0:	20000ac0 	.word	0x20000ac0

080012d4 <SD_loadSettings>:

FRESULT SD_loadSettings(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
	int len;

	sprintf(sdCard.filname,"settings.ini");
 80012da:	4930      	ldr	r1, [pc, #192]	; (800139c <SD_loadSettings+0xc8>)
 80012dc:	4830      	ldr	r0, [pc, #192]	; (80013a0 <SD_loadSettings+0xcc>)
 80012de:	f007 fa7d 	bl	80087dc <siprintf>
	fresult = f_open(&sdCard.fil, sdCard.filname, FA_OPEN_EXISTING | FA_READ);
 80012e2:	2201      	movs	r2, #1
 80012e4:	492e      	ldr	r1, [pc, #184]	; (80013a0 <SD_loadSettings+0xcc>)
 80012e6:	482f      	ldr	r0, [pc, #188]	; (80013a4 <SD_loadSettings+0xd0>)
 80012e8:	f006 fc52 	bl	8007b90 <f_open>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	4b2d      	ldr	r3, [pc, #180]	; (80013a8 <SD_loadSettings+0xd4>)
 80012f2:	701a      	strb	r2, [r3, #0]

	if (fresult == FR_NO_FILE)
 80012f4:	4b2c      	ldr	r3, [pc, #176]	; (80013a8 <SD_loadSettings+0xd4>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b04      	cmp	r3, #4
 80012fa:	d133      	bne.n	8001364 <SD_loadSettings+0x90>
	{
		fresult = f_open(&sdCard.fil, sdCard.filname, FA_OPEN_ALWAYS | FA_WRITE);
 80012fc:	2212      	movs	r2, #18
 80012fe:	4928      	ldr	r1, [pc, #160]	; (80013a0 <SD_loadSettings+0xcc>)
 8001300:	4828      	ldr	r0, [pc, #160]	; (80013a4 <SD_loadSettings+0xd0>)
 8001302:	f006 fc45 	bl	8007b90 <f_open>
 8001306:	4603      	mov	r3, r0
 8001308:	461a      	mov	r2, r3
 800130a:	4b27      	ldr	r3, [pc, #156]	; (80013a8 <SD_loadSettings+0xd4>)
 800130c:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 800130e:	4b26      	ldr	r3, [pc, #152]	; (80013a8 <SD_loadSettings+0xd4>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d002      	beq.n	800131c <SD_loadSettings+0x48>
			return fresult;
 8001316:	4b24      	ldr	r3, [pc, #144]	; (80013a8 <SD_loadSettings+0xd4>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	e03b      	b.n	8001394 <SD_loadSettings+0xc0>

		len = sprintf(sdCard.buffer,"MODE=0\n");
 800131c:	4923      	ldr	r1, [pc, #140]	; (80013ac <SD_loadSettings+0xd8>)
 800131e:	4824      	ldr	r0, [pc, #144]	; (80013b0 <SD_loadSettings+0xdc>)
 8001320:	f007 fa5c 	bl	80087dc <siprintf>
 8001324:	6178      	str	r0, [r7, #20]
		fresult = f_write(&sdCard.fil, sdCard.buffer, len, &sdCard.bw);
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	4b22      	ldr	r3, [pc, #136]	; (80013b4 <SD_loadSettings+0xe0>)
 800132a:	4921      	ldr	r1, [pc, #132]	; (80013b0 <SD_loadSettings+0xdc>)
 800132c:	481d      	ldr	r0, [pc, #116]	; (80013a4 <SD_loadSettings+0xd0>)
 800132e:	f006 ff04 	bl	800813a <f_write>
 8001332:	4603      	mov	r3, r0
 8001334:	461a      	mov	r2, r3
 8001336:	4b1c      	ldr	r3, [pc, #112]	; (80013a8 <SD_loadSettings+0xd4>)
 8001338:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 800133a:	4b1b      	ldr	r3, [pc, #108]	; (80013a8 <SD_loadSettings+0xd4>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d002      	beq.n	8001348 <SD_loadSettings+0x74>
			return fresult;
 8001342:	4b19      	ldr	r3, [pc, #100]	; (80013a8 <SD_loadSettings+0xd4>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	e025      	b.n	8001394 <SD_loadSettings+0xc0>

		fresult = f_close(&sdCard.fil);
 8001348:	4816      	ldr	r0, [pc, #88]	; (80013a4 <SD_loadSettings+0xd0>)
 800134a:	f007 f92c 	bl	80085a6 <f_close>
 800134e:	4603      	mov	r3, r0
 8001350:	461a      	mov	r2, r3
 8001352:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <SD_loadSettings+0xd4>)
 8001354:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 8001356:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <SD_loadSettings+0xd4>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d018      	beq.n	8001390 <SD_loadSettings+0xbc>
			return fresult;
 800135e:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <SD_loadSettings+0xd4>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	e017      	b.n	8001394 <SD_loadSettings+0xc0>
	}
	else if (fresult == FR_OK)
 8001364:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <SD_loadSettings+0xd4>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d111      	bne.n	8001390 <SD_loadSettings+0xbc>
	{
		fresult = f_read(&sdCard.fil, sdCard.longBuffer, SD_BUFFSIZE_LONG*SD_BUFFSIZE-1, &sdCard.br);
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <SD_loadSettings+0xe4>)
 800136e:	f240 123f 	movw	r2, #319	; 0x13f
 8001372:	4912      	ldr	r1, [pc, #72]	; (80013bc <SD_loadSettings+0xe8>)
 8001374:	480b      	ldr	r0, [pc, #44]	; (80013a4 <SD_loadSettings+0xd0>)
 8001376:	f006 fd8b 	bl	8007e90 <f_read>
 800137a:	4603      	mov	r3, r0
 800137c:	461a      	mov	r2, r3
 800137e:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <SD_loadSettings+0xd4>)
 8001380:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 8001382:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <SD_loadSettings+0xd4>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d002      	beq.n	8001390 <SD_loadSettings+0xbc>
			return fresult;
 800138a:	4b07      	ldr	r3, [pc, #28]	; (80013a8 <SD_loadSettings+0xd4>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	e001      	b.n	8001394 <SD_loadSettings+0xc0>
		char setting[16];


	}

	return fresult;
 8001390:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <SD_loadSettings+0xd4>)
 8001392:	781b      	ldrb	r3, [r3, #0]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3718      	adds	r7, #24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	0800906c 	.word	0x0800906c
 80013a0:	200008a4 	.word	0x200008a4
 80013a4:	20000710 	.word	0x20000710
 80013a8:	20000a64 	.word	0x20000a64
 80013ac:	0800907c 	.word	0x0800907c
 80013b0:	20000744 	.word	0x20000744
 80013b4:	200008bc 	.word	0x200008bc
 80013b8:	200008b8 	.word	0x200008b8
 80013bc:	20000764 	.word	0x20000764

080013c0 <SD_createFile>:

FRESULT SD_createFile(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
	int len;

	int filnum = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	607b      	str	r3, [r7, #4]

	do
	{
		sprintf(sdCard.filname,"file%.3d.txt",filnum);
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	4921      	ldr	r1, [pc, #132]	; (8001454 <SD_createFile+0x94>)
 80013ce:	4822      	ldr	r0, [pc, #136]	; (8001458 <SD_createFile+0x98>)
 80013d0:	f007 fa04 	bl	80087dc <siprintf>
		fresult = f_open(&sdCard.fil, sdCard.filname, FA_CREATE_NEW | FA_WRITE);
 80013d4:	2206      	movs	r2, #6
 80013d6:	4920      	ldr	r1, [pc, #128]	; (8001458 <SD_createFile+0x98>)
 80013d8:	4820      	ldr	r0, [pc, #128]	; (800145c <SD_createFile+0x9c>)
 80013da:	f006 fbd9 	bl	8007b90 <f_open>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b1f      	ldr	r3, [pc, #124]	; (8001460 <SD_createFile+0xa0>)
 80013e4:	701a      	strb	r2, [r3, #0]
		filnum++;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	3301      	adds	r3, #1
 80013ea:	607b      	str	r3, [r7, #4]
		LDEBUG;
 80013ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013f0:	481c      	ldr	r0, [pc, #112]	; (8001464 <SD_createFile+0xa4>)
 80013f2:	f001 fb01 	bl	80029f8 <HAL_GPIO_TogglePin>
	}
	while(fresult == FR_EXIST);
 80013f6:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <SD_createFile+0xa0>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b08      	cmp	r3, #8
 80013fc:	d0e5      	beq.n	80013ca <SD_createFile+0xa>

	len = sprintf(sdCard.buffer,"\n");
 80013fe:	491a      	ldr	r1, [pc, #104]	; (8001468 <SD_createFile+0xa8>)
 8001400:	481a      	ldr	r0, [pc, #104]	; (800146c <SD_createFile+0xac>)
 8001402:	f007 f9eb 	bl	80087dc <siprintf>
 8001406:	6038      	str	r0, [r7, #0]
	fresult = f_write(&sdCard.fil, sdCard.buffer, len, &sdCard.bw);
 8001408:	683a      	ldr	r2, [r7, #0]
 800140a:	4b19      	ldr	r3, [pc, #100]	; (8001470 <SD_createFile+0xb0>)
 800140c:	4917      	ldr	r1, [pc, #92]	; (800146c <SD_createFile+0xac>)
 800140e:	4813      	ldr	r0, [pc, #76]	; (800145c <SD_createFile+0x9c>)
 8001410:	f006 fe93 	bl	800813a <f_write>
 8001414:	4603      	mov	r3, r0
 8001416:	461a      	mov	r2, r3
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <SD_createFile+0xa0>)
 800141a:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 800141c:	4b10      	ldr	r3, [pc, #64]	; (8001460 <SD_createFile+0xa0>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d002      	beq.n	800142a <SD_createFile+0x6a>
		return fresult;
 8001424:	4b0e      	ldr	r3, [pc, #56]	; (8001460 <SD_createFile+0xa0>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	e00f      	b.n	800144a <SD_createFile+0x8a>

	fresult = f_close(&sdCard.fil);
 800142a:	480c      	ldr	r0, [pc, #48]	; (800145c <SD_createFile+0x9c>)
 800142c:	f007 f8bb 	bl	80085a6 <f_close>
 8001430:	4603      	mov	r3, r0
 8001432:	461a      	mov	r2, r3
 8001434:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <SD_createFile+0xa0>)
 8001436:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8001438:	4b09      	ldr	r3, [pc, #36]	; (8001460 <SD_createFile+0xa0>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d002      	beq.n	8001446 <SD_createFile+0x86>
		return fresult;
 8001440:	4b07      	ldr	r3, [pc, #28]	; (8001460 <SD_createFile+0xa0>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	e001      	b.n	800144a <SD_createFile+0x8a>

	return fresult;
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <SD_createFile+0xa0>)
 8001448:	781b      	ldrb	r3, [r3, #0]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	08009084 	.word	0x08009084
 8001458:	200008a4 	.word	0x200008a4
 800145c:	20000710 	.word	0x20000710
 8001460:	20000a64 	.word	0x20000a64
 8001464:	40011000 	.word	0x40011000
 8001468:	08009094 	.word	0x08009094
 800146c:	20000744 	.word	0x20000744
 8001470:	200008bc 	.word	0x200008bc

08001474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800147a:	4b15      	ldr	r3, [pc, #84]	; (80014d0 <HAL_MspInit+0x5c>)
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	4a14      	ldr	r2, [pc, #80]	; (80014d0 <HAL_MspInit+0x5c>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6193      	str	r3, [r2, #24]
 8001486:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <HAL_MspInit+0x5c>)
 8001488:	699b      	ldr	r3, [r3, #24]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001492:	4b0f      	ldr	r3, [pc, #60]	; (80014d0 <HAL_MspInit+0x5c>)
 8001494:	69db      	ldr	r3, [r3, #28]
 8001496:	4a0e      	ldr	r2, [pc, #56]	; (80014d0 <HAL_MspInit+0x5c>)
 8001498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800149c:	61d3      	str	r3, [r2, #28]
 800149e:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <HAL_MspInit+0x5c>)
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014aa:	4b0a      	ldr	r3, [pc, #40]	; (80014d4 <HAL_MspInit+0x60>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	4a04      	ldr	r2, [pc, #16]	; (80014d4 <HAL_MspInit+0x60>)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014c6:	bf00      	nop
 80014c8:	3714      	adds	r7, #20
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr
 80014d0:	40021000 	.word	0x40021000
 80014d4:	40010000 	.word	0x40010000

080014d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	; 0x28
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 0318 	add.w	r3, r7, #24
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a33      	ldr	r2, [pc, #204]	; (80015c0 <HAL_ADC_MspInit+0xe8>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d15f      	bne.n	80015b8 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014f8:	4b32      	ldr	r3, [pc, #200]	; (80015c4 <HAL_ADC_MspInit+0xec>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a31      	ldr	r2, [pc, #196]	; (80015c4 <HAL_ADC_MspInit+0xec>)
 80014fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b2f      	ldr	r3, [pc, #188]	; (80015c4 <HAL_ADC_MspInit+0xec>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800150c:	617b      	str	r3, [r7, #20]
 800150e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001510:	4b2c      	ldr	r3, [pc, #176]	; (80015c4 <HAL_ADC_MspInit+0xec>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4a2b      	ldr	r2, [pc, #172]	; (80015c4 <HAL_ADC_MspInit+0xec>)
 8001516:	f043 0304 	orr.w	r3, r3, #4
 800151a:	6193      	str	r3, [r2, #24]
 800151c:	4b29      	ldr	r3, [pc, #164]	; (80015c4 <HAL_ADC_MspInit+0xec>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	613b      	str	r3, [r7, #16]
 8001526:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001528:	4b26      	ldr	r3, [pc, #152]	; (80015c4 <HAL_ADC_MspInit+0xec>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	4a25      	ldr	r2, [pc, #148]	; (80015c4 <HAL_ADC_MspInit+0xec>)
 800152e:	f043 0308 	orr.w	r3, r3, #8
 8001532:	6193      	str	r3, [r2, #24]
 8001534:	4b23      	ldr	r3, [pc, #140]	; (80015c4 <HAL_ADC_MspInit+0xec>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	f003 0308 	and.w	r3, r3, #8
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001540:	2380      	movs	r3, #128	; 0x80
 8001542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001544:	2303      	movs	r3, #3
 8001546:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001548:	f107 0318 	add.w	r3, r7, #24
 800154c:	4619      	mov	r1, r3
 800154e:	481e      	ldr	r0, [pc, #120]	; (80015c8 <HAL_ADC_MspInit+0xf0>)
 8001550:	f001 f8b6 	bl	80026c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001554:	2302      	movs	r3, #2
 8001556:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001558:	2303      	movs	r3, #3
 800155a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155c:	f107 0318 	add.w	r3, r7, #24
 8001560:	4619      	mov	r1, r3
 8001562:	481a      	ldr	r0, [pc, #104]	; (80015cc <HAL_ADC_MspInit+0xf4>)
 8001564:	f001 f8ac 	bl	80026c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001568:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 800156a:	4a1a      	ldr	r2, [pc, #104]	; (80015d4 <HAL_ADC_MspInit+0xfc>)
 800156c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800156e:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 8001570:	2200      	movs	r2, #0
 8001572:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001574:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800157a:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 800157c:	2280      	movs	r2, #128	; 0x80
 800157e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001580:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 8001582:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001586:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 800158a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800158e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 8001592:	2220      	movs	r2, #32
 8001594:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001596:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 8001598:	2200      	movs	r2, #0
 800159a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800159c:	480c      	ldr	r0, [pc, #48]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 800159e:	f000 fe7f 	bl	80022a0 <HAL_DMA_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 80015a8:	f7ff fe1a 	bl	80011e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4a08      	ldr	r2, [pc, #32]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 80015b0:	621a      	str	r2, [r3, #32]
 80015b2:	4a07      	ldr	r2, [pc, #28]	; (80015d0 <HAL_ADC_MspInit+0xf8>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015b8:	bf00      	nop
 80015ba:	3728      	adds	r7, #40	; 0x28
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40012400 	.word	0x40012400
 80015c4:	40021000 	.word	0x40021000
 80015c8:	40010800 	.word	0x40010800
 80015cc:	40010c00 	.word	0x40010c00
 80015d0:	200009d8 	.word	0x200009d8
 80015d4:	40020008 	.word	0x40020008

080015d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b088      	sub	sp, #32
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e0:	f107 0310 	add.w	r3, r7, #16
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a16      	ldr	r2, [pc, #88]	; (800164c <HAL_I2C_MspInit+0x74>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d124      	bne.n	8001642 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f8:	4b15      	ldr	r3, [pc, #84]	; (8001650 <HAL_I2C_MspInit+0x78>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	4a14      	ldr	r2, [pc, #80]	; (8001650 <HAL_I2C_MspInit+0x78>)
 80015fe:	f043 0308 	orr.w	r3, r3, #8
 8001602:	6193      	str	r3, [r2, #24]
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <HAL_I2C_MspInit+0x78>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	f003 0308 	and.w	r3, r3, #8
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001610:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001614:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001616:	2312      	movs	r3, #18
 8001618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800161a:	2303      	movs	r3, #3
 800161c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161e:	f107 0310 	add.w	r3, r7, #16
 8001622:	4619      	mov	r1, r3
 8001624:	480b      	ldr	r0, [pc, #44]	; (8001654 <HAL_I2C_MspInit+0x7c>)
 8001626:	f001 f84b 	bl	80026c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_I2C_MspInit+0x78>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	4a08      	ldr	r2, [pc, #32]	; (8001650 <HAL_I2C_MspInit+0x78>)
 8001630:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001634:	61d3      	str	r3, [r2, #28]
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <HAL_I2C_MspInit+0x78>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001642:	bf00      	nop
 8001644:	3720      	adds	r7, #32
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40005800 	.word	0x40005800
 8001650:	40021000 	.word	0x40021000
 8001654:	40010c00 	.word	0x40010c00

08001658 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08a      	sub	sp, #40	; 0x28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a26      	ldr	r2, [pc, #152]	; (800170c <HAL_SPI_MspInit+0xb4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d145      	bne.n	8001704 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001678:	4b25      	ldr	r3, [pc, #148]	; (8001710 <HAL_SPI_MspInit+0xb8>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	4a24      	ldr	r2, [pc, #144]	; (8001710 <HAL_SPI_MspInit+0xb8>)
 800167e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001682:	6193      	str	r3, [r2, #24]
 8001684:	4b22      	ldr	r3, [pc, #136]	; (8001710 <HAL_SPI_MspInit+0xb8>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001690:	4b1f      	ldr	r3, [pc, #124]	; (8001710 <HAL_SPI_MspInit+0xb8>)
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	4a1e      	ldr	r2, [pc, #120]	; (8001710 <HAL_SPI_MspInit+0xb8>)
 8001696:	f043 0308 	orr.w	r3, r3, #8
 800169a:	6193      	str	r3, [r2, #24]
 800169c:	4b1c      	ldr	r3, [pc, #112]	; (8001710 <HAL_SPI_MspInit+0xb8>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	f003 0308 	and.w	r3, r3, #8
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80016a8:	2328      	movs	r3, #40	; 0x28
 80016aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ac:	2302      	movs	r3, #2
 80016ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016b0:	2303      	movs	r3, #3
 80016b2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	4619      	mov	r1, r3
 80016ba:	4816      	ldr	r0, [pc, #88]	; (8001714 <HAL_SPI_MspInit+0xbc>)
 80016bc:	f001 f800 	bl	80026c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016c0:	2310      	movs	r3, #16
 80016c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016cc:	f107 0314 	add.w	r3, r7, #20
 80016d0:	4619      	mov	r1, r3
 80016d2:	4810      	ldr	r0, [pc, #64]	; (8001714 <HAL_SPI_MspInit+0xbc>)
 80016d4:	f000 fff4 	bl	80026c0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 80016d8:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <HAL_SPI_MspInit+0xc0>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	627b      	str	r3, [r7, #36]	; 0x24
 80016de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
 80016e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
 80016ee:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <HAL_SPI_MspInit+0xc0>)
 80016f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f2:	6053      	str	r3, [r2, #4]

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 15, 0);
 80016f4:	2200      	movs	r2, #0
 80016f6:	210f      	movs	r1, #15
 80016f8:	2023      	movs	r0, #35	; 0x23
 80016fa:	f000 fd9a 	bl	8002232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80016fe:	2023      	movs	r0, #35	; 0x23
 8001700:	f000 fdb3 	bl	800226a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001704:	bf00      	nop
 8001706:	3728      	adds	r7, #40	; 0x28
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40013000 	.word	0x40013000
 8001710:	40021000 	.word	0x40021000
 8001714:	40010c00 	.word	0x40010c00
 8001718:	40010000 	.word	0x40010000

0800171c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08c      	sub	sp, #48	; 0x30
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 0320 	add.w	r3, r7, #32
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a59      	ldr	r2, [pc, #356]	; (800189c <HAL_TIM_Base_MspInit+0x180>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d145      	bne.n	80017c8 <HAL_TIM_Base_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800173c:	4b58      	ldr	r3, [pc, #352]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	4a57      	ldr	r2, [pc, #348]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 8001742:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001746:	6193      	str	r3, [r2, #24]
 8001748:	4b55      	ldr	r3, [pc, #340]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001750:	61fb      	str	r3, [r7, #28]
 8001752:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001754:	4b52      	ldr	r3, [pc, #328]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	4a51      	ldr	r2, [pc, #324]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 800175a:	f043 0304 	orr.w	r3, r3, #4
 800175e:	6193      	str	r3, [r2, #24]
 8001760:	4b4f      	ldr	r3, [pc, #316]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	f003 0304 	and.w	r3, r3, #4
 8001768:	61bb      	str	r3, [r7, #24]
 800176a:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800176c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001776:	2302      	movs	r3, #2
 8001778:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177a:	f107 0320 	add.w	r3, r7, #32
 800177e:	4619      	mov	r1, r3
 8001780:	4848      	ldr	r0, [pc, #288]	; (80018a4 <HAL_TIM_Base_MspInit+0x188>)
 8001782:	f000 ff9d 	bl	80026c0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001786:	2200      	movs	r2, #0
 8001788:	2100      	movs	r1, #0
 800178a:	2018      	movs	r0, #24
 800178c:	f000 fd51 	bl	8002232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001790:	2018      	movs	r0, #24
 8001792:	f000 fd6a 	bl	800226a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	2100      	movs	r1, #0
 800179a:	2019      	movs	r0, #25
 800179c:	f000 fd49 	bl	8002232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80017a0:	2019      	movs	r0, #25
 80017a2:	f000 fd62 	bl	800226a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2100      	movs	r1, #0
 80017aa:	201a      	movs	r0, #26
 80017ac:	f000 fd41 	bl	8002232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80017b0:	201a      	movs	r0, #26
 80017b2:	f000 fd5a 	bl	800226a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80017b6:	2200      	movs	r2, #0
 80017b8:	2100      	movs	r1, #0
 80017ba:	201b      	movs	r0, #27
 80017bc:	f000 fd39 	bl	8002232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80017c0:	201b      	movs	r0, #27
 80017c2:	f000 fd52 	bl	800226a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80017c6:	e064      	b.n	8001892 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM2)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017d0:	d12c      	bne.n	800182c <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017d2:	4b33      	ldr	r3, [pc, #204]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 80017d4:	69db      	ldr	r3, [r3, #28]
 80017d6:	4a32      	ldr	r2, [pc, #200]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	61d3      	str	r3, [r2, #28]
 80017de:	4b30      	ldr	r3, [pc, #192]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	4b2d      	ldr	r3, [pc, #180]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	4a2c      	ldr	r2, [pc, #176]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 80017f0:	f043 0304 	orr.w	r3, r3, #4
 80017f4:	6193      	str	r3, [r2, #24]
 80017f6:	4b2a      	ldr	r3, [pc, #168]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001802:	2301      	movs	r3, #1
 8001804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001806:	2300      	movs	r3, #0
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800180a:	2302      	movs	r3, #2
 800180c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180e:	f107 0320 	add.w	r3, r7, #32
 8001812:	4619      	mov	r1, r3
 8001814:	4823      	ldr	r0, [pc, #140]	; (80018a4 <HAL_TIM_Base_MspInit+0x188>)
 8001816:	f000 ff53 	bl	80026c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2100      	movs	r1, #0
 800181e:	201c      	movs	r0, #28
 8001820:	f000 fd07 	bl	8002232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001824:	201c      	movs	r0, #28
 8001826:	f000 fd20 	bl	800226a <HAL_NVIC_EnableIRQ>
}
 800182a:	e032      	b.n	8001892 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM3)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a1d      	ldr	r2, [pc, #116]	; (80018a8 <HAL_TIM_Base_MspInit+0x18c>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d114      	bne.n	8001860 <HAL_TIM_Base_MspInit+0x144>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001836:	4b1a      	ldr	r3, [pc, #104]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 8001838:	69db      	ldr	r3, [r3, #28]
 800183a:	4a19      	ldr	r2, [pc, #100]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 800183c:	f043 0302 	orr.w	r3, r3, #2
 8001840:	61d3      	str	r3, [r2, #28]
 8001842:	4b17      	ldr	r3, [pc, #92]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 13, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	210d      	movs	r1, #13
 8001852:	201d      	movs	r0, #29
 8001854:	f000 fced 	bl	8002232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001858:	201d      	movs	r0, #29
 800185a:	f000 fd06 	bl	800226a <HAL_NVIC_EnableIRQ>
}
 800185e:	e018      	b.n	8001892 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM4)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a11      	ldr	r2, [pc, #68]	; (80018ac <HAL_TIM_Base_MspInit+0x190>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d113      	bne.n	8001892 <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800186a:	4b0d      	ldr	r3, [pc, #52]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	4a0c      	ldr	r2, [pc, #48]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 8001870:	f043 0304 	orr.w	r3, r3, #4
 8001874:	61d3      	str	r3, [r2, #28]
 8001876:	4b0a      	ldr	r3, [pc, #40]	; (80018a0 <HAL_TIM_Base_MspInit+0x184>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	f003 0304 	and.w	r3, r3, #4
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 15, 0);
 8001882:	2200      	movs	r2, #0
 8001884:	210f      	movs	r1, #15
 8001886:	201e      	movs	r0, #30
 8001888:	f000 fcd3 	bl	8002232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800188c:	201e      	movs	r0, #30
 800188e:	f000 fcec 	bl	800226a <HAL_NVIC_EnableIRQ>
}
 8001892:	bf00      	nop
 8001894:	3730      	adds	r7, #48	; 0x30
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40012c00 	.word	0x40012c00
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40010800 	.word	0x40010800
 80018a8:	40000400 	.word	0x40000400
 80018ac:	40000800 	.word	0x40000800

080018b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b088      	sub	sp, #32
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b8:	f107 0310 	add.w	r3, r7, #16
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a1f      	ldr	r2, [pc, #124]	; (8001948 <HAL_UART_MspInit+0x98>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d137      	bne.n	8001940 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018d0:	4b1e      	ldr	r3, [pc, #120]	; (800194c <HAL_UART_MspInit+0x9c>)
 80018d2:	69db      	ldr	r3, [r3, #28]
 80018d4:	4a1d      	ldr	r2, [pc, #116]	; (800194c <HAL_UART_MspInit+0x9c>)
 80018d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018da:	61d3      	str	r3, [r2, #28]
 80018dc:	4b1b      	ldr	r3, [pc, #108]	; (800194c <HAL_UART_MspInit+0x9c>)
 80018de:	69db      	ldr	r3, [r3, #28]
 80018e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e8:	4b18      	ldr	r3, [pc, #96]	; (800194c <HAL_UART_MspInit+0x9c>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	4a17      	ldr	r2, [pc, #92]	; (800194c <HAL_UART_MspInit+0x9c>)
 80018ee:	f043 0304 	orr.w	r3, r3, #4
 80018f2:	6193      	str	r3, [r2, #24]
 80018f4:	4b15      	ldr	r3, [pc, #84]	; (800194c <HAL_UART_MspInit+0x9c>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	f003 0304 	and.w	r3, r3, #4
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001900:	2304      	movs	r3, #4
 8001902:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001908:	2303      	movs	r3, #3
 800190a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190c:	f107 0310 	add.w	r3, r7, #16
 8001910:	4619      	mov	r1, r3
 8001912:	480f      	ldr	r0, [pc, #60]	; (8001950 <HAL_UART_MspInit+0xa0>)
 8001914:	f000 fed4 	bl	80026c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001918:	2308      	movs	r3, #8
 800191a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001924:	f107 0310 	add.w	r3, r7, #16
 8001928:	4619      	mov	r1, r3
 800192a:	4809      	ldr	r0, [pc, #36]	; (8001950 <HAL_UART_MspInit+0xa0>)
 800192c:	f000 fec8 	bl	80026c0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001930:	2200      	movs	r2, #0
 8001932:	2100      	movs	r1, #0
 8001934:	2026      	movs	r0, #38	; 0x26
 8001936:	f000 fc7c 	bl	8002232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800193a:	2026      	movs	r0, #38	; 0x26
 800193c:	f000 fc95 	bl	800226a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001940:	bf00      	nop
 8001942:	3720      	adds	r7, #32
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40004400 	.word	0x40004400
 800194c:	40021000 	.word	0x40021000
 8001950:	40010800 	.word	0x40010800

08001954 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8001958:	4b0d      	ldr	r3, [pc, #52]	; (8001990 <SDTimer_Handler+0x3c>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d006      	beq.n	8001970 <SDTimer_Handler+0x1c>
    Timer1--;
 8001962:	4b0b      	ldr	r3, [pc, #44]	; (8001990 <SDTimer_Handler+0x3c>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	3b01      	subs	r3, #1
 800196a:	b2da      	uxtb	r2, r3
 800196c:	4b08      	ldr	r3, [pc, #32]	; (8001990 <SDTimer_Handler+0x3c>)
 800196e:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8001970:	4b08      	ldr	r3, [pc, #32]	; (8001994 <SDTimer_Handler+0x40>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	b2db      	uxtb	r3, r3
 8001976:	2b00      	cmp	r3, #0
 8001978:	d006      	beq.n	8001988 <SDTimer_Handler+0x34>
    Timer2--;
 800197a:	4b06      	ldr	r3, [pc, #24]	; (8001994 <SDTimer_Handler+0x40>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	b2db      	uxtb	r3, r3
 8001980:	3b01      	subs	r3, #1
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b03      	ldr	r3, [pc, #12]	; (8001994 <SDTimer_Handler+0x40>)
 8001986:	701a      	strb	r2, [r3, #0]
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	20000b4d 	.word	0x20000b4d
 8001994:	20000b4c 	.word	0x20000b4c

08001998 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800199c:	e7fe      	b.n	800199c <NMI_Handler+0x4>

0800199e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800199e:	b480      	push	{r7}
 80019a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a2:	e7fe      	b.n	80019a2 <HardFault_Handler+0x4>

080019a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a8:	e7fe      	b.n	80019a8 <MemManage_Handler+0x4>

080019aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ae:	e7fe      	b.n	80019ae <BusFault_Handler+0x4>

080019b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b4:	e7fe      	b.n	80019b4 <UsageFault_Handler+0x4>

080019b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019b6:	b480      	push	{r7}
 80019b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019ba:	bf00      	nop
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr

080019c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr

080019ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr
	...

080019dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 80019e0:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <SysTick_Handler+0x30>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	3301      	adds	r3, #1
 80019e8:	b2da      	uxtb	r2, r3
 80019ea:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <SysTick_Handler+0x30>)
 80019ec:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >= 10)
 80019ee:	4b07      	ldr	r3, [pc, #28]	; (8001a0c <SysTick_Handler+0x30>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	2b09      	cmp	r3, #9
 80019f6:	d904      	bls.n	8001a02 <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 80019f8:	4b04      	ldr	r3, [pc, #16]	; (8001a0c <SysTick_Handler+0x30>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 80019fe:	f7ff ffa9 	bl	8001954 <SDTimer_Handler>
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a02:	f000 f911 	bl	8001c28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200000a6 	.word	0x200000a6

08001a10 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a14:	4802      	ldr	r0, [pc, #8]	; (8001a20 <DMA1_Channel1_IRQHandler+0x10>)
 8001a16:	f000 fd4d 	bl	80024b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	200009d8 	.word	0x200009d8

08001a24 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a28:	4802      	ldr	r0, [pc, #8]	; (8001a34 <TIM1_BRK_IRQHandler+0x10>)
 8001a2a:	f002 fc25 	bl	8004278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000a1c 	.word	0x20000a1c

08001a38 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <TIM1_UP_IRQHandler+0x10>)
 8001a3e:	f002 fc1b 	bl	8004278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000a1c 	.word	0x20000a1c

08001a4c <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a50:	4802      	ldr	r0, [pc, #8]	; (8001a5c <TIM1_TRG_COM_IRQHandler+0x10>)
 8001a52:	f002 fc11 	bl	8004278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000a1c 	.word	0x20000a1c

08001a60 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a64:	4802      	ldr	r0, [pc, #8]	; (8001a70 <TIM1_CC_IRQHandler+0x10>)
 8001a66:	f002 fc07 	bl	8004278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000a1c 	.word	0x20000a1c

08001a74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a78:	4802      	ldr	r0, [pc, #8]	; (8001a84 <TIM2_IRQHandler+0x10>)
 8001a7a:	f002 fbfd 	bl	8004278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000ac0 	.word	0x20000ac0

08001a88 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a8c:	4802      	ldr	r0, [pc, #8]	; (8001a98 <TIM3_IRQHandler+0x10>)
 8001a8e:	f002 fbf3 	bl	8004278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000960 	.word	0x20000960

08001a9c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001aa0:	4802      	ldr	r0, [pc, #8]	; (8001aac <TIM4_IRQHandler+0x10>)
 8001aa2:	f002 fbe9 	bl	8004278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	200008c4 	.word	0x200008c4

08001ab0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001ab4:	4802      	ldr	r0, [pc, #8]	; (8001ac0 <SPI1_IRQHandler+0x10>)
 8001ab6:	f002 f92f 	bl	8003d18 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20000a68 	.word	0x20000a68

08001ac4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ac8:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <USART2_IRQHandler+0x10>)
 8001aca:	f003 f927 	bl	8004d1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000b08 	.word	0x20000b08

08001ad8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ae0:	4a14      	ldr	r2, [pc, #80]	; (8001b34 <_sbrk+0x5c>)
 8001ae2:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <_sbrk+0x60>)
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aec:	4b13      	ldr	r3, [pc, #76]	; (8001b3c <_sbrk+0x64>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d102      	bne.n	8001afa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001af4:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <_sbrk+0x64>)
 8001af6:	4a12      	ldr	r2, [pc, #72]	; (8001b40 <_sbrk+0x68>)
 8001af8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001afa:	4b10      	ldr	r3, [pc, #64]	; (8001b3c <_sbrk+0x64>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4413      	add	r3, r2
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d207      	bcs.n	8001b18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b08:	f006 fe36 	bl	8008778 <__errno>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	220c      	movs	r2, #12
 8001b10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295
 8001b16:	e009      	b.n	8001b2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <_sbrk+0x64>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b1e:	4b07      	ldr	r3, [pc, #28]	; (8001b3c <_sbrk+0x64>)
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4413      	add	r3, r2
 8001b26:	4a05      	ldr	r2, [pc, #20]	; (8001b3c <_sbrk+0x64>)
 8001b28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3718      	adds	r7, #24
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20005000 	.word	0x20005000
 8001b38:	00000400 	.word	0x00000400
 8001b3c:	200000a8 	.word	0x200000a8
 8001b40:	20000fc8 	.word	0x20000fc8

08001b44 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr

08001b50 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b50:	480c      	ldr	r0, [pc, #48]	; (8001b84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b52:	490d      	ldr	r1, [pc, #52]	; (8001b88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b54:	4a0d      	ldr	r2, [pc, #52]	; (8001b8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b58:	e002      	b.n	8001b60 <LoopCopyDataInit>

08001b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b5e:	3304      	adds	r3, #4

08001b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b64:	d3f9      	bcc.n	8001b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b66:	4a0a      	ldr	r2, [pc, #40]	; (8001b90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b68:	4c0a      	ldr	r4, [pc, #40]	; (8001b94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b6c:	e001      	b.n	8001b72 <LoopFillZerobss>

08001b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b70:	3204      	adds	r2, #4

08001b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b74:	d3fb      	bcc.n	8001b6e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b76:	f7ff ffe5 	bl	8001b44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b7a:	f006 fe03 	bl	8008784 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b7e:	f7fe ffbb 	bl	8000af8 <main>
  bx lr
 8001b82:	4770      	bx	lr
  ldr r0, =_sdata
 8001b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b88:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001b8c:	08009694 	.word	0x08009694
  ldr r2, =_sbss
 8001b90:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001b94:	20000fc8 	.word	0x20000fc8

08001b98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b98:	e7fe      	b.n	8001b98 <ADC1_2_IRQHandler>
	...

08001b9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ba0:	4b08      	ldr	r3, [pc, #32]	; (8001bc4 <HAL_Init+0x28>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a07      	ldr	r2, [pc, #28]	; (8001bc4 <HAL_Init+0x28>)
 8001ba6:	f043 0310 	orr.w	r3, r3, #16
 8001baa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bac:	2003      	movs	r0, #3
 8001bae:	f000 fb35 	bl	800221c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	f000 f808 	bl	8001bc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bb8:	f7ff fc5c 	bl	8001474 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40022000 	.word	0x40022000

08001bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bd0:	4b12      	ldr	r3, [pc, #72]	; (8001c1c <HAL_InitTick+0x54>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4b12      	ldr	r3, [pc, #72]	; (8001c20 <HAL_InitTick+0x58>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	4619      	mov	r1, r3
 8001bda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bde:	fbb3 f3f1 	udiv	r3, r3, r1
 8001be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001be6:	4618      	mov	r0, r3
 8001be8:	f000 fb4d 	bl	8002286 <HAL_SYSTICK_Config>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e00e      	b.n	8001c14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2b0f      	cmp	r3, #15
 8001bfa:	d80a      	bhi.n	8001c12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	6879      	ldr	r1, [r7, #4]
 8001c00:	f04f 30ff 	mov.w	r0, #4294967295
 8001c04:	f000 fb15 	bl	8002232 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c08:	4a06      	ldr	r2, [pc, #24]	; (8001c24 <HAL_InitTick+0x5c>)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	e000      	b.n	8001c14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20000004 	.word	0x20000004
 8001c20:	2000000c 	.word	0x2000000c
 8001c24:	20000008 	.word	0x20000008

08001c28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c2c:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <HAL_IncTick+0x1c>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	461a      	mov	r2, r3
 8001c32:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <HAL_IncTick+0x20>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4413      	add	r3, r2
 8001c38:	4a03      	ldr	r2, [pc, #12]	; (8001c48 <HAL_IncTick+0x20>)
 8001c3a:	6013      	str	r3, [r2, #0]
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr
 8001c44:	2000000c 	.word	0x2000000c
 8001c48:	20000b50 	.word	0x20000b50

08001c4c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c50:	4b02      	ldr	r3, [pc, #8]	; (8001c5c <HAL_GetTick+0x10>)
 8001c52:	681b      	ldr	r3, [r3, #0]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	20000b50 	.word	0x20000b50

08001c60 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e0be      	b.n	8001e00 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d109      	bne.n	8001ca4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff fc1a 	bl	80014d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f000 f9ab 	bl	8002000 <ADC_ConversionStop_Disable>
 8001caa:	4603      	mov	r3, r0
 8001cac:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb2:	f003 0310 	and.w	r3, r3, #16
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f040 8099 	bne.w	8001dee <HAL_ADC_Init+0x18e>
 8001cbc:	7dfb      	ldrb	r3, [r7, #23]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	f040 8095 	bne.w	8001dee <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ccc:	f023 0302 	bic.w	r3, r3, #2
 8001cd0:	f043 0202 	orr.w	r2, r3, #2
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ce0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	7b1b      	ldrb	r3, [r3, #12]
 8001ce6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ce8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cf8:	d003      	beq.n	8001d02 <HAL_ADC_Init+0xa2>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d102      	bne.n	8001d08 <HAL_ADC_Init+0xa8>
 8001d02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d06:	e000      	b.n	8001d0a <HAL_ADC_Init+0xaa>
 8001d08:	2300      	movs	r3, #0
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	7d1b      	ldrb	r3, [r3, #20]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d119      	bne.n	8001d4c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	7b1b      	ldrb	r3, [r3, #12]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d109      	bne.n	8001d34 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	3b01      	subs	r3, #1
 8001d26:	035a      	lsls	r2, r3, #13
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d30:	613b      	str	r3, [r7, #16]
 8001d32:	e00b      	b.n	8001d4c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d38:	f043 0220 	orr.w	r2, r3, #32
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d44:	f043 0201 	orr.w	r2, r3, #1
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689a      	ldr	r2, [r3, #8]
 8001d66:	4b28      	ldr	r3, [pc, #160]	; (8001e08 <HAL_ADC_Init+0x1a8>)
 8001d68:	4013      	ands	r3, r2
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	6812      	ldr	r2, [r2, #0]
 8001d6e:	68b9      	ldr	r1, [r7, #8]
 8001d70:	430b      	orrs	r3, r1
 8001d72:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d7c:	d003      	beq.n	8001d86 <HAL_ADC_Init+0x126>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d104      	bne.n	8001d90 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	051b      	lsls	r3, r3, #20
 8001d8e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d96:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	4b18      	ldr	r3, [pc, #96]	; (8001e0c <HAL_ADC_Init+0x1ac>)
 8001dac:	4013      	ands	r3, r2
 8001dae:	68ba      	ldr	r2, [r7, #8]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d10b      	bne.n	8001dcc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dbe:	f023 0303 	bic.w	r3, r3, #3
 8001dc2:	f043 0201 	orr.w	r2, r3, #1
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dca:	e018      	b.n	8001dfe <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd0:	f023 0312 	bic.w	r3, r3, #18
 8001dd4:	f043 0210 	orr.w	r2, r3, #16
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de0:	f043 0201 	orr.w	r2, r3, #1
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dec:	e007      	b.n	8001dfe <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df2:	f043 0210 	orr.w	r2, r3, #16
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001dfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	ffe1f7fd 	.word	0xffe1f7fd
 8001e0c:	ff1f0efe 	.word	0xff1f0efe

08001e10 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d101      	bne.n	8001e30 <HAL_ADC_ConfigChannel+0x20>
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	e0dc      	b.n	8001fea <HAL_ADC_ConfigChannel+0x1da>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	2b06      	cmp	r3, #6
 8001e3e:	d81c      	bhi.n	8001e7a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	3b05      	subs	r3, #5
 8001e52:	221f      	movs	r2, #31
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	4019      	ands	r1, r3
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	6818      	ldr	r0, [r3, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	4613      	mov	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	4413      	add	r3, r2
 8001e6a:	3b05      	subs	r3, #5
 8001e6c:	fa00 f203 	lsl.w	r2, r0, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	635a      	str	r2, [r3, #52]	; 0x34
 8001e78:	e03c      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2b0c      	cmp	r3, #12
 8001e80:	d81c      	bhi.n	8001ebc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	3b23      	subs	r3, #35	; 0x23
 8001e94:	221f      	movs	r2, #31
 8001e96:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9a:	43db      	mvns	r3, r3
 8001e9c:	4019      	ands	r1, r3
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	6818      	ldr	r0, [r3, #0]
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685a      	ldr	r2, [r3, #4]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	4413      	add	r3, r2
 8001eac:	3b23      	subs	r3, #35	; 0x23
 8001eae:	fa00 f203 	lsl.w	r2, r0, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	631a      	str	r2, [r3, #48]	; 0x30
 8001eba:	e01b      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	3b41      	subs	r3, #65	; 0x41
 8001ece:	221f      	movs	r2, #31
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	4019      	ands	r1, r3
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	6818      	ldr	r0, [r3, #0]
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	3b41      	subs	r3, #65	; 0x41
 8001ee8:	fa00 f203 	lsl.w	r2, r0, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2b09      	cmp	r3, #9
 8001efa:	d91c      	bls.n	8001f36 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68d9      	ldr	r1, [r3, #12]
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	4613      	mov	r3, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3b1e      	subs	r3, #30
 8001f0e:	2207      	movs	r2, #7
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	4019      	ands	r1, r3
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	6898      	ldr	r0, [r3, #8]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	4613      	mov	r3, r2
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	4413      	add	r3, r2
 8001f26:	3b1e      	subs	r3, #30
 8001f28:	fa00 f203 	lsl.w	r2, r0, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	430a      	orrs	r2, r1
 8001f32:	60da      	str	r2, [r3, #12]
 8001f34:	e019      	b.n	8001f6a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	6919      	ldr	r1, [r3, #16]
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	4613      	mov	r3, r2
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	4413      	add	r3, r2
 8001f46:	2207      	movs	r2, #7
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	4019      	ands	r1, r3
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	6898      	ldr	r0, [r3, #8]
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	4413      	add	r3, r2
 8001f5e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2b10      	cmp	r3, #16
 8001f70:	d003      	beq.n	8001f7a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f76:	2b11      	cmp	r3, #17
 8001f78:	d132      	bne.n	8001fe0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a1d      	ldr	r2, [pc, #116]	; (8001ff4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d125      	bne.n	8001fd0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d126      	bne.n	8001fe0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001fa0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2b10      	cmp	r3, #16
 8001fa8:	d11a      	bne.n	8001fe0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001faa:	4b13      	ldr	r3, [pc, #76]	; (8001ff8 <HAL_ADC_ConfigChannel+0x1e8>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a13      	ldr	r2, [pc, #76]	; (8001ffc <HAL_ADC_ConfigChannel+0x1ec>)
 8001fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb4:	0c9a      	lsrs	r2, r3, #18
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fc0:	e002      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1f9      	bne.n	8001fc2 <HAL_ADC_ConfigChannel+0x1b2>
 8001fce:	e007      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd4:	f043 0220 	orr.w	r2, r3, #32
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr
 8001ff4:	40012400 	.word	0x40012400
 8001ff8:	20000004 	.word	0x20000004
 8001ffc:	431bde83 	.word	0x431bde83

08002000 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002008:	2300      	movs	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b01      	cmp	r3, #1
 8002018:	d12e      	bne.n	8002078 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 0201 	bic.w	r2, r2, #1
 8002028:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800202a:	f7ff fe0f 	bl	8001c4c <HAL_GetTick>
 800202e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002030:	e01b      	b.n	800206a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002032:	f7ff fe0b 	bl	8001c4c <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d914      	bls.n	800206a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b01      	cmp	r3, #1
 800204c:	d10d      	bne.n	800206a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002052:	f043 0210 	orr.w	r2, r3, #16
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205e:	f043 0201 	orr.w	r2, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e007      	b.n	800207a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f003 0301 	and.w	r3, r3, #1
 8002074:	2b01      	cmp	r3, #1
 8002076:	d0dc      	beq.n	8002032 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
	...

08002084 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f003 0307 	and.w	r3, r3, #7
 8002092:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002094:	4b0c      	ldr	r3, [pc, #48]	; (80020c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020a0:	4013      	ands	r3, r2
 80020a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020b6:	4a04      	ldr	r2, [pc, #16]	; (80020c8 <__NVIC_SetPriorityGrouping+0x44>)
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	60d3      	str	r3, [r2, #12]
}
 80020bc:	bf00      	nop
 80020be:	3714      	adds	r7, #20
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bc80      	pop	{r7}
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020d0:	4b04      	ldr	r3, [pc, #16]	; (80020e4 <__NVIC_GetPriorityGrouping+0x18>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	0a1b      	lsrs	r3, r3, #8
 80020d6:	f003 0307 	and.w	r3, r3, #7
}
 80020da:	4618      	mov	r0, r3
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc80      	pop	{r7}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	e000ed00 	.word	0xe000ed00

080020e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	db0b      	blt.n	8002112 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	f003 021f 	and.w	r2, r3, #31
 8002100:	4906      	ldr	r1, [pc, #24]	; (800211c <__NVIC_EnableIRQ+0x34>)
 8002102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002106:	095b      	lsrs	r3, r3, #5
 8002108:	2001      	movs	r0, #1
 800210a:	fa00 f202 	lsl.w	r2, r0, r2
 800210e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr
 800211c:	e000e100 	.word	0xe000e100

08002120 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	6039      	str	r1, [r7, #0]
 800212a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800212c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002130:	2b00      	cmp	r3, #0
 8002132:	db0a      	blt.n	800214a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	b2da      	uxtb	r2, r3
 8002138:	490c      	ldr	r1, [pc, #48]	; (800216c <__NVIC_SetPriority+0x4c>)
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	0112      	lsls	r2, r2, #4
 8002140:	b2d2      	uxtb	r2, r2
 8002142:	440b      	add	r3, r1
 8002144:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002148:	e00a      	b.n	8002160 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	b2da      	uxtb	r2, r3
 800214e:	4908      	ldr	r1, [pc, #32]	; (8002170 <__NVIC_SetPriority+0x50>)
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	3b04      	subs	r3, #4
 8002158:	0112      	lsls	r2, r2, #4
 800215a:	b2d2      	uxtb	r2, r2
 800215c:	440b      	add	r3, r1
 800215e:	761a      	strb	r2, [r3, #24]
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	e000e100 	.word	0xe000e100
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002174:	b480      	push	{r7}
 8002176:	b089      	sub	sp, #36	; 0x24
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f1c3 0307 	rsb	r3, r3, #7
 800218e:	2b04      	cmp	r3, #4
 8002190:	bf28      	it	cs
 8002192:	2304      	movcs	r3, #4
 8002194:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	3304      	adds	r3, #4
 800219a:	2b06      	cmp	r3, #6
 800219c:	d902      	bls.n	80021a4 <NVIC_EncodePriority+0x30>
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3b03      	subs	r3, #3
 80021a2:	e000      	b.n	80021a6 <NVIC_EncodePriority+0x32>
 80021a4:	2300      	movs	r3, #0
 80021a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a8:	f04f 32ff 	mov.w	r2, #4294967295
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43da      	mvns	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	401a      	ands	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021bc:	f04f 31ff 	mov.w	r1, #4294967295
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	fa01 f303 	lsl.w	r3, r1, r3
 80021c6:	43d9      	mvns	r1, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021cc:	4313      	orrs	r3, r2
         );
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3724      	adds	r7, #36	; 0x24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr

080021d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3b01      	subs	r3, #1
 80021e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021e8:	d301      	bcc.n	80021ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ea:	2301      	movs	r3, #1
 80021ec:	e00f      	b.n	800220e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ee:	4a0a      	ldr	r2, [pc, #40]	; (8002218 <SysTick_Config+0x40>)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3b01      	subs	r3, #1
 80021f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021f6:	210f      	movs	r1, #15
 80021f8:	f04f 30ff 	mov.w	r0, #4294967295
 80021fc:	f7ff ff90 	bl	8002120 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002200:	4b05      	ldr	r3, [pc, #20]	; (8002218 <SysTick_Config+0x40>)
 8002202:	2200      	movs	r2, #0
 8002204:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002206:	4b04      	ldr	r3, [pc, #16]	; (8002218 <SysTick_Config+0x40>)
 8002208:	2207      	movs	r2, #7
 800220a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	e000e010 	.word	0xe000e010

0800221c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7ff ff2d 	bl	8002084 <__NVIC_SetPriorityGrouping>
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002232:	b580      	push	{r7, lr}
 8002234:	b086      	sub	sp, #24
 8002236:	af00      	add	r7, sp, #0
 8002238:	4603      	mov	r3, r0
 800223a:	60b9      	str	r1, [r7, #8]
 800223c:	607a      	str	r2, [r7, #4]
 800223e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002244:	f7ff ff42 	bl	80020cc <__NVIC_GetPriorityGrouping>
 8002248:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	68b9      	ldr	r1, [r7, #8]
 800224e:	6978      	ldr	r0, [r7, #20]
 8002250:	f7ff ff90 	bl	8002174 <NVIC_EncodePriority>
 8002254:	4602      	mov	r2, r0
 8002256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800225a:	4611      	mov	r1, r2
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff ff5f 	bl	8002120 <__NVIC_SetPriority>
}
 8002262:	bf00      	nop
 8002264:	3718      	adds	r7, #24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b082      	sub	sp, #8
 800226e:	af00      	add	r7, sp, #0
 8002270:	4603      	mov	r3, r0
 8002272:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff ff35 	bl	80020e8 <__NVIC_EnableIRQ>
}
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff ffa2 	bl	80021d8 <SysTick_Config>
 8002294:	4603      	mov	r3, r0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e043      	b.n	800233e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	461a      	mov	r2, r3
 80022bc:	4b22      	ldr	r3, [pc, #136]	; (8002348 <HAL_DMA_Init+0xa8>)
 80022be:	4413      	add	r3, r2
 80022c0:	4a22      	ldr	r2, [pc, #136]	; (800234c <HAL_DMA_Init+0xac>)
 80022c2:	fba2 2303 	umull	r2, r3, r2, r3
 80022c6:	091b      	lsrs	r3, r3, #4
 80022c8:	009a      	lsls	r2, r3, #2
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a1f      	ldr	r2, [pc, #124]	; (8002350 <HAL_DMA_Init+0xb0>)
 80022d2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80022ea:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80022ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80022f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002304:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	695b      	ldr	r3, [r3, #20]
 800230a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002310:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	4313      	orrs	r3, r2
 800231c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3714      	adds	r7, #20
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr
 8002348:	bffdfff8 	.word	0xbffdfff8
 800234c:	cccccccd 	.word	0xcccccccd
 8002350:	40020000 	.word	0x40020000

08002354 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800235c:	2300      	movs	r3, #0
 800235e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002366:	2b02      	cmp	r3, #2
 8002368:	d008      	beq.n	800237c <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2204      	movs	r2, #4
 800236e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e020      	b.n	80023be <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f022 020e 	bic.w	r2, r2, #14
 800238a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0201 	bic.w	r2, r2, #1
 800239a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a4:	2101      	movs	r1, #1
 80023a6:	fa01 f202 	lsl.w	r2, r1, r2
 80023aa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023d0:	2300      	movs	r3, #0
 80023d2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d005      	beq.n	80023ea <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2204      	movs	r2, #4
 80023e2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	73fb      	strb	r3, [r7, #15]
 80023e8:	e051      	b.n	800248e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f022 020e 	bic.w	r2, r2, #14
 80023f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 0201 	bic.w	r2, r2, #1
 8002408:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a22      	ldr	r2, [pc, #136]	; (8002498 <HAL_DMA_Abort_IT+0xd0>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d029      	beq.n	8002468 <HAL_DMA_Abort_IT+0xa0>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a20      	ldr	r2, [pc, #128]	; (800249c <HAL_DMA_Abort_IT+0xd4>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d022      	beq.n	8002464 <HAL_DMA_Abort_IT+0x9c>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a1f      	ldr	r2, [pc, #124]	; (80024a0 <HAL_DMA_Abort_IT+0xd8>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d01a      	beq.n	800245e <HAL_DMA_Abort_IT+0x96>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a1d      	ldr	r2, [pc, #116]	; (80024a4 <HAL_DMA_Abort_IT+0xdc>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d012      	beq.n	8002458 <HAL_DMA_Abort_IT+0x90>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a1c      	ldr	r2, [pc, #112]	; (80024a8 <HAL_DMA_Abort_IT+0xe0>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d00a      	beq.n	8002452 <HAL_DMA_Abort_IT+0x8a>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a1a      	ldr	r2, [pc, #104]	; (80024ac <HAL_DMA_Abort_IT+0xe4>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d102      	bne.n	800244c <HAL_DMA_Abort_IT+0x84>
 8002446:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800244a:	e00e      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 800244c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002450:	e00b      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 8002452:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002456:	e008      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 8002458:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800245c:	e005      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 800245e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002462:	e002      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 8002464:	2310      	movs	r3, #16
 8002466:	e000      	b.n	800246a <HAL_DMA_Abort_IT+0xa2>
 8002468:	2301      	movs	r3, #1
 800246a:	4a11      	ldr	r2, [pc, #68]	; (80024b0 <HAL_DMA_Abort_IT+0xe8>)
 800246c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	4798      	blx	r3
    } 
  }
  return status;
 800248e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002490:	4618      	mov	r0, r3
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	40020008 	.word	0x40020008
 800249c:	4002001c 	.word	0x4002001c
 80024a0:	40020030 	.word	0x40020030
 80024a4:	40020044 	.word	0x40020044
 80024a8:	40020058 	.word	0x40020058
 80024ac:	4002006c 	.word	0x4002006c
 80024b0:	40020000 	.word	0x40020000

080024b4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d0:	2204      	movs	r2, #4
 80024d2:	409a      	lsls	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	4013      	ands	r3, r2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d04f      	beq.n	800257c <HAL_DMA_IRQHandler+0xc8>
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	f003 0304 	and.w	r3, r3, #4
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d04a      	beq.n	800257c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0320 	and.w	r3, r3, #32
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d107      	bne.n	8002504 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f022 0204 	bic.w	r2, r2, #4
 8002502:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a66      	ldr	r2, [pc, #408]	; (80026a4 <HAL_DMA_IRQHandler+0x1f0>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d029      	beq.n	8002562 <HAL_DMA_IRQHandler+0xae>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a65      	ldr	r2, [pc, #404]	; (80026a8 <HAL_DMA_IRQHandler+0x1f4>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d022      	beq.n	800255e <HAL_DMA_IRQHandler+0xaa>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a63      	ldr	r2, [pc, #396]	; (80026ac <HAL_DMA_IRQHandler+0x1f8>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d01a      	beq.n	8002558 <HAL_DMA_IRQHandler+0xa4>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a62      	ldr	r2, [pc, #392]	; (80026b0 <HAL_DMA_IRQHandler+0x1fc>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d012      	beq.n	8002552 <HAL_DMA_IRQHandler+0x9e>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a60      	ldr	r2, [pc, #384]	; (80026b4 <HAL_DMA_IRQHandler+0x200>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d00a      	beq.n	800254c <HAL_DMA_IRQHandler+0x98>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a5f      	ldr	r2, [pc, #380]	; (80026b8 <HAL_DMA_IRQHandler+0x204>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d102      	bne.n	8002546 <HAL_DMA_IRQHandler+0x92>
 8002540:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002544:	e00e      	b.n	8002564 <HAL_DMA_IRQHandler+0xb0>
 8002546:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800254a:	e00b      	b.n	8002564 <HAL_DMA_IRQHandler+0xb0>
 800254c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002550:	e008      	b.n	8002564 <HAL_DMA_IRQHandler+0xb0>
 8002552:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002556:	e005      	b.n	8002564 <HAL_DMA_IRQHandler+0xb0>
 8002558:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800255c:	e002      	b.n	8002564 <HAL_DMA_IRQHandler+0xb0>
 800255e:	2340      	movs	r3, #64	; 0x40
 8002560:	e000      	b.n	8002564 <HAL_DMA_IRQHandler+0xb0>
 8002562:	2304      	movs	r3, #4
 8002564:	4a55      	ldr	r2, [pc, #340]	; (80026bc <HAL_DMA_IRQHandler+0x208>)
 8002566:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256c:	2b00      	cmp	r3, #0
 800256e:	f000 8094 	beq.w	800269a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800257a:	e08e      	b.n	800269a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002580:	2202      	movs	r2, #2
 8002582:	409a      	lsls	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4013      	ands	r3, r2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d056      	beq.n	800263a <HAL_DMA_IRQHandler+0x186>
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d051      	beq.n	800263a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0320 	and.w	r3, r3, #32
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d10b      	bne.n	80025bc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 020a 	bic.w	r2, r2, #10
 80025b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a38      	ldr	r2, [pc, #224]	; (80026a4 <HAL_DMA_IRQHandler+0x1f0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d029      	beq.n	800261a <HAL_DMA_IRQHandler+0x166>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a37      	ldr	r2, [pc, #220]	; (80026a8 <HAL_DMA_IRQHandler+0x1f4>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d022      	beq.n	8002616 <HAL_DMA_IRQHandler+0x162>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a35      	ldr	r2, [pc, #212]	; (80026ac <HAL_DMA_IRQHandler+0x1f8>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d01a      	beq.n	8002610 <HAL_DMA_IRQHandler+0x15c>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a34      	ldr	r2, [pc, #208]	; (80026b0 <HAL_DMA_IRQHandler+0x1fc>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d012      	beq.n	800260a <HAL_DMA_IRQHandler+0x156>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a32      	ldr	r2, [pc, #200]	; (80026b4 <HAL_DMA_IRQHandler+0x200>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d00a      	beq.n	8002604 <HAL_DMA_IRQHandler+0x150>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a31      	ldr	r2, [pc, #196]	; (80026b8 <HAL_DMA_IRQHandler+0x204>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d102      	bne.n	80025fe <HAL_DMA_IRQHandler+0x14a>
 80025f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80025fc:	e00e      	b.n	800261c <HAL_DMA_IRQHandler+0x168>
 80025fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002602:	e00b      	b.n	800261c <HAL_DMA_IRQHandler+0x168>
 8002604:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002608:	e008      	b.n	800261c <HAL_DMA_IRQHandler+0x168>
 800260a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800260e:	e005      	b.n	800261c <HAL_DMA_IRQHandler+0x168>
 8002610:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002614:	e002      	b.n	800261c <HAL_DMA_IRQHandler+0x168>
 8002616:	2320      	movs	r3, #32
 8002618:	e000      	b.n	800261c <HAL_DMA_IRQHandler+0x168>
 800261a:	2302      	movs	r3, #2
 800261c:	4a27      	ldr	r2, [pc, #156]	; (80026bc <HAL_DMA_IRQHandler+0x208>)
 800261e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800262c:	2b00      	cmp	r3, #0
 800262e:	d034      	beq.n	800269a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002638:	e02f      	b.n	800269a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	2208      	movs	r2, #8
 8002640:	409a      	lsls	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4013      	ands	r3, r2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d028      	beq.n	800269c <HAL_DMA_IRQHandler+0x1e8>
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	2b00      	cmp	r3, #0
 8002652:	d023      	beq.n	800269c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 020e 	bic.w	r2, r2, #14
 8002662:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800266c:	2101      	movs	r1, #1
 800266e:	fa01 f202 	lsl.w	r2, r1, r2
 8002672:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	2b00      	cmp	r3, #0
 8002690:	d004      	beq.n	800269c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	4798      	blx	r3
    }
  }
  return;
 800269a:	bf00      	nop
 800269c:	bf00      	nop
}
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40020008 	.word	0x40020008
 80026a8:	4002001c 	.word	0x4002001c
 80026ac:	40020030 	.word	0x40020030
 80026b0:	40020044 	.word	0x40020044
 80026b4:	40020058 	.word	0x40020058
 80026b8:	4002006c 	.word	0x4002006c
 80026bc:	40020000 	.word	0x40020000

080026c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b08b      	sub	sp, #44	; 0x2c
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026ca:	2300      	movs	r3, #0
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026ce:	2300      	movs	r3, #0
 80026d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026d2:	e169      	b.n	80029a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026d4:	2201      	movs	r2, #1
 80026d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	69fa      	ldr	r2, [r7, #28]
 80026e4:	4013      	ands	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	f040 8158 	bne.w	80029a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	4a9a      	ldr	r2, [pc, #616]	; (8002960 <HAL_GPIO_Init+0x2a0>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d05e      	beq.n	80027ba <HAL_GPIO_Init+0xfa>
 80026fc:	4a98      	ldr	r2, [pc, #608]	; (8002960 <HAL_GPIO_Init+0x2a0>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d875      	bhi.n	80027ee <HAL_GPIO_Init+0x12e>
 8002702:	4a98      	ldr	r2, [pc, #608]	; (8002964 <HAL_GPIO_Init+0x2a4>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d058      	beq.n	80027ba <HAL_GPIO_Init+0xfa>
 8002708:	4a96      	ldr	r2, [pc, #600]	; (8002964 <HAL_GPIO_Init+0x2a4>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d86f      	bhi.n	80027ee <HAL_GPIO_Init+0x12e>
 800270e:	4a96      	ldr	r2, [pc, #600]	; (8002968 <HAL_GPIO_Init+0x2a8>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d052      	beq.n	80027ba <HAL_GPIO_Init+0xfa>
 8002714:	4a94      	ldr	r2, [pc, #592]	; (8002968 <HAL_GPIO_Init+0x2a8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d869      	bhi.n	80027ee <HAL_GPIO_Init+0x12e>
 800271a:	4a94      	ldr	r2, [pc, #592]	; (800296c <HAL_GPIO_Init+0x2ac>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d04c      	beq.n	80027ba <HAL_GPIO_Init+0xfa>
 8002720:	4a92      	ldr	r2, [pc, #584]	; (800296c <HAL_GPIO_Init+0x2ac>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d863      	bhi.n	80027ee <HAL_GPIO_Init+0x12e>
 8002726:	4a92      	ldr	r2, [pc, #584]	; (8002970 <HAL_GPIO_Init+0x2b0>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d046      	beq.n	80027ba <HAL_GPIO_Init+0xfa>
 800272c:	4a90      	ldr	r2, [pc, #576]	; (8002970 <HAL_GPIO_Init+0x2b0>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d85d      	bhi.n	80027ee <HAL_GPIO_Init+0x12e>
 8002732:	2b12      	cmp	r3, #18
 8002734:	d82a      	bhi.n	800278c <HAL_GPIO_Init+0xcc>
 8002736:	2b12      	cmp	r3, #18
 8002738:	d859      	bhi.n	80027ee <HAL_GPIO_Init+0x12e>
 800273a:	a201      	add	r2, pc, #4	; (adr r2, 8002740 <HAL_GPIO_Init+0x80>)
 800273c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002740:	080027bb 	.word	0x080027bb
 8002744:	08002795 	.word	0x08002795
 8002748:	080027a7 	.word	0x080027a7
 800274c:	080027e9 	.word	0x080027e9
 8002750:	080027ef 	.word	0x080027ef
 8002754:	080027ef 	.word	0x080027ef
 8002758:	080027ef 	.word	0x080027ef
 800275c:	080027ef 	.word	0x080027ef
 8002760:	080027ef 	.word	0x080027ef
 8002764:	080027ef 	.word	0x080027ef
 8002768:	080027ef 	.word	0x080027ef
 800276c:	080027ef 	.word	0x080027ef
 8002770:	080027ef 	.word	0x080027ef
 8002774:	080027ef 	.word	0x080027ef
 8002778:	080027ef 	.word	0x080027ef
 800277c:	080027ef 	.word	0x080027ef
 8002780:	080027ef 	.word	0x080027ef
 8002784:	0800279d 	.word	0x0800279d
 8002788:	080027b1 	.word	0x080027b1
 800278c:	4a79      	ldr	r2, [pc, #484]	; (8002974 <HAL_GPIO_Init+0x2b4>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d013      	beq.n	80027ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002792:	e02c      	b.n	80027ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	623b      	str	r3, [r7, #32]
          break;
 800279a:	e029      	b.n	80027f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	3304      	adds	r3, #4
 80027a2:	623b      	str	r3, [r7, #32]
          break;
 80027a4:	e024      	b.n	80027f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	3308      	adds	r3, #8
 80027ac:	623b      	str	r3, [r7, #32]
          break;
 80027ae:	e01f      	b.n	80027f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	330c      	adds	r3, #12
 80027b6:	623b      	str	r3, [r7, #32]
          break;
 80027b8:	e01a      	b.n	80027f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d102      	bne.n	80027c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027c2:	2304      	movs	r3, #4
 80027c4:	623b      	str	r3, [r7, #32]
          break;
 80027c6:	e013      	b.n	80027f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d105      	bne.n	80027dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027d0:	2308      	movs	r3, #8
 80027d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	69fa      	ldr	r2, [r7, #28]
 80027d8:	611a      	str	r2, [r3, #16]
          break;
 80027da:	e009      	b.n	80027f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027dc:	2308      	movs	r3, #8
 80027de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	69fa      	ldr	r2, [r7, #28]
 80027e4:	615a      	str	r2, [r3, #20]
          break;
 80027e6:	e003      	b.n	80027f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027e8:	2300      	movs	r3, #0
 80027ea:	623b      	str	r3, [r7, #32]
          break;
 80027ec:	e000      	b.n	80027f0 <HAL_GPIO_Init+0x130>
          break;
 80027ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	2bff      	cmp	r3, #255	; 0xff
 80027f4:	d801      	bhi.n	80027fa <HAL_GPIO_Init+0x13a>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	e001      	b.n	80027fe <HAL_GPIO_Init+0x13e>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3304      	adds	r3, #4
 80027fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	2bff      	cmp	r3, #255	; 0xff
 8002804:	d802      	bhi.n	800280c <HAL_GPIO_Init+0x14c>
 8002806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	e002      	b.n	8002812 <HAL_GPIO_Init+0x152>
 800280c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280e:	3b08      	subs	r3, #8
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	210f      	movs	r1, #15
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	fa01 f303 	lsl.w	r3, r1, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	401a      	ands	r2, r3
 8002824:	6a39      	ldr	r1, [r7, #32]
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	fa01 f303 	lsl.w	r3, r1, r3
 800282c:	431a      	orrs	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 80b1 	beq.w	80029a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002840:	4b4d      	ldr	r3, [pc, #308]	; (8002978 <HAL_GPIO_Init+0x2b8>)
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	4a4c      	ldr	r2, [pc, #304]	; (8002978 <HAL_GPIO_Init+0x2b8>)
 8002846:	f043 0301 	orr.w	r3, r3, #1
 800284a:	6193      	str	r3, [r2, #24]
 800284c:	4b4a      	ldr	r3, [pc, #296]	; (8002978 <HAL_GPIO_Init+0x2b8>)
 800284e:	699b      	ldr	r3, [r3, #24]
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	60bb      	str	r3, [r7, #8]
 8002856:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002858:	4a48      	ldr	r2, [pc, #288]	; (800297c <HAL_GPIO_Init+0x2bc>)
 800285a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285c:	089b      	lsrs	r3, r3, #2
 800285e:	3302      	adds	r3, #2
 8002860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002864:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002868:	f003 0303 	and.w	r3, r3, #3
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	220f      	movs	r2, #15
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	43db      	mvns	r3, r3
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	4013      	ands	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a40      	ldr	r2, [pc, #256]	; (8002980 <HAL_GPIO_Init+0x2c0>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d013      	beq.n	80028ac <HAL_GPIO_Init+0x1ec>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a3f      	ldr	r2, [pc, #252]	; (8002984 <HAL_GPIO_Init+0x2c4>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d00d      	beq.n	80028a8 <HAL_GPIO_Init+0x1e8>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a3e      	ldr	r2, [pc, #248]	; (8002988 <HAL_GPIO_Init+0x2c8>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d007      	beq.n	80028a4 <HAL_GPIO_Init+0x1e4>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a3d      	ldr	r2, [pc, #244]	; (800298c <HAL_GPIO_Init+0x2cc>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d101      	bne.n	80028a0 <HAL_GPIO_Init+0x1e0>
 800289c:	2303      	movs	r3, #3
 800289e:	e006      	b.n	80028ae <HAL_GPIO_Init+0x1ee>
 80028a0:	2304      	movs	r3, #4
 80028a2:	e004      	b.n	80028ae <HAL_GPIO_Init+0x1ee>
 80028a4:	2302      	movs	r3, #2
 80028a6:	e002      	b.n	80028ae <HAL_GPIO_Init+0x1ee>
 80028a8:	2301      	movs	r3, #1
 80028aa:	e000      	b.n	80028ae <HAL_GPIO_Init+0x1ee>
 80028ac:	2300      	movs	r3, #0
 80028ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028b0:	f002 0203 	and.w	r2, r2, #3
 80028b4:	0092      	lsls	r2, r2, #2
 80028b6:	4093      	lsls	r3, r2
 80028b8:	68fa      	ldr	r2, [r7, #12]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028be:	492f      	ldr	r1, [pc, #188]	; (800297c <HAL_GPIO_Init+0x2bc>)
 80028c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c2:	089b      	lsrs	r3, r3, #2
 80028c4:	3302      	adds	r3, #2
 80028c6:	68fa      	ldr	r2, [r7, #12]
 80028c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d006      	beq.n	80028e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028d8:	4b2d      	ldr	r3, [pc, #180]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	492c      	ldr	r1, [pc, #176]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	600b      	str	r3, [r1, #0]
 80028e4:	e006      	b.n	80028f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028e6:	4b2a      	ldr	r3, [pc, #168]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	43db      	mvns	r3, r3
 80028ee:	4928      	ldr	r1, [pc, #160]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 80028f0:	4013      	ands	r3, r2
 80028f2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d006      	beq.n	800290e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002900:	4b23      	ldr	r3, [pc, #140]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	4922      	ldr	r1, [pc, #136]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	4313      	orrs	r3, r2
 800290a:	604b      	str	r3, [r1, #4]
 800290c:	e006      	b.n	800291c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800290e:	4b20      	ldr	r3, [pc, #128]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	43db      	mvns	r3, r3
 8002916:	491e      	ldr	r1, [pc, #120]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 8002918:	4013      	ands	r3, r2
 800291a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d006      	beq.n	8002936 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002928:	4b19      	ldr	r3, [pc, #100]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	4918      	ldr	r1, [pc, #96]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	4313      	orrs	r3, r2
 8002932:	608b      	str	r3, [r1, #8]
 8002934:	e006      	b.n	8002944 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002936:	4b16      	ldr	r3, [pc, #88]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	43db      	mvns	r3, r3
 800293e:	4914      	ldr	r1, [pc, #80]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 8002940:	4013      	ands	r3, r2
 8002942:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d021      	beq.n	8002994 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002950:	4b0f      	ldr	r3, [pc, #60]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	490e      	ldr	r1, [pc, #56]	; (8002990 <HAL_GPIO_Init+0x2d0>)
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	4313      	orrs	r3, r2
 800295a:	60cb      	str	r3, [r1, #12]
 800295c:	e021      	b.n	80029a2 <HAL_GPIO_Init+0x2e2>
 800295e:	bf00      	nop
 8002960:	10320000 	.word	0x10320000
 8002964:	10310000 	.word	0x10310000
 8002968:	10220000 	.word	0x10220000
 800296c:	10210000 	.word	0x10210000
 8002970:	10120000 	.word	0x10120000
 8002974:	10110000 	.word	0x10110000
 8002978:	40021000 	.word	0x40021000
 800297c:	40010000 	.word	0x40010000
 8002980:	40010800 	.word	0x40010800
 8002984:	40010c00 	.word	0x40010c00
 8002988:	40011000 	.word	0x40011000
 800298c:	40011400 	.word	0x40011400
 8002990:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002994:	4b0b      	ldr	r3, [pc, #44]	; (80029c4 <HAL_GPIO_Init+0x304>)
 8002996:	68da      	ldr	r2, [r3, #12]
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	43db      	mvns	r3, r3
 800299c:	4909      	ldr	r1, [pc, #36]	; (80029c4 <HAL_GPIO_Init+0x304>)
 800299e:	4013      	ands	r3, r2
 80029a0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80029a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a4:	3301      	adds	r3, #1
 80029a6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ae:	fa22 f303 	lsr.w	r3, r2, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	f47f ae8e 	bne.w	80026d4 <HAL_GPIO_Init+0x14>
  }
}
 80029b8:	bf00      	nop
 80029ba:	bf00      	nop
 80029bc:	372c      	adds	r7, #44	; 0x2c
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	40010400 	.word	0x40010400

080029c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	807b      	strh	r3, [r7, #2]
 80029d4:	4613      	mov	r3, r2
 80029d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029d8:	787b      	ldrb	r3, [r7, #1]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029de:	887a      	ldrh	r2, [r7, #2]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029e4:	e003      	b.n	80029ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029e6:	887b      	ldrh	r3, [r7, #2]
 80029e8:	041a      	lsls	r2, r3, #16
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	611a      	str	r2, [r3, #16]
}
 80029ee:	bf00      	nop
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr

080029f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	460b      	mov	r3, r1
 8002a02:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a0a:	887a      	ldrh	r2, [r7, #2]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	041a      	lsls	r2, r3, #16
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	43d9      	mvns	r1, r3
 8002a16:	887b      	ldrh	r3, [r7, #2]
 8002a18:	400b      	ands	r3, r1
 8002a1a:	431a      	orrs	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	611a      	str	r2, [r3, #16]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bc80      	pop	{r7}
 8002a28:	4770      	bx	lr
	...

08002a2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e12b      	b.n	8002c96 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d106      	bne.n	8002a58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f7fe fdc0 	bl	80015d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2224      	movs	r2, #36	; 0x24
 8002a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f022 0201 	bic.w	r2, r2, #1
 8002a6e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a7e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a8e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a90:	f000 fce4 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 8002a94:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	4a81      	ldr	r2, [pc, #516]	; (8002ca0 <HAL_I2C_Init+0x274>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d807      	bhi.n	8002ab0 <HAL_I2C_Init+0x84>
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4a80      	ldr	r2, [pc, #512]	; (8002ca4 <HAL_I2C_Init+0x278>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	bf94      	ite	ls
 8002aa8:	2301      	movls	r3, #1
 8002aaa:	2300      	movhi	r3, #0
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	e006      	b.n	8002abe <HAL_I2C_Init+0x92>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4a7d      	ldr	r2, [pc, #500]	; (8002ca8 <HAL_I2C_Init+0x27c>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	bf94      	ite	ls
 8002ab8:	2301      	movls	r3, #1
 8002aba:	2300      	movhi	r3, #0
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e0e7      	b.n	8002c96 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	4a78      	ldr	r2, [pc, #480]	; (8002cac <HAL_I2C_Init+0x280>)
 8002aca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ace:	0c9b      	lsrs	r3, r3, #18
 8002ad0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6a1b      	ldr	r3, [r3, #32]
 8002aec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	4a6a      	ldr	r2, [pc, #424]	; (8002ca0 <HAL_I2C_Init+0x274>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d802      	bhi.n	8002b00 <HAL_I2C_Init+0xd4>
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	3301      	adds	r3, #1
 8002afe:	e009      	b.n	8002b14 <HAL_I2C_Init+0xe8>
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b06:	fb02 f303 	mul.w	r3, r2, r3
 8002b0a:	4a69      	ldr	r2, [pc, #420]	; (8002cb0 <HAL_I2C_Init+0x284>)
 8002b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b10:	099b      	lsrs	r3, r3, #6
 8002b12:	3301      	adds	r3, #1
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	6812      	ldr	r2, [r2, #0]
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b26:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	495c      	ldr	r1, [pc, #368]	; (8002ca0 <HAL_I2C_Init+0x274>)
 8002b30:	428b      	cmp	r3, r1
 8002b32:	d819      	bhi.n	8002b68 <HAL_I2C_Init+0x13c>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	1e59      	subs	r1, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b42:	1c59      	adds	r1, r3, #1
 8002b44:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b48:	400b      	ands	r3, r1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00a      	beq.n	8002b64 <HAL_I2C_Init+0x138>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	1e59      	subs	r1, r3, #1
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b62:	e051      	b.n	8002c08 <HAL_I2C_Init+0x1dc>
 8002b64:	2304      	movs	r3, #4
 8002b66:	e04f      	b.n	8002c08 <HAL_I2C_Init+0x1dc>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d111      	bne.n	8002b94 <HAL_I2C_Init+0x168>
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	1e58      	subs	r0, r3, #1
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6859      	ldr	r1, [r3, #4]
 8002b78:	460b      	mov	r3, r1
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	440b      	add	r3, r1
 8002b7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b82:	3301      	adds	r3, #1
 8002b84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	bf0c      	ite	eq
 8002b8c:	2301      	moveq	r3, #1
 8002b8e:	2300      	movne	r3, #0
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	e012      	b.n	8002bba <HAL_I2C_Init+0x18e>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	1e58      	subs	r0, r3, #1
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6859      	ldr	r1, [r3, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	0099      	lsls	r1, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002baa:	3301      	adds	r3, #1
 8002bac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	bf0c      	ite	eq
 8002bb4:	2301      	moveq	r3, #1
 8002bb6:	2300      	movne	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_I2C_Init+0x196>
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e022      	b.n	8002c08 <HAL_I2C_Init+0x1dc>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10e      	bne.n	8002be8 <HAL_I2C_Init+0x1bc>
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	1e58      	subs	r0, r3, #1
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6859      	ldr	r1, [r3, #4]
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	440b      	add	r3, r1
 8002bd8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bdc:	3301      	adds	r3, #1
 8002bde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002be6:	e00f      	b.n	8002c08 <HAL_I2C_Init+0x1dc>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	1e58      	subs	r0, r3, #1
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6859      	ldr	r1, [r3, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	0099      	lsls	r1, r3, #2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bfe:	3301      	adds	r3, #1
 8002c00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	6809      	ldr	r1, [r1, #0]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69da      	ldr	r2, [r3, #28]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c36:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6911      	ldr	r1, [r2, #16]
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	68d2      	ldr	r2, [r2, #12]
 8002c42:	4311      	orrs	r1, r2
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	6812      	ldr	r2, [r2, #0]
 8002c48:	430b      	orrs	r3, r1
 8002c4a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	695a      	ldr	r2, [r3, #20]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	430a      	orrs	r2, r1
 8002c66:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f042 0201 	orr.w	r2, r2, #1
 8002c76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2220      	movs	r2, #32
 8002c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	000186a0 	.word	0x000186a0
 8002ca4:	001e847f 	.word	0x001e847f
 8002ca8:	003d08ff 	.word	0x003d08ff
 8002cac:	431bde83 	.word	0x431bde83
 8002cb0:	10624dd3 	.word	0x10624dd3

08002cb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e26c      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 8087 	beq.w	8002de2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cd4:	4b92      	ldr	r3, [pc, #584]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f003 030c 	and.w	r3, r3, #12
 8002cdc:	2b04      	cmp	r3, #4
 8002cde:	d00c      	beq.n	8002cfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ce0:	4b8f      	ldr	r3, [pc, #572]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 030c 	and.w	r3, r3, #12
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d112      	bne.n	8002d12 <HAL_RCC_OscConfig+0x5e>
 8002cec:	4b8c      	ldr	r3, [pc, #560]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cf8:	d10b      	bne.n	8002d12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cfa:	4b89      	ldr	r3, [pc, #548]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d06c      	beq.n	8002de0 <HAL_RCC_OscConfig+0x12c>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d168      	bne.n	8002de0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e246      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d1a:	d106      	bne.n	8002d2a <HAL_RCC_OscConfig+0x76>
 8002d1c:	4b80      	ldr	r3, [pc, #512]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a7f      	ldr	r2, [pc, #508]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d26:	6013      	str	r3, [r2, #0]
 8002d28:	e02e      	b.n	8002d88 <HAL_RCC_OscConfig+0xd4>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10c      	bne.n	8002d4c <HAL_RCC_OscConfig+0x98>
 8002d32:	4b7b      	ldr	r3, [pc, #492]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a7a      	ldr	r2, [pc, #488]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d3c:	6013      	str	r3, [r2, #0]
 8002d3e:	4b78      	ldr	r3, [pc, #480]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a77      	ldr	r2, [pc, #476]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	e01d      	b.n	8002d88 <HAL_RCC_OscConfig+0xd4>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d54:	d10c      	bne.n	8002d70 <HAL_RCC_OscConfig+0xbc>
 8002d56:	4b72      	ldr	r3, [pc, #456]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a71      	ldr	r2, [pc, #452]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d60:	6013      	str	r3, [r2, #0]
 8002d62:	4b6f      	ldr	r3, [pc, #444]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a6e      	ldr	r2, [pc, #440]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d6c:	6013      	str	r3, [r2, #0]
 8002d6e:	e00b      	b.n	8002d88 <HAL_RCC_OscConfig+0xd4>
 8002d70:	4b6b      	ldr	r3, [pc, #428]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a6a      	ldr	r2, [pc, #424]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d7a:	6013      	str	r3, [r2, #0]
 8002d7c:	4b68      	ldr	r3, [pc, #416]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a67      	ldr	r2, [pc, #412]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002d82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d013      	beq.n	8002db8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d90:	f7fe ff5c 	bl	8001c4c <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d96:	e008      	b.n	8002daa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d98:	f7fe ff58 	bl	8001c4c <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b64      	cmp	r3, #100	; 0x64
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e1fa      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002daa:	4b5d      	ldr	r3, [pc, #372]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d0f0      	beq.n	8002d98 <HAL_RCC_OscConfig+0xe4>
 8002db6:	e014      	b.n	8002de2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db8:	f7fe ff48 	bl	8001c4c <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dc0:	f7fe ff44 	bl	8001c4c <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b64      	cmp	r3, #100	; 0x64
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e1e6      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dd2:	4b53      	ldr	r3, [pc, #332]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x10c>
 8002dde:	e000      	b.n	8002de2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0302 	and.w	r3, r3, #2
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d063      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dee:	4b4c      	ldr	r3, [pc, #304]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f003 030c 	and.w	r3, r3, #12
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00b      	beq.n	8002e12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002dfa:	4b49      	ldr	r3, [pc, #292]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
 8002e02:	2b08      	cmp	r3, #8
 8002e04:	d11c      	bne.n	8002e40 <HAL_RCC_OscConfig+0x18c>
 8002e06:	4b46      	ldr	r3, [pc, #280]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d116      	bne.n	8002e40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e12:	4b43      	ldr	r3, [pc, #268]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d005      	beq.n	8002e2a <HAL_RCC_OscConfig+0x176>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d001      	beq.n	8002e2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e1ba      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e2a:	4b3d      	ldr	r3, [pc, #244]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	4939      	ldr	r1, [pc, #228]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e3e:	e03a      	b.n	8002eb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	691b      	ldr	r3, [r3, #16]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d020      	beq.n	8002e8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e48:	4b36      	ldr	r3, [pc, #216]	; (8002f24 <HAL_RCC_OscConfig+0x270>)
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e4e:	f7fe fefd 	bl	8001c4c <HAL_GetTick>
 8002e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e54:	e008      	b.n	8002e68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e56:	f7fe fef9 	bl	8001c4c <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d901      	bls.n	8002e68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e19b      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e68:	4b2d      	ldr	r3, [pc, #180]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0f0      	beq.n	8002e56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e74:	4b2a      	ldr	r3, [pc, #168]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	695b      	ldr	r3, [r3, #20]
 8002e80:	00db      	lsls	r3, r3, #3
 8002e82:	4927      	ldr	r1, [pc, #156]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	600b      	str	r3, [r1, #0]
 8002e88:	e015      	b.n	8002eb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e8a:	4b26      	ldr	r3, [pc, #152]	; (8002f24 <HAL_RCC_OscConfig+0x270>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e90:	f7fe fedc 	bl	8001c4c <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e98:	f7fe fed8 	bl	8001c4c <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e17a      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eaa:	4b1d      	ldr	r3, [pc, #116]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f0      	bne.n	8002e98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0308 	and.w	r3, r3, #8
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d03a      	beq.n	8002f38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d019      	beq.n	8002efe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eca:	4b17      	ldr	r3, [pc, #92]	; (8002f28 <HAL_RCC_OscConfig+0x274>)
 8002ecc:	2201      	movs	r2, #1
 8002ece:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ed0:	f7fe febc 	bl	8001c4c <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed8:	f7fe feb8 	bl	8001c4c <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e15a      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eea:	4b0d      	ldr	r3, [pc, #52]	; (8002f20 <HAL_RCC_OscConfig+0x26c>)
 8002eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d0f0      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ef6:	2001      	movs	r0, #1
 8002ef8:	f000 fad8 	bl	80034ac <RCC_Delay>
 8002efc:	e01c      	b.n	8002f38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002efe:	4b0a      	ldr	r3, [pc, #40]	; (8002f28 <HAL_RCC_OscConfig+0x274>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f04:	f7fe fea2 	bl	8001c4c <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f0a:	e00f      	b.n	8002f2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f0c:	f7fe fe9e 	bl	8001c4c <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d908      	bls.n	8002f2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e140      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
 8002f1e:	bf00      	nop
 8002f20:	40021000 	.word	0x40021000
 8002f24:	42420000 	.word	0x42420000
 8002f28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f2c:	4b9e      	ldr	r3, [pc, #632]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1e9      	bne.n	8002f0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f000 80a6 	beq.w	8003092 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f46:	2300      	movs	r3, #0
 8002f48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f4a:	4b97      	ldr	r3, [pc, #604]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002f4c:	69db      	ldr	r3, [r3, #28]
 8002f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10d      	bne.n	8002f72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f56:	4b94      	ldr	r3, [pc, #592]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	4a93      	ldr	r2, [pc, #588]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f60:	61d3      	str	r3, [r2, #28]
 8002f62:	4b91      	ldr	r3, [pc, #580]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f6a:	60bb      	str	r3, [r7, #8]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f72:	4b8e      	ldr	r3, [pc, #568]	; (80031ac <HAL_RCC_OscConfig+0x4f8>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d118      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f7e:	4b8b      	ldr	r3, [pc, #556]	; (80031ac <HAL_RCC_OscConfig+0x4f8>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a8a      	ldr	r2, [pc, #552]	; (80031ac <HAL_RCC_OscConfig+0x4f8>)
 8002f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f8a:	f7fe fe5f 	bl	8001c4c <HAL_GetTick>
 8002f8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f90:	e008      	b.n	8002fa4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f92:	f7fe fe5b 	bl	8001c4c <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b64      	cmp	r3, #100	; 0x64
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e0fd      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa4:	4b81      	ldr	r3, [pc, #516]	; (80031ac <HAL_RCC_OscConfig+0x4f8>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0f0      	beq.n	8002f92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d106      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x312>
 8002fb8:	4b7b      	ldr	r3, [pc, #492]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	4a7a      	ldr	r2, [pc, #488]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002fbe:	f043 0301 	orr.w	r3, r3, #1
 8002fc2:	6213      	str	r3, [r2, #32]
 8002fc4:	e02d      	b.n	8003022 <HAL_RCC_OscConfig+0x36e>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10c      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x334>
 8002fce:	4b76      	ldr	r3, [pc, #472]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	4a75      	ldr	r2, [pc, #468]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002fd4:	f023 0301 	bic.w	r3, r3, #1
 8002fd8:	6213      	str	r3, [r2, #32]
 8002fda:	4b73      	ldr	r3, [pc, #460]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002fdc:	6a1b      	ldr	r3, [r3, #32]
 8002fde:	4a72      	ldr	r2, [pc, #456]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002fe0:	f023 0304 	bic.w	r3, r3, #4
 8002fe4:	6213      	str	r3, [r2, #32]
 8002fe6:	e01c      	b.n	8003022 <HAL_RCC_OscConfig+0x36e>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	2b05      	cmp	r3, #5
 8002fee:	d10c      	bne.n	800300a <HAL_RCC_OscConfig+0x356>
 8002ff0:	4b6d      	ldr	r3, [pc, #436]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	4a6c      	ldr	r2, [pc, #432]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002ff6:	f043 0304 	orr.w	r3, r3, #4
 8002ffa:	6213      	str	r3, [r2, #32]
 8002ffc:	4b6a      	ldr	r3, [pc, #424]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8002ffe:	6a1b      	ldr	r3, [r3, #32]
 8003000:	4a69      	ldr	r2, [pc, #420]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8003002:	f043 0301 	orr.w	r3, r3, #1
 8003006:	6213      	str	r3, [r2, #32]
 8003008:	e00b      	b.n	8003022 <HAL_RCC_OscConfig+0x36e>
 800300a:	4b67      	ldr	r3, [pc, #412]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	4a66      	ldr	r2, [pc, #408]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8003010:	f023 0301 	bic.w	r3, r3, #1
 8003014:	6213      	str	r3, [r2, #32]
 8003016:	4b64      	ldr	r3, [pc, #400]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	4a63      	ldr	r2, [pc, #396]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 800301c:	f023 0304 	bic.w	r3, r3, #4
 8003020:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d015      	beq.n	8003056 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800302a:	f7fe fe0f 	bl	8001c4c <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003030:	e00a      	b.n	8003048 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003032:	f7fe fe0b 	bl	8001c4c <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003040:	4293      	cmp	r3, r2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e0ab      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003048:	4b57      	ldr	r3, [pc, #348]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 800304a:	6a1b      	ldr	r3, [r3, #32]
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d0ee      	beq.n	8003032 <HAL_RCC_OscConfig+0x37e>
 8003054:	e014      	b.n	8003080 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003056:	f7fe fdf9 	bl	8001c4c <HAL_GetTick>
 800305a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800305c:	e00a      	b.n	8003074 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800305e:	f7fe fdf5 	bl	8001c4c <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	f241 3288 	movw	r2, #5000	; 0x1388
 800306c:	4293      	cmp	r3, r2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e095      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003074:	4b4c      	ldr	r3, [pc, #304]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1ee      	bne.n	800305e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003080:	7dfb      	ldrb	r3, [r7, #23]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d105      	bne.n	8003092 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003086:	4b48      	ldr	r3, [pc, #288]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	4a47      	ldr	r2, [pc, #284]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 800308c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003090:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 8081 	beq.w	800319e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800309c:	4b42      	ldr	r3, [pc, #264]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 030c 	and.w	r3, r3, #12
 80030a4:	2b08      	cmp	r3, #8
 80030a6:	d061      	beq.n	800316c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	69db      	ldr	r3, [r3, #28]
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d146      	bne.n	800313e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b0:	4b3f      	ldr	r3, [pc, #252]	; (80031b0 <HAL_RCC_OscConfig+0x4fc>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b6:	f7fe fdc9 	bl	8001c4c <HAL_GetTick>
 80030ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030bc:	e008      	b.n	80030d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030be:	f7fe fdc5 	bl	8001c4c <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e067      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030d0:	4b35      	ldr	r3, [pc, #212]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1f0      	bne.n	80030be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030e4:	d108      	bne.n	80030f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80030e6:	4b30      	ldr	r3, [pc, #192]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	492d      	ldr	r1, [pc, #180]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030f8:	4b2b      	ldr	r3, [pc, #172]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a19      	ldr	r1, [r3, #32]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003108:	430b      	orrs	r3, r1
 800310a:	4927      	ldr	r1, [pc, #156]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 800310c:	4313      	orrs	r3, r2
 800310e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003110:	4b27      	ldr	r3, [pc, #156]	; (80031b0 <HAL_RCC_OscConfig+0x4fc>)
 8003112:	2201      	movs	r2, #1
 8003114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003116:	f7fe fd99 	bl	8001c4c <HAL_GetTick>
 800311a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800311c:	e008      	b.n	8003130 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800311e:	f7fe fd95 	bl	8001c4c <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b02      	cmp	r3, #2
 800312a:	d901      	bls.n	8003130 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e037      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003130:	4b1d      	ldr	r3, [pc, #116]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0f0      	beq.n	800311e <HAL_RCC_OscConfig+0x46a>
 800313c:	e02f      	b.n	800319e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800313e:	4b1c      	ldr	r3, [pc, #112]	; (80031b0 <HAL_RCC_OscConfig+0x4fc>)
 8003140:	2200      	movs	r2, #0
 8003142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003144:	f7fe fd82 	bl	8001c4c <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800314a:	e008      	b.n	800315e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800314c:	f7fe fd7e 	bl	8001c4c <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b02      	cmp	r3, #2
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e020      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800315e:	4b12      	ldr	r3, [pc, #72]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1f0      	bne.n	800314c <HAL_RCC_OscConfig+0x498>
 800316a:	e018      	b.n	800319e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d101      	bne.n	8003178 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e013      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003178:	4b0b      	ldr	r3, [pc, #44]	; (80031a8 <HAL_RCC_OscConfig+0x4f4>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	429a      	cmp	r2, r3
 800318a:	d106      	bne.n	800319a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003196:	429a      	cmp	r2, r3
 8003198:	d001      	beq.n	800319e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e000      	b.n	80031a0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3718      	adds	r7, #24
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40021000 	.word	0x40021000
 80031ac:	40007000 	.word	0x40007000
 80031b0:	42420060 	.word	0x42420060

080031b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0d0      	b.n	800336a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031c8:	4b6a      	ldr	r3, [pc, #424]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0307 	and.w	r3, r3, #7
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d910      	bls.n	80031f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d6:	4b67      	ldr	r3, [pc, #412]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f023 0207 	bic.w	r2, r3, #7
 80031de:	4965      	ldr	r1, [pc, #404]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031e6:	4b63      	ldr	r3, [pc, #396]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d001      	beq.n	80031f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0b8      	b.n	800336a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d020      	beq.n	8003246 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	2b00      	cmp	r3, #0
 800320e:	d005      	beq.n	800321c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003210:	4b59      	ldr	r3, [pc, #356]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	4a58      	ldr	r2, [pc, #352]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003216:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800321a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0308 	and.w	r3, r3, #8
 8003224:	2b00      	cmp	r3, #0
 8003226:	d005      	beq.n	8003234 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003228:	4b53      	ldr	r3, [pc, #332]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	4a52      	ldr	r2, [pc, #328]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 800322e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003232:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003234:	4b50      	ldr	r3, [pc, #320]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	494d      	ldr	r1, [pc, #308]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003242:	4313      	orrs	r3, r2
 8003244:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d040      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d107      	bne.n	800326a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800325a:	4b47      	ldr	r3, [pc, #284]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d115      	bne.n	8003292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e07f      	b.n	800336a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	2b02      	cmp	r3, #2
 8003270:	d107      	bne.n	8003282 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003272:	4b41      	ldr	r3, [pc, #260]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d109      	bne.n	8003292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e073      	b.n	800336a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003282:	4b3d      	ldr	r3, [pc, #244]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e06b      	b.n	800336a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003292:	4b39      	ldr	r3, [pc, #228]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f023 0203 	bic.w	r2, r3, #3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	4936      	ldr	r1, [pc, #216]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a4:	f7fe fcd2 	bl	8001c4c <HAL_GetTick>
 80032a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032aa:	e00a      	b.n	80032c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ac:	f7fe fcce 	bl	8001c4c <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e053      	b.n	800336a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c2:	4b2d      	ldr	r3, [pc, #180]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f003 020c 	and.w	r2, r3, #12
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d1eb      	bne.n	80032ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032d4:	4b27      	ldr	r3, [pc, #156]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	683a      	ldr	r2, [r7, #0]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d210      	bcs.n	8003304 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e2:	4b24      	ldr	r3, [pc, #144]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f023 0207 	bic.w	r2, r3, #7
 80032ea:	4922      	ldr	r1, [pc, #136]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032f2:	4b20      	ldr	r3, [pc, #128]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d001      	beq.n	8003304 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e032      	b.n	800336a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b00      	cmp	r3, #0
 800330e:	d008      	beq.n	8003322 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003310:	4b19      	ldr	r3, [pc, #100]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	4916      	ldr	r1, [pc, #88]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 800331e:	4313      	orrs	r3, r2
 8003320:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0308 	and.w	r3, r3, #8
 800332a:	2b00      	cmp	r3, #0
 800332c:	d009      	beq.n	8003342 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800332e:	4b12      	ldr	r3, [pc, #72]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	490e      	ldr	r1, [pc, #56]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 800333e:	4313      	orrs	r3, r2
 8003340:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003342:	f000 f821 	bl	8003388 <HAL_RCC_GetSysClockFreq>
 8003346:	4602      	mov	r2, r0
 8003348:	4b0b      	ldr	r3, [pc, #44]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	091b      	lsrs	r3, r3, #4
 800334e:	f003 030f 	and.w	r3, r3, #15
 8003352:	490a      	ldr	r1, [pc, #40]	; (800337c <HAL_RCC_ClockConfig+0x1c8>)
 8003354:	5ccb      	ldrb	r3, [r1, r3]
 8003356:	fa22 f303 	lsr.w	r3, r2, r3
 800335a:	4a09      	ldr	r2, [pc, #36]	; (8003380 <HAL_RCC_ClockConfig+0x1cc>)
 800335c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800335e:	4b09      	ldr	r3, [pc, #36]	; (8003384 <HAL_RCC_ClockConfig+0x1d0>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f7fe fc30 	bl	8001bc8 <HAL_InitTick>

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40022000 	.word	0x40022000
 8003378:	40021000 	.word	0x40021000
 800337c:	080090f0 	.word	0x080090f0
 8003380:	20000004 	.word	0x20000004
 8003384:	20000008 	.word	0x20000008

08003388 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003388:	b490      	push	{r4, r7}
 800338a:	b08a      	sub	sp, #40	; 0x28
 800338c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800338e:	4b2a      	ldr	r3, [pc, #168]	; (8003438 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003390:	1d3c      	adds	r4, r7, #4
 8003392:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003394:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003398:	f240 2301 	movw	r3, #513	; 0x201
 800339c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800339e:	2300      	movs	r3, #0
 80033a0:	61fb      	str	r3, [r7, #28]
 80033a2:	2300      	movs	r3, #0
 80033a4:	61bb      	str	r3, [r7, #24]
 80033a6:	2300      	movs	r3, #0
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24
 80033aa:	2300      	movs	r3, #0
 80033ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033ae:	2300      	movs	r3, #0
 80033b0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80033b2:	4b22      	ldr	r3, [pc, #136]	; (800343c <HAL_RCC_GetSysClockFreq+0xb4>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	f003 030c 	and.w	r3, r3, #12
 80033be:	2b04      	cmp	r3, #4
 80033c0:	d002      	beq.n	80033c8 <HAL_RCC_GetSysClockFreq+0x40>
 80033c2:	2b08      	cmp	r3, #8
 80033c4:	d003      	beq.n	80033ce <HAL_RCC_GetSysClockFreq+0x46>
 80033c6:	e02d      	b.n	8003424 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033c8:	4b1d      	ldr	r3, [pc, #116]	; (8003440 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033ca:	623b      	str	r3, [r7, #32]
      break;
 80033cc:	e02d      	b.n	800342a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	0c9b      	lsrs	r3, r3, #18
 80033d2:	f003 030f 	and.w	r3, r3, #15
 80033d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80033da:	4413      	add	r3, r2
 80033dc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80033e0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d013      	beq.n	8003414 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033ec:	4b13      	ldr	r3, [pc, #76]	; (800343c <HAL_RCC_GetSysClockFreq+0xb4>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	0c5b      	lsrs	r3, r3, #17
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80033fa:	4413      	add	r3, r2
 80033fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003400:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	4a0e      	ldr	r2, [pc, #56]	; (8003440 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003406:	fb02 f203 	mul.w	r2, r2, r3
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003410:	627b      	str	r3, [r7, #36]	; 0x24
 8003412:	e004      	b.n	800341e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	4a0b      	ldr	r2, [pc, #44]	; (8003444 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003418:	fb02 f303 	mul.w	r3, r2, r3
 800341c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800341e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003420:	623b      	str	r3, [r7, #32]
      break;
 8003422:	e002      	b.n	800342a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003424:	4b06      	ldr	r3, [pc, #24]	; (8003440 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003426:	623b      	str	r3, [r7, #32]
      break;
 8003428:	bf00      	nop
    }
  }
  return sysclockfreq;
 800342a:	6a3b      	ldr	r3, [r7, #32]
}
 800342c:	4618      	mov	r0, r3
 800342e:	3728      	adds	r7, #40	; 0x28
 8003430:	46bd      	mov	sp, r7
 8003432:	bc90      	pop	{r4, r7}
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	08009098 	.word	0x08009098
 800343c:	40021000 	.word	0x40021000
 8003440:	007a1200 	.word	0x007a1200
 8003444:	003d0900 	.word	0x003d0900

08003448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800344c:	4b02      	ldr	r3, [pc, #8]	; (8003458 <HAL_RCC_GetHCLKFreq+0x10>)
 800344e:	681b      	ldr	r3, [r3, #0]
}
 8003450:	4618      	mov	r0, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr
 8003458:	20000004 	.word	0x20000004

0800345c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003460:	f7ff fff2 	bl	8003448 <HAL_RCC_GetHCLKFreq>
 8003464:	4602      	mov	r2, r0
 8003466:	4b05      	ldr	r3, [pc, #20]	; (800347c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	0a1b      	lsrs	r3, r3, #8
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	4903      	ldr	r1, [pc, #12]	; (8003480 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003472:	5ccb      	ldrb	r3, [r1, r3]
 8003474:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003478:	4618      	mov	r0, r3
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40021000 	.word	0x40021000
 8003480:	08009100 	.word	0x08009100

08003484 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003488:	f7ff ffde 	bl	8003448 <HAL_RCC_GetHCLKFreq>
 800348c:	4602      	mov	r2, r0
 800348e:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	0adb      	lsrs	r3, r3, #11
 8003494:	f003 0307 	and.w	r3, r3, #7
 8003498:	4903      	ldr	r1, [pc, #12]	; (80034a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800349a:	5ccb      	ldrb	r3, [r1, r3]
 800349c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40021000 	.word	0x40021000
 80034a8:	08009100 	.word	0x08009100

080034ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80034b4:	4b0a      	ldr	r3, [pc, #40]	; (80034e0 <RCC_Delay+0x34>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a0a      	ldr	r2, [pc, #40]	; (80034e4 <RCC_Delay+0x38>)
 80034ba:	fba2 2303 	umull	r2, r3, r2, r3
 80034be:	0a5b      	lsrs	r3, r3, #9
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	fb02 f303 	mul.w	r3, r2, r3
 80034c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80034c8:	bf00      	nop
  }
  while (Delay --);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	1e5a      	subs	r2, r3, #1
 80034ce:	60fa      	str	r2, [r7, #12]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1f9      	bne.n	80034c8 <RCC_Delay+0x1c>
}
 80034d4:	bf00      	nop
 80034d6:	bf00      	nop
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	bc80      	pop	{r7}
 80034de:	4770      	bx	lr
 80034e0:	20000004 	.word	0x20000004
 80034e4:	10624dd3 	.word	0x10624dd3

080034e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80034f0:	2300      	movs	r3, #0
 80034f2:	613b      	str	r3, [r7, #16]
 80034f4:	2300      	movs	r3, #0
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	2b00      	cmp	r3, #0
 8003502:	d07d      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003504:	2300      	movs	r3, #0
 8003506:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003508:	4b4f      	ldr	r3, [pc, #316]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800350a:	69db      	ldr	r3, [r3, #28]
 800350c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10d      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003514:	4b4c      	ldr	r3, [pc, #304]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003516:	69db      	ldr	r3, [r3, #28]
 8003518:	4a4b      	ldr	r2, [pc, #300]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800351a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800351e:	61d3      	str	r3, [r2, #28]
 8003520:	4b49      	ldr	r3, [pc, #292]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003528:	60bb      	str	r3, [r7, #8]
 800352a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800352c:	2301      	movs	r3, #1
 800352e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003530:	4b46      	ldr	r3, [pc, #280]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d118      	bne.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800353c:	4b43      	ldr	r3, [pc, #268]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a42      	ldr	r2, [pc, #264]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003542:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003546:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003548:	f7fe fb80 	bl	8001c4c <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800354e:	e008      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003550:	f7fe fb7c 	bl	8001c4c <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b64      	cmp	r3, #100	; 0x64
 800355c:	d901      	bls.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e06d      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003562:	4b3a      	ldr	r3, [pc, #232]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356a:	2b00      	cmp	r3, #0
 800356c:	d0f0      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800356e:	4b36      	ldr	r3, [pc, #216]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003576:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d02e      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	429a      	cmp	r2, r3
 800358a:	d027      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800358c:	4b2e      	ldr	r3, [pc, #184]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800358e:	6a1b      	ldr	r3, [r3, #32]
 8003590:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003594:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003596:	4b2e      	ldr	r3, [pc, #184]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003598:	2201      	movs	r2, #1
 800359a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800359c:	4b2c      	ldr	r3, [pc, #176]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80035a2:	4a29      	ldr	r2, [pc, #164]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d014      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b2:	f7fe fb4b 	bl	8001c4c <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b8:	e00a      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ba:	f7fe fb47 	bl	8001c4c <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e036      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035d0:	4b1d      	ldr	r3, [pc, #116]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0ee      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035dc:	4b1a      	ldr	r3, [pc, #104]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035de:	6a1b      	ldr	r3, [r3, #32]
 80035e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	4917      	ldr	r1, [pc, #92]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035ee:	7dfb      	ldrb	r3, [r7, #23]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d105      	bne.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f4:	4b14      	ldr	r3, [pc, #80]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	4a13      	ldr	r2, [pc, #76]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d008      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800360c:	4b0e      	ldr	r3, [pc, #56]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	490b      	ldr	r1, [pc, #44]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800361a:	4313      	orrs	r3, r2
 800361c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0310 	and.w	r3, r3, #16
 8003626:	2b00      	cmp	r3, #0
 8003628:	d008      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800362a:	4b07      	ldr	r3, [pc, #28]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	4904      	ldr	r1, [pc, #16]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003638:	4313      	orrs	r3, r2
 800363a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40021000 	.word	0x40021000
 800364c:	40007000 	.word	0x40007000
 8003650:	42420440 	.word	0x42420440

08003654 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e076      	b.n	8003754 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	2b00      	cmp	r3, #0
 800366c:	d108      	bne.n	8003680 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003676:	d009      	beq.n	800368c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	61da      	str	r2, [r3, #28]
 800367e:	e005      	b.n	800368c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d106      	bne.n	80036ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7fd ffd6 	bl	8001658 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2202      	movs	r2, #2
 80036b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80036d4:	431a      	orrs	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036de:	431a      	orrs	r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	431a      	orrs	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	431a      	orrs	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036fc:	431a      	orrs	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003706:	431a      	orrs	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003710:	ea42 0103 	orr.w	r1, r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003718:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	0c1a      	lsrs	r2, r3, #16
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f002 0204 	and.w	r2, r2, #4
 8003732:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	69da      	ldr	r2, [r3, #28]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003742:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b088      	sub	sp, #32
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	603b      	str	r3, [r7, #0]
 8003768:	4613      	mov	r3, r2
 800376a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003776:	2b01      	cmp	r3, #1
 8003778:	d101      	bne.n	800377e <HAL_SPI_Transmit+0x22>
 800377a:	2302      	movs	r3, #2
 800377c:	e126      	b.n	80039cc <HAL_SPI_Transmit+0x270>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003786:	f7fe fa61 	bl	8001c4c <HAL_GetTick>
 800378a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800378c:	88fb      	ldrh	r3, [r7, #6]
 800378e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b01      	cmp	r3, #1
 800379a:	d002      	beq.n	80037a2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800379c:	2302      	movs	r3, #2
 800379e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80037a0:	e10b      	b.n	80039ba <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d002      	beq.n	80037ae <HAL_SPI_Transmit+0x52>
 80037a8:	88fb      	ldrh	r3, [r7, #6]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d102      	bne.n	80037b4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80037b2:	e102      	b.n	80039ba <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2203      	movs	r2, #3
 80037b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2200      	movs	r2, #0
 80037c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	88fa      	ldrh	r2, [r7, #6]
 80037cc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	88fa      	ldrh	r2, [r7, #6]
 80037d2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2200      	movs	r2, #0
 80037de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037fa:	d10f      	bne.n	800381c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800380a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800381a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003826:	2b40      	cmp	r3, #64	; 0x40
 8003828:	d007      	beq.n	800383a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003838:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003842:	d14b      	bne.n	80038dc <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d002      	beq.n	8003852 <HAL_SPI_Transmit+0xf6>
 800384c:	8afb      	ldrh	r3, [r7, #22]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d13e      	bne.n	80038d0 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	881a      	ldrh	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003862:	1c9a      	adds	r2, r3, #2
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800386c:	b29b      	uxth	r3, r3
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003876:	e02b      	b.n	80038d0 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b02      	cmp	r3, #2
 8003884:	d112      	bne.n	80038ac <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388a:	881a      	ldrh	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003896:	1c9a      	adds	r2, r3, #2
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	86da      	strh	r2, [r3, #54]	; 0x36
 80038aa:	e011      	b.n	80038d0 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038ac:	f7fe f9ce 	bl	8001c4c <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d803      	bhi.n	80038c4 <HAL_SPI_Transmit+0x168>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c2:	d102      	bne.n	80038ca <HAL_SPI_Transmit+0x16e>
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d102      	bne.n	80038d0 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80038ce:	e074      	b.n	80039ba <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1ce      	bne.n	8003878 <HAL_SPI_Transmit+0x11c>
 80038da:	e04c      	b.n	8003976 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d002      	beq.n	80038ea <HAL_SPI_Transmit+0x18e>
 80038e4:	8afb      	ldrh	r3, [r7, #22]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d140      	bne.n	800396c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	330c      	adds	r3, #12
 80038f4:	7812      	ldrb	r2, [r2, #0]
 80038f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003906:	b29b      	uxth	r3, r3
 8003908:	3b01      	subs	r3, #1
 800390a:	b29a      	uxth	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003910:	e02c      	b.n	800396c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b02      	cmp	r3, #2
 800391e:	d113      	bne.n	8003948 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	330c      	adds	r3, #12
 800392a:	7812      	ldrb	r2, [r2, #0]
 800392c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003932:	1c5a      	adds	r2, r3, #1
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800393c:	b29b      	uxth	r3, r3
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	86da      	strh	r2, [r3, #54]	; 0x36
 8003946:	e011      	b.n	800396c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003948:	f7fe f980 	bl	8001c4c <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	429a      	cmp	r2, r3
 8003956:	d803      	bhi.n	8003960 <HAL_SPI_Transmit+0x204>
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800395e:	d102      	bne.n	8003966 <HAL_SPI_Transmit+0x20a>
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d102      	bne.n	800396c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	77fb      	strb	r3, [r7, #31]
          goto error;
 800396a:	e026      	b.n	80039ba <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003970:	b29b      	uxth	r3, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1cd      	bne.n	8003912 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	6839      	ldr	r1, [r7, #0]
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f000 fb64 	bl	8004048 <SPI_EndRxTxTransaction>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d002      	beq.n	800398c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2220      	movs	r2, #32
 800398a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d10a      	bne.n	80039aa <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003994:	2300      	movs	r3, #0
 8003996:	613b      	str	r3, [r7, #16]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	613b      	str	r3, [r7, #16]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	613b      	str	r3, [r7, #16]
 80039a8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d002      	beq.n	80039b8 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	77fb      	strb	r3, [r7, #31]
 80039b6:	e000      	b.n	80039ba <HAL_SPI_Transmit+0x25e>
  }

error:
 80039b8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80039ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3720      	adds	r7, #32
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b08c      	sub	sp, #48	; 0x30
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
 80039e0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80039e2:	2301      	movs	r3, #1
 80039e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80039e6:	2300      	movs	r3, #0
 80039e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d101      	bne.n	80039fa <HAL_SPI_TransmitReceive+0x26>
 80039f6:	2302      	movs	r3, #2
 80039f8:	e18a      	b.n	8003d10 <HAL_SPI_TransmitReceive+0x33c>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a02:	f7fe f923 	bl	8001c4c <HAL_GetTick>
 8003a06:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003a18:	887b      	ldrh	r3, [r7, #2]
 8003a1a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d00f      	beq.n	8003a44 <HAL_SPI_TransmitReceive+0x70>
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a2a:	d107      	bne.n	8003a3c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d103      	bne.n	8003a3c <HAL_SPI_TransmitReceive+0x68>
 8003a34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a38:	2b04      	cmp	r3, #4
 8003a3a:	d003      	beq.n	8003a44 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003a42:	e15b      	b.n	8003cfc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d005      	beq.n	8003a56 <HAL_SPI_TransmitReceive+0x82>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <HAL_SPI_TransmitReceive+0x82>
 8003a50:	887b      	ldrh	r3, [r7, #2]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d103      	bne.n	8003a5e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003a5c:	e14e      	b.n	8003cfc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d003      	beq.n	8003a72 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2205      	movs	r2, #5
 8003a6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2200      	movs	r2, #0
 8003a76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	887a      	ldrh	r2, [r7, #2]
 8003a82:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	887a      	ldrh	r2, [r7, #2]
 8003a88:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	887a      	ldrh	r2, [r7, #2]
 8003a94:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	887a      	ldrh	r2, [r7, #2]
 8003a9a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab2:	2b40      	cmp	r3, #64	; 0x40
 8003ab4:	d007      	beq.n	8003ac6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ac4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ace:	d178      	bne.n	8003bc2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d002      	beq.n	8003ade <HAL_SPI_TransmitReceive+0x10a>
 8003ad8:	8b7b      	ldrh	r3, [r7, #26]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d166      	bne.n	8003bac <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	881a      	ldrh	r2, [r3, #0]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aee:	1c9a      	adds	r2, r3, #2
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	3b01      	subs	r3, #1
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b02:	e053      	b.n	8003bac <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d11b      	bne.n	8003b4a <HAL_SPI_TransmitReceive+0x176>
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d016      	beq.n	8003b4a <HAL_SPI_TransmitReceive+0x176>
 8003b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d113      	bne.n	8003b4a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b26:	881a      	ldrh	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b32:	1c9a      	adds	r2, r3, #2
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	b29a      	uxth	r2, r3
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b46:	2300      	movs	r3, #0
 8003b48:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f003 0301 	and.w	r3, r3, #1
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d119      	bne.n	8003b8c <HAL_SPI_TransmitReceive+0x1b8>
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d014      	beq.n	8003b8c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b6c:	b292      	uxth	r2, r2
 8003b6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b74:	1c9a      	adds	r2, r3, #2
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003b8c:	f7fe f85e 	bl	8001c4c <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d807      	bhi.n	8003bac <HAL_SPI_TransmitReceive+0x1d8>
 8003b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba2:	d003      	beq.n	8003bac <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003baa:	e0a7      	b.n	8003cfc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1a6      	bne.n	8003b04 <HAL_SPI_TransmitReceive+0x130>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1a1      	bne.n	8003b04 <HAL_SPI_TransmitReceive+0x130>
 8003bc0:	e07c      	b.n	8003cbc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d002      	beq.n	8003bd0 <HAL_SPI_TransmitReceive+0x1fc>
 8003bca:	8b7b      	ldrh	r3, [r7, #26]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d16b      	bne.n	8003ca8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	330c      	adds	r3, #12
 8003bda:	7812      	ldrb	r2, [r2, #0]
 8003bdc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	1c5a      	adds	r2, r3, #1
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	b29a      	uxth	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bf6:	e057      	b.n	8003ca8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d11c      	bne.n	8003c40 <HAL_SPI_TransmitReceive+0x26c>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d017      	beq.n	8003c40 <HAL_SPI_TransmitReceive+0x26c>
 8003c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d114      	bne.n	8003c40 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	330c      	adds	r3, #12
 8003c20:	7812      	ldrb	r2, [r2, #0]
 8003c22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	1c5a      	adds	r2, r3, #1
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	3b01      	subs	r3, #1
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d119      	bne.n	8003c82 <HAL_SPI_TransmitReceive+0x2ae>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d014      	beq.n	8003c82 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c62:	b2d2      	uxtb	r2, r2
 8003c64:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	3b01      	subs	r3, #1
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003c82:	f7fd ffe3 	bl	8001c4c <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d803      	bhi.n	8003c9a <HAL_SPI_TransmitReceive+0x2c6>
 8003c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c98:	d102      	bne.n	8003ca0 <HAL_SPI_TransmitReceive+0x2cc>
 8003c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d103      	bne.n	8003ca8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003ca6:	e029      	b.n	8003cfc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1a2      	bne.n	8003bf8 <HAL_SPI_TransmitReceive+0x224>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d19d      	bne.n	8003bf8 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cbe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003cc0:	68f8      	ldr	r0, [r7, #12]
 8003cc2:	f000 f9c1 	bl	8004048 <SPI_EndRxTxTransaction>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d006      	beq.n	8003cda <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003cd8:	e010      	b.n	8003cfc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10b      	bne.n	8003cfa <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	617b      	str	r3, [r7, #20]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	617b      	str	r3, [r7, #20]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	617b      	str	r3, [r7, #20]
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	e000      	b.n	8003cfc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003cfa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003d0c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3730      	adds	r7, #48	; 0x30
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b088      	sub	sp, #32
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d30:	69bb      	ldr	r3, [r7, #24]
 8003d32:	099b      	lsrs	r3, r3, #6
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10f      	bne.n	8003d5c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00a      	beq.n	8003d5c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	099b      	lsrs	r3, r3, #6
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d004      	beq.n	8003d5c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	4798      	blx	r3
    return;
 8003d5a:	e0be      	b.n	8003eda <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	085b      	lsrs	r3, r3, #1
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <HAL_SPI_IRQHandler+0x66>
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	09db      	lsrs	r3, r3, #7
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d004      	beq.n	8003d7e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	4798      	blx	r3
    return;
 8003d7c:	e0ad      	b.n	8003eda <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	095b      	lsrs	r3, r3, #5
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d106      	bne.n	8003d98 <HAL_SPI_IRQHandler+0x80>
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	099b      	lsrs	r3, r3, #6
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	f000 80a1 	beq.w	8003eda <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	095b      	lsrs	r3, r3, #5
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 809a 	beq.w	8003eda <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	099b      	lsrs	r3, r3, #6
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d023      	beq.n	8003dfa <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d011      	beq.n	8003de2 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dc2:	f043 0204 	orr.w	r2, r3, #4
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dca:	2300      	movs	r3, #0
 8003dcc:	617b      	str	r3, [r7, #20]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	617b      	str	r3, [r7, #20]
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	e00b      	b.n	8003dfa <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003de2:	2300      	movs	r3, #0
 8003de4:	613b      	str	r3, [r7, #16]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	613b      	str	r3, [r7, #16]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	613b      	str	r3, [r7, #16]
 8003df6:	693b      	ldr	r3, [r7, #16]
        return;
 8003df8:	e06f      	b.n	8003eda <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	095b      	lsrs	r3, r3, #5
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d014      	beq.n	8003e30 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e0a:	f043 0201 	orr.w	r2, r3, #1
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003e12:	2300      	movs	r3, #0
 8003e14:	60fb      	str	r3, [r7, #12]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d04f      	beq.n	8003ed8 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	685a      	ldr	r2, [r3, #4]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e46:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d104      	bne.n	8003e64 <HAL_SPI_IRQHandler+0x14c>
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d034      	beq.n	8003ece <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	685a      	ldr	r2, [r3, #4]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0203 	bic.w	r2, r2, #3
 8003e72:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d011      	beq.n	8003ea0 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e80:	4a17      	ldr	r2, [pc, #92]	; (8003ee0 <HAL_SPI_IRQHandler+0x1c8>)
 8003e82:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7fe fa9d 	bl	80023c8 <HAL_DMA_Abort_IT>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d005      	beq.n	8003ea0 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e98:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d016      	beq.n	8003ed6 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eac:	4a0c      	ldr	r2, [pc, #48]	; (8003ee0 <HAL_SPI_IRQHandler+0x1c8>)
 8003eae:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7fe fa87 	bl	80023c8 <HAL_DMA_Abort_IT>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00a      	beq.n	8003ed6 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003ecc:	e003      	b.n	8003ed6 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f808 	bl	8003ee4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003ed4:	e000      	b.n	8003ed8 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003ed6:	bf00      	nop
    return;
 8003ed8:	bf00      	nop
  }
}
 8003eda:	3720      	adds	r7, #32
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	08003f11 	.word	0x08003f11

08003ee4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bc80      	pop	{r7}
 8003ef4:	4770      	bx	lr

08003ef6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f04:	b2db      	uxtb	r3, r3
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr

08003f10 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f7ff ffda 	bl	8003ee4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f30:	bf00      	nop
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b088      	sub	sp, #32
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	4613      	mov	r3, r2
 8003f46:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f48:	f7fd fe80 	bl	8001c4c <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	4413      	add	r3, r2
 8003f56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f58:	f7fd fe78 	bl	8001c4c <HAL_GetTick>
 8003f5c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f5e:	4b39      	ldr	r3, [pc, #228]	; (8004044 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	015b      	lsls	r3, r3, #5
 8003f64:	0d1b      	lsrs	r3, r3, #20
 8003f66:	69fa      	ldr	r2, [r7, #28]
 8003f68:	fb02 f303 	mul.w	r3, r2, r3
 8003f6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f6e:	e054      	b.n	800401a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f76:	d050      	beq.n	800401a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f78:	f7fd fe68 	bl	8001c4c <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	69fa      	ldr	r2, [r7, #28]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d902      	bls.n	8003f8e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d13d      	bne.n	800400a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fa6:	d111      	bne.n	8003fcc <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fb0:	d004      	beq.n	8003fbc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fba:	d107      	bne.n	8003fcc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fd4:	d10f      	bne.n	8003ff6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ff4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e017      	b.n	800403a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004010:	2300      	movs	r3, #0
 8004012:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	3b01      	subs	r3, #1
 8004018:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	689a      	ldr	r2, [r3, #8]
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	4013      	ands	r3, r2
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	429a      	cmp	r2, r3
 8004028:	bf0c      	ite	eq
 800402a:	2301      	moveq	r3, #1
 800402c:	2300      	movne	r3, #0
 800402e:	b2db      	uxtb	r3, r3
 8004030:	461a      	mov	r2, r3
 8004032:	79fb      	ldrb	r3, [r7, #7]
 8004034:	429a      	cmp	r2, r3
 8004036:	d19b      	bne.n	8003f70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3720      	adds	r7, #32
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	20000004 	.word	0x20000004

08004048 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af02      	add	r7, sp, #8
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	2200      	movs	r2, #0
 800405c:	2180      	movs	r1, #128	; 0x80
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f7ff ff6a 	bl	8003f38 <SPI_WaitFlagStateUntilTimeout>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d007      	beq.n	800407a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800406e:	f043 0220 	orr.w	r2, r3, #32
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e000      	b.n	800407c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800407a:	2300      	movs	r3, #0
}
 800407c:	4618      	mov	r0, r3
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e041      	b.n	800411a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d106      	bne.n	80040b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7fd fb36 	bl	800171c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3304      	adds	r3, #4
 80040c0:	4619      	mov	r1, r3
 80040c2:	4610      	mov	r0, r2
 80040c4:	f000 fb66 	bl	8004794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3708      	adds	r7, #8
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
	...

08004124 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004132:	b2db      	uxtb	r3, r3
 8004134:	2b01      	cmp	r3, #1
 8004136:	d001      	beq.n	800413c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e03a      	b.n	80041b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68da      	ldr	r2, [r3, #12]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f042 0201 	orr.w	r2, r2, #1
 8004152:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a18      	ldr	r2, [pc, #96]	; (80041bc <HAL_TIM_Base_Start_IT+0x98>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00e      	beq.n	800417c <HAL_TIM_Base_Start_IT+0x58>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004166:	d009      	beq.n	800417c <HAL_TIM_Base_Start_IT+0x58>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a14      	ldr	r2, [pc, #80]	; (80041c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d004      	beq.n	800417c <HAL_TIM_Base_Start_IT+0x58>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a13      	ldr	r2, [pc, #76]	; (80041c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d111      	bne.n	80041a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f003 0307 	and.w	r3, r3, #7
 8004186:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2b06      	cmp	r3, #6
 800418c:	d010      	beq.n	80041b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f042 0201 	orr.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800419e:	e007      	b.n	80041b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 0201 	orr.w	r2, r2, #1
 80041ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3714      	adds	r7, #20
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr
 80041bc:	40012c00 	.word	0x40012c00
 80041c0:	40000400 	.word	0x40000400
 80041c4:	40000800 	.word	0x40000800

080041c8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e041      	b.n	800425e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d106      	bne.n	80041f4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f839 	bl	8004266 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3304      	adds	r3, #4
 8004204:	4619      	mov	r1, r3
 8004206:	4610      	mov	r0, r2
 8004208:	f000 fac4 	bl	8004794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}

08004266 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004266:	b480      	push	{r7}
 8004268:	b083      	sub	sp, #12
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800426e:	bf00      	nop
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr

08004278 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b02      	cmp	r3, #2
 800428c:	d122      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b02      	cmp	r3, #2
 800429a:	d11b      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f06f 0202 	mvn.w	r2, #2
 80042a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	699b      	ldr	r3, [r3, #24]
 80042b2:	f003 0303 	and.w	r3, r3, #3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 fa4e 	bl	800475c <HAL_TIM_IC_CaptureCallback>
 80042c0:	e005      	b.n	80042ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fa41 	bl	800474a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 fa50 	bl	800476e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	f003 0304 	and.w	r3, r3, #4
 80042de:	2b04      	cmp	r3, #4
 80042e0:	d122      	bne.n	8004328 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b04      	cmp	r3, #4
 80042ee:	d11b      	bne.n	8004328 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0204 	mvn.w	r2, #4
 80042f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2202      	movs	r2, #2
 80042fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800430a:	2b00      	cmp	r3, #0
 800430c:	d003      	beq.n	8004316 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 fa24 	bl	800475c <HAL_TIM_IC_CaptureCallback>
 8004314:	e005      	b.n	8004322 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 fa17 	bl	800474a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 fa26 	bl	800476e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b08      	cmp	r3, #8
 8004334:	d122      	bne.n	800437c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	f003 0308 	and.w	r3, r3, #8
 8004340:	2b08      	cmp	r3, #8
 8004342:	d11b      	bne.n	800437c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f06f 0208 	mvn.w	r2, #8
 800434c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2204      	movs	r2, #4
 8004352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	69db      	ldr	r3, [r3, #28]
 800435a:	f003 0303 	and.w	r3, r3, #3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 f9fa 	bl	800475c <HAL_TIM_IC_CaptureCallback>
 8004368:	e005      	b.n	8004376 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f9ed 	bl	800474a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 f9fc 	bl	800476e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	f003 0310 	and.w	r3, r3, #16
 8004386:	2b10      	cmp	r3, #16
 8004388:	d122      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f003 0310 	and.w	r3, r3, #16
 8004394:	2b10      	cmp	r3, #16
 8004396:	d11b      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f06f 0210 	mvn.w	r2, #16
 80043a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2208      	movs	r2, #8
 80043a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f9d0 	bl	800475c <HAL_TIM_IC_CaptureCallback>
 80043bc:	e005      	b.n	80043ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f9c3 	bl	800474a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f9d2 	bl	800476e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d10e      	bne.n	80043fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d107      	bne.n	80043fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f06f 0201 	mvn.w	r2, #1
 80043f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f99e 	bl	8004738 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004406:	2b80      	cmp	r3, #128	; 0x80
 8004408:	d10e      	bne.n	8004428 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004414:	2b80      	cmp	r3, #128	; 0x80
 8004416:	d107      	bne.n	8004428 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 fc23 	bl	8004c6e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004432:	2b40      	cmp	r3, #64	; 0x40
 8004434:	d10e      	bne.n	8004454 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004440:	2b40      	cmp	r3, #64	; 0x40
 8004442:	d107      	bne.n	8004454 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800444c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f000 f996 	bl	8004780 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	f003 0320 	and.w	r3, r3, #32
 800445e:	2b20      	cmp	r3, #32
 8004460:	d10e      	bne.n	8004480 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	f003 0320 	and.w	r3, r3, #32
 800446c:	2b20      	cmp	r3, #32
 800446e:	d107      	bne.n	8004480 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f06f 0220 	mvn.w	r2, #32
 8004478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 fbee 	bl	8004c5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004480:	bf00      	nop
 8004482:	3708      	adds	r7, #8
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	60b9      	str	r1, [r7, #8]
 8004492:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800449a:	2b01      	cmp	r3, #1
 800449c:	d101      	bne.n	80044a2 <HAL_TIM_IC_ConfigChannel+0x1a>
 800449e:	2302      	movs	r3, #2
 80044a0:	e082      	b.n	80045a8 <HAL_TIM_IC_ConfigChannel+0x120>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d11b      	bne.n	80044e8 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	6819      	ldr	r1, [r3, #0]
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	f000 f9ca 	bl	8004858 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699a      	ldr	r2, [r3, #24]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f022 020c 	bic.w	r2, r2, #12
 80044d2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6999      	ldr	r1, [r3, #24]
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	689a      	ldr	r2, [r3, #8]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	430a      	orrs	r2, r1
 80044e4:	619a      	str	r2, [r3, #24]
 80044e6:	e05a      	b.n	800459e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b04      	cmp	r3, #4
 80044ec:	d11c      	bne.n	8004528 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6818      	ldr	r0, [r3, #0]
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	6819      	ldr	r1, [r3, #0]
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	685a      	ldr	r2, [r3, #4]
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	f000 fa33 	bl	8004968 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	699a      	ldr	r2, [r3, #24]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004510:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	6999      	ldr	r1, [r3, #24]
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	021a      	lsls	r2, r3, #8
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	430a      	orrs	r2, r1
 8004524:	619a      	str	r2, [r3, #24]
 8004526:	e03a      	b.n	800459e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b08      	cmp	r3, #8
 800452c:	d11b      	bne.n	8004566 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6818      	ldr	r0, [r3, #0]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	6819      	ldr	r1, [r3, #0]
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f000 fa7e 	bl	8004a3e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69da      	ldr	r2, [r3, #28]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 020c 	bic.w	r2, r2, #12
 8004550:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	69d9      	ldr	r1, [r3, #28]
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	689a      	ldr	r2, [r3, #8]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	430a      	orrs	r2, r1
 8004562:	61da      	str	r2, [r3, #28]
 8004564:	e01b      	b.n	800459e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6818      	ldr	r0, [r3, #0]
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	6819      	ldr	r1, [r3, #0]
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	685a      	ldr	r2, [r3, #4]
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	f000 fa9d 	bl	8004ab4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	69da      	ldr	r2, [r3, #28]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004588:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	69d9      	ldr	r1, [r3, #28]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	021a      	lsls	r2, r3, #8
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	430a      	orrs	r2, r1
 800459c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d101      	bne.n	80045c8 <HAL_TIM_ConfigClockSource+0x18>
 80045c4:	2302      	movs	r3, #2
 80045c6:	e0b3      	b.n	8004730 <HAL_TIM_ConfigClockSource+0x180>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2202      	movs	r2, #2
 80045d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045ee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004600:	d03e      	beq.n	8004680 <HAL_TIM_ConfigClockSource+0xd0>
 8004602:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004606:	f200 8087 	bhi.w	8004718 <HAL_TIM_ConfigClockSource+0x168>
 800460a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800460e:	f000 8085 	beq.w	800471c <HAL_TIM_ConfigClockSource+0x16c>
 8004612:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004616:	d87f      	bhi.n	8004718 <HAL_TIM_ConfigClockSource+0x168>
 8004618:	2b70      	cmp	r3, #112	; 0x70
 800461a:	d01a      	beq.n	8004652 <HAL_TIM_ConfigClockSource+0xa2>
 800461c:	2b70      	cmp	r3, #112	; 0x70
 800461e:	d87b      	bhi.n	8004718 <HAL_TIM_ConfigClockSource+0x168>
 8004620:	2b60      	cmp	r3, #96	; 0x60
 8004622:	d050      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x116>
 8004624:	2b60      	cmp	r3, #96	; 0x60
 8004626:	d877      	bhi.n	8004718 <HAL_TIM_ConfigClockSource+0x168>
 8004628:	2b50      	cmp	r3, #80	; 0x50
 800462a:	d03c      	beq.n	80046a6 <HAL_TIM_ConfigClockSource+0xf6>
 800462c:	2b50      	cmp	r3, #80	; 0x50
 800462e:	d873      	bhi.n	8004718 <HAL_TIM_ConfigClockSource+0x168>
 8004630:	2b40      	cmp	r3, #64	; 0x40
 8004632:	d058      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x136>
 8004634:	2b40      	cmp	r3, #64	; 0x40
 8004636:	d86f      	bhi.n	8004718 <HAL_TIM_ConfigClockSource+0x168>
 8004638:	2b30      	cmp	r3, #48	; 0x30
 800463a:	d064      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x156>
 800463c:	2b30      	cmp	r3, #48	; 0x30
 800463e:	d86b      	bhi.n	8004718 <HAL_TIM_ConfigClockSource+0x168>
 8004640:	2b20      	cmp	r3, #32
 8004642:	d060      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x156>
 8004644:	2b20      	cmp	r3, #32
 8004646:	d867      	bhi.n	8004718 <HAL_TIM_ConfigClockSource+0x168>
 8004648:	2b00      	cmp	r3, #0
 800464a:	d05c      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x156>
 800464c:	2b10      	cmp	r3, #16
 800464e:	d05a      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004650:	e062      	b.n	8004718 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6818      	ldr	r0, [r3, #0]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	6899      	ldr	r1, [r3, #8]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685a      	ldr	r2, [r3, #4]
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f000 fa7d 	bl	8004b60 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004674:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	609a      	str	r2, [r3, #8]
      break;
 800467e:	e04e      	b.n	800471e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6818      	ldr	r0, [r3, #0]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	6899      	ldr	r1, [r3, #8]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f000 fa66 	bl	8004b60 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046a2:	609a      	str	r2, [r3, #8]
      break;
 80046a4:	e03b      	b.n	800471e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6818      	ldr	r0, [r3, #0]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	6859      	ldr	r1, [r3, #4]
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	461a      	mov	r2, r3
 80046b4:	f000 f92a 	bl	800490c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2150      	movs	r1, #80	; 0x50
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fa34 	bl	8004b2c <TIM_ITRx_SetConfig>
      break;
 80046c4:	e02b      	b.n	800471e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6818      	ldr	r0, [r3, #0]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	6859      	ldr	r1, [r3, #4]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	461a      	mov	r2, r3
 80046d4:	f000 f984 	bl	80049e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2160      	movs	r1, #96	; 0x60
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 fa24 	bl	8004b2c <TIM_ITRx_SetConfig>
      break;
 80046e4:	e01b      	b.n	800471e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6818      	ldr	r0, [r3, #0]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	6859      	ldr	r1, [r3, #4]
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	461a      	mov	r2, r3
 80046f4:	f000 f90a 	bl	800490c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2140      	movs	r1, #64	; 0x40
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 fa14 	bl	8004b2c <TIM_ITRx_SetConfig>
      break;
 8004704:	e00b      	b.n	800471e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4619      	mov	r1, r3
 8004710:	4610      	mov	r0, r2
 8004712:	f000 fa0b 	bl	8004b2c <TIM_ITRx_SetConfig>
        break;
 8004716:	e002      	b.n	800471e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004718:	bf00      	nop
 800471a:	e000      	b.n	800471e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800471c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3710      	adds	r7, #16
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	bc80      	pop	{r7}
 8004748:	4770      	bx	lr

0800474a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800474a:	b480      	push	{r7}
 800474c:	b083      	sub	sp, #12
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004752:	bf00      	nop
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	bc80      	pop	{r7}
 800475a:	4770      	bx	lr

0800475c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	bc80      	pop	{r7}
 800476c:	4770      	bx	lr

0800476e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	bc80      	pop	{r7}
 800477e:	4770      	bx	lr

08004780 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	bc80      	pop	{r7}
 8004790:	4770      	bx	lr
	...

08004794 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a29      	ldr	r2, [pc, #164]	; (800484c <TIM_Base_SetConfig+0xb8>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d00b      	beq.n	80047c4 <TIM_Base_SetConfig+0x30>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b2:	d007      	beq.n	80047c4 <TIM_Base_SetConfig+0x30>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a26      	ldr	r2, [pc, #152]	; (8004850 <TIM_Base_SetConfig+0xbc>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d003      	beq.n	80047c4 <TIM_Base_SetConfig+0x30>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a25      	ldr	r2, [pc, #148]	; (8004854 <TIM_Base_SetConfig+0xc0>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d108      	bne.n	80047d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a1c      	ldr	r2, [pc, #112]	; (800484c <TIM_Base_SetConfig+0xb8>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d00b      	beq.n	80047f6 <TIM_Base_SetConfig+0x62>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047e4:	d007      	beq.n	80047f6 <TIM_Base_SetConfig+0x62>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a19      	ldr	r2, [pc, #100]	; (8004850 <TIM_Base_SetConfig+0xbc>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d003      	beq.n	80047f6 <TIM_Base_SetConfig+0x62>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a18      	ldr	r2, [pc, #96]	; (8004854 <TIM_Base_SetConfig+0xc0>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d108      	bne.n	8004808 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	4313      	orrs	r3, r2
 8004806:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	4313      	orrs	r3, r2
 8004814:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	68fa      	ldr	r2, [r7, #12]
 800481a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	689a      	ldr	r2, [r3, #8]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a07      	ldr	r2, [pc, #28]	; (800484c <TIM_Base_SetConfig+0xb8>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d103      	bne.n	800483c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	691a      	ldr	r2, [r3, #16]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	615a      	str	r2, [r3, #20]
}
 8004842:	bf00      	nop
 8004844:	3714      	adds	r7, #20
 8004846:	46bd      	mov	sp, r7
 8004848:	bc80      	pop	{r7}
 800484a:	4770      	bx	lr
 800484c:	40012c00 	.word	0x40012c00
 8004850:	40000400 	.word	0x40000400
 8004854:	40000800 	.word	0x40000800

08004858 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
 8004864:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	f023 0201 	bic.w	r2, r3, #1
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6a1b      	ldr	r3, [r3, #32]
 800487c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	4a1f      	ldr	r2, [pc, #124]	; (8004900 <TIM_TI1_SetConfig+0xa8>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d00b      	beq.n	800489e <TIM_TI1_SetConfig+0x46>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800488c:	d007      	beq.n	800489e <TIM_TI1_SetConfig+0x46>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	4a1c      	ldr	r2, [pc, #112]	; (8004904 <TIM_TI1_SetConfig+0xac>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d003      	beq.n	800489e <TIM_TI1_SetConfig+0x46>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	4a1b      	ldr	r2, [pc, #108]	; (8004908 <TIM_TI1_SetConfig+0xb0>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d101      	bne.n	80048a2 <TIM_TI1_SetConfig+0x4a>
 800489e:	2301      	movs	r3, #1
 80048a0:	e000      	b.n	80048a4 <TIM_TI1_SetConfig+0x4c>
 80048a2:	2300      	movs	r3, #0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d008      	beq.n	80048ba <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f023 0303 	bic.w	r3, r3, #3
 80048ae:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]
 80048b8:	e003      	b.n	80048c2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	f043 0301 	orr.w	r3, r3, #1
 80048c0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	f023 030a 	bic.w	r3, r3, #10
 80048dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	f003 030a 	and.w	r3, r3, #10
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	697a      	ldr	r2, [r7, #20]
 80048ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	621a      	str	r2, [r3, #32]
}
 80048f6:	bf00      	nop
 80048f8:	371c      	adds	r7, #28
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bc80      	pop	{r7}
 80048fe:	4770      	bx	lr
 8004900:	40012c00 	.word	0x40012c00
 8004904:	40000400 	.word	0x40000400
 8004908:	40000800 	.word	0x40000800

0800490c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6a1b      	ldr	r3, [r3, #32]
 800491c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6a1b      	ldr	r3, [r3, #32]
 8004922:	f023 0201 	bic.w	r2, r3, #1
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004936:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	011b      	lsls	r3, r3, #4
 800493c:	693a      	ldr	r2, [r7, #16]
 800493e:	4313      	orrs	r3, r2
 8004940:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f023 030a 	bic.w	r3, r3, #10
 8004948:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	4313      	orrs	r3, r2
 8004950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	697a      	ldr	r2, [r7, #20]
 800495c:	621a      	str	r2, [r3, #32]
}
 800495e:	bf00      	nop
 8004960:	371c      	adds	r7, #28
 8004962:	46bd      	mov	sp, r7
 8004964:	bc80      	pop	{r7}
 8004966:	4770      	bx	lr

08004968 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004968:	b480      	push	{r7}
 800496a:	b087      	sub	sp, #28
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	f023 0210 	bic.w	r2, r3, #16
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004994:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	021b      	lsls	r3, r3, #8
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	4313      	orrs	r3, r2
 800499e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	031b      	lsls	r3, r3, #12
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049ba:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	011b      	lsls	r3, r3, #4
 80049c0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80049c4:	693a      	ldr	r2, [r7, #16]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	697a      	ldr	r2, [r7, #20]
 80049ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	621a      	str	r2, [r3, #32]
}
 80049d6:	bf00      	nop
 80049d8:	371c      	adds	r7, #28
 80049da:	46bd      	mov	sp, r7
 80049dc:	bc80      	pop	{r7}
 80049de:	4770      	bx	lr

080049e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	f023 0210 	bic.w	r2, r3, #16
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a0a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	031b      	lsls	r3, r3, #12
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a1c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	621a      	str	r2, [r3, #32]
}
 8004a34:	bf00      	nop
 8004a36:	371c      	adds	r7, #28
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bc80      	pop	{r7}
 8004a3c:	4770      	bx	lr

08004a3e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b087      	sub	sp, #28
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	60f8      	str	r0, [r7, #12]
 8004a46:	60b9      	str	r1, [r7, #8]
 8004a48:	607a      	str	r2, [r7, #4]
 8004a4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	69db      	ldr	r3, [r3, #28]
 8004a5c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a1b      	ldr	r3, [r3, #32]
 8004a62:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f023 0303 	bic.w	r3, r3, #3
 8004a6a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a7a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a8e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	021b      	lsls	r3, r3, #8
 8004a94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	697a      	ldr	r2, [r7, #20]
 8004aa2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	621a      	str	r2, [r3, #32]
}
 8004aaa:	bf00      	nop
 8004aac:	371c      	adds	r7, #28
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bc80      	pop	{r7}
 8004ab2:	4770      	bx	lr

08004ab4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b087      	sub	sp, #28
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6a1b      	ldr	r3, [r3, #32]
 8004ac6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ae0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	021b      	lsls	r3, r3, #8
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004af2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	031b      	lsls	r3, r3, #12
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b06:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	031b      	lsls	r3, r3, #12
 8004b0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	621a      	str	r2, [r3, #32]
}
 8004b22:	bf00      	nop
 8004b24:	371c      	adds	r7, #28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr

08004b2c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b42:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b44:	683a      	ldr	r2, [r7, #0]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	f043 0307 	orr.w	r3, r3, #7
 8004b4e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	609a      	str	r2, [r3, #8]
}
 8004b56:	bf00      	nop
 8004b58:	3714      	adds	r7, #20
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bc80      	pop	{r7}
 8004b5e:	4770      	bx	lr

08004b60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	021a      	lsls	r2, r3, #8
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	609a      	str	r2, [r3, #8]
}
 8004b94:	bf00      	nop
 8004b96:	371c      	adds	r7, #28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bc80      	pop	{r7}
 8004b9c:	4770      	bx	lr
	...

08004ba0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e046      	b.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a16      	ldr	r2, [pc, #88]	; (8004c50 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d00e      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c04:	d009      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a12      	ldr	r2, [pc, #72]	; (8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d004      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a10      	ldr	r2, [pc, #64]	; (8004c58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d10c      	bne.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bc80      	pop	{r7}
 8004c4e:	4770      	bx	lr
 8004c50:	40012c00 	.word	0x40012c00
 8004c54:	40000400 	.word	0x40000400
 8004c58:	40000800 	.word	0x40000800

08004c5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr

08004c6e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b083      	sub	sp, #12
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d101      	bne.n	8004c92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e03f      	b.n	8004d12 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d106      	bne.n	8004cac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f7fc fe02 	bl	80018b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2224      	movs	r2, #36	; 0x24
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f000 fb49 	bl	800535c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	691a      	ldr	r2, [r3, #16]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004cd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695a      	ldr	r2, [r3, #20]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ce8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68da      	ldr	r2, [r3, #12]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cf8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3708      	adds	r7, #8
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
	...

08004d1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b08a      	sub	sp, #40	; 0x28
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d46:	f003 030f 	and.w	r3, r3, #15
 8004d4a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10d      	bne.n	8004d6e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d54:	f003 0320 	and.w	r3, r3, #32
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d008      	beq.n	8004d6e <HAL_UART_IRQHandler+0x52>
 8004d5c:	6a3b      	ldr	r3, [r7, #32]
 8004d5e:	f003 0320 	and.w	r3, r3, #32
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d003      	beq.n	8004d6e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 fa4f 	bl	800520a <UART_Receive_IT>
      return;
 8004d6c:	e17b      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 80b1 	beq.w	8004ed8 <HAL_UART_IRQHandler+0x1bc>
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d105      	bne.n	8004d8c <HAL_UART_IRQHandler+0x70>
 8004d80:	6a3b      	ldr	r3, [r7, #32]
 8004d82:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f000 80a6 	beq.w	8004ed8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00a      	beq.n	8004dac <HAL_UART_IRQHandler+0x90>
 8004d96:	6a3b      	ldr	r3, [r7, #32]
 8004d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d005      	beq.n	8004dac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da4:	f043 0201 	orr.w	r2, r3, #1
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dae:	f003 0304 	and.w	r3, r3, #4
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <HAL_UART_IRQHandler+0xb0>
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc4:	f043 0202 	orr.w	r2, r3, #2
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00a      	beq.n	8004dec <HAL_UART_IRQHandler+0xd0>
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de4:	f043 0204 	orr.w	r2, r3, #4
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	f003 0308 	and.w	r3, r3, #8
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00f      	beq.n	8004e16 <HAL_UART_IRQHandler+0xfa>
 8004df6:	6a3b      	ldr	r3, [r7, #32]
 8004df8:	f003 0320 	and.w	r3, r3, #32
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d104      	bne.n	8004e0a <HAL_UART_IRQHandler+0xee>
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d005      	beq.n	8004e16 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	f043 0208 	orr.w	r2, r3, #8
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f000 811e 	beq.w	800505c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	f003 0320 	and.w	r3, r3, #32
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d007      	beq.n	8004e3a <HAL_UART_IRQHandler+0x11e>
 8004e2a:	6a3b      	ldr	r3, [r7, #32]
 8004e2c:	f003 0320 	and.w	r3, r3, #32
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d002      	beq.n	8004e3a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 f9e8 	bl	800520a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	695b      	ldr	r3, [r3, #20]
 8004e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	bf14      	ite	ne
 8004e48:	2301      	movne	r3, #1
 8004e4a:	2300      	moveq	r3, #0
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e54:	f003 0308 	and.w	r3, r3, #8
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d102      	bne.n	8004e62 <HAL_UART_IRQHandler+0x146>
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d031      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f92a 	bl	80050bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d023      	beq.n	8004ebe <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	695a      	ldr	r2, [r3, #20]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e84:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d013      	beq.n	8004eb6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e92:	4a76      	ldr	r2, [pc, #472]	; (800506c <HAL_UART_IRQHandler+0x350>)
 8004e94:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fd fa94 	bl	80023c8 <HAL_DMA_Abort_IT>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d016      	beq.n	8004ed4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004eb0:	4610      	mov	r0, r2
 8004eb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb4:	e00e      	b.n	8004ed4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f8ec 	bl	8005094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ebc:	e00a      	b.n	8004ed4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 f8e8 	bl	8005094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ec4:	e006      	b.n	8004ed4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 f8e4 	bl	8005094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004ed2:	e0c3      	b.n	800505c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ed4:	bf00      	nop
    return;
 8004ed6:	e0c1      	b.n	800505c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	f040 80a1 	bne.w	8005024 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee4:	f003 0310 	and.w	r3, r3, #16
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	f000 809b 	beq.w	8005024 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004eee:	6a3b      	ldr	r3, [r7, #32]
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 8095 	beq.w	8005024 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004efa:	2300      	movs	r3, #0
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	60fb      	str	r3, [r7, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d04e      	beq.n	8004fbc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004f28:	8a3b      	ldrh	r3, [r7, #16]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f000 8098 	beq.w	8005060 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f34:	8a3a      	ldrh	r2, [r7, #16]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	f080 8092 	bcs.w	8005060 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	8a3a      	ldrh	r2, [r7, #16]
 8004f40:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	2b20      	cmp	r3, #32
 8004f4a:	d02b      	beq.n	8004fa4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68da      	ldr	r2, [r3, #12]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f5a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695a      	ldr	r2, [r3, #20]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 0201 	bic.w	r2, r2, #1
 8004f6a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	695a      	ldr	r2, [r3, #20]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f7a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f022 0210 	bic.w	r2, r2, #16
 8004f98:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7fd f9d8 	bl	8002354 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 f876 	bl	80050a6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004fba:	e051      	b.n	8005060 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d047      	beq.n	8005064 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004fd4:	8a7b      	ldrh	r3, [r7, #18]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d044      	beq.n	8005064 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68da      	ldr	r2, [r3, #12]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004fe8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	695a      	ldr	r2, [r3, #20]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 0201 	bic.w	r2, r2, #1
 8004ff8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68da      	ldr	r2, [r3, #12]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0210 	bic.w	r2, r2, #16
 8005016:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005018:	8a7b      	ldrh	r3, [r7, #18]
 800501a:	4619      	mov	r1, r3
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f842 	bl	80050a6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005022:	e01f      	b.n	8005064 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800502a:	2b00      	cmp	r3, #0
 800502c:	d008      	beq.n	8005040 <HAL_UART_IRQHandler+0x324>
 800502e:	6a3b      	ldr	r3, [r7, #32]
 8005030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f87f 	bl	800513c <UART_Transmit_IT>
    return;
 800503e:	e012      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00d      	beq.n	8005066 <HAL_UART_IRQHandler+0x34a>
 800504a:	6a3b      	ldr	r3, [r7, #32]
 800504c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f000 f8c0 	bl	80051da <UART_EndTransmit_IT>
    return;
 800505a:	e004      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
    return;
 800505c:	bf00      	nop
 800505e:	e002      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
      return;
 8005060:	bf00      	nop
 8005062:	e000      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
      return;
 8005064:	bf00      	nop
  }
}
 8005066:	3728      	adds	r7, #40	; 0x28
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	08005115 	.word	0x08005115

08005070 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr

08005082 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	bc80      	pop	{r7}
 8005092:	4770      	bx	lr

08005094 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bc80      	pop	{r7}
 80050a4:	4770      	bx	lr

080050a6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b083      	sub	sp, #12
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
 80050ae:	460b      	mov	r3, r1
 80050b0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050b2:	bf00      	nop
 80050b4:	370c      	adds	r7, #12
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr

080050bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68da      	ldr	r2, [r3, #12]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80050d2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	695a      	ldr	r2, [r3, #20]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 0201 	bic.w	r2, r2, #1
 80050e2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d107      	bne.n	80050fc <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68da      	ldr	r2, [r3, #12]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f022 0210 	bic.w	r2, r2, #16
 80050fa:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2220      	movs	r2, #32
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	631a      	str	r2, [r3, #48]	; 0x30
}
 800510a:	bf00      	nop
 800510c:	370c      	adds	r7, #12
 800510e:	46bd      	mov	sp, r7
 8005110:	bc80      	pop	{r7}
 8005112:	4770      	bx	lr

08005114 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005120:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2200      	movs	r2, #0
 8005126:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f7ff ffb0 	bl	8005094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005134:	bf00      	nop
 8005136:	3710      	adds	r7, #16
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b21      	cmp	r3, #33	; 0x21
 800514e:	d13e      	bne.n	80051ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005158:	d114      	bne.n	8005184 <UART_Transmit_IT+0x48>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d110      	bne.n	8005184 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	881b      	ldrh	r3, [r3, #0]
 800516c:	461a      	mov	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005176:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a1b      	ldr	r3, [r3, #32]
 800517c:	1c9a      	adds	r2, r3, #2
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	621a      	str	r2, [r3, #32]
 8005182:	e008      	b.n	8005196 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a1b      	ldr	r3, [r3, #32]
 8005188:	1c59      	adds	r1, r3, #1
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	6211      	str	r1, [r2, #32]
 800518e:	781a      	ldrb	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800519a:	b29b      	uxth	r3, r3
 800519c:	3b01      	subs	r3, #1
 800519e:	b29b      	uxth	r3, r3
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	4619      	mov	r1, r3
 80051a4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d10f      	bne.n	80051ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68da      	ldr	r2, [r3, #12]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68da      	ldr	r2, [r3, #12]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80051ca:	2300      	movs	r3, #0
 80051cc:	e000      	b.n	80051d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80051ce:	2302      	movs	r3, #2
  }
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3714      	adds	r7, #20
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bc80      	pop	{r7}
 80051d8:	4770      	bx	lr

080051da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b082      	sub	sp, #8
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68da      	ldr	r2, [r3, #12]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2220      	movs	r2, #32
 80051f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f7ff ff38 	bl	8005070 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b086      	sub	sp, #24
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b22      	cmp	r3, #34	; 0x22
 800521c:	f040 8099 	bne.w	8005352 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005228:	d117      	bne.n	800525a <UART_Receive_IT+0x50>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d113      	bne.n	800525a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005232:	2300      	movs	r3, #0
 8005234:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800523a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	b29b      	uxth	r3, r3
 8005244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005248:	b29a      	uxth	r2, r3
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005252:	1c9a      	adds	r2, r3, #2
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	629a      	str	r2, [r3, #40]	; 0x28
 8005258:	e026      	b.n	80052a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800525e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005260:	2300      	movs	r3, #0
 8005262:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800526c:	d007      	beq.n	800527e <UART_Receive_IT+0x74>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10a      	bne.n	800528c <UART_Receive_IT+0x82>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	691b      	ldr	r3, [r3, #16]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d106      	bne.n	800528c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	b2da      	uxtb	r2, r3
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	701a      	strb	r2, [r3, #0]
 800528a:	e008      	b.n	800529e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	b2db      	uxtb	r3, r3
 8005294:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005298:	b2da      	uxtb	r2, r3
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a2:	1c5a      	adds	r2, r3, #1
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	4619      	mov	r1, r3
 80052b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d148      	bne.n	800534e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f022 0220 	bic.w	r2, r2, #32
 80052ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	68da      	ldr	r2, [r3, #12]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	695a      	ldr	r2, [r3, #20]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 0201 	bic.w	r2, r2, #1
 80052ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2220      	movs	r2, #32
 80052f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d123      	bne.n	8005344 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	68da      	ldr	r2, [r3, #12]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f022 0210 	bic.w	r2, r2, #16
 8005310:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0310 	and.w	r3, r3, #16
 800531c:	2b10      	cmp	r3, #16
 800531e:	d10a      	bne.n	8005336 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005320:	2300      	movs	r3, #0
 8005322:	60fb      	str	r3, [r7, #12]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	60fb      	str	r3, [r7, #12]
 8005334:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800533a:	4619      	mov	r1, r3
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f7ff feb2 	bl	80050a6 <HAL_UARTEx_RxEventCallback>
 8005342:	e002      	b.n	800534a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f7ff fe9c 	bl	8005082 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800534a:	2300      	movs	r3, #0
 800534c:	e002      	b.n	8005354 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800534e:	2300      	movs	r3, #0
 8005350:	e000      	b.n	8005354 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005352:	2302      	movs	r3, #2
  }
}
 8005354:	4618      	mov	r0, r3
 8005356:	3718      	adds	r7, #24
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	68da      	ldr	r2, [r3, #12]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	430a      	orrs	r2, r1
 8005378:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	431a      	orrs	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	4313      	orrs	r3, r2
 800538a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005396:	f023 030c 	bic.w	r3, r3, #12
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	6812      	ldr	r2, [r2, #0]
 800539e:	68b9      	ldr	r1, [r7, #8]
 80053a0:	430b      	orrs	r3, r1
 80053a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699a      	ldr	r2, [r3, #24]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a2c      	ldr	r2, [pc, #176]	; (8005470 <UART_SetConfig+0x114>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d103      	bne.n	80053cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80053c4:	f7fe f85e 	bl	8003484 <HAL_RCC_GetPCLK2Freq>
 80053c8:	60f8      	str	r0, [r7, #12]
 80053ca:	e002      	b.n	80053d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80053cc:	f7fe f846 	bl	800345c <HAL_RCC_GetPCLK1Freq>
 80053d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	4613      	mov	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	009a      	lsls	r2, r3, #2
 80053dc:	441a      	add	r2, r3
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e8:	4a22      	ldr	r2, [pc, #136]	; (8005474 <UART_SetConfig+0x118>)
 80053ea:	fba2 2303 	umull	r2, r3, r2, r3
 80053ee:	095b      	lsrs	r3, r3, #5
 80053f0:	0119      	lsls	r1, r3, #4
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	4613      	mov	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	009a      	lsls	r2, r3, #2
 80053fc:	441a      	add	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	fbb2 f2f3 	udiv	r2, r2, r3
 8005408:	4b1a      	ldr	r3, [pc, #104]	; (8005474 <UART_SetConfig+0x118>)
 800540a:	fba3 0302 	umull	r0, r3, r3, r2
 800540e:	095b      	lsrs	r3, r3, #5
 8005410:	2064      	movs	r0, #100	; 0x64
 8005412:	fb00 f303 	mul.w	r3, r0, r3
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	011b      	lsls	r3, r3, #4
 800541a:	3332      	adds	r3, #50	; 0x32
 800541c:	4a15      	ldr	r2, [pc, #84]	; (8005474 <UART_SetConfig+0x118>)
 800541e:	fba2 2303 	umull	r2, r3, r2, r3
 8005422:	095b      	lsrs	r3, r3, #5
 8005424:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005428:	4419      	add	r1, r3
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	4613      	mov	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	4413      	add	r3, r2
 8005432:	009a      	lsls	r2, r3, #2
 8005434:	441a      	add	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005440:	4b0c      	ldr	r3, [pc, #48]	; (8005474 <UART_SetConfig+0x118>)
 8005442:	fba3 0302 	umull	r0, r3, r3, r2
 8005446:	095b      	lsrs	r3, r3, #5
 8005448:	2064      	movs	r0, #100	; 0x64
 800544a:	fb00 f303 	mul.w	r3, r0, r3
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	3332      	adds	r3, #50	; 0x32
 8005454:	4a07      	ldr	r2, [pc, #28]	; (8005474 <UART_SetConfig+0x118>)
 8005456:	fba2 2303 	umull	r2, r3, r2, r3
 800545a:	095b      	lsrs	r3, r3, #5
 800545c:	f003 020f 	and.w	r2, r3, #15
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	440a      	add	r2, r1
 8005466:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005468:	bf00      	nop
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	40013800 	.word	0x40013800
 8005474:	51eb851f 	.word	0x51eb851f

08005478 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800547c:	4904      	ldr	r1, [pc, #16]	; (8005490 <MX_FATFS_Init+0x18>)
 800547e:	4805      	ldr	r0, [pc, #20]	; (8005494 <MX_FATFS_Init+0x1c>)
 8005480:	f003 f902 	bl	8008688 <FATFS_LinkDriver>
 8005484:	4603      	mov	r3, r0
 8005486:	461a      	mov	r2, r3
 8005488:	4b03      	ldr	r3, [pc, #12]	; (8005498 <MX_FATFS_Init+0x20>)
 800548a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800548c:	bf00      	nop
 800548e:	bd80      	pop	{r7, pc}
 8005490:	20000b54 	.word	0x20000b54
 8005494:	20000010 	.word	0x20000010
 8005498:	20000b58 	.word	0x20000b58

0800549c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800549c:	b480      	push	{r7}
 800549e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80054a0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bc80      	pop	{r7}
 80054a8:	4770      	bx	lr
	...

080054ac <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	4603      	mov	r3, r0
 80054b4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = SD_disk_initialize(pdrv);
 80054b6:	79fb      	ldrb	r3, [r7, #7]
 80054b8:	4618      	mov	r0, r3
 80054ba:	f7fa ffff 	bl	80004bc <SD_disk_initialize>
 80054be:	4603      	mov	r3, r0
 80054c0:	461a      	mov	r2, r3
 80054c2:	4b04      	ldr	r3, [pc, #16]	; (80054d4 <USER_initialize+0x28>)
 80054c4:	701a      	strb	r2, [r3, #0]
    return Stat;
 80054c6:	4b03      	ldr	r3, [pc, #12]	; (80054d4 <USER_initialize+0x28>)
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3708      	adds	r7, #8
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	2000000d 	.word	0x2000000d

080054d8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	4603      	mov	r3, r0
 80054e0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 80054e2:	79fb      	ldrb	r3, [r7, #7]
 80054e4:	4618      	mov	r0, r3
 80054e6:	f7fb f8d3 	bl	8000690 <SD_disk_status>
 80054ea:	4603      	mov	r3, r0
    return Stat;
  /* USER CODE END STATUS */
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3708      	adds	r7, #8
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60b9      	str	r1, [r7, #8]
 80054fc:	607a      	str	r2, [r7, #4]
 80054fe:	603b      	str	r3, [r7, #0]
 8005500:	4603      	mov	r3, r0
 8005502:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 8005504:	7bf8      	ldrb	r0, [r7, #15]
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	68b9      	ldr	r1, [r7, #8]
 800550c:	f7fb f8d4 	bl	80006b8 <SD_disk_read>
 8005510:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8005512:	4618      	mov	r0, r3
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b084      	sub	sp, #16
 800551e:	af00      	add	r7, sp, #0
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
 8005524:	603b      	str	r3, [r7, #0]
 8005526:	4603      	mov	r3, r0
 8005528:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 800552a:	7bf8      	ldrb	r0, [r7, #15]
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	68b9      	ldr	r1, [r7, #8]
 8005532:	f7fb f92b 	bl	800078c <SD_disk_write>
 8005536:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8005538:	4618      	mov	r0, r3
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	4603      	mov	r3, r0
 8005548:	603a      	str	r2, [r7, #0]
 800554a:	71fb      	strb	r3, [r7, #7]
 800554c:	460b      	mov	r3, r1
 800554e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 8005550:	79b9      	ldrb	r1, [r7, #6]
 8005552:	79fb      	ldrb	r3, [r7, #7]
 8005554:	683a      	ldr	r2, [r7, #0]
 8005556:	4618      	mov	r0, r3
 8005558:	f7fb f99c 	bl	8000894 <SD_disk_ioctl>
 800555c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800555e:	4618      	mov	r0, r3
 8005560:	3708      	adds	r7, #8
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
	...

08005568 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	4603      	mov	r3, r0
 8005570:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005572:	79fb      	ldrb	r3, [r7, #7]
 8005574:	4a08      	ldr	r2, [pc, #32]	; (8005598 <disk_status+0x30>)
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	79fa      	ldrb	r2, [r7, #7]
 8005580:	4905      	ldr	r1, [pc, #20]	; (8005598 <disk_status+0x30>)
 8005582:	440a      	add	r2, r1
 8005584:	7a12      	ldrb	r2, [r2, #8]
 8005586:	4610      	mov	r0, r2
 8005588:	4798      	blx	r3
 800558a:	4603      	mov	r3, r0
 800558c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800558e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005590:	4618      	mov	r0, r3
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	200002cc 	.word	0x200002cc

0800559c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	4603      	mov	r3, r0
 80055a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80055a6:	2300      	movs	r3, #0
 80055a8:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80055aa:	79fb      	ldrb	r3, [r7, #7]
 80055ac:	4a0d      	ldr	r2, [pc, #52]	; (80055e4 <disk_initialize+0x48>)
 80055ae:	5cd3      	ldrb	r3, [r2, r3]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d111      	bne.n	80055d8 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 80055b4:	79fb      	ldrb	r3, [r7, #7]
 80055b6:	4a0b      	ldr	r2, [pc, #44]	; (80055e4 <disk_initialize+0x48>)
 80055b8:	2101      	movs	r1, #1
 80055ba:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80055bc:	79fb      	ldrb	r3, [r7, #7]
 80055be:	4a09      	ldr	r2, [pc, #36]	; (80055e4 <disk_initialize+0x48>)
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4413      	add	r3, r2
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	79fa      	ldrb	r2, [r7, #7]
 80055ca:	4906      	ldr	r1, [pc, #24]	; (80055e4 <disk_initialize+0x48>)
 80055cc:	440a      	add	r2, r1
 80055ce:	7a12      	ldrb	r2, [r2, #8]
 80055d0:	4610      	mov	r0, r2
 80055d2:	4798      	blx	r3
 80055d4:	4603      	mov	r3, r0
 80055d6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80055d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3710      	adds	r7, #16
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	200002cc 	.word	0x200002cc

080055e8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80055e8:	b590      	push	{r4, r7, lr}
 80055ea:	b087      	sub	sp, #28
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60b9      	str	r1, [r7, #8]
 80055f0:	607a      	str	r2, [r7, #4]
 80055f2:	603b      	str	r3, [r7, #0]
 80055f4:	4603      	mov	r3, r0
 80055f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80055f8:	7bfb      	ldrb	r3, [r7, #15]
 80055fa:	4a0a      	ldr	r2, [pc, #40]	; (8005624 <disk_read+0x3c>)
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	4413      	add	r3, r2
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	689c      	ldr	r4, [r3, #8]
 8005604:	7bfb      	ldrb	r3, [r7, #15]
 8005606:	4a07      	ldr	r2, [pc, #28]	; (8005624 <disk_read+0x3c>)
 8005608:	4413      	add	r3, r2
 800560a:	7a18      	ldrb	r0, [r3, #8]
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	68b9      	ldr	r1, [r7, #8]
 8005612:	47a0      	blx	r4
 8005614:	4603      	mov	r3, r0
 8005616:	75fb      	strb	r3, [r7, #23]
  return res;
 8005618:	7dfb      	ldrb	r3, [r7, #23]
}
 800561a:	4618      	mov	r0, r3
 800561c:	371c      	adds	r7, #28
 800561e:	46bd      	mov	sp, r7
 8005620:	bd90      	pop	{r4, r7, pc}
 8005622:	bf00      	nop
 8005624:	200002cc 	.word	0x200002cc

08005628 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005628:	b590      	push	{r4, r7, lr}
 800562a:	b087      	sub	sp, #28
 800562c:	af00      	add	r7, sp, #0
 800562e:	60b9      	str	r1, [r7, #8]
 8005630:	607a      	str	r2, [r7, #4]
 8005632:	603b      	str	r3, [r7, #0]
 8005634:	4603      	mov	r3, r0
 8005636:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005638:	7bfb      	ldrb	r3, [r7, #15]
 800563a:	4a0a      	ldr	r2, [pc, #40]	; (8005664 <disk_write+0x3c>)
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4413      	add	r3, r2
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	68dc      	ldr	r4, [r3, #12]
 8005644:	7bfb      	ldrb	r3, [r7, #15]
 8005646:	4a07      	ldr	r2, [pc, #28]	; (8005664 <disk_write+0x3c>)
 8005648:	4413      	add	r3, r2
 800564a:	7a18      	ldrb	r0, [r3, #8]
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	68b9      	ldr	r1, [r7, #8]
 8005652:	47a0      	blx	r4
 8005654:	4603      	mov	r3, r0
 8005656:	75fb      	strb	r3, [r7, #23]
  return res;
 8005658:	7dfb      	ldrb	r3, [r7, #23]
}
 800565a:	4618      	mov	r0, r3
 800565c:	371c      	adds	r7, #28
 800565e:	46bd      	mov	sp, r7
 8005660:	bd90      	pop	{r4, r7, pc}
 8005662:	bf00      	nop
 8005664:	200002cc 	.word	0x200002cc

08005668 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	4603      	mov	r3, r0
 8005670:	603a      	str	r2, [r7, #0]
 8005672:	71fb      	strb	r3, [r7, #7]
 8005674:	460b      	mov	r3, r1
 8005676:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005678:	79fb      	ldrb	r3, [r7, #7]
 800567a:	4a09      	ldr	r2, [pc, #36]	; (80056a0 <disk_ioctl+0x38>)
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4413      	add	r3, r2
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	691b      	ldr	r3, [r3, #16]
 8005684:	79fa      	ldrb	r2, [r7, #7]
 8005686:	4906      	ldr	r1, [pc, #24]	; (80056a0 <disk_ioctl+0x38>)
 8005688:	440a      	add	r2, r1
 800568a:	7a10      	ldrb	r0, [r2, #8]
 800568c:	79b9      	ldrb	r1, [r7, #6]
 800568e:	683a      	ldr	r2, [r7, #0]
 8005690:	4798      	blx	r3
 8005692:	4603      	mov	r3, r0
 8005694:	73fb      	strb	r3, [r7, #15]
  return res;
 8005696:	7bfb      	ldrb	r3, [r7, #15]
}
 8005698:	4618      	mov	r0, r3
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	200002cc 	.word	0x200002cc

080056a4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80056a4:	b480      	push	{r7}
 80056a6:	b087      	sub	sp, #28
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80056b8:	e007      	b.n	80056ca <mem_cpy+0x26>
		*d++ = *s++;
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	1c53      	adds	r3, r2, #1
 80056be:	613b      	str	r3, [r7, #16]
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	1c59      	adds	r1, r3, #1
 80056c4:	6179      	str	r1, [r7, #20]
 80056c6:	7812      	ldrb	r2, [r2, #0]
 80056c8:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	1e5a      	subs	r2, r3, #1
 80056ce:	607a      	str	r2, [r7, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d1f2      	bne.n	80056ba <mem_cpy+0x16>
}
 80056d4:	bf00      	nop
 80056d6:	bf00      	nop
 80056d8:	371c      	adds	r7, #28
 80056da:	46bd      	mov	sp, r7
 80056dc:	bc80      	pop	{r7}
 80056de:	4770      	bx	lr

080056e0 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 80056e0:	b480      	push	{r7}
 80056e2:	b087      	sub	sp, #28
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	617b      	str	r3, [r7, #20]

	while (cnt--)
 80056f0:	e005      	b.n	80056fe <mem_set+0x1e>
		*d++ = (BYTE)val;
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	1c5a      	adds	r2, r3, #1
 80056f6:	617a      	str	r2, [r7, #20]
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	1e5a      	subs	r2, r3, #1
 8005702:	607a      	str	r2, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1f4      	bne.n	80056f2 <mem_set+0x12>
}
 8005708:	bf00      	nop
 800570a:	bf00      	nop
 800570c:	371c      	adds	r7, #28
 800570e:	46bd      	mov	sp, r7
 8005710:	bc80      	pop	{r7}
 8005712:	4770      	bx	lr

08005714 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8005714:	b480      	push	{r7}
 8005716:	b089      	sub	sp, #36	; 0x24
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	61fb      	str	r3, [r7, #28]
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005728:	2300      	movs	r3, #0
 800572a:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800572c:	bf00      	nop
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	1e5a      	subs	r2, r3, #1
 8005732:	607a      	str	r2, [r7, #4]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00d      	beq.n	8005754 <mem_cmp+0x40>
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	1c5a      	adds	r2, r3, #1
 800573c:	61fa      	str	r2, [r7, #28]
 800573e:	781b      	ldrb	r3, [r3, #0]
 8005740:	4619      	mov	r1, r3
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	1c5a      	adds	r2, r3, #1
 8005746:	61ba      	str	r2, [r7, #24]
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	1acb      	subs	r3, r1, r3
 800574c:	617b      	str	r3, [r7, #20]
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d0ec      	beq.n	800572e <mem_cmp+0x1a>
	return r;
 8005754:	697b      	ldr	r3, [r7, #20]
}
 8005756:	4618      	mov	r0, r3
 8005758:	3724      	adds	r7, #36	; 0x24
 800575a:	46bd      	mov	sp, r7
 800575c:	bc80      	pop	{r7}
 800575e:	4770      	bx	lr

08005760 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800576a:	e002      	b.n	8005772 <chk_chr+0x12>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	3301      	adds	r3, #1
 8005770:	607b      	str	r3, [r7, #4]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d005      	beq.n	8005786 <chk_chr+0x26>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	461a      	mov	r2, r3
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	4293      	cmp	r3, r2
 8005784:	d1f2      	bne.n	800576c <chk_chr+0xc>
	return *str;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	781b      	ldrb	r3, [r3, #0]
}
 800578a:	4618      	mov	r0, r3
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	bc80      	pop	{r7}
 8005792:	4770      	bx	lr

08005794 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800579e:	2300      	movs	r3, #0
 80057a0:	60bb      	str	r3, [r7, #8]
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	60fb      	str	r3, [r7, #12]
 80057a6:	e035      	b.n	8005814 <chk_lock+0x80>
		if (Files[i].fs) {	/* Existing entry */
 80057a8:	492e      	ldr	r1, [pc, #184]	; (8005864 <chk_lock+0xd0>)
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	4613      	mov	r3, r2
 80057ae:	005b      	lsls	r3, r3, #1
 80057b0:	4413      	add	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	440b      	add	r3, r1
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d026      	beq.n	800580a <chk_lock+0x76>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80057bc:	4929      	ldr	r1, [pc, #164]	; (8005864 <chk_lock+0xd0>)
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4613      	mov	r3, r2
 80057c2:	005b      	lsls	r3, r3, #1
 80057c4:	4413      	add	r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	440b      	add	r3, r1
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d11c      	bne.n	800580e <chk_lock+0x7a>
				Files[i].clu == dp->sclust &&
 80057d4:	4923      	ldr	r1, [pc, #140]	; (8005864 <chk_lock+0xd0>)
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	4613      	mov	r3, r2
 80057da:	005b      	lsls	r3, r3, #1
 80057dc:	4413      	add	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	440b      	add	r3, r1
 80057e2:	3304      	adds	r3, #4
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d10f      	bne.n	800580e <chk_lock+0x7a>
				Files[i].idx == dp->index) break;
 80057ee:	491d      	ldr	r1, [pc, #116]	; (8005864 <chk_lock+0xd0>)
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	4613      	mov	r3, r2
 80057f4:	005b      	lsls	r3, r3, #1
 80057f6:	4413      	add	r3, r2
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	440b      	add	r3, r1
 80057fc:	3308      	adds	r3, #8
 80057fe:	881a      	ldrh	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	88db      	ldrh	r3, [r3, #6]
				Files[i].clu == dp->sclust &&
 8005804:	429a      	cmp	r2, r3
 8005806:	d102      	bne.n	800580e <chk_lock+0x7a>
				Files[i].idx == dp->index) break;
 8005808:	e007      	b.n	800581a <chk_lock+0x86>
		} else {			/* Blank entry */
			be = 1;
 800580a:	2301      	movs	r3, #1
 800580c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	3301      	adds	r3, #1
 8005812:	60fb      	str	r3, [r7, #12]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d9c6      	bls.n	80057a8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2b02      	cmp	r3, #2
 800581e:	d109      	bne.n	8005834 <chk_lock+0xa0>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d102      	bne.n	800582c <chk_lock+0x98>
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	2b02      	cmp	r3, #2
 800582a:	d101      	bne.n	8005830 <chk_lock+0x9c>
 800582c:	2300      	movs	r3, #0
 800582e:	e013      	b.n	8005858 <chk_lock+0xc4>
 8005830:	2312      	movs	r3, #18
 8005832:	e011      	b.n	8005858 <chk_lock+0xc4>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d10b      	bne.n	8005852 <chk_lock+0xbe>
 800583a:	490a      	ldr	r1, [pc, #40]	; (8005864 <chk_lock+0xd0>)
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	4613      	mov	r3, r2
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	4413      	add	r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	440b      	add	r3, r1
 8005848:	330a      	adds	r3, #10
 800584a:	881b      	ldrh	r3, [r3, #0]
 800584c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005850:	d101      	bne.n	8005856 <chk_lock+0xc2>
 8005852:	2310      	movs	r3, #16
 8005854:	e000      	b.n	8005858 <chk_lock+0xc4>
 8005856:	2300      	movs	r3, #0
}
 8005858:	4618      	mov	r0, r3
 800585a:	3714      	adds	r7, #20
 800585c:	46bd      	mov	sp, r7
 800585e:	bc80      	pop	{r7}
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	200000b4 	.word	0x200000b4

08005868 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800586e:	2300      	movs	r3, #0
 8005870:	607b      	str	r3, [r7, #4]
 8005872:	e002      	b.n	800587a <enq_lock+0x12>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	3301      	adds	r3, #1
 8005878:	607b      	str	r3, [r7, #4]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d809      	bhi.n	8005894 <enq_lock+0x2c>
 8005880:	490a      	ldr	r1, [pc, #40]	; (80058ac <enq_lock+0x44>)
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	4613      	mov	r3, r2
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	4413      	add	r3, r2
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	440b      	add	r3, r1
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1ef      	bne.n	8005874 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b02      	cmp	r3, #2
 8005898:	bf14      	ite	ne
 800589a:	2301      	movne	r3, #1
 800589c:	2300      	moveq	r3, #0
 800589e:	b2db      	uxtb	r3, r3
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bc80      	pop	{r7}
 80058a8:	4770      	bx	lr
 80058aa:	bf00      	nop
 80058ac:	200000b4 	.word	0x200000b4

080058b0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80058ba:	2300      	movs	r3, #0
 80058bc:	60fb      	str	r3, [r7, #12]
 80058be:	e028      	b.n	8005912 <inc_lock+0x62>
		if (Files[i].fs == dp->fs &&
 80058c0:	4952      	ldr	r1, [pc, #328]	; (8005a0c <inc_lock+0x15c>)
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	4613      	mov	r3, r2
 80058c6:	005b      	lsls	r3, r3, #1
 80058c8:	4413      	add	r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	440b      	add	r3, r1
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d119      	bne.n	800590c <inc_lock+0x5c>
			Files[i].clu == dp->sclust &&
 80058d8:	494c      	ldr	r1, [pc, #304]	; (8005a0c <inc_lock+0x15c>)
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	4613      	mov	r3, r2
 80058de:	005b      	lsls	r3, r3, #1
 80058e0:	4413      	add	r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	440b      	add	r3, r1
 80058e6:	3304      	adds	r3, #4
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->fs &&
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d10c      	bne.n	800590c <inc_lock+0x5c>
			Files[i].idx == dp->index) break;
 80058f2:	4946      	ldr	r1, [pc, #280]	; (8005a0c <inc_lock+0x15c>)
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	4613      	mov	r3, r2
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	4413      	add	r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	440b      	add	r3, r1
 8005900:	3308      	adds	r3, #8
 8005902:	881a      	ldrh	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	88db      	ldrh	r3, [r3, #6]
			Files[i].clu == dp->sclust &&
 8005908:	429a      	cmp	r2, r3
 800590a:	d006      	beq.n	800591a <inc_lock+0x6a>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	3301      	adds	r3, #1
 8005910:	60fb      	str	r3, [r7, #12]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d9d3      	bls.n	80058c0 <inc_lock+0x10>
 8005918:	e000      	b.n	800591c <inc_lock+0x6c>
			Files[i].idx == dp->index) break;
 800591a:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2b02      	cmp	r3, #2
 8005920:	d142      	bne.n	80059a8 <inc_lock+0xf8>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005922:	2300      	movs	r3, #0
 8005924:	60fb      	str	r3, [r7, #12]
 8005926:	e002      	b.n	800592e <inc_lock+0x7e>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	3301      	adds	r3, #1
 800592c:	60fb      	str	r3, [r7, #12]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d809      	bhi.n	8005948 <inc_lock+0x98>
 8005934:	4935      	ldr	r1, [pc, #212]	; (8005a0c <inc_lock+0x15c>)
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	4613      	mov	r3, r2
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	4413      	add	r3, r2
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	440b      	add	r3, r1
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1ef      	bne.n	8005928 <inc_lock+0x78>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2b02      	cmp	r3, #2
 800594c:	d101      	bne.n	8005952 <inc_lock+0xa2>
 800594e:	2300      	movs	r3, #0
 8005950:	e057      	b.n	8005a02 <inc_lock+0x152>
		Files[i].fs = dp->fs;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6819      	ldr	r1, [r3, #0]
 8005956:	482d      	ldr	r0, [pc, #180]	; (8005a0c <inc_lock+0x15c>)
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	4613      	mov	r3, r2
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	4413      	add	r3, r2
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	4403      	add	r3, r0
 8005964:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6899      	ldr	r1, [r3, #8]
 800596a:	4828      	ldr	r0, [pc, #160]	; (8005a0c <inc_lock+0x15c>)
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4613      	mov	r3, r2
 8005970:	005b      	lsls	r3, r3, #1
 8005972:	4413      	add	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4403      	add	r3, r0
 8005978:	3304      	adds	r3, #4
 800597a:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	88d8      	ldrh	r0, [r3, #6]
 8005980:	4922      	ldr	r1, [pc, #136]	; (8005a0c <inc_lock+0x15c>)
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	4613      	mov	r3, r2
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	4413      	add	r3, r2
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	440b      	add	r3, r1
 800598e:	3308      	adds	r3, #8
 8005990:	4602      	mov	r2, r0
 8005992:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8005994:	491d      	ldr	r1, [pc, #116]	; (8005a0c <inc_lock+0x15c>)
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	4613      	mov	r3, r2
 800599a:	005b      	lsls	r3, r3, #1
 800599c:	4413      	add	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	440b      	add	r3, r1
 80059a2:	330a      	adds	r3, #10
 80059a4:	2200      	movs	r2, #0
 80059a6:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00c      	beq.n	80059c8 <inc_lock+0x118>
 80059ae:	4917      	ldr	r1, [pc, #92]	; (8005a0c <inc_lock+0x15c>)
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	4613      	mov	r3, r2
 80059b4:	005b      	lsls	r3, r3, #1
 80059b6:	4413      	add	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	440b      	add	r3, r1
 80059bc:	330a      	adds	r3, #10
 80059be:	881b      	ldrh	r3, [r3, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <inc_lock+0x118>
 80059c4:	2300      	movs	r3, #0
 80059c6:	e01c      	b.n	8005a02 <inc_lock+0x152>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d10b      	bne.n	80059e6 <inc_lock+0x136>
 80059ce:	490f      	ldr	r1, [pc, #60]	; (8005a0c <inc_lock+0x15c>)
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	4613      	mov	r3, r2
 80059d4:	005b      	lsls	r3, r3, #1
 80059d6:	4413      	add	r3, r2
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	440b      	add	r3, r1
 80059dc:	330a      	adds	r3, #10
 80059de:	881b      	ldrh	r3, [r3, #0]
 80059e0:	3301      	adds	r3, #1
 80059e2:	b299      	uxth	r1, r3
 80059e4:	e001      	b.n	80059ea <inc_lock+0x13a>
 80059e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80059ea:	4808      	ldr	r0, [pc, #32]	; (8005a0c <inc_lock+0x15c>)
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	4613      	mov	r3, r2
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	4413      	add	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4403      	add	r3, r0
 80059f8:	330a      	adds	r3, #10
 80059fa:	460a      	mov	r2, r1
 80059fc:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	3301      	adds	r3, #1
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3714      	adds	r7, #20
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bc80      	pop	{r7}
 8005a0a:	4770      	bx	lr
 8005a0c:	200000b4 	.word	0x200000b4

08005a10 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	3b01      	subs	r3, #1
 8005a1c:	607b      	str	r3, [r7, #4]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d82e      	bhi.n	8005a82 <dec_lock+0x72>
		n = Files[i].ctr;
 8005a24:	491b      	ldr	r1, [pc, #108]	; (8005a94 <dec_lock+0x84>)
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	005b      	lsls	r3, r3, #1
 8005a2c:	4413      	add	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	440b      	add	r3, r1
 8005a32:	330a      	adds	r3, #10
 8005a34:	881b      	ldrh	r3, [r3, #0]
 8005a36:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005a38:	89fb      	ldrh	r3, [r7, #14]
 8005a3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a3e:	d101      	bne.n	8005a44 <dec_lock+0x34>
 8005a40:	2300      	movs	r3, #0
 8005a42:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8005a44:	89fb      	ldrh	r3, [r7, #14]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d002      	beq.n	8005a50 <dec_lock+0x40>
 8005a4a:	89fb      	ldrh	r3, [r7, #14]
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005a50:	4910      	ldr	r1, [pc, #64]	; (8005a94 <dec_lock+0x84>)
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	4613      	mov	r3, r2
 8005a56:	005b      	lsls	r3, r3, #1
 8005a58:	4413      	add	r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	440b      	add	r3, r1
 8005a5e:	330a      	adds	r3, #10
 8005a60:	89fa      	ldrh	r2, [r7, #14]
 8005a62:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005a64:	89fb      	ldrh	r3, [r7, #14]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d108      	bne.n	8005a7c <dec_lock+0x6c>
 8005a6a:	490a      	ldr	r1, [pc, #40]	; (8005a94 <dec_lock+0x84>)
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	005b      	lsls	r3, r3, #1
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	440b      	add	r3, r1
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	737b      	strb	r3, [r7, #13]
 8005a80:	e001      	b.n	8005a86 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005a82:	2302      	movs	r3, #2
 8005a84:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005a86:	7b7b      	ldrb	r3, [r7, #13]
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3714      	adds	r7, #20
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bc80      	pop	{r7}
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	200000b4 	.word	0x200000b4

08005a98 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	60fb      	str	r3, [r7, #12]
 8005aa4:	e016      	b.n	8005ad4 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005aa6:	4910      	ldr	r1, [pc, #64]	; (8005ae8 <clear_lock+0x50>)
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	4613      	mov	r3, r2
 8005aac:	005b      	lsls	r3, r3, #1
 8005aae:	4413      	add	r3, r2
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	440b      	add	r3, r1
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d108      	bne.n	8005ace <clear_lock+0x36>
 8005abc:	490a      	ldr	r1, [pc, #40]	; (8005ae8 <clear_lock+0x50>)
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	005b      	lsls	r3, r3, #1
 8005ac4:	4413      	add	r3, r2
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	440b      	add	r3, r1
 8005aca:	2200      	movs	r2, #0
 8005acc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	3301      	adds	r3, #1
 8005ad2:	60fb      	str	r3, [r7, #12]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d9e5      	bls.n	8005aa6 <clear_lock+0xe>
	}
}
 8005ada:	bf00      	nop
 8005adc:	bf00      	nop
 8005ade:	3714      	adds	r7, #20
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bc80      	pop	{r7}
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop
 8005ae8:	200000b4 	.word	0x200000b4

08005aec <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b086      	sub	sp, #24
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005af4:	2300      	movs	r3, #0
 8005af6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 3404 	ldrb.w	r3, [r3, #1028]	; 0x404
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d038      	beq.n	8005b74 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
 8005b08:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8005b10:	6879      	ldr	r1, [r7, #4]
 8005b12:	2301      	movs	r3, #1
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	f7ff fd87 	bl	8005628 <disk_write>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d002      	beq.n	8005b26 <sync_window+0x3a>
			res = FR_DISK_ERR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	73fb      	strb	r3, [r7, #15]
 8005b24:	e026      	b.n	8005b74 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8005b34:	697a      	ldr	r2, [r7, #20]
 8005b36:	1ad2      	subs	r2, r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d218      	bcs.n	8005b74 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 8005b48:	613b      	str	r3, [r7, #16]
 8005b4a:	e010      	b.n	8005b6e <sync_window+0x82>
					wsect += fs->fsize;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	4413      	add	r3, r2
 8005b56:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8005b5e:	6879      	ldr	r1, [r7, #4]
 8005b60:	2301      	movs	r3, #1
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	f7ff fd60 	bl	8005628 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	613b      	str	r3, [r7, #16]
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d8eb      	bhi.n	8005b4c <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8005b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3718      	adds	r7, #24
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b084      	sub	sp, #16
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
 8005b86:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
 8005b92:	683a      	ldr	r2, [r7, #0]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d01b      	beq.n	8005bd0 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f7ff ffa7 	bl	8005aec <sync_window>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005ba2:	7bfb      	ldrb	r3, [r7, #15]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d113      	bne.n	8005bd0 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8005bae:	6879      	ldr	r1, [r7, #4]
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	f7ff fd18 	bl	80055e8 <disk_read>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d004      	beq.n	8005bc8 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8005bc2:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	683a      	ldr	r2, [r7, #0]
 8005bcc:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
		}
	}
	return res;
 8005bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b084      	sub	sp, #16
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f7ff ff82 	bl	8005aec <sync_window>
 8005be8:	4603      	mov	r3, r0
 8005bea:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005bec:	7bfb      	ldrb	r3, [r7, #15]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f040 809c 	bne.w	8005d2c <sync_fs+0x152>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8005bfa:	2b03      	cmp	r3, #3
 8005bfc:	f040 8089 	bne.w	8005d12 <sync_fs+0x138>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f893 3405 	ldrb.w	r3, [r3, #1029]	; 0x405
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	f040 8083 	bne.w	8005d12 <sync_fs+0x138>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8005c14:	461a      	mov	r2, r3
 8005c16:	2100      	movs	r1, #0
 8005c18:	f7ff fd62 	bl	80056e0 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2255      	movs	r2, #85	; 0x55
 8005c20:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	22aa      	movs	r2, #170	; 0xaa
 8005c28:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2252      	movs	r2, #82	; 0x52
 8005c30:	701a      	strb	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2252      	movs	r2, #82	; 0x52
 8005c36:	705a      	strb	r2, [r3, #1]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2261      	movs	r2, #97	; 0x61
 8005c3c:	709a      	strb	r2, [r3, #2]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2241      	movs	r2, #65	; 0x41
 8005c42:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2272      	movs	r2, #114	; 0x72
 8005c48:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2272      	movs	r2, #114	; 0x72
 8005c50:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2241      	movs	r2, #65	; 0x41
 8005c58:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2261      	movs	r2, #97	; 0x61
 8005c60:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8005c6a:	b2da      	uxtb	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	0a1b      	lsrs	r3, r3, #8
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	b2da      	uxtb	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8005c8c:	0c1b      	lsrs	r3, r3, #16
 8005c8e:	b2da      	uxtb	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8005c9c:	0e1b      	lsrs	r3, r3, #24
 8005c9e:	b2da      	uxtb	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	0a1b      	lsrs	r3, r3, #8
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	b2da      	uxtb	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8005cce:	0c1b      	lsrs	r3, r3, #16
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8005cde:	0e1b      	lsrs	r3, r3, #24
 8005ce0:	b2da      	uxtb	r2, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8005cee:	1c5a      	adds	r2, r3, #1
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8005cfc:	6879      	ldr	r1, [r7, #4]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8005d04:	2301      	movs	r3, #1
 8005d06:	f7ff fc8f 	bl	8005628 <disk_write>
			fs->fsi_flag = 0;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8005d18:	2200      	movs	r2, #0
 8005d1a:	2100      	movs	r1, #0
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f7ff fca3 	bl	8005668 <disk_ioctl>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d001      	beq.n	8005d2c <sync_fs+0x152>
			res = FR_DISK_ERR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3710      	adds	r7, #16
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005d36:	b480      	push	{r7}
 8005d38:	b083      	sub	sp, #12
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
 8005d3e:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	3b02      	subs	r3, #2
 8005d44:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8005d4c:	3b02      	subs	r3, #2
 8005d4e:	683a      	ldr	r2, [r7, #0]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d301      	bcc.n	8005d58 <clust2sect+0x22>
 8005d54:	2300      	movs	r3, #0
 8005d56:	e00a      	b.n	8005d6e <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8005d5e:	461a      	mov	r2, r3
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	fb03 f202 	mul.w	r2, r3, r2
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 8005d6c:	4413      	add	r3, r2
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	370c      	adds	r7, #12
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bc80      	pop	{r7}
 8005d76:	4770      	bx	lr

08005d78 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b086      	sub	sp, #24
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d905      	bls.n	8005d94 <get_fat+0x1c>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8005d8e:	683a      	ldr	r2, [r7, #0]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d302      	bcc.n	8005d9a <get_fat+0x22>
		val = 1;	/* Internal error */
 8005d94:	2301      	movs	r3, #1
 8005d96:	617b      	str	r3, [r7, #20]
 8005d98:	e0d7      	b.n	8005f4a <get_fat+0x1d2>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005d9e:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8005da6:	2b03      	cmp	r3, #3
 8005da8:	f000 808f 	beq.w	8005eca <get_fat+0x152>
 8005dac:	2b03      	cmp	r3, #3
 8005dae:	f300 80c2 	bgt.w	8005f36 <get_fat+0x1be>
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d002      	beq.n	8005dbc <get_fat+0x44>
 8005db6:	2b02      	cmp	r3, #2
 8005db8:	d059      	beq.n	8005e6e <get_fat+0xf6>
 8005dba:	e0bc      	b.n	8005f36 <get_fat+0x1be>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	60fb      	str	r3, [r7, #12]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	085b      	lsrs	r3, r3, #1
 8005dc4:	68fa      	ldr	r2, [r7, #12]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	fbb3 f3f1 	udiv	r3, r3, r1
 8005dde:	4413      	add	r3, r2
 8005de0:	4619      	mov	r1, r3
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f7ff fecb 	bl	8005b7e <move_window>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f040 80a6 	bne.w	8005f3c <get_fat+0x1c4>
			wc = fs->win.d8[bc++ % SS(fs)];
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	60fa      	str	r2, [r7, #12]
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8005dfc:	fbb3 f1f2 	udiv	r1, r3, r2
 8005e00:	fb02 f201 	mul.w	r2, r2, r1
 8005e04:	1a9b      	subs	r3, r3, r2
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	5cd3      	ldrb	r3, [r2, r3]
 8005e0a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8005e18:	4619      	mov	r1, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e20:	4413      	add	r3, r2
 8005e22:	4619      	mov	r1, r3
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f7ff feaa 	bl	8005b7e <move_window>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f040 8087 	bne.w	8005f40 <get_fat+0x1c8>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8005e38:	461a      	mov	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005e40:	fb02 f201 	mul.w	r2, r2, r1
 8005e44:	1a9b      	subs	r3, r3, r2
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	5cd3      	ldrb	r3, [r2, r3]
 8005e4a:	021b      	lsls	r3, r3, #8
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d002      	beq.n	8005e64 <get_fat+0xec>
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	091b      	lsrs	r3, r3, #4
 8005e62:	e002      	b.n	8005e6a <get_fat+0xf2>
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e6a:	617b      	str	r3, [r7, #20]
			break;
 8005e6c:	e06d      	b.n	8005f4a <get_fat+0x1d2>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8005e7a:	085b      	lsrs	r3, r3, #1
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	4619      	mov	r1, r3
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e86:	4413      	add	r3, r2
 8005e88:	4619      	mov	r1, r3
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7ff fe77 	bl	8005b7e <move_window>
 8005e90:	4603      	mov	r3, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d156      	bne.n	8005f44 <get_fat+0x1cc>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	005b      	lsls	r3, r3, #1
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8005ea0:	fbb3 f1f2 	udiv	r1, r3, r2
 8005ea4:	fb02 f201 	mul.w	r2, r2, r1
 8005ea8:	1a9b      	subs	r3, r3, r2
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	4413      	add	r3, r2
 8005eae:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	021b      	lsls	r3, r3, #8
 8005eb8:	b21a      	sxth	r2, r3
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	b21b      	sxth	r3, r3
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	b21b      	sxth	r3, r3
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	617b      	str	r3, [r7, #20]
			break;
 8005ec8:	e03f      	b.n	8005f4a <get_fat+0x1d2>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8005ed6:	089b      	lsrs	r3, r3, #2
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	4619      	mov	r1, r3
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ee2:	4413      	add	r3, r2
 8005ee4:	4619      	mov	r1, r3
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f7ff fe49 	bl	8005b7e <move_window>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d12a      	bne.n	8005f48 <get_fat+0x1d0>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8005efc:	fbb3 f1f2 	udiv	r1, r3, r2
 8005f00:	fb02 f201 	mul.w	r2, r2, r1
 8005f04:	1a9b      	subs	r3, r3, r2
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	4413      	add	r3, r2
 8005f0a:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	3303      	adds	r3, #3
 8005f10:	781b      	ldrb	r3, [r3, #0]
 8005f12:	061a      	lsls	r2, r3, #24
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	3302      	adds	r3, #2
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	041b      	lsls	r3, r3, #16
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	693a      	ldr	r2, [r7, #16]
 8005f20:	3201      	adds	r2, #1
 8005f22:	7812      	ldrb	r2, [r2, #0]
 8005f24:	0212      	lsls	r2, r2, #8
 8005f26:	4313      	orrs	r3, r2
 8005f28:	693a      	ldr	r2, [r7, #16]
 8005f2a:	7812      	ldrb	r2, [r2, #0]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005f32:	617b      	str	r3, [r7, #20]
			break;
 8005f34:	e009      	b.n	8005f4a <get_fat+0x1d2>

		default:
			val = 1;	/* Internal error */
 8005f36:	2301      	movs	r3, #1
 8005f38:	617b      	str	r3, [r7, #20]
 8005f3a:	e006      	b.n	8005f4a <get_fat+0x1d2>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f3c:	bf00      	nop
 8005f3e:	e004      	b.n	8005f4a <get_fat+0x1d2>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f40:	bf00      	nop
 8005f42:	e002      	b.n	8005f4a <get_fat+0x1d2>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005f44:	bf00      	nop
 8005f46:	e000      	b.n	8005f4a <get_fat+0x1d2>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005f48:	bf00      	nop
		}
	}

	return val;
 8005f4a:	697b      	ldr	r3, [r7, #20]
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3718      	adds	r7, #24
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b088      	sub	sp, #32
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d905      	bls.n	8005f72 <put_fat+0x1e>
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d302      	bcc.n	8005f78 <put_fat+0x24>
		res = FR_INT_ERR;
 8005f72:	2302      	movs	r3, #2
 8005f74:	77fb      	strb	r3, [r7, #31]
 8005f76:	e128      	b.n	80061ca <put_fat+0x276>

	} else {
		switch (fs->fs_type) {
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8005f7e:	2b03      	cmp	r3, #3
 8005f80:	f000 80c3 	beq.w	800610a <put_fat+0x1b6>
 8005f84:	2b03      	cmp	r3, #3
 8005f86:	f300 8116 	bgt.w	80061b6 <put_fat+0x262>
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d003      	beq.n	8005f96 <put_fat+0x42>
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	f000 8087 	beq.w	80060a2 <put_fat+0x14e>
 8005f94:	e10f      	b.n	80061b6 <put_fat+0x262>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	617b      	str	r3, [r7, #20]
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	085b      	lsrs	r3, r3, #1
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	fbb3 f3f1 	udiv	r3, r3, r1
 8005fb8:	4413      	add	r3, r2
 8005fba:	4619      	mov	r1, r3
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f7ff fdde 	bl	8005b7e <move_window>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005fc6:	7ffb      	ldrb	r3, [r7, #31]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f040 80f7 	bne.w	80061bc <put_fat+0x268>
			p = &fs->win.d8[bc++ % SS(fs)];
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	1c5a      	adds	r2, r3, #1
 8005fd2:	617a      	str	r2, [r7, #20]
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8005fda:	fbb3 f1f2 	udiv	r1, r3, r2
 8005fde:	fb02 f201 	mul.w	r2, r2, r1
 8005fe2:	1a9b      	subs	r3, r3, r2
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00d      	beq.n	8006010 <put_fat+0xbc>
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	b25b      	sxtb	r3, r3
 8005ffa:	f003 030f 	and.w	r3, r3, #15
 8005ffe:	b25a      	sxtb	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	b2db      	uxtb	r3, r3
 8006004:	011b      	lsls	r3, r3, #4
 8006006:	b25b      	sxtb	r3, r3
 8006008:	4313      	orrs	r3, r2
 800600a:	b25b      	sxtb	r3, r3
 800600c:	b2db      	uxtb	r3, r3
 800600e:	e001      	b.n	8006014 <put_fat+0xc0>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	b2db      	uxtb	r3, r3
 8006014:	69ba      	ldr	r2, [r7, #24]
 8006016:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 800602c:	4619      	mov	r1, r3
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	fbb3 f3f1 	udiv	r3, r3, r1
 8006034:	4413      	add	r3, r2
 8006036:	4619      	mov	r1, r3
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f7ff fda0 	bl	8005b7e <move_window>
 800603e:	4603      	mov	r3, r0
 8006040:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006042:	7ffb      	ldrb	r3, [r7, #31]
 8006044:	2b00      	cmp	r3, #0
 8006046:	f040 80bb 	bne.w	80061c0 <put_fat+0x26c>
			p = &fs->win.d8[bc % SS(fs)];
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8006050:	461a      	mov	r2, r3
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	fbb3 f1f2 	udiv	r1, r3, r2
 8006058:	fb02 f201 	mul.w	r2, r2, r1
 800605c:	1a9b      	subs	r3, r3, r2
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	4413      	add	r3, r2
 8006062:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	f003 0301 	and.w	r3, r3, #1
 800606a:	2b00      	cmp	r3, #0
 800606c:	d003      	beq.n	8006076 <put_fat+0x122>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	091b      	lsrs	r3, r3, #4
 8006072:	b2db      	uxtb	r3, r3
 8006074:	e00e      	b.n	8006094 <put_fat+0x140>
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	781b      	ldrb	r3, [r3, #0]
 800607a:	b25b      	sxtb	r3, r3
 800607c:	f023 030f 	bic.w	r3, r3, #15
 8006080:	b25a      	sxtb	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	0a1b      	lsrs	r3, r3, #8
 8006086:	b25b      	sxtb	r3, r3
 8006088:	f003 030f 	and.w	r3, r3, #15
 800608c:	b25b      	sxtb	r3, r3
 800608e:	4313      	orrs	r3, r2
 8006090:	b25b      	sxtb	r3, r3
 8006092:	b2db      	uxtb	r3, r3
 8006094:	69ba      	ldr	r2, [r7, #24]
 8006096:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			break;
 80060a0:	e093      	b.n	80061ca <put_fat+0x276>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80060ae:	085b      	lsrs	r3, r3, #1
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	4619      	mov	r1, r3
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80060ba:	4413      	add	r3, r2
 80060bc:	4619      	mov	r1, r3
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f7ff fd5d 	bl	8005b7e <move_window>
 80060c4:	4603      	mov	r3, r0
 80060c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80060c8:	7ffb      	ldrb	r3, [r7, #31]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d17a      	bne.n	80061c4 <put_fat+0x270>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	005b      	lsls	r3, r3, #1
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80060d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80060dc:	fb02 f201 	mul.w	r2, r2, r1
 80060e0:	1a9b      	subs	r3, r3, r2
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	4413      	add	r3, r2
 80060e6:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	b2da      	uxtb	r2, r3
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	701a      	strb	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	0a1b      	lsrs	r3, r3, #8
 80060f6:	b29a      	uxth	r2, r3
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	3301      	adds	r3, #1
 80060fc:	b2d2      	uxtb	r2, r2
 80060fe:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			break;
 8006108:	e05f      	b.n	80061ca <put_fat+0x276>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8006116:	089b      	lsrs	r3, r3, #2
 8006118:	b29b      	uxth	r3, r3
 800611a:	4619      	mov	r1, r3
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006122:	4413      	add	r3, r2
 8006124:	4619      	mov	r1, r3
 8006126:	68f8      	ldr	r0, [r7, #12]
 8006128:	f7ff fd29 	bl	8005b7e <move_window>
 800612c:	4603      	mov	r3, r0
 800612e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006130:	7ffb      	ldrb	r3, [r7, #31]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d148      	bne.n	80061c8 <put_fat+0x274>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8006140:	fbb3 f1f2 	udiv	r1, r3, r2
 8006144:	fb02 f201 	mul.w	r2, r2, r1
 8006148:	1a9b      	subs	r3, r3, r2
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	4413      	add	r3, r2
 800614e:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	3303      	adds	r3, #3
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	061a      	lsls	r2, r3, #24
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	3302      	adds	r3, #2
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	041b      	lsls	r3, r3, #16
 8006160:	4313      	orrs	r3, r2
 8006162:	69ba      	ldr	r2, [r7, #24]
 8006164:	3201      	adds	r2, #1
 8006166:	7812      	ldrb	r2, [r2, #0]
 8006168:	0212      	lsls	r2, r2, #8
 800616a:	4313      	orrs	r3, r2
 800616c:	69ba      	ldr	r2, [r7, #24]
 800616e:	7812      	ldrb	r2, [r2, #0]
 8006170:	4313      	orrs	r3, r2
 8006172:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	4313      	orrs	r3, r2
 800617a:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	b2da      	uxtb	r2, r3
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	701a      	strb	r2, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	b29b      	uxth	r3, r3
 8006188:	0a1b      	lsrs	r3, r3, #8
 800618a:	b29a      	uxth	r2, r3
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	3301      	adds	r3, #1
 8006190:	b2d2      	uxtb	r2, r2
 8006192:	701a      	strb	r2, [r3, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	0c1a      	lsrs	r2, r3, #16
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	3302      	adds	r3, #2
 800619c:	b2d2      	uxtb	r2, r2
 800619e:	701a      	strb	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	0e1a      	lsrs	r2, r3, #24
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	3303      	adds	r3, #3
 80061a8:	b2d2      	uxtb	r2, r2
 80061aa:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
			break;
 80061b4:	e009      	b.n	80061ca <put_fat+0x276>

		default :
			res = FR_INT_ERR;
 80061b6:	2302      	movs	r3, #2
 80061b8:	77fb      	strb	r3, [r7, #31]
 80061ba:	e006      	b.n	80061ca <put_fat+0x276>
			if (res != FR_OK) break;
 80061bc:	bf00      	nop
 80061be:	e004      	b.n	80061ca <put_fat+0x276>
			if (res != FR_OK) break;
 80061c0:	bf00      	nop
 80061c2:	e002      	b.n	80061ca <put_fat+0x276>
			if (res != FR_OK) break;
 80061c4:	bf00      	nop
 80061c6:	e000      	b.n	80061ca <put_fat+0x276>
			if (res != FR_OK) break;
 80061c8:	bf00      	nop
		}
	}

	return res;
 80061ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3720      	adds	r7, #32
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d905      	bls.n	80061f0 <remove_chain+0x1c>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80061ea:	683a      	ldr	r2, [r7, #0]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d302      	bcc.n	80061f6 <remove_chain+0x22>
		res = FR_INT_ERR;
 80061f0:	2302      	movs	r3, #2
 80061f2:	73fb      	strb	r3, [r7, #15]
 80061f4:	e043      	b.n	800627e <remove_chain+0xaa>

	} else {
		res = FR_OK;
 80061f6:	2300      	movs	r3, #0
 80061f8:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80061fa:	e036      	b.n	800626a <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80061fc:	6839      	ldr	r1, [r7, #0]
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f7ff fdba 	bl	8005d78 <get_fat>
 8006204:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d035      	beq.n	8006278 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d102      	bne.n	8006218 <remove_chain+0x44>
 8006212:	2302      	movs	r3, #2
 8006214:	73fb      	strb	r3, [r7, #15]
 8006216:	e032      	b.n	800627e <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800621e:	d102      	bne.n	8006226 <remove_chain+0x52>
 8006220:	2301      	movs	r3, #1
 8006222:	73fb      	strb	r3, [r7, #15]
 8006224:	e02b      	b.n	800627e <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8006226:	2200      	movs	r2, #0
 8006228:	6839      	ldr	r1, [r7, #0]
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7ff fe92 	bl	8005f54 <put_fat>
 8006230:	4603      	mov	r3, r0
 8006232:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006234:	7bfb      	ldrb	r3, [r7, #15]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d120      	bne.n	800627c <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8006240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006244:	d00f      	beq.n	8006266 <remove_chain+0x92>
				fs->free_clust++;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800624c:	1c5a      	adds	r2, r3, #1
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
				fs->fsi_flag |= 1;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f893 3405 	ldrb.w	r3, [r3, #1029]	; 0x405
 800625a:	f043 0301 	orr.w	r3, r3, #1
 800625e:	b2da      	uxtb	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	429a      	cmp	r2, r3
 8006274:	d3c2      	bcc.n	80061fc <remove_chain+0x28>
 8006276:	e002      	b.n	800627e <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 8006278:	bf00      	nop
 800627a:	e000      	b.n	800627e <remove_chain+0xaa>
			if (res != FR_OK) break;
 800627c:	bf00      	nop
		}
	}

	return res;
 800627e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006280:	4618      	mov	r0, r3
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b086      	sub	sp, #24
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10f      	bne.n	80062b8 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800629e:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d005      	beq.n	80062b2 <create_chain+0x2a>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d31c      	bcc.n	80062ec <create_chain+0x64>
 80062b2:	2301      	movs	r3, #1
 80062b4:	613b      	str	r3, [r7, #16]
 80062b6:	e019      	b.n	80062ec <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80062b8:	6839      	ldr	r1, [r7, #0]
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f7ff fd5c 	bl	8005d78 <get_fat>
 80062c0:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d801      	bhi.n	80062cc <create_chain+0x44>
 80062c8:	2301      	movs	r3, #1
 80062ca:	e076      	b.n	80063ba <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d2:	d101      	bne.n	80062d8 <create_chain+0x50>
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	e070      	b.n	80063ba <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d201      	bcs.n	80062e8 <create_chain+0x60>
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	e068      	b.n	80063ba <create_chain+0x132>
		scl = clst;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	3301      	adds	r3, #1
 80062f4:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d307      	bcc.n	8006312 <create_chain+0x8a>
			ncl = 2;
 8006302:	2302      	movs	r3, #2
 8006304:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	429a      	cmp	r2, r3
 800630c:	d901      	bls.n	8006312 <create_chain+0x8a>
 800630e:	2300      	movs	r3, #0
 8006310:	e053      	b.n	80063ba <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8006312:	6979      	ldr	r1, [r7, #20]
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f7ff fd2f 	bl	8005d78 <get_fat>
 800631a:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d00e      	beq.n	8006340 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006328:	d002      	beq.n	8006330 <create_chain+0xa8>
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	2b01      	cmp	r3, #1
 800632e:	d101      	bne.n	8006334 <create_chain+0xac>
			return cs;
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	e042      	b.n	80063ba <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	429a      	cmp	r2, r3
 800633a:	d1d9      	bne.n	80062f0 <create_chain+0x68>
 800633c:	2300      	movs	r3, #0
 800633e:	e03c      	b.n	80063ba <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 8006340:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8006342:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8006346:	6979      	ldr	r1, [r7, #20]
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f7ff fe03 	bl	8005f54 <put_fat>
 800634e:	4603      	mov	r3, r0
 8006350:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8006352:	7bfb      	ldrb	r3, [r7, #15]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d109      	bne.n	800636c <create_chain+0xe4>
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d006      	beq.n	800636c <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	6839      	ldr	r1, [r7, #0]
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f7ff fdf6 	bl	8005f54 <put_fat>
 8006368:	4603      	mov	r3, r0
 800636a:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800636c:	7bfb      	ldrb	r3, [r7, #15]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d11a      	bne.n	80063a8 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	697a      	ldr	r2, [r7, #20]
 8006376:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
		if (fs->free_clust != 0xFFFFFFFF) {
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8006380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006384:	d018      	beq.n	80063b8 <create_chain+0x130>
			fs->free_clust--;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800638c:	1e5a      	subs	r2, r3, #1
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
			fs->fsi_flag |= 1;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 3405 	ldrb.w	r3, [r3, #1029]	; 0x405
 800639a:	f043 0301 	orr.w	r3, r3, #1
 800639e:	b2da      	uxtb	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
 80063a6:	e007      	b.n	80063b8 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80063a8:	7bfb      	ldrb	r3, [r7, #15]
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d102      	bne.n	80063b4 <create_chain+0x12c>
 80063ae:	f04f 33ff 	mov.w	r3, #4294967295
 80063b2:	e000      	b.n	80063b6 <create_chain+0x12e>
 80063b4:	2301      	movs	r3, #1
 80063b6:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 80063b8:	697b      	ldr	r3, [r7, #20]
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3718      	adds	r7, #24
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}

080063c2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 80063c2:	b480      	push	{r7}
 80063c4:	b087      	sub	sp, #28
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
 80063ca:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d0:	3304      	adds	r3, #4
 80063d2:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80063dc:	461a      	mov	r2, r3
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	6812      	ldr	r2, [r2, #0]
 80063e8:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 80063ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80063f0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	1d1a      	adds	r2, r3, #4
 80063f6:	613a      	str	r2, [r7, #16]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <clmt_clust+0x44>
 8006402:	2300      	movs	r3, #0
 8006404:	e010      	b.n	8006428 <clmt_clust+0x66>
		if (cl < ncl) break;	/* In this fragment? */
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	429a      	cmp	r2, r3
 800640c:	d307      	bcc.n	800641e <clmt_clust+0x5c>
		cl -= ncl; tbl++;		/* Next fragment */
 800640e:	697a      	ldr	r2, [r7, #20]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	1ad3      	subs	r3, r2, r3
 8006414:	617b      	str	r3, [r7, #20]
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	3304      	adds	r3, #4
 800641a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800641c:	e7e9      	b.n	80063f2 <clmt_clust+0x30>
		if (cl < ncl) break;	/* In this fragment? */
 800641e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	4413      	add	r3, r2
}
 8006428:	4618      	mov	r0, r3
 800642a:	371c      	adds	r7, #28
 800642c:	46bd      	mov	sp, r7
 800642e:	bc80      	pop	{r7}
 8006430:	4770      	bx	lr

08006432 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b086      	sub	sp, #24
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]
 800643a:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	b29a      	uxth	r2, r3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	80da      	strh	r2, [r3, #6]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	2b01      	cmp	r3, #1
 800644e:	d006      	beq.n	800645e <dir_sdi+0x2c>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8006458:	697a      	ldr	r2, [r7, #20]
 800645a:	429a      	cmp	r2, r3
 800645c:	d301      	bcc.n	8006462 <dir_sdi+0x30>
		return FR_INT_ERR;
 800645e:	2302      	movs	r3, #2
 8006460:	e082      	b.n	8006568 <dir_sdi+0x136>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d10a      	bne.n	800647e <dir_sdi+0x4c>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8006470:	2b03      	cmp	r3, #3
 8006472:	d104      	bne.n	800647e <dir_sdi+0x4c>
		clst = dp->fs->dirbase;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 800647c:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d10f      	bne.n	80064a4 <dir_sdi+0x72>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 800648c:	461a      	mov	r2, r3
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	4293      	cmp	r3, r2
 8006492:	d301      	bcc.n	8006498 <dir_sdi+0x66>
			return FR_INT_ERR;
 8006494:	2302      	movs	r3, #2
 8006496:	e067      	b.n	8006568 <dir_sdi+0x136>
		sect = dp->fs->dirbase;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 80064a0:	613b      	str	r3, [r7, #16]
 80064a2:	e036      	b.n	8006512 <dir_sdi+0xe0>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80064ac:	095b      	lsrs	r3, r3, #5
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	461a      	mov	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 80064ba:	fb03 f302 	mul.w	r3, r3, r2
 80064be:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 80064c0:	e01c      	b.n	80064fc <dir_sdi+0xca>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	6979      	ldr	r1, [r7, #20]
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7ff fc55 	bl	8005d78 <get_fat>
 80064ce:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d6:	d101      	bne.n	80064dc <dir_sdi+0xaa>
 80064d8:	2301      	movs	r3, #1
 80064da:	e045      	b.n	8006568 <dir_sdi+0x136>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d906      	bls.n	80064f0 <dir_sdi+0xbe>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80064ea:	697a      	ldr	r2, [r7, #20]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d301      	bcc.n	80064f4 <dir_sdi+0xc2>
				return FR_INT_ERR;
 80064f0:	2302      	movs	r3, #2
 80064f2:	e039      	b.n	8006568 <dir_sdi+0x136>
			idx -= ic;
 80064f4:	683a      	ldr	r2, [r7, #0]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80064fc:	683a      	ldr	r2, [r7, #0]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	429a      	cmp	r2, r3
 8006502:	d2de      	bcs.n	80064c2 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6979      	ldr	r1, [r7, #20]
 800650a:	4618      	mov	r0, r3
 800650c:	f7ff fc13 	bl	8005d36 <clust2sect>
 8006510:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	697a      	ldr	r2, [r7, #20]
 8006516:	60da      	str	r2, [r3, #12]
	if (!sect) return FR_INT_ERR;
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d101      	bne.n	8006522 <dir_sdi+0xf0>
 800651e:	2302      	movs	r3, #2
 8006520:	e022      	b.n	8006568 <dir_sdi+0x136>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 800652a:	095b      	lsrs	r3, r3, #5
 800652c:	b29b      	uxth	r3, r3
 800652e:	461a      	mov	r2, r3
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	fbb3 f2f2 	udiv	r2, r3, r2
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	441a      	add	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	611a      	str	r2, [r3, #16]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4618      	mov	r0, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 800654c:	095b      	lsrs	r3, r3, #5
 800654e:	b29b      	uxth	r3, r3
 8006550:	461a      	mov	r2, r3
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	fbb3 f1f2 	udiv	r1, r3, r2
 8006558:	fb02 f201 	mul.w	r2, r2, r1
 800655c:	1a9b      	subs	r3, r3, r2
 800655e:	015b      	lsls	r3, r3, #5
 8006560:	18c2      	adds	r2, r0, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	615a      	str	r2, [r3, #20]

	return FR_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3718      	adds	r7, #24
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006570:	b590      	push	{r4, r7, lr}
 8006572:	b087      	sub	sp, #28
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	88db      	ldrh	r3, [r3, #6]
 800657e:	3301      	adds	r3, #1
 8006580:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	b29b      	uxth	r3, r3
 8006586:	2b00      	cmp	r3, #0
 8006588:	d003      	beq.n	8006592 <dir_next+0x22>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <dir_next+0x26>
		return FR_NO_FILE;
 8006592:	2304      	movs	r3, #4
 8006594:	e0e2      	b.n	800675c <dir_next+0x1ec>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 800659e:	095b      	lsrs	r3, r3, #5
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	461a      	mov	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80065aa:	fb02 f201 	mul.w	r2, r2, r1
 80065ae:	1a9b      	subs	r3, r3, r2
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	f040 80ba 	bne.w	800672a <dir_next+0x1ba>
		dp->sect++;					/* Next sector */
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	1c5a      	adds	r2, r3, #1
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	611a      	str	r2, [r3, #16]

		if (!dp->clust) {		/* Static table */
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d10a      	bne.n	80065de <dir_next+0x6e>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 80065d0:	461a      	mov	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	4293      	cmp	r3, r2
 80065d6:	f0c0 80a8 	bcc.w	800672a <dir_next+0x1ba>
				return FR_NO_FILE;
 80065da:	2304      	movs	r3, #4
 80065dc:	e0be      	b.n	800675c <dir_next+0x1ec>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80065e6:	095b      	lsrs	r3, r3, #5
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	461a      	mov	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	6812      	ldr	r2, [r2, #0]
 80065f6:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 80065fa:	3a01      	subs	r2, #1
 80065fc:	4013      	ands	r3, r2
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f040 8093 	bne.w	800672a <dir_next+0x1ba>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	4619      	mov	r1, r3
 800660e:	4610      	mov	r0, r2
 8006610:	f7ff fbb2 	bl	8005d78 <get_fat>
 8006614:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	2b01      	cmp	r3, #1
 800661a:	d801      	bhi.n	8006620 <dir_next+0xb0>
 800661c:	2302      	movs	r3, #2
 800661e:	e09d      	b.n	800675c <dir_next+0x1ec>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006626:	d101      	bne.n	800662c <dir_next+0xbc>
 8006628:	2301      	movs	r3, #1
 800662a:	e097      	b.n	800675c <dir_next+0x1ec>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	429a      	cmp	r2, r3
 8006638:	d36b      	bcc.n	8006712 <dir_next+0x1a2>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d101      	bne.n	8006644 <dir_next+0xd4>
 8006640:	2304      	movs	r3, #4
 8006642:	e08b      	b.n	800675c <dir_next+0x1ec>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	4619      	mov	r1, r3
 800664e:	4610      	mov	r0, r2
 8006650:	f7ff fe1a 	bl	8006288 <create_chain>
 8006654:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d101      	bne.n	8006660 <dir_next+0xf0>
 800665c:	2307      	movs	r3, #7
 800665e:	e07d      	b.n	800675c <dir_next+0x1ec>
					if (clst == 1) return FR_INT_ERR;
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	2b01      	cmp	r3, #1
 8006664:	d101      	bne.n	800666a <dir_next+0xfa>
 8006666:	2302      	movs	r3, #2
 8006668:	e078      	b.n	800675c <dir_next+0x1ec>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006670:	d101      	bne.n	8006676 <dir_next+0x106>
 8006672:	2301      	movs	r3, #1
 8006674:	e072      	b.n	800675c <dir_next+0x1ec>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4618      	mov	r0, r3
 800667c:	f7ff fa36 	bl	8005aec <sync_window>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d001      	beq.n	800668a <dir_next+0x11a>
 8006686:	2301      	movs	r3, #1
 8006688:	e068      	b.n	800675c <dir_next+0x1ec>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4618      	mov	r0, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8006698:	461a      	mov	r2, r3
 800669a:	2100      	movs	r1, #0
 800669c:	f7ff f820 	bl	80056e0 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681c      	ldr	r4, [r3, #0]
 80066a8:	6979      	ldr	r1, [r7, #20]
 80066aa:	4610      	mov	r0, r2
 80066ac:	f7ff fb43 	bl	8005d36 <clust2sect>
 80066b0:	4603      	mov	r3, r0
 80066b2:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80066b6:	2300      	movs	r3, #0
 80066b8:	613b      	str	r3, [r7, #16]
 80066ba:	e018      	b.n	80066ee <dir_next+0x17e>
						dp->fs->wflag = 1;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7ff fa0e 	bl	8005aec <sync_window>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d001      	beq.n	80066da <dir_next+0x16a>
 80066d6:	2301      	movs	r3, #1
 80066d8:	e040      	b.n	800675c <dir_next+0x1ec>
						dp->fs->winsect++;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 80066e2:	3201      	adds	r2, #1
 80066e4:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	3301      	adds	r3, #1
 80066ec:	613b      	str	r3, [r7, #16]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 80066f6:	461a      	mov	r2, r3
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d3de      	bcc.n	80066bc <dir_next+0x14c>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f8d3 142c 	ldr.w	r1, [r3, #1068]	; 0x42c
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	1a8a      	subs	r2, r1, r2
 800670e:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	697a      	ldr	r2, [r7, #20]
 8006716:	60da      	str	r2, [r3, #12]
				dp->sect = clust2sect(dp->fs, clst);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6979      	ldr	r1, [r7, #20]
 800671e:	4618      	mov	r0, r3
 8006720:	f7ff fb09 	bl	8005d36 <clust2sect>
 8006724:	4602      	mov	r2, r0
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	b29a      	uxth	r2, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	80da      	strh	r2, [r3, #6]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4618      	mov	r0, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8006740:	095b      	lsrs	r3, r3, #5
 8006742:	b29b      	uxth	r3, r3
 8006744:	461a      	mov	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	fbb3 f1f2 	udiv	r1, r3, r2
 800674c:	fb02 f201 	mul.w	r2, r2, r1
 8006750:	1a9b      	subs	r3, r3, r2
 8006752:	015b      	lsls	r3, r3, #5
 8006754:	18c2      	adds	r2, r0, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	615a      	str	r2, [r3, #20]

	return FR_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	371c      	adds	r7, #28
 8006760:	46bd      	mov	sp, r7
 8006762:	bd90      	pop	{r4, r7, pc}

08006764 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800676e:	2100      	movs	r1, #0
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f7ff fe5e 	bl	8006432 <dir_sdi>
 8006776:	4603      	mov	r3, r0
 8006778:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800677a:	7bfb      	ldrb	r3, [r7, #15]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d12d      	bne.n	80067dc <dir_alloc+0x78>
		n = 0;
 8006780:	2300      	movs	r3, #0
 8006782:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	4619      	mov	r1, r3
 800678e:	4610      	mov	r0, r2
 8006790:	f7ff f9f5 	bl	8005b7e <move_window>
 8006794:	4603      	mov	r3, r0
 8006796:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006798:	7bfb      	ldrb	r3, [r7, #15]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d11d      	bne.n	80067da <dir_alloc+0x76>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	2be5      	cmp	r3, #229	; 0xe5
 80067a6:	d004      	beq.n	80067b2 <dir_alloc+0x4e>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	695b      	ldr	r3, [r3, #20]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d107      	bne.n	80067c2 <dir_alloc+0x5e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	3301      	adds	r3, #1
 80067b6:	60bb      	str	r3, [r7, #8]
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d102      	bne.n	80067c6 <dir_alloc+0x62>
 80067c0:	e00c      	b.n	80067dc <dir_alloc+0x78>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80067c2:	2300      	movs	r3, #0
 80067c4:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 80067c6:	2101      	movs	r1, #1
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7ff fed1 	bl	8006570 <dir_next>
 80067ce:	4603      	mov	r3, r0
 80067d0:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 80067d2:	7bfb      	ldrb	r3, [r7, #15]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d0d5      	beq.n	8006784 <dir_alloc+0x20>
 80067d8:	e000      	b.n	80067dc <dir_alloc+0x78>
			if (res != FR_OK) break;
 80067da:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
 80067de:	2b04      	cmp	r3, #4
 80067e0:	d101      	bne.n	80067e6 <dir_alloc+0x82>
 80067e2:	2307      	movs	r3, #7
 80067e4:	73fb      	strb	r3, [r7, #15]
	return res;
 80067e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	331b      	adds	r3, #27
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	021b      	lsls	r3, r3, #8
 8006802:	b21a      	sxth	r2, r3
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	331a      	adds	r3, #26
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	b21b      	sxth	r3, r3
 800680c:	4313      	orrs	r3, r2
 800680e:	b21b      	sxth	r3, r3
 8006810:	b29b      	uxth	r3, r3
 8006812:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 800681a:	2b03      	cmp	r3, #3
 800681c:	d10f      	bne.n	800683e <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	3315      	adds	r3, #21
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	021b      	lsls	r3, r3, #8
 8006826:	b21a      	sxth	r2, r3
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	3314      	adds	r3, #20
 800682c:	781b      	ldrb	r3, [r3, #0]
 800682e:	b21b      	sxth	r3, r3
 8006830:	4313      	orrs	r3, r2
 8006832:	b21b      	sxth	r3, r3
 8006834:	b29b      	uxth	r3, r3
 8006836:	041b      	lsls	r3, r3, #16
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]

	return cl;
 800683e:	68fb      	ldr	r3, [r7, #12]
}
 8006840:	4618      	mov	r0, r3
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	bc80      	pop	{r7}
 8006848:	4770      	bx	lr

0800684a <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800684a:	b480      	push	{r7}
 800684c:	b083      	sub	sp, #12
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
 8006852:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	331a      	adds	r3, #26
 8006858:	683a      	ldr	r2, [r7, #0]
 800685a:	b2d2      	uxtb	r2, r2
 800685c:	701a      	strb	r2, [r3, #0]
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	b29b      	uxth	r3, r3
 8006862:	0a1b      	lsrs	r3, r3, #8
 8006864:	b29a      	uxth	r2, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	331b      	adds	r3, #27
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	0c1a      	lsrs	r2, r3, #16
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	3314      	adds	r3, #20
 8006876:	b2d2      	uxtb	r2, r2
 8006878:	701a      	strb	r2, [r3, #0]
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	0c1b      	lsrs	r3, r3, #16
 800687e:	b29b      	uxth	r3, r3
 8006880:	0a1b      	lsrs	r3, r3, #8
 8006882:	b29a      	uxth	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	3315      	adds	r3, #21
 8006888:	b2d2      	uxtb	r2, r2
 800688a:	701a      	strb	r2, [r3, #0]
}
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	bc80      	pop	{r7}
 8006894:	4770      	bx	lr
	...

08006898 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b086      	sub	sp, #24
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068aa:	1e5a      	subs	r2, r3, #1
 80068ac:	4613      	mov	r3, r2
 80068ae:	005b      	lsls	r3, r3, #1
 80068b0:	4413      	add	r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	4413      	add	r3, r2
 80068b6:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 80068b8:	2300      	movs	r3, #0
 80068ba:	613b      	str	r3, [r7, #16]
 80068bc:	2301      	movs	r3, #1
 80068be:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 80068c0:	4a2b      	ldr	r2, [pc, #172]	; (8006970 <cmp_lfn+0xd8>)
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	4413      	add	r3, r2
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	3301      	adds	r3, #1
 80068ca:	683a      	ldr	r2, [r7, #0]
 80068cc:	4413      	add	r3, r2
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	021b      	lsls	r3, r3, #8
 80068d2:	b21a      	sxth	r2, r3
 80068d4:	4926      	ldr	r1, [pc, #152]	; (8006970 <cmp_lfn+0xd8>)
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	440b      	add	r3, r1
 80068da:	781b      	ldrb	r3, [r3, #0]
 80068dc:	4619      	mov	r1, r3
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	440b      	add	r3, r1
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	b21b      	sxth	r3, r3
 80068e6:	4313      	orrs	r3, r2
 80068e8:	b21b      	sxth	r3, r3
 80068ea:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 80068ec:	89fb      	ldrh	r3, [r7, #14]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d019      	beq.n	8006926 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 80068f2:	89bb      	ldrh	r3, [r7, #12]
 80068f4:	4618      	mov	r0, r3
 80068f6:	f001 ff11 	bl	800871c <ff_wtoupper>
 80068fa:	4603      	mov	r3, r0
 80068fc:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	2bfe      	cmp	r3, #254	; 0xfe
 8006902:	d80e      	bhi.n	8006922 <cmp_lfn+0x8a>
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	1c5a      	adds	r2, r3, #1
 8006908:	617a      	str	r2, [r7, #20]
 800690a:	005b      	lsls	r3, r3, #1
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	4413      	add	r3, r2
 8006910:	881b      	ldrh	r3, [r3, #0]
 8006912:	4618      	mov	r0, r3
 8006914:	f001 ff02 	bl	800871c <ff_wtoupper>
 8006918:	4603      	mov	r3, r0
 800691a:	461a      	mov	r2, r3
 800691c:	89fb      	ldrh	r3, [r7, #14]
 800691e:	4293      	cmp	r3, r2
 8006920:	d008      	beq.n	8006934 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 8006922:	2300      	movs	r3, #0
 8006924:	e01f      	b.n	8006966 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 8006926:	89bb      	ldrh	r3, [r7, #12]
 8006928:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800692c:	4293      	cmp	r3, r2
 800692e:	d001      	beq.n	8006934 <cmp_lfn+0x9c>
 8006930:	2300      	movs	r3, #0
 8006932:	e018      	b.n	8006966 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	3301      	adds	r3, #1
 8006938:	613b      	str	r3, [r7, #16]
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	2b0c      	cmp	r3, #12
 800693e:	d9bf      	bls.n	80068c0 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006948:	2b00      	cmp	r3, #0
 800694a:	d00b      	beq.n	8006964 <cmp_lfn+0xcc>
 800694c:	89fb      	ldrh	r3, [r7, #14]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d008      	beq.n	8006964 <cmp_lfn+0xcc>
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	005b      	lsls	r3, r3, #1
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	4413      	add	r3, r2
 800695a:	881b      	ldrh	r3, [r3, #0]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d001      	beq.n	8006964 <cmp_lfn+0xcc>
		return 0;
 8006960:	2300      	movs	r3, #0
 8006962:	e000      	b.n	8006966 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 8006964:	2301      	movs	r3, #1
}
 8006966:	4618      	mov	r0, r3
 8006968:	3718      	adds	r7, #24
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	08009188 	.word	0x08009188

08006974 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 8006974:	b480      	push	{r7}
 8006976:	b089      	sub	sp, #36	; 0x24
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	4611      	mov	r1, r2
 8006980:	461a      	mov	r2, r3
 8006982:	460b      	mov	r3, r1
 8006984:	71fb      	strb	r3, [r7, #7]
 8006986:	4613      	mov	r3, r2
 8006988:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	330d      	adds	r3, #13
 800698e:	79ba      	ldrb	r2, [r7, #6]
 8006990:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	330b      	adds	r3, #11
 8006996:	220f      	movs	r2, #15
 8006998:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	330c      	adds	r3, #12
 800699e:	2200      	movs	r2, #0
 80069a0:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	331a      	adds	r3, #26
 80069a6:	2200      	movs	r2, #0
 80069a8:	701a      	strb	r2, [r3, #0]
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	331b      	adds	r3, #27
 80069ae:	2200      	movs	r2, #0
 80069b0:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 80069b2:	79fb      	ldrb	r3, [r7, #7]
 80069b4:	1e5a      	subs	r2, r3, #1
 80069b6:	4613      	mov	r3, r2
 80069b8:	005b      	lsls	r3, r3, #1
 80069ba:	4413      	add	r3, r2
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	4413      	add	r3, r2
 80069c0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80069c2:	2300      	movs	r3, #0
 80069c4:	82fb      	strh	r3, [r7, #22]
 80069c6:	2300      	movs	r3, #0
 80069c8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 80069ca:	8afb      	ldrh	r3, [r7, #22]
 80069cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d007      	beq.n	80069e4 <fit_lfn+0x70>
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	1c5a      	adds	r2, r3, #1
 80069d8:	61fa      	str	r2, [r7, #28]
 80069da:	005b      	lsls	r3, r3, #1
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	4413      	add	r3, r2
 80069e0:	881b      	ldrh	r3, [r3, #0]
 80069e2:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 80069e4:	4a1c      	ldr	r2, [pc, #112]	; (8006a58 <fit_lfn+0xe4>)
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	4413      	add	r3, r2
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	461a      	mov	r2, r3
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	4413      	add	r3, r2
 80069f2:	8afa      	ldrh	r2, [r7, #22]
 80069f4:	b2d2      	uxtb	r2, r2
 80069f6:	701a      	strb	r2, [r3, #0]
 80069f8:	8afb      	ldrh	r3, [r7, #22]
 80069fa:	0a1b      	lsrs	r3, r3, #8
 80069fc:	b299      	uxth	r1, r3
 80069fe:	4a16      	ldr	r2, [pc, #88]	; (8006a58 <fit_lfn+0xe4>)
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	4413      	add	r3, r2
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	3301      	adds	r3, #1
 8006a08:	68ba      	ldr	r2, [r7, #8]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	b2ca      	uxtb	r2, r1
 8006a0e:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 8006a10:	8afb      	ldrh	r3, [r7, #22]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d102      	bne.n	8006a1c <fit_lfn+0xa8>
 8006a16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a1a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	61bb      	str	r3, [r7, #24]
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	2b0c      	cmp	r3, #12
 8006a26:	d9d0      	bls.n	80069ca <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 8006a28:	8afb      	ldrh	r3, [r7, #22]
 8006a2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d006      	beq.n	8006a40 <fit_lfn+0xcc>
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	005b      	lsls	r3, r3, #1
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	4413      	add	r3, r2
 8006a3a:	881b      	ldrh	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d103      	bne.n	8006a48 <fit_lfn+0xd4>
 8006a40:	79fb      	ldrb	r3, [r7, #7]
 8006a42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a46:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	79fa      	ldrb	r2, [r7, #7]
 8006a4c:	701a      	strb	r2, [r3, #0]
}
 8006a4e:	bf00      	nop
 8006a50:	3724      	adds	r7, #36	; 0x24
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bc80      	pop	{r7}
 8006a56:	4770      	bx	lr
 8006a58:	08009188 	.word	0x08009188

08006a5c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b08c      	sub	sp, #48	; 0x30
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
 8006a68:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8006a6a:	220b      	movs	r2, #11
 8006a6c:	68b9      	ldr	r1, [r7, #8]
 8006a6e:	68f8      	ldr	r0, [r7, #12]
 8006a70:	f7fe fe18 	bl	80056a4 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	2b05      	cmp	r3, #5
 8006a78:	d92b      	bls.n	8006ad2 <gen_numname+0x76>
		sr = seq;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8006a7e:	e022      	b.n	8006ac6 <gen_numname+0x6a>
			wc = *lfn++;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	1c9a      	adds	r2, r3, #2
 8006a84:	607a      	str	r2, [r7, #4]
 8006a86:	881b      	ldrh	r3, [r3, #0]
 8006a88:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a8e:	e017      	b.n	8006ac0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	005a      	lsls	r2, r3, #1
 8006a94:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	4413      	add	r3, r2
 8006a9c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006a9e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006aa0:	085b      	lsrs	r3, r3, #1
 8006aa2:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d005      	beq.n	8006aba <gen_numname+0x5e>
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8006ab4:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8006ab8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8006aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006abc:	3301      	adds	r3, #1
 8006abe:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac2:	2b0f      	cmp	r3, #15
 8006ac4:	d9e4      	bls.n	8006a90 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	881b      	ldrh	r3, [r3, #0]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1d8      	bne.n	8006a80 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006ad2:	2307      	movs	r3, #7
 8006ad4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	f003 030f 	and.w	r3, r3, #15
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	3330      	adds	r3, #48	; 0x30
 8006ae2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8006ae6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006aea:	2b39      	cmp	r3, #57	; 0x39
 8006aec:	d904      	bls.n	8006af8 <gen_numname+0x9c>
 8006aee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006af2:	3307      	adds	r3, #7
 8006af4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8006af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006afa:	1e5a      	subs	r2, r3, #1
 8006afc:	62ba      	str	r2, [r7, #40]	; 0x28
 8006afe:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006b02:	4413      	add	r3, r2
 8006b04:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006b08:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	091b      	lsrs	r3, r3, #4
 8006b10:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1de      	bne.n	8006ad6 <gen_numname+0x7a>
	ns[i] = '~';
 8006b18:	f107 0214 	add.w	r2, r7, #20
 8006b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b1e:	4413      	add	r3, r2
 8006b20:	227e      	movs	r2, #126	; 0x7e
 8006b22:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006b24:	2300      	movs	r3, #0
 8006b26:	627b      	str	r3, [r7, #36]	; 0x24
 8006b28:	e002      	b.n	8006b30 <gen_numname+0xd4>
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2c:	3301      	adds	r3, #1
 8006b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8006b30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d205      	bcs.n	8006b44 <gen_numname+0xe8>
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3c:	4413      	add	r3, r2
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	2b20      	cmp	r3, #32
 8006b42:	d1f2      	bne.n	8006b2a <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8006b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b46:	2b07      	cmp	r3, #7
 8006b48:	d808      	bhi.n	8006b5c <gen_numname+0x100>
 8006b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4c:	1c5a      	adds	r2, r3, #1
 8006b4e:	62ba      	str	r2, [r7, #40]	; 0x28
 8006b50:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006b54:	4413      	add	r3, r2
 8006b56:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8006b5a:	e000      	b.n	8006b5e <gen_numname+0x102>
 8006b5c:	2120      	movs	r1, #32
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b60:	1c5a      	adds	r2, r3, #1
 8006b62:	627a      	str	r2, [r7, #36]	; 0x24
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	4413      	add	r3, r2
 8006b68:	460a      	mov	r2, r1
 8006b6a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8006b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6e:	2b07      	cmp	r3, #7
 8006b70:	d9e8      	bls.n	8006b44 <gen_numname+0xe8>
}
 8006b72:	bf00      	nop
 8006b74:	bf00      	nop
 8006b76:	3730      	adds	r7, #48	; 0x30
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b085      	sub	sp, #20
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006b84:	2300      	movs	r3, #0
 8006b86:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006b88:	230b      	movs	r3, #11
 8006b8a:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8006b8c:	7bfb      	ldrb	r3, [r7, #15]
 8006b8e:	b2da      	uxtb	r2, r3
 8006b90:	0852      	lsrs	r2, r2, #1
 8006b92:	01db      	lsls	r3, r3, #7
 8006b94:	4313      	orrs	r3, r2
 8006b96:	b2da      	uxtb	r2, r3
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	1c59      	adds	r1, r3, #1
 8006b9c:	6079      	str	r1, [r7, #4]
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	73fb      	strb	r3, [r7, #15]
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	60bb      	str	r3, [r7, #8]
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1ed      	bne.n	8006b8c <sum_sfn+0x10>
	return sum;
 8006bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3714      	adds	r7, #20
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bc80      	pop	{r7}
 8006bba:	4770      	bx	lr

08006bbc <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b086      	sub	sp, #24
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f7ff fc33 	bl	8006432 <dir_sdi>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006bd0:	7dfb      	ldrb	r3, [r7, #23]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d001      	beq.n	8006bda <dir_find+0x1e>
 8006bd6:	7dfb      	ldrb	r3, [r7, #23]
 8006bd8:	e0a0      	b.n	8006d1c <dir_find+0x160>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8006bda:	23ff      	movs	r3, #255	; 0xff
 8006bdc:	753b      	strb	r3, [r7, #20]
 8006bde:	7d3b      	ldrb	r3, [r7, #20]
 8006be0:	757b      	strb	r3, [r7, #21]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006be8:	849a      	strh	r2, [r3, #36]	; 0x24
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	4610      	mov	r0, r2
 8006bf6:	f7fe ffc2 	bl	8005b7e <move_window>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006bfe:	7dfb      	ldrb	r3, [r7, #23]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	f040 8085 	bne.w	8006d10 <dir_find+0x154>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	695b      	ldr	r3, [r3, #20]
 8006c0a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006c12:	7dbb      	ldrb	r3, [r7, #22]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d102      	bne.n	8006c1e <dir_find+0x62>
 8006c18:	2304      	movs	r3, #4
 8006c1a:	75fb      	strb	r3, [r7, #23]
 8006c1c:	e07d      	b.n	8006d1a <dir_find+0x15e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	330b      	adds	r3, #11
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c28:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006c2a:	7dbb      	ldrb	r3, [r7, #22]
 8006c2c:	2be5      	cmp	r3, #229	; 0xe5
 8006c2e:	d007      	beq.n	8006c40 <dir_find+0x84>
 8006c30:	7bfb      	ldrb	r3, [r7, #15]
 8006c32:	f003 0308 	and.w	r3, r3, #8
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d009      	beq.n	8006c4e <dir_find+0x92>
 8006c3a:	7bfb      	ldrb	r3, [r7, #15]
 8006c3c:	2b0f      	cmp	r3, #15
 8006c3e:	d006      	beq.n	8006c4e <dir_find+0x92>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8006c40:	23ff      	movs	r3, #255	; 0xff
 8006c42:	757b      	strb	r3, [r7, #21]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006c4a:	849a      	strh	r2, [r3, #36]	; 0x24
 8006c4c:	e055      	b.n	8006cfa <dir_find+0x13e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006c4e:	7bfb      	ldrb	r3, [r7, #15]
 8006c50:	2b0f      	cmp	r3, #15
 8006c52:	d12f      	bne.n	8006cb4 <dir_find+0xf8>
				if (dp->lfn) {
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a1b      	ldr	r3, [r3, #32]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d04e      	beq.n	8006cfa <dir_find+0x13e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006c5c:	7dbb      	ldrb	r3, [r7, #22]
 8006c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00c      	beq.n	8006c80 <dir_find+0xc4>
						sum = dir[LDIR_Chksum];
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	7b5b      	ldrb	r3, [r3, #13]
 8006c6a:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8006c6c:	7dbb      	ldrb	r3, [r7, #22]
 8006c6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c72:	75bb      	strb	r3, [r7, #22]
 8006c74:	7dbb      	ldrb	r3, [r7, #22]
 8006c76:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	88da      	ldrh	r2, [r3, #6]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	849a      	strh	r2, [r3, #36]	; 0x24
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8006c80:	7dba      	ldrb	r2, [r7, #22]
 8006c82:	7d7b      	ldrb	r3, [r7, #21]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d112      	bne.n	8006cae <dir_find+0xf2>
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	330d      	adds	r3, #13
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	7d3a      	ldrb	r2, [r7, #20]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d10c      	bne.n	8006cae <dir_find+0xf2>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6a1b      	ldr	r3, [r3, #32]
 8006c98:	6939      	ldr	r1, [r7, #16]
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7ff fdfc 	bl	8006898 <cmp_lfn>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d003      	beq.n	8006cae <dir_find+0xf2>
 8006ca6:	7d7b      	ldrb	r3, [r7, #21]
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	e000      	b.n	8006cb0 <dir_find+0xf4>
 8006cae:	23ff      	movs	r3, #255	; 0xff
 8006cb0:	757b      	strb	r3, [r7, #21]
 8006cb2:	e022      	b.n	8006cfa <dir_find+0x13e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8006cb4:	7d7b      	ldrb	r3, [r7, #21]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d107      	bne.n	8006cca <dir_find+0x10e>
 8006cba:	6938      	ldr	r0, [r7, #16]
 8006cbc:	f7ff ff5e 	bl	8006b7c <sum_sfn>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	7d3b      	ldrb	r3, [r7, #20]
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d024      	beq.n	8006d14 <dir_find+0x158>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	699b      	ldr	r3, [r3, #24]
 8006cce:	330b      	adds	r3, #11
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	f003 0301 	and.w	r3, r3, #1
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d109      	bne.n	8006cee <dir_find+0x132>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	699b      	ldr	r3, [r3, #24]
 8006cde:	220b      	movs	r2, #11
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	6938      	ldr	r0, [r7, #16]
 8006ce4:	f7fe fd16 	bl	8005714 <mem_cmp>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d014      	beq.n	8006d18 <dir_find+0x15c>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8006cee:	23ff      	movs	r3, #255	; 0xff
 8006cf0:	757b      	strb	r3, [r7, #21]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006cf8:	849a      	strh	r2, [r3, #36]	; 0x24
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f7ff fc37 	bl	8006570 <dir_next>
 8006d02:	4603      	mov	r3, r0
 8006d04:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006d06:	7dfb      	ldrb	r3, [r7, #23]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f43f af6e 	beq.w	8006bea <dir_find+0x2e>
 8006d0e:	e004      	b.n	8006d1a <dir_find+0x15e>
		if (res != FR_OK) break;
 8006d10:	bf00      	nop
 8006d12:	e002      	b.n	8006d1a <dir_find+0x15e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8006d14:	bf00      	nop
 8006d16:	e000      	b.n	8006d1a <dir_find+0x15e>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8006d18:	bf00      	nop

	return res;
 8006d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3718      	adds	r7, #24
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08c      	sub	sp, #48	; 0x30
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	699b      	ldr	r3, [r3, #24]
 8006d30:	623b      	str	r3, [r7, #32]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6a1b      	ldr	r3, [r3, #32]
 8006d36:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 8006d38:	f107 030c 	add.w	r3, r7, #12
 8006d3c:	220c      	movs	r2, #12
 8006d3e:	6a39      	ldr	r1, [r7, #32]
 8006d40:	4618      	mov	r0, r3
 8006d42:	f7fe fcaf 	bl	80056a4 <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8006d46:	7dfb      	ldrb	r3, [r7, #23]
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d035      	beq.n	8006dbc <dir_register+0x98>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 8006d50:	6a3b      	ldr	r3, [r7, #32]
 8006d52:	330b      	adds	r3, #11
 8006d54:	2200      	movs	r2, #0
 8006d56:	701a      	strb	r2, [r3, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	621a      	str	r2, [r3, #32]
		for (n = 1; n < 100; n++) {
 8006d5e:	2301      	movs	r3, #1
 8006d60:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d62:	e013      	b.n	8006d8c <dir_register+0x68>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 8006d64:	f107 010c 	add.w	r1, r7, #12
 8006d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6a:	69fa      	ldr	r2, [r7, #28]
 8006d6c:	6a38      	ldr	r0, [r7, #32]
 8006d6e:	f7ff fe75 	bl	8006a5c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f7ff ff22 	bl	8006bbc <dir_find>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8006d7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d106      	bne.n	8006d94 <dir_register+0x70>
		for (n = 1; n < 100; n++) {
 8006d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d88:	3301      	adds	r3, #1
 8006d8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8e:	2b63      	cmp	r3, #99	; 0x63
 8006d90:	d9e8      	bls.n	8006d64 <dir_register+0x40>
 8006d92:	e000      	b.n	8006d96 <dir_register+0x72>
			if (res != FR_OK) break;
 8006d94:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d98:	2b64      	cmp	r3, #100	; 0x64
 8006d9a:	d101      	bne.n	8006da0 <dir_register+0x7c>
 8006d9c:	2307      	movs	r3, #7
 8006d9e:	e0b5      	b.n	8006f0c <dir_register+0x1e8>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006da0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006da4:	2b04      	cmp	r3, #4
 8006da6:	d002      	beq.n	8006dae <dir_register+0x8a>
 8006da8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006dac:	e0ae      	b.n	8006f0c <dir_register+0x1e8>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 8006dae:	6a3b      	ldr	r3, [r7, #32]
 8006db0:	330b      	adds	r3, #11
 8006db2:	7dfa      	ldrb	r2, [r7, #23]
 8006db4:	701a      	strb	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	69fa      	ldr	r2, [r7, #28]
 8006dba:	621a      	str	r2, [r3, #32]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 8006dbc:	7dfb      	ldrb	r3, [r7, #23]
 8006dbe:	f003 0302 	and.w	r3, r3, #2
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d014      	beq.n	8006df0 <dir_register+0xcc>
		for (n = 0; lfn[n]; n++) ;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006dca:	e002      	b.n	8006dd2 <dir_register+0xae>
 8006dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dce:	3301      	adds	r3, #1
 8006dd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd4:	005b      	lsls	r3, r3, #1
 8006dd6:	69fa      	ldr	r2, [r7, #28]
 8006dd8:	4413      	add	r3, r2
 8006dda:	881b      	ldrh	r3, [r3, #0]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1f5      	bne.n	8006dcc <dir_register+0xa8>
		nent = (n + 25) / 13;
 8006de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de2:	3319      	adds	r3, #25
 8006de4:	4a4b      	ldr	r2, [pc, #300]	; (8006f14 <dir_register+0x1f0>)
 8006de6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dea:	089b      	lsrs	r3, r3, #2
 8006dec:	627b      	str	r3, [r7, #36]	; 0x24
 8006dee:	e001      	b.n	8006df4 <dir_register+0xd0>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8006df0:	2301      	movs	r3, #1
 8006df2:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8006df4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f7ff fcb4 	bl	8006764 <dir_alloc>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8006e02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d14c      	bne.n	8006ea4 <dir_register+0x180>
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	627b      	str	r3, [r7, #36]	; 0x24
 8006e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d046      	beq.n	8006ea4 <dir_register+0x180>
		res = dir_sdi(dp, dp->index - nent);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	88db      	ldrh	r3, [r3, #6]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	4619      	mov	r1, r3
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f7ff fb05 	bl	8006432 <dir_sdi>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8006e2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d136      	bne.n	8006ea4 <dir_register+0x180>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f7ff fe9e 	bl	8006b7c <sum_sfn>
 8006e40:	4603      	mov	r3, r0
 8006e42:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	4610      	mov	r0, r2
 8006e50:	f7fe fe95 	bl	8005b7e <move_window>
 8006e54:	4603      	mov	r3, r0
 8006e56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8006e5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d11f      	bne.n	8006ea2 <dir_register+0x17e>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a18      	ldr	r0, [r3, #32]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6959      	ldr	r1, [r3, #20]
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6c:	b2da      	uxtb	r2, r3
 8006e6e:	7efb      	ldrb	r3, [r7, #27]
 8006e70:	f7ff fd80 	bl	8006974 <fit_lfn>
				dp->fs->wflag = 1;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
				res = dir_next(dp, 0);	/* Next entry */
 8006e7e:	2100      	movs	r1, #0
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f7ff fb75 	bl	8006570 <dir_next>
 8006e86:	4603      	mov	r3, r0
 8006e88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8006e8c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d107      	bne.n	8006ea4 <dir_register+0x180>
 8006e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e96:	3b01      	subs	r3, #1
 8006e98:	627b      	str	r3, [r7, #36]	; 0x24
 8006e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1d1      	bne.n	8006e44 <dir_register+0x120>
 8006ea0:	e000      	b.n	8006ea4 <dir_register+0x180>
				if (res != FR_OK) break;
 8006ea2:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8006ea4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d12d      	bne.n	8006f08 <dir_register+0x1e4>
		res = move_window(dp->fs, dp->sect);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	4610      	mov	r0, r2
 8006eb8:	f7fe fe61 	bl	8005b7e <move_window>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8006ec2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d11e      	bne.n	8006f08 <dir_register+0x1e4>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	695b      	ldr	r3, [r3, #20]
 8006ece:	2220      	movs	r2, #32
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7fe fc04 	bl	80056e0 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6958      	ldr	r0, [r3, #20]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	699b      	ldr	r3, [r3, #24]
 8006ee0:	220b      	movs	r2, #11
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	f7fe fbde 	bl	80056a4 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	699b      	ldr	r3, [r3, #24]
 8006eec:	330b      	adds	r3, #11
 8006eee:	781a      	ldrb	r2, [r3, #0]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	695b      	ldr	r3, [r3, #20]
 8006ef4:	330c      	adds	r3, #12
 8006ef6:	f002 0218 	and.w	r2, r2, #24
 8006efa:	b2d2      	uxtb	r2, r2
 8006efc:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
		}
	}

	return res;
 8006f08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3730      	adds	r7, #48	; 0x30
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	4ec4ec4f 	.word	0x4ec4ec4f

08006f18 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08a      	sub	sp, #40	; 0x28
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	613b      	str	r3, [r7, #16]
 8006f28:	e002      	b.n	8006f30 <create_name+0x18>
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	613b      	str	r3, [r7, #16]
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	2b2f      	cmp	r3, #47	; 0x2f
 8006f36:	d0f8      	beq.n	8006f2a <create_name+0x12>
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	781b      	ldrb	r3, [r3, #0]
 8006f3c:	2b5c      	cmp	r3, #92	; 0x5c
 8006f3e:	d0f4      	beq.n	8006f2a <create_name+0x12>
	lfn = dp->lfn;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a1b      	ldr	r3, [r3, #32]
 8006f44:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 8006f46:	2300      	movs	r3, #0
 8006f48:	617b      	str	r3, [r7, #20]
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006f4e:	69bb      	ldr	r3, [r7, #24]
 8006f50:	1c5a      	adds	r2, r3, #1
 8006f52:	61ba      	str	r2, [r7, #24]
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	4413      	add	r3, r2
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 8006f5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f5e:	2b1f      	cmp	r3, #31
 8006f60:	d92f      	bls.n	8006fc2 <create_name+0xaa>
 8006f62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f64:	2b2f      	cmp	r3, #47	; 0x2f
 8006f66:	d02c      	beq.n	8006fc2 <create_name+0xaa>
 8006f68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f6a:	2b5c      	cmp	r3, #92	; 0x5c
 8006f6c:	d029      	beq.n	8006fc2 <create_name+0xaa>
		if (di >= _MAX_LFN)				/* Reject too long name */
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	2bfe      	cmp	r3, #254	; 0xfe
 8006f72:	d901      	bls.n	8006f78 <create_name+0x60>
			return FR_INVALID_NAME;
 8006f74:	2306      	movs	r3, #6
 8006f76:	e176      	b.n	8007266 <create_name+0x34e>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006f78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006f7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f80:	2101      	movs	r1, #1
 8006f82:	4618      	mov	r0, r3
 8006f84:	f001 fb90 	bl	80086a8 <ff_convert>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006f8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d101      	bne.n	8006f96 <create_name+0x7e>
 8006f92:	2306      	movs	r3, #6
 8006f94:	e167      	b.n	8007266 <create_name+0x34e>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8006f96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f98:	2b7f      	cmp	r3, #127	; 0x7f
 8006f9a:	d809      	bhi.n	8006fb0 <create_name+0x98>
 8006f9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	48b3      	ldr	r0, [pc, #716]	; (8007270 <create_name+0x358>)
 8006fa2:	f7fe fbdd 	bl	8005760 <chk_chr>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d001      	beq.n	8006fb0 <create_name+0x98>
			return FR_INVALID_NAME;
 8006fac:	2306      	movs	r3, #6
 8006fae:	e15a      	b.n	8007266 <create_name+0x34e>
		lfn[di++] = w;					/* Store the Unicode character */
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	1c5a      	adds	r2, r3, #1
 8006fb4:	617a      	str	r2, [r7, #20]
 8006fb6:	005b      	lsls	r3, r3, #1
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	4413      	add	r3, r2
 8006fbc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006fbe:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006fc0:	e7c5      	b.n	8006f4e <create_name+0x36>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	69bb      	ldr	r3, [r7, #24]
 8006fc6:	441a      	add	r2, r3
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8006fcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fce:	2b1f      	cmp	r3, #31
 8006fd0:	d801      	bhi.n	8006fd6 <create_name+0xbe>
 8006fd2:	2304      	movs	r3, #4
 8006fd4:	e000      	b.n	8006fd8 <create_name+0xc0>
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 8006fdc:	e011      	b.n	8007002 <create_name+0xea>
		w = lfn[di - 1];
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	005b      	lsls	r3, r3, #1
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	4413      	add	r3, r2
 8006fec:	881b      	ldrh	r3, [r3, #0]
 8006fee:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8006ff0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ff2:	2b20      	cmp	r3, #32
 8006ff4:	d002      	beq.n	8006ffc <create_name+0xe4>
 8006ff6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ff8:	2b2e      	cmp	r3, #46	; 0x2e
 8006ffa:	d106      	bne.n	800700a <create_name+0xf2>
		di--;
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d1ea      	bne.n	8006fde <create_name+0xc6>
 8007008:	e000      	b.n	800700c <create_name+0xf4>
		if (w != ' ' && w != '.') break;
 800700a:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d101      	bne.n	8007016 <create_name+0xfe>
 8007012:	2306      	movs	r3, #6
 8007014:	e127      	b.n	8007266 <create_name+0x34e>

	lfn[di] = 0;						/* LFN is created */
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	005b      	lsls	r3, r3, #1
 800701a:	68fa      	ldr	r2, [r7, #12]
 800701c:	4413      	add	r3, r2
 800701e:	2200      	movs	r2, #0
 8007020:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	220b      	movs	r2, #11
 8007028:	2120      	movs	r1, #32
 800702a:	4618      	mov	r0, r3
 800702c:	f7fe fb58 	bl	80056e0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8007030:	2300      	movs	r3, #0
 8007032:	61bb      	str	r3, [r7, #24]
 8007034:	e002      	b.n	800703c <create_name+0x124>
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	3301      	adds	r3, #1
 800703a:	61bb      	str	r3, [r7, #24]
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	005b      	lsls	r3, r3, #1
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	4413      	add	r3, r2
 8007044:	881b      	ldrh	r3, [r3, #0]
 8007046:	2b20      	cmp	r3, #32
 8007048:	d0f5      	beq.n	8007036 <create_name+0x11e>
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	68fa      	ldr	r2, [r7, #12]
 8007050:	4413      	add	r3, r2
 8007052:	881b      	ldrh	r3, [r3, #0]
 8007054:	2b2e      	cmp	r3, #46	; 0x2e
 8007056:	d0ee      	beq.n	8007036 <create_name+0x11e>
	if (si) cf |= NS_LOSS | NS_LFN;
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d009      	beq.n	8007072 <create_name+0x15a>
 800705e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007062:	f043 0303 	orr.w	r3, r3, #3
 8007066:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800706a:	e002      	b.n	8007072 <create_name+0x15a>
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	3b01      	subs	r3, #1
 8007070:	617b      	str	r3, [r7, #20]
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d009      	beq.n	800708c <create_name+0x174>
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800707e:	3b01      	subs	r3, #1
 8007080:	005b      	lsls	r3, r3, #1
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4413      	add	r3, r2
 8007086:	881b      	ldrh	r3, [r3, #0]
 8007088:	2b2e      	cmp	r3, #46	; 0x2e
 800708a:	d1ef      	bne.n	800706c <create_name+0x154>

	b = i = 0; ni = 8;
 800708c:	2300      	movs	r3, #0
 800708e:	623b      	str	r3, [r7, #32]
 8007090:	2300      	movs	r3, #0
 8007092:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007096:	2308      	movs	r3, #8
 8007098:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	1c5a      	adds	r2, r3, #1
 800709e:	61ba      	str	r2, [r7, #24]
 80070a0:	005b      	lsls	r3, r3, #1
 80070a2:	68fa      	ldr	r2, [r7, #12]
 80070a4:	4413      	add	r3, r2
 80070a6:	881b      	ldrh	r3, [r3, #0]
 80070a8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80070aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 808f 	beq.w	80071d0 <create_name+0x2b8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80070b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80070b4:	2b20      	cmp	r3, #32
 80070b6:	d006      	beq.n	80070c6 <create_name+0x1ae>
 80070b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80070ba:	2b2e      	cmp	r3, #46	; 0x2e
 80070bc:	d10a      	bne.n	80070d4 <create_name+0x1bc>
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d006      	beq.n	80070d4 <create_name+0x1bc>
			cf |= NS_LOSS | NS_LFN; continue;
 80070c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070ca:	f043 0303 	orr.w	r3, r3, #3
 80070ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80070d2:	e07c      	b.n	80071ce <create_name+0x2b6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80070d4:	6a3a      	ldr	r2, [r7, #32]
 80070d6:	69fb      	ldr	r3, [r7, #28]
 80070d8:	429a      	cmp	r2, r3
 80070da:	d203      	bcs.n	80070e4 <create_name+0x1cc>
 80070dc:	69ba      	ldr	r2, [r7, #24]
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d123      	bne.n	800712c <create_name+0x214>
			if (ni == 11) {				/* Long extension */
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	2b0b      	cmp	r3, #11
 80070e8:	d106      	bne.n	80070f8 <create_name+0x1e0>
				cf |= NS_LOSS | NS_LFN; break;
 80070ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070ee:	f043 0303 	orr.w	r3, r3, #3
 80070f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80070f6:	e06e      	b.n	80071d6 <create_name+0x2be>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80070f8:	69ba      	ldr	r2, [r7, #24]
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d005      	beq.n	800710c <create_name+0x1f4>
 8007100:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007104:	f043 0303 	orr.w	r3, r3, #3
 8007108:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800710c:	69ba      	ldr	r2, [r7, #24]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	429a      	cmp	r2, r3
 8007112:	d85f      	bhi.n	80071d4 <create_name+0x2bc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	61bb      	str	r3, [r7, #24]
 8007118:	2308      	movs	r3, #8
 800711a:	623b      	str	r3, [r7, #32]
 800711c:	230b      	movs	r3, #11
 800711e:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8007120:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800712a:	e050      	b.n	80071ce <create_name+0x2b6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800712c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800712e:	2b7f      	cmp	r3, #127	; 0x7f
 8007130:	d914      	bls.n	800715c <create_name+0x244>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8007132:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007134:	2100      	movs	r1, #0
 8007136:	4618      	mov	r0, r3
 8007138:	f001 fab6 	bl	80086a8 <ff_convert>
 800713c:	4603      	mov	r3, r0
 800713e:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8007140:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007142:	2b00      	cmp	r3, #0
 8007144:	d004      	beq.n	8007150 <create_name+0x238>
 8007146:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007148:	3b80      	subs	r3, #128	; 0x80
 800714a:	4a4a      	ldr	r2, [pc, #296]	; (8007274 <create_name+0x35c>)
 800714c:	5cd3      	ldrb	r3, [r2, r3]
 800714e:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8007150:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007154:	f043 0302 	orr.w	r3, r3, #2
 8007158:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800715c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800715e:	2b00      	cmp	r3, #0
 8007160:	d007      	beq.n	8007172 <create_name+0x25a>
 8007162:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007164:	4619      	mov	r1, r3
 8007166:	4844      	ldr	r0, [pc, #272]	; (8007278 <create_name+0x360>)
 8007168:	f7fe fafa 	bl	8005760 <chk_chr>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d008      	beq.n	8007184 <create_name+0x26c>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8007172:	235f      	movs	r3, #95	; 0x5f
 8007174:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007176:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800717a:	f043 0303 	orr.w	r3, r3, #3
 800717e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007182:	e01b      	b.n	80071bc <create_name+0x2a4>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8007184:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007186:	2b40      	cmp	r3, #64	; 0x40
 8007188:	d909      	bls.n	800719e <create_name+0x286>
 800718a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800718c:	2b5a      	cmp	r3, #90	; 0x5a
 800718e:	d806      	bhi.n	800719e <create_name+0x286>
					b |= 2;
 8007190:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007194:	f043 0302 	orr.w	r3, r3, #2
 8007198:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800719c:	e00e      	b.n	80071bc <create_name+0x2a4>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800719e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071a0:	2b60      	cmp	r3, #96	; 0x60
 80071a2:	d90b      	bls.n	80071bc <create_name+0x2a4>
 80071a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071a6:	2b7a      	cmp	r3, #122	; 0x7a
 80071a8:	d808      	bhi.n	80071bc <create_name+0x2a4>
						b |= 1; w -= 0x20;
 80071aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80071ae:	f043 0301 	orr.w	r3, r3, #1
 80071b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80071b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071b8:	3b20      	subs	r3, #32
 80071ba:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	699a      	ldr	r2, [r3, #24]
 80071c0:	6a3b      	ldr	r3, [r7, #32]
 80071c2:	1c59      	adds	r1, r3, #1
 80071c4:	6239      	str	r1, [r7, #32]
 80071c6:	4413      	add	r3, r2
 80071c8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80071ca:	b2d2      	uxtb	r2, r2
 80071cc:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 80071ce:	e764      	b.n	800709a <create_name+0x182>
		if (!w) break;					/* Break on end of the LFN */
 80071d0:	bf00      	nop
 80071d2:	e000      	b.n	80071d6 <create_name+0x2be>
			if (si > di) break;			/* No extension */
 80071d4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	699b      	ldr	r3, [r3, #24]
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	2be5      	cmp	r3, #229	; 0xe5
 80071de:	d103      	bne.n	80071e8 <create_name+0x2d0>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	699b      	ldr	r3, [r3, #24]
 80071e4:	2205      	movs	r2, #5
 80071e6:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	2b08      	cmp	r3, #8
 80071ec:	d104      	bne.n	80071f8 <create_name+0x2e0>
 80071ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 80071f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80071fc:	f003 030c 	and.w	r3, r3, #12
 8007200:	2b0c      	cmp	r3, #12
 8007202:	d005      	beq.n	8007210 <create_name+0x2f8>
 8007204:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007208:	f003 0303 	and.w	r3, r3, #3
 800720c:	2b03      	cmp	r3, #3
 800720e:	d105      	bne.n	800721c <create_name+0x304>
		cf |= NS_LFN;
 8007210:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007214:	f043 0302 	orr.w	r3, r3, #2
 8007218:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800721c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007220:	f003 0302 	and.w	r3, r3, #2
 8007224:	2b00      	cmp	r3, #0
 8007226:	d117      	bne.n	8007258 <create_name+0x340>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8007228:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800722c:	f003 0303 	and.w	r3, r3, #3
 8007230:	2b01      	cmp	r3, #1
 8007232:	d105      	bne.n	8007240 <create_name+0x328>
 8007234:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007238:	f043 0310 	orr.w	r3, r3, #16
 800723c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8007240:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007244:	f003 030c 	and.w	r3, r3, #12
 8007248:	2b04      	cmp	r3, #4
 800724a:	d105      	bne.n	8007258 <create_name+0x340>
 800724c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007250:	f043 0308 	orr.w	r3, r3, #8
 8007254:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	699b      	ldr	r3, [r3, #24]
 800725c:	330b      	adds	r3, #11
 800725e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007262:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007264:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8007266:	4618      	mov	r0, r3
 8007268:	3728      	adds	r7, #40	; 0x28
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	080090a8 	.word	0x080090a8
 8007274:	08009108 	.word	0x08009108
 8007278:	080090b4 	.word	0x080090b4

0800727c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	2b2f      	cmp	r3, #47	; 0x2f
 800728c:	d003      	beq.n	8007296 <follow_path+0x1a>
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	2b5c      	cmp	r3, #92	; 0x5c
 8007294:	d102      	bne.n	800729c <follow_path+0x20>
		path++;
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	3301      	adds	r3, #1
 800729a:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	609a      	str	r2, [r3, #8]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	781b      	ldrb	r3, [r3, #0]
 80072a6:	2b1f      	cmp	r3, #31
 80072a8:	d809      	bhi.n	80072be <follow_path+0x42>
		res = dir_sdi(dp, 0);
 80072aa:	2100      	movs	r1, #0
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f7ff f8c0 	bl	8006432 <dir_sdi>
 80072b2:	4603      	mov	r3, r0
 80072b4:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	615a      	str	r2, [r3, #20]
 80072bc:	e041      	b.n	8007342 <follow_path+0xc6>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80072be:	463b      	mov	r3, r7
 80072c0:	4619      	mov	r1, r3
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f7ff fe28 	bl	8006f18 <create_name>
 80072c8:	4603      	mov	r3, r0
 80072ca:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80072cc:	7bfb      	ldrb	r3, [r7, #15]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d132      	bne.n	8007338 <follow_path+0xbc>
			res = dir_find(dp);				/* Find an object with the sagment name */
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f7ff fc72 	bl	8006bbc <dir_find>
 80072d8:	4603      	mov	r3, r0
 80072da:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	699b      	ldr	r3, [r3, #24]
 80072e0:	7adb      	ldrb	r3, [r3, #11]
 80072e2:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d00a      	beq.n	8007300 <follow_path+0x84>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80072ea:	7bfb      	ldrb	r3, [r7, #15]
 80072ec:	2b04      	cmp	r3, #4
 80072ee:	d125      	bne.n	800733c <follow_path+0xc0>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80072f0:	7bbb      	ldrb	r3, [r7, #14]
 80072f2:	f003 0304 	and.w	r3, r3, #4
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d120      	bne.n	800733c <follow_path+0xc0>
 80072fa:	2305      	movs	r3, #5
 80072fc:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 80072fe:	e01d      	b.n	800733c <follow_path+0xc0>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007300:	7bbb      	ldrb	r3, [r7, #14]
 8007302:	f003 0304 	and.w	r3, r3, #4
 8007306:	2b00      	cmp	r3, #0
 8007308:	d11a      	bne.n	8007340 <follow_path+0xc4>
			dir = dp->dir;						/* Follow the sub-directory */
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	695b      	ldr	r3, [r3, #20]
 800730e:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	330b      	adds	r3, #11
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	f003 0310 	and.w	r3, r3, #16
 800731a:	2b00      	cmp	r3, #0
 800731c:	d102      	bne.n	8007324 <follow_path+0xa8>
				res = FR_NO_PATH; break;
 800731e:	2305      	movs	r3, #5
 8007320:	73fb      	strb	r3, [r7, #15]
 8007322:	e00e      	b.n	8007342 <follow_path+0xc6>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68b9      	ldr	r1, [r7, #8]
 800732a:	4618      	mov	r0, r3
 800732c:	f7ff fa60 	bl	80067f0 <ld_clust>
 8007330:	4602      	mov	r2, r0
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007336:	e7c2      	b.n	80072be <follow_path+0x42>
			if (res != FR_OK) break;
 8007338:	bf00      	nop
 800733a:	e002      	b.n	8007342 <follow_path+0xc6>
				break;
 800733c:	bf00      	nop
 800733e:	e000      	b.n	8007342 <follow_path+0xc6>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007340:	bf00      	nop
		}
	}

	return res;
 8007342:	7bfb      	ldrb	r3, [r7, #15]
}
 8007344:	4618      	mov	r0, r3
 8007346:	3710      	adds	r7, #16
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800734c:	b480      	push	{r7}
 800734e:	b087      	sub	sp, #28
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007354:	f04f 33ff 	mov.w	r3, #4294967295
 8007358:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d031      	beq.n	80073c6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	617b      	str	r3, [r7, #20]
 8007368:	e002      	b.n	8007370 <get_ldnumber+0x24>
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	3301      	adds	r3, #1
 800736e:	617b      	str	r3, [r7, #20]
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	781b      	ldrb	r3, [r3, #0]
 8007374:	2b1f      	cmp	r3, #31
 8007376:	d903      	bls.n	8007380 <get_ldnumber+0x34>
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	2b3a      	cmp	r3, #58	; 0x3a
 800737e:	d1f4      	bne.n	800736a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	2b3a      	cmp	r3, #58	; 0x3a
 8007386:	d11c      	bne.n	80073c2 <get_ldnumber+0x76>
			tp = *path;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	1c5a      	adds	r2, r3, #1
 8007392:	60fa      	str	r2, [r7, #12]
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	3b30      	subs	r3, #48	; 0x30
 8007398:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b09      	cmp	r3, #9
 800739e:	d80e      	bhi.n	80073be <get_ldnumber+0x72>
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d10a      	bne.n	80073be <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d107      	bne.n	80073be <get_ldnumber+0x72>
					vol = (int)i;
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	3301      	adds	r3, #1
 80073b6:	617b      	str	r3, [r7, #20]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	697a      	ldr	r2, [r7, #20]
 80073bc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	e002      	b.n	80073c8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80073c2:	2300      	movs	r3, #0
 80073c4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80073c6:	693b      	ldr	r3, [r7, #16]
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	371c      	adds	r7, #28
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bc80      	pop	{r7}
 80073d0:	4770      	bx	lr
	...

080073d4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b082      	sub	sp, #8
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f04f 32ff 	mov.w	r2, #4294967295
 80073ec:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80073f0:	6839      	ldr	r1, [r7, #0]
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f7fe fbc3 	bl	8005b7e <move_window>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d001      	beq.n	8007402 <check_fs+0x2e>
		return 3;
 80073fe:	2303      	movs	r3, #3
 8007400:	e04a      	b.n	8007498 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007408:	3301      	adds	r3, #1
 800740a:	781b      	ldrb	r3, [r3, #0]
 800740c:	021b      	lsls	r3, r3, #8
 800740e:	b21a      	sxth	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8007416:	b21b      	sxth	r3, r3
 8007418:	4313      	orrs	r3, r2
 800741a:	b21b      	sxth	r3, r3
 800741c:	4a20      	ldr	r2, [pc, #128]	; (80074a0 <check_fs+0xcc>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d001      	beq.n	8007426 <check_fs+0x52>
		return 2;
 8007422:	2302      	movs	r3, #2
 8007424:	e038      	b.n	8007498 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	3336      	adds	r3, #54	; 0x36
 800742a:	3303      	adds	r3, #3
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	061a      	lsls	r2, r3, #24
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	3336      	adds	r3, #54	; 0x36
 8007434:	3302      	adds	r3, #2
 8007436:	781b      	ldrb	r3, [r3, #0]
 8007438:	041b      	lsls	r3, r3, #16
 800743a:	4313      	orrs	r3, r2
 800743c:	687a      	ldr	r2, [r7, #4]
 800743e:	3236      	adds	r2, #54	; 0x36
 8007440:	3201      	adds	r2, #1
 8007442:	7812      	ldrb	r2, [r2, #0]
 8007444:	0212      	lsls	r2, r2, #8
 8007446:	4313      	orrs	r3, r2
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800744e:	4313      	orrs	r3, r2
 8007450:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007454:	4a13      	ldr	r2, [pc, #76]	; (80074a4 <check_fs+0xd0>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d101      	bne.n	800745e <check_fs+0x8a>
		return 0;
 800745a:	2300      	movs	r3, #0
 800745c:	e01c      	b.n	8007498 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	3352      	adds	r3, #82	; 0x52
 8007462:	3303      	adds	r3, #3
 8007464:	781b      	ldrb	r3, [r3, #0]
 8007466:	061a      	lsls	r2, r3, #24
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	3352      	adds	r3, #82	; 0x52
 800746c:	3302      	adds	r3, #2
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	041b      	lsls	r3, r3, #16
 8007472:	4313      	orrs	r3, r2
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	3252      	adds	r2, #82	; 0x52
 8007478:	3201      	adds	r2, #1
 800747a:	7812      	ldrb	r2, [r2, #0]
 800747c:	0212      	lsls	r2, r2, #8
 800747e:	4313      	orrs	r3, r2
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8007486:	4313      	orrs	r3, r2
 8007488:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800748c:	4a05      	ldr	r2, [pc, #20]	; (80074a4 <check_fs+0xd0>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d101      	bne.n	8007496 <check_fs+0xc2>
		return 0;
 8007492:	2300      	movs	r3, #0
 8007494:	e000      	b.n	8007498 <check_fs+0xc4>

	return 1;
 8007496:	2301      	movs	r3, #1
}
 8007498:	4618      	mov	r0, r3
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	ffffaa55 	.word	0xffffaa55
 80074a4:	00544146 	.word	0x00544146

080074a8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b096      	sub	sp, #88	; 0x58
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	60b9      	str	r1, [r7, #8]
 80074b2:	4613      	mov	r3, r2
 80074b4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80074bc:	68b8      	ldr	r0, [r7, #8]
 80074be:	f7ff ff45 	bl	800734c <get_ldnumber>
 80074c2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80074c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	da01      	bge.n	80074ce <find_volume+0x26>
 80074ca:	230b      	movs	r3, #11
 80074cc:	e2de      	b.n	8007a8c <find_volume+0x5e4>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80074ce:	4ab1      	ldr	r2, [pc, #708]	; (8007794 <find_volume+0x2ec>)
 80074d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074d6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80074d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <find_volume+0x3a>
 80074de:	230c      	movs	r3, #12
 80074e0:	e2d4      	b.n	8007a8c <find_volume+0x5e4>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074e6:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 80074e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ea:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d01b      	beq.n	800752a <find_volume+0x82>
		stat = disk_status(fs->drv);
 80074f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f4:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 80074f8:	4618      	mov	r0, r3
 80074fa:	f7fe f835 	bl	8005568 <disk_status>
 80074fe:	4603      	mov	r3, r0
 8007500:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007504:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007508:	f003 0301 	and.w	r3, r3, #1
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10c      	bne.n	800752a <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8007510:	79fb      	ldrb	r3, [r7, #7]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d007      	beq.n	8007526 <find_volume+0x7e>
 8007516:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800751a:	f003 0304 	and.w	r3, r3, #4
 800751e:	2b00      	cmp	r3, #0
 8007520:	d001      	beq.n	8007526 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8007522:	230a      	movs	r3, #10
 8007524:	e2b2      	b.n	8007a8c <find_volume+0x5e4>
			return FR_OK;				/* The file system object is valid */
 8007526:	2300      	movs	r3, #0
 8007528:	e2b0      	b.n	8007a8c <find_volume+0x5e4>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800752a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800752c:	2200      	movs	r2, #0
 800752e:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007534:	b2da      	uxtb	r2, r3
 8007536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007538:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800753c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800753e:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8007542:	4618      	mov	r0, r3
 8007544:	f7fe f82a 	bl	800559c <disk_initialize>
 8007548:	4603      	mov	r3, r0
 800754a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800754e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	2b00      	cmp	r3, #0
 8007558:	d001      	beq.n	800755e <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800755a:	2303      	movs	r3, #3
 800755c:	e296      	b.n	8007a8c <find_volume+0x5e4>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800755e:	79fb      	ldrb	r3, [r7, #7]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d007      	beq.n	8007574 <find_volume+0xcc>
 8007564:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007568:	f003 0304 	and.w	r3, r3, #4
 800756c:	2b00      	cmp	r3, #0
 800756e:	d001      	beq.n	8007574 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8007570:	230a      	movs	r3, #10
 8007572:	e28b      	b.n	8007a8c <find_volume+0x5e4>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8007574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007576:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 800757a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800757c:	f203 430a 	addw	r3, r3, #1034	; 0x40a
 8007580:	461a      	mov	r2, r3
 8007582:	2102      	movs	r1, #2
 8007584:	f7fe f870 	bl	8005668 <disk_ioctl>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	d10b      	bne.n	80075a6 <find_volume+0xfe>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 800758e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007590:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007594:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007598:	d305      	bcc.n	80075a6 <find_volume+0xfe>
 800759a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800759c:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80075a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075a4:	d901      	bls.n	80075aa <find_volume+0x102>
 80075a6:	2301      	movs	r3, #1
 80075a8:	e270      	b.n	8007a8c <find_volume+0x5e4>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80075aa:	2300      	movs	r3, #0
 80075ac:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80075ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80075b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80075b2:	f7ff ff0f 	bl	80073d4 <check_fs>
 80075b6:	4603      	mov	r3, r0
 80075b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80075bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d155      	bne.n	8007670 <find_volume+0x1c8>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80075c4:	2300      	movs	r3, #0
 80075c6:	643b      	str	r3, [r7, #64]	; 0x40
 80075c8:	e029      	b.n	800761e <find_volume+0x176>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 80075ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80075cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075ce:	011b      	lsls	r3, r3, #4
 80075d0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80075d4:	4413      	add	r3, r2
 80075d6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 80075d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075da:	3304      	adds	r3, #4
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d012      	beq.n	8007608 <find_volume+0x160>
 80075e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e4:	330b      	adds	r3, #11
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	061a      	lsls	r2, r3, #24
 80075ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075ec:	330a      	adds	r3, #10
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	041b      	lsls	r3, r3, #16
 80075f2:	4313      	orrs	r3, r2
 80075f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075f6:	3209      	adds	r2, #9
 80075f8:	7812      	ldrb	r2, [r2, #0]
 80075fa:	0212      	lsls	r2, r2, #8
 80075fc:	4313      	orrs	r3, r2
 80075fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007600:	3208      	adds	r2, #8
 8007602:	7812      	ldrb	r2, [r2, #0]
 8007604:	431a      	orrs	r2, r3
 8007606:	e000      	b.n	800760a <find_volume+0x162>
 8007608:	2200      	movs	r2, #0
 800760a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8007612:	440b      	add	r3, r1
 8007614:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8007618:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800761a:	3301      	adds	r3, #1
 800761c:	643b      	str	r3, [r7, #64]	; 0x40
 800761e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007620:	2b03      	cmp	r3, #3
 8007622:	d9d2      	bls.n	80075ca <find_volume+0x122>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8007624:	2300      	movs	r3, #0
 8007626:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800762a:	2b00      	cmp	r3, #0
 800762c:	d002      	beq.n	8007634 <find_volume+0x18c>
 800762e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007630:	3b01      	subs	r3, #1
 8007632:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8007634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800763c:	4413      	add	r3, r2
 800763e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007642:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8007644:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007646:	2b00      	cmp	r3, #0
 8007648:	d005      	beq.n	8007656 <find_volume+0x1ae>
 800764a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800764c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800764e:	f7ff fec1 	bl	80073d4 <check_fs>
 8007652:	4603      	mov	r3, r0
 8007654:	e000      	b.n	8007658 <find_volume+0x1b0>
 8007656:	2302      	movs	r3, #2
 8007658:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800765c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007660:	2b00      	cmp	r3, #0
 8007662:	d005      	beq.n	8007670 <find_volume+0x1c8>
 8007664:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007666:	3301      	adds	r3, #1
 8007668:	643b      	str	r3, [r7, #64]	; 0x40
 800766a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800766c:	2b03      	cmp	r3, #3
 800766e:	d9e1      	bls.n	8007634 <find_volume+0x18c>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007670:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007674:	2b03      	cmp	r3, #3
 8007676:	d101      	bne.n	800767c <find_volume+0x1d4>
 8007678:	2301      	movs	r3, #1
 800767a:	e207      	b.n	8007a8c <find_volume+0x5e4>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800767c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007680:	2b00      	cmp	r3, #0
 8007682:	d001      	beq.n	8007688 <find_volume+0x1e0>
 8007684:	230d      	movs	r3, #13
 8007686:	e201      	b.n	8007a8c <find_volume+0x5e4>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768a:	7b1b      	ldrb	r3, [r3, #12]
 800768c:	021b      	lsls	r3, r3, #8
 800768e:	b21a      	sxth	r2, r3
 8007690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007692:	7adb      	ldrb	r3, [r3, #11]
 8007694:	b21b      	sxth	r3, r3
 8007696:	4313      	orrs	r3, r2
 8007698:	b21a      	sxth	r2, r3
 800769a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800769c:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80076a0:	b21b      	sxth	r3, r3
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d001      	beq.n	80076aa <find_volume+0x202>
		return FR_NO_FILESYSTEM;
 80076a6:	230d      	movs	r3, #13
 80076a8:	e1f0      	b.n	8007a8c <find_volume+0x5e4>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80076aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ac:	7ddb      	ldrb	r3, [r3, #23]
 80076ae:	021b      	lsls	r3, r3, #8
 80076b0:	b21a      	sxth	r2, r3
 80076b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b4:	7d9b      	ldrb	r3, [r3, #22]
 80076b6:	b21b      	sxth	r3, r3
 80076b8:	4313      	orrs	r3, r2
 80076ba:	b21b      	sxth	r3, r3
 80076bc:	b29b      	uxth	r3, r3
 80076be:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 80076c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d112      	bne.n	80076ec <find_volume+0x244>
 80076c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076c8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80076cc:	061a      	lsls	r2, r3, #24
 80076ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80076d4:	041b      	lsls	r3, r3, #16
 80076d6:	4313      	orrs	r3, r2
 80076d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076da:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 80076de:	0212      	lsls	r2, r2, #8
 80076e0:	4313      	orrs	r3, r2
 80076e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076e4:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80076e8:	4313      	orrs	r3, r2
 80076ea:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 80076ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80076f0:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 80076f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f6:	7c1a      	ldrb	r2, [r3, #16]
 80076f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076fa:	f883 2403 	strb.w	r2, [r3, #1027]	; 0x403
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80076fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007700:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 8007704:	2b01      	cmp	r3, #1
 8007706:	d006      	beq.n	8007716 <find_volume+0x26e>
 8007708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800770a:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 800770e:	2b02      	cmp	r3, #2
 8007710:	d001      	beq.n	8007716 <find_volume+0x26e>
		return FR_NO_FILESYSTEM;
 8007712:	230d      	movs	r3, #13
 8007714:	e1ba      	b.n	8007a8c <find_volume+0x5e4>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8007716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007718:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 800771c:	461a      	mov	r2, r3
 800771e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007720:	fb02 f303 	mul.w	r3, r2, r3
 8007724:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8007726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007728:	7b5a      	ldrb	r2, [r3, #13]
 800772a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800772c:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8007730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007732:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00a      	beq.n	8007750 <find_volume+0x2a8>
 800773a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800773c:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8007740:	461a      	mov	r2, r3
 8007742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007744:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8007748:	3b01      	subs	r3, #1
 800774a:	4013      	ands	r3, r2
 800774c:	2b00      	cmp	r3, #0
 800774e:	d001      	beq.n	8007754 <find_volume+0x2ac>
		return FR_NO_FILESYSTEM;
 8007750:	230d      	movs	r3, #13
 8007752:	e19b      	b.n	8007a8c <find_volume+0x5e4>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8007754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007756:	7c9b      	ldrb	r3, [r3, #18]
 8007758:	021b      	lsls	r3, r3, #8
 800775a:	b21a      	sxth	r2, r3
 800775c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800775e:	7c5b      	ldrb	r3, [r3, #17]
 8007760:	b21b      	sxth	r3, r3
 8007762:	4313      	orrs	r3, r2
 8007764:	b21b      	sxth	r3, r3
 8007766:	b29a      	uxth	r2, r3
 8007768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800776a:	f8a3 2408 	strh.w	r2, [r3, #1032]	; 0x408
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800776e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007770:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8007774:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007776:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 800777a:	0952      	lsrs	r2, r2, #5
 800777c:	b292      	uxth	r2, r2
 800777e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007782:	fb02 f201 	mul.w	r2, r2, r1
 8007786:	1a9b      	subs	r3, r3, r2
 8007788:	b29b      	uxth	r3, r3
 800778a:	2b00      	cmp	r3, #0
 800778c:	d004      	beq.n	8007798 <find_volume+0x2f0>
		return FR_NO_FILESYSTEM;
 800778e:	230d      	movs	r3, #13
 8007790:	e17c      	b.n	8007a8c <find_volume+0x5e4>
 8007792:	bf00      	nop
 8007794:	200000ac 	.word	0x200000ac

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8007798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800779a:	7d1b      	ldrb	r3, [r3, #20]
 800779c:	021b      	lsls	r3, r3, #8
 800779e:	b21a      	sxth	r2, r3
 80077a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a2:	7cdb      	ldrb	r3, [r3, #19]
 80077a4:	b21b      	sxth	r3, r3
 80077a6:	4313      	orrs	r3, r2
 80077a8:	b21b      	sxth	r3, r3
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80077ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d112      	bne.n	80077da <find_volume+0x332>
 80077b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80077ba:	061a      	lsls	r2, r3, #24
 80077bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077be:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80077c2:	041b      	lsls	r3, r3, #16
 80077c4:	4313      	orrs	r3, r2
 80077c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077c8:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80077cc:	0212      	lsls	r2, r2, #8
 80077ce:	4313      	orrs	r3, r2
 80077d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077d2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80077da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077dc:	7bdb      	ldrb	r3, [r3, #15]
 80077de:	021b      	lsls	r3, r3, #8
 80077e0:	b21a      	sxth	r2, r3
 80077e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e4:	7b9b      	ldrb	r3, [r3, #14]
 80077e6:	b21b      	sxth	r3, r3
 80077e8:	4313      	orrs	r3, r2
 80077ea:	b21b      	sxth	r3, r3
 80077ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 80077ee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d101      	bne.n	80077f8 <find_volume+0x350>
 80077f4:	230d      	movs	r3, #13
 80077f6:	e149      	b.n	8007a8c <find_volume+0x5e4>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80077f8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80077fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077fc:	4413      	add	r3, r2
 80077fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007800:	f8b2 1408 	ldrh.w	r1, [r2, #1032]	; 0x408
 8007804:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007806:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 800780a:	0952      	lsrs	r2, r2, #5
 800780c:	b292      	uxth	r2, r2
 800780e:	fbb1 f2f2 	udiv	r2, r1, r2
 8007812:	b292      	uxth	r2, r2
 8007814:	4413      	add	r3, r2
 8007816:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007818:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800781a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800781c:	429a      	cmp	r2, r3
 800781e:	d201      	bcs.n	8007824 <find_volume+0x37c>
 8007820:	230d      	movs	r3, #13
 8007822:	e133      	b.n	8007a8c <find_volume+0x5e4>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8007824:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800782c:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 8007830:	fbb3 f3f2 	udiv	r3, r3, r2
 8007834:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8007836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007838:	2b00      	cmp	r3, #0
 800783a:	d101      	bne.n	8007840 <find_volume+0x398>
 800783c:	230d      	movs	r3, #13
 800783e:	e125      	b.n	8007a8c <find_volume+0x5e4>
	fmt = FS_FAT12;
 8007840:	2301      	movs	r3, #1
 8007842:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8007846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007848:	f640 72f5 	movw	r2, #4085	; 0xff5
 800784c:	4293      	cmp	r3, r2
 800784e:	d902      	bls.n	8007856 <find_volume+0x3ae>
 8007850:	2302      	movs	r3, #2
 8007852:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8007856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007858:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800785c:	4293      	cmp	r3, r2
 800785e:	d902      	bls.n	8007866 <find_volume+0x3be>
 8007860:	2303      	movs	r3, #3
 8007862:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8007866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007868:	1c9a      	adds	r2, r3, #2
 800786a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800786c:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
	fs->volbase = bsect;								/* Volume start sector */
 8007870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007872:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007874:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8007878:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800787a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800787c:	441a      	add	r2, r3
 800787e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007880:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
	fs->database = bsect + sysect;						/* Data start sector */
 8007884:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007888:	441a      	add	r2, r3
 800788a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800788c:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
	if (fmt == FS_FAT32) {
 8007890:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007894:	2b03      	cmp	r3, #3
 8007896:	d121      	bne.n	80078dc <find_volume+0x434>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8007898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800789a:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d001      	beq.n	80078a6 <find_volume+0x3fe>
 80078a2:	230d      	movs	r3, #13
 80078a4:	e0f2      	b.n	8007a8c <find_volume+0x5e4>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 80078a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80078ac:	061a      	lsls	r2, r3, #24
 80078ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80078b4:	041b      	lsls	r3, r3, #16
 80078b6:	4313      	orrs	r3, r2
 80078b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078ba:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 80078be:	0212      	lsls	r2, r2, #8
 80078c0:	4313      	orrs	r3, r2
 80078c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078c4:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80078c8:	431a      	orrs	r2, r3
 80078ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078cc:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80078d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078d2:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	647b      	str	r3, [r7, #68]	; 0x44
 80078da:	e025      	b.n	8007928 <find_volume+0x480>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80078dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078de:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d101      	bne.n	80078ea <find_volume+0x442>
 80078e6:	230d      	movs	r3, #13
 80078e8:	e0d0      	b.n	8007a8c <find_volume+0x5e4>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80078ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ec:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80078f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078f2:	441a      	add	r2, r3
 80078f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f6:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80078fa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d104      	bne.n	800790c <find_volume+0x464>
 8007902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007904:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8007908:	005b      	lsls	r3, r3, #1
 800790a:	e00c      	b.n	8007926 <find_volume+0x47e>
 800790c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800790e:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
 8007912:	4613      	mov	r3, r2
 8007914:	005b      	lsls	r3, r3, #1
 8007916:	4413      	add	r3, r2
 8007918:	085a      	lsrs	r2, r3, #1
 800791a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800791c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8007920:	f003 0301 	and.w	r3, r3, #1
 8007924:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8007926:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8007928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800792a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 800792e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007930:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007934:	4619      	mov	r1, r3
 8007936:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007938:	440b      	add	r3, r1
 800793a:	3b01      	subs	r3, #1
 800793c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800793e:	f8b1 140a 	ldrh.w	r1, [r1, #1034]	; 0x40a
 8007942:	fbb3 f3f1 	udiv	r3, r3, r1
 8007946:	429a      	cmp	r2, r3
 8007948:	d201      	bcs.n	800794e <find_volume+0x4a6>
		return FR_NO_FILESYSTEM;
 800794a:	230d      	movs	r3, #13
 800794c:	e09e      	b.n	8007a8c <find_volume+0x5e4>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800794e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007950:	f04f 32ff 	mov.w	r2, #4294967295
 8007954:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
 8007958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800795a:	f8d3 2410 	ldr.w	r2, [r3, #1040]	; 0x410
 800795e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007960:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8007964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007966:	2280      	movs	r2, #128	; 0x80
 8007968:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800796c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007970:	2b03      	cmp	r3, #3
 8007972:	d177      	bne.n	8007a64 <find_volume+0x5bc>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8007974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007976:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800797a:	021b      	lsls	r3, r3, #8
 800797c:	b21a      	sxth	r2, r3
 800797e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007980:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007984:	b21b      	sxth	r3, r3
 8007986:	4313      	orrs	r3, r2
 8007988:	b21b      	sxth	r3, r3
 800798a:	2b01      	cmp	r3, #1
 800798c:	d16a      	bne.n	8007a64 <find_volume+0x5bc>
		&& move_window(fs, bsect + 1) == FR_OK)
 800798e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007990:	3301      	adds	r3, #1
 8007992:	4619      	mov	r1, r3
 8007994:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007996:	f7fe f8f2 	bl	8005b7e <move_window>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d161      	bne.n	8007a64 <find_volume+0x5bc>
	{
		fs->fsi_flag = 0;
 80079a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80079a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079aa:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 80079ae:	021b      	lsls	r3, r3, #8
 80079b0:	b21a      	sxth	r2, r3
 80079b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b4:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 80079b8:	b21b      	sxth	r3, r3
 80079ba:	4313      	orrs	r3, r2
 80079bc:	b21b      	sxth	r3, r3
 80079be:	4a35      	ldr	r2, [pc, #212]	; (8007a94 <find_volume+0x5ec>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d14f      	bne.n	8007a64 <find_volume+0x5bc>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 80079c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c6:	78db      	ldrb	r3, [r3, #3]
 80079c8:	061a      	lsls	r2, r3, #24
 80079ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079cc:	789b      	ldrb	r3, [r3, #2]
 80079ce:	041b      	lsls	r3, r3, #16
 80079d0:	4313      	orrs	r3, r2
 80079d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079d4:	7852      	ldrb	r2, [r2, #1]
 80079d6:	0212      	lsls	r2, r2, #8
 80079d8:	4313      	orrs	r3, r2
 80079da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079dc:	7812      	ldrb	r2, [r2, #0]
 80079de:	4313      	orrs	r3, r2
 80079e0:	4a2d      	ldr	r2, [pc, #180]	; (8007a98 <find_volume+0x5f0>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d13e      	bne.n	8007a64 <find_volume+0x5bc>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80079e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e8:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 80079ec:	061a      	lsls	r2, r3, #24
 80079ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f0:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 80079f4:	041b      	lsls	r3, r3, #16
 80079f6:	4313      	orrs	r3, r2
 80079f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079fa:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 80079fe:	0212      	lsls	r2, r2, #8
 8007a00:	4313      	orrs	r3, r2
 8007a02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a04:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	4a24      	ldr	r2, [pc, #144]	; (8007a9c <find_volume+0x5f4>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d129      	bne.n	8007a64 <find_volume+0x5bc>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8007a10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a12:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8007a16:	061a      	lsls	r2, r3, #24
 8007a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1a:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8007a1e:	041b      	lsls	r3, r3, #16
 8007a20:	4313      	orrs	r3, r2
 8007a22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a24:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8007a28:	0212      	lsls	r2, r2, #8
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a2e:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8007a32:	431a      	orrs	r2, r3
 8007a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a36:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8007a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a3c:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8007a40:	061a      	lsls	r2, r3, #24
 8007a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a44:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8007a48:	041b      	lsls	r3, r3, #16
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a4e:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8007a52:	0212      	lsls	r2, r2, #8
 8007a54:	4313      	orrs	r3, r2
 8007a56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a58:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8007a5c:	431a      	orrs	r2, r3
 8007a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a60:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8007a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a66:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007a6a:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
	fs->id = ++Fsid;	/* File system mount ID */
 8007a6e:	4b0c      	ldr	r3, [pc, #48]	; (8007aa0 <find_volume+0x5f8>)
 8007a70:	881b      	ldrh	r3, [r3, #0]
 8007a72:	3301      	adds	r3, #1
 8007a74:	b29a      	uxth	r2, r3
 8007a76:	4b0a      	ldr	r3, [pc, #40]	; (8007aa0 <find_volume+0x5f8>)
 8007a78:	801a      	strh	r2, [r3, #0]
 8007a7a:	4b09      	ldr	r3, [pc, #36]	; (8007aa0 <find_volume+0x5f8>)
 8007a7c:	881a      	ldrh	r2, [r3, #0]
 8007a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a80:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8007a84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007a86:	f7fe f807 	bl	8005a98 <clear_lock>
#endif

	return FR_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3758      	adds	r7, #88	; 0x58
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	ffffaa55 	.word	0xffffaa55
 8007a98:	41615252 	.word	0x41615252
 8007a9c:	61417272 	.word	0x61417272
 8007aa0:	200000b0 	.word	0x200000b0

08007aa4 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d01d      	beq.n	8007af2 <validate+0x4e>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d019      	beq.n	8007af2 <validate+0x4e>
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d013      	beq.n	8007af2 <validate+0x4e>
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	889b      	ldrh	r3, [r3, #4]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d10b      	bne.n	8007af2 <validate+0x4e>
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7fd fd40 	bl	8005568 <disk_status>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d001      	beq.n	8007af6 <validate+0x52>
		return FR_INVALID_OBJECT;
 8007af2:	2309      	movs	r3, #9
 8007af4:	e000      	b.n	8007af8 <validate+0x54>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b088      	sub	sp, #32
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8007b12:	f107 0310 	add.w	r3, r7, #16
 8007b16:	4618      	mov	r0, r3
 8007b18:	f7ff fc18 	bl	800734c <get_ldnumber>
 8007b1c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007b1e:	69fb      	ldr	r3, [r7, #28]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	da01      	bge.n	8007b28 <f_mount+0x28>
 8007b24:	230b      	movs	r3, #11
 8007b26:	e02d      	b.n	8007b84 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007b28:	4a18      	ldr	r2, [pc, #96]	; (8007b8c <f_mount+0x8c>)
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b30:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d006      	beq.n	8007b46 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 8007b38:	69b8      	ldr	r0, [r7, #24]
 8007b3a:	f7fd ffad 	bl	8005a98 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
	}

	if (fs) {
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d003      	beq.n	8007b54 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007b54:	68fa      	ldr	r2, [r7, #12]
 8007b56:	490d      	ldr	r1, [pc, #52]	; (8007b8c <f_mount+0x8c>)
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d002      	beq.n	8007b6a <f_mount+0x6a>
 8007b64:	79fb      	ldrb	r3, [r7, #7]
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d001      	beq.n	8007b6e <f_mount+0x6e>
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	e00a      	b.n	8007b84 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8007b6e:	f107 0108 	add.w	r1, r7, #8
 8007b72:	f107 030c 	add.w	r3, r7, #12
 8007b76:	2200      	movs	r2, #0
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f7ff fc95 	bl	80074a8 <find_volume>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007b82:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3720      	adds	r7, #32
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}
 8007b8c:	200000ac 	.word	0x200000ac

08007b90 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b096      	sub	sp, #88	; 0x58
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	4613      	mov	r3, r2
 8007b9c:	71fb      	strb	r3, [r7, #7]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d101      	bne.n	8007ba8 <f_open+0x18>
 8007ba4:	2309      	movs	r3, #9
 8007ba6:	e16d      	b.n	8007e84 <f_open+0x2f4>
	fp->fs = 0;			/* Clear file object */
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8007bae:	79fb      	ldrb	r3, [r7, #7]
 8007bb0:	f003 031f 	and.w	r3, r3, #31
 8007bb4:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8007bb6:	79fb      	ldrb	r3, [r7, #7]
 8007bb8:	f023 0301 	bic.w	r3, r3, #1
 8007bbc:	b2da      	uxtb	r2, r3
 8007bbe:	f107 0108 	add.w	r1, r7, #8
 8007bc2:	f107 0320 	add.w	r3, r7, #32
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f7ff fc6e 	bl	80074a8 <find_volume>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8007bd2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	f040 8152 	bne.w	8007e80 <f_open+0x2f0>
		INIT_BUF(dj);
 8007bdc:	f107 0314 	add.w	r3, r7, #20
 8007be0:	63bb      	str	r3, [r7, #56]	; 0x38
 8007be2:	4baa      	ldr	r3, [pc, #680]	; (8007e8c <f_open+0x2fc>)
 8007be4:	643b      	str	r3, [r7, #64]	; 0x40
		res = follow_path(&dj, path);	/* Follow the file path */
 8007be6:	68ba      	ldr	r2, [r7, #8]
 8007be8:	f107 0320 	add.w	r3, r7, #32
 8007bec:	4611      	mov	r1, r2
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7ff fb44 	bl	800727c <follow_path>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		dir = dj.dir;
 8007bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bfc:	653b      	str	r3, [r7, #80]	; 0x50
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007bfe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d118      	bne.n	8007c38 <f_open+0xa8>
			if (!dir)	/* Default directory itself */
 8007c06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d103      	bne.n	8007c14 <f_open+0x84>
				res = FR_INVALID_NAME;
 8007c0c:	2306      	movs	r3, #6
 8007c0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8007c12:	e011      	b.n	8007c38 <f_open+0xa8>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007c14:	79fb      	ldrb	r3, [r7, #7]
 8007c16:	f023 0301 	bic.w	r3, r3, #1
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	bf14      	ite	ne
 8007c1e:	2301      	movne	r3, #1
 8007c20:	2300      	moveq	r3, #0
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	461a      	mov	r2, r3
 8007c26:	f107 0320 	add.w	r3, r7, #32
 8007c2a:	4611      	mov	r1, r2
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7fd fdb1 	bl	8005794 <chk_lock>
 8007c32:	4603      	mov	r3, r0
 8007c34:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007c38:	79fb      	ldrb	r3, [r7, #7]
 8007c3a:	f003 031c 	and.w	r3, r3, #28
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	f000 809a 	beq.w	8007d78 <f_open+0x1e8>
			if (res != FR_OK) {					/* No file, create new */
 8007c44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d019      	beq.n	8007c80 <f_open+0xf0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8007c4c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007c50:	2b04      	cmp	r3, #4
 8007c52:	d10e      	bne.n	8007c72 <f_open+0xe2>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007c54:	f7fd fe08 	bl	8005868 <enq_lock>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d006      	beq.n	8007c6c <f_open+0xdc>
 8007c5e:	f107 0320 	add.w	r3, r7, #32
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7ff f85e 	bl	8006d24 <dir_register>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	e000      	b.n	8007c6e <f_open+0xde>
 8007c6c:	2312      	movs	r3, #18
 8007c6e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007c72:	79fb      	ldrb	r3, [r7, #7]
 8007c74:	f043 0308 	orr.w	r3, r3, #8
 8007c78:	71fb      	strb	r3, [r7, #7]
				dir = dj.dir;					/* New entry */
 8007c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c7c:	653b      	str	r3, [r7, #80]	; 0x50
 8007c7e:	e012      	b.n	8007ca6 <f_open+0x116>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007c80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c82:	330b      	adds	r3, #11
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	f003 0311 	and.w	r3, r3, #17
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d003      	beq.n	8007c96 <f_open+0x106>
					res = FR_DENIED;
 8007c8e:	2307      	movs	r3, #7
 8007c90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8007c94:	e007      	b.n	8007ca6 <f_open+0x116>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8007c96:	79fb      	ldrb	r3, [r7, #7]
 8007c98:	f003 0304 	and.w	r3, r3, #4
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <f_open+0x116>
						res = FR_EXIST;
 8007ca0:	2308      	movs	r3, #8
 8007ca2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007ca6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f040 8082 	bne.w	8007db4 <f_open+0x224>
 8007cb0:	79fb      	ldrb	r3, [r7, #7]
 8007cb2:	f003 0308 	and.w	r3, r3, #8
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d07c      	beq.n	8007db4 <f_open+0x224>
				dw = GET_FATTIME();				/* Created time */
 8007cba:	f7fd fbef 	bl	800549c <get_fattime>
 8007cbe:	64f8      	str	r0, [r7, #76]	; 0x4c
				ST_DWORD(dir + DIR_CrtTime, dw);
 8007cc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cc2:	330e      	adds	r3, #14
 8007cc4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007cc6:	b2d2      	uxtb	r2, r2
 8007cc8:	701a      	strb	r2, [r3, #0]
 8007cca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	0a1b      	lsrs	r3, r3, #8
 8007cd0:	b29a      	uxth	r2, r3
 8007cd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cd4:	330f      	adds	r3, #15
 8007cd6:	b2d2      	uxtb	r2, r2
 8007cd8:	701a      	strb	r2, [r3, #0]
 8007cda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cdc:	0c1a      	lsrs	r2, r3, #16
 8007cde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ce0:	3310      	adds	r3, #16
 8007ce2:	b2d2      	uxtb	r2, r2
 8007ce4:	701a      	strb	r2, [r3, #0]
 8007ce6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ce8:	0e1a      	lsrs	r2, r3, #24
 8007cea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cec:	3311      	adds	r3, #17
 8007cee:	b2d2      	uxtb	r2, r2
 8007cf0:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8007cf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cf4:	330b      	adds	r3, #11
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8007cfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cfc:	331c      	adds	r3, #28
 8007cfe:	2200      	movs	r2, #0
 8007d00:	701a      	strb	r2, [r3, #0]
 8007d02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d04:	331d      	adds	r3, #29
 8007d06:	2200      	movs	r2, #0
 8007d08:	701a      	strb	r2, [r3, #0]
 8007d0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d0c:	331e      	adds	r3, #30
 8007d0e:	2200      	movs	r2, #0
 8007d10:	701a      	strb	r2, [r3, #0]
 8007d12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d14:	331f      	adds	r3, #31
 8007d16:	2200      	movs	r2, #0
 8007d18:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8007d1a:	6a3b      	ldr	r3, [r7, #32]
 8007d1c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f7fe fd66 	bl	80067f0 <ld_clust>
 8007d24:	64b8      	str	r0, [r7, #72]	; 0x48
				st_clust(dir, 0);				/* cluster = 0 */
 8007d26:	2100      	movs	r1, #0
 8007d28:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8007d2a:	f7fe fd8e 	bl	800684a <st_clust>
				dj.fs->wflag = 1;
 8007d2e:	6a3b      	ldr	r3, [r7, #32]
 8007d30:	2201      	movs	r2, #1
 8007d32:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
				if (cl) {						/* Remove the cluster chain if exist */
 8007d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d03b      	beq.n	8007db4 <f_open+0x224>
					dw = dj.fs->winsect;
 8007d3c:	6a3b      	ldr	r3, [r7, #32]
 8007d3e:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
 8007d42:	64fb      	str	r3, [r7, #76]	; 0x4c
					res = remove_chain(dj.fs, cl);
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f7fe fa43 	bl	80061d4 <remove_chain>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res == FR_OK) {
 8007d54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d12b      	bne.n	8007db4 <f_open+0x224>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8007d5c:	6a3b      	ldr	r3, [r7, #32]
 8007d5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d60:	3a01      	subs	r2, #1
 8007d62:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
						res = move_window(dj.fs, dw);
 8007d66:	6a3b      	ldr	r3, [r7, #32]
 8007d68:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f7fd ff07 	bl	8005b7e <move_window>
 8007d70:	4603      	mov	r3, r0
 8007d72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8007d76:	e01d      	b.n	8007db4 <f_open+0x224>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8007d78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d119      	bne.n	8007db4 <f_open+0x224>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8007d80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d82:	330b      	adds	r3, #11
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	f003 0310 	and.w	r3, r3, #16
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d003      	beq.n	8007d96 <f_open+0x206>
					res = FR_NO_FILE;
 8007d8e:	2304      	movs	r3, #4
 8007d90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8007d94:	e00e      	b.n	8007db4 <f_open+0x224>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8007d96:	79fb      	ldrb	r3, [r7, #7]
 8007d98:	f003 0302 	and.w	r3, r3, #2
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d009      	beq.n	8007db4 <f_open+0x224>
 8007da0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007da2:	330b      	adds	r3, #11
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	f003 0301 	and.w	r3, r3, #1
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d002      	beq.n	8007db4 <f_open+0x224>
						res = FR_DENIED;
 8007dae:	2307      	movs	r3, #7
 8007db0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				}
			}
		}
		if (res == FR_OK) {
 8007db4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d129      	bne.n	8007e10 <f_open+0x280>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007dbc:	79fb      	ldrb	r3, [r7, #7]
 8007dbe:	f003 0308 	and.w	r3, r3, #8
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d003      	beq.n	8007dce <f_open+0x23e>
				mode |= FA__WRITTEN;
 8007dc6:	79fb      	ldrb	r3, [r7, #7]
 8007dc8:	f043 0320 	orr.w	r3, r3, #32
 8007dcc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8007dce:	6a3b      	ldr	r3, [r7, #32]
 8007dd0:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	61da      	str	r2, [r3, #28]
			fp->dir_ptr = dir;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007ddc:	621a      	str	r2, [r3, #32]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007dde:	79fb      	ldrb	r3, [r7, #7]
 8007de0:	f023 0301 	bic.w	r3, r3, #1
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	bf14      	ite	ne
 8007de8:	2301      	movne	r3, #1
 8007dea:	2300      	moveq	r3, #0
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	461a      	mov	r2, r3
 8007df0:	f107 0320 	add.w	r3, r7, #32
 8007df4:	4611      	mov	r1, r2
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7fd fd5a 	bl	80058b0 <inc_lock>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	629a      	str	r2, [r3, #40]	; 0x28
			if (!fp->lockid) res = FR_INT_ERR;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d102      	bne.n	8007e10 <f_open+0x280>
 8007e0a:	2302      	movs	r3, #2
 8007e0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8007e10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d133      	bne.n	8007e80 <f_open+0x2f0>
			fp->flag = mode;					/* File access mode */
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	79fa      	ldrb	r2, [r7, #7]
 8007e1c:	719a      	strb	r2, [r3, #6]
			fp->err = 0;						/* Clear error flag */
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	71da      	strb	r2, [r3, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8007e24:	6a3b      	ldr	r3, [r7, #32]
 8007e26:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f7fe fce1 	bl	80067f0 <ld_clust>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8007e34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e36:	331f      	adds	r3, #31
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	061a      	lsls	r2, r3, #24
 8007e3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e3e:	331e      	adds	r3, #30
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	041b      	lsls	r3, r3, #16
 8007e44:	4313      	orrs	r3, r2
 8007e46:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007e48:	321d      	adds	r2, #29
 8007e4a:	7812      	ldrb	r2, [r2, #0]
 8007e4c:	0212      	lsls	r2, r2, #8
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007e52:	321c      	adds	r2, #28
 8007e54:	7812      	ldrb	r2, [r2, #0]
 8007e56:	431a      	orrs	r2, r3
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	60da      	str	r2, [r3, #12]
			fp->fptr = 0;						/* File pointer */
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	609a      	str	r2, [r3, #8]
			fp->dsect = 0;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2200      	movs	r2, #0
 8007e66:	619a      	str	r2, [r3, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	625a      	str	r2, [r3, #36]	; 0x24
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8007e6e:	6a3a      	ldr	r2, [r7, #32]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 8007e80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3758      	adds	r7, #88	; 0x58
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	200000cc 	.word	0x200000cc

08007e90 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b08c      	sub	sp, #48	; 0x30
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	607a      	str	r2, [r7, #4]
 8007e9c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	f7ff fdfb 	bl	8007aa4 <validate>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8007eb2:	7ffb      	ldrb	r3, [r7, #31]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d001      	beq.n	8007ebc <f_read+0x2c>
 8007eb8:	7ffb      	ldrb	r3, [r7, #31]
 8007eba:	e13a      	b.n	8008132 <f_read+0x2a2>
	if (fp->err)								/* Check error */
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	79db      	ldrb	r3, [r3, #7]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d002      	beq.n	8007eca <f_read+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	79db      	ldrb	r3, [r3, #7]
 8007ec8:	e133      	b.n	8008132 <f_read+0x2a2>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	799b      	ldrb	r3, [r3, #6]
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d101      	bne.n	8007eda <f_read+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8007ed6:	2307      	movs	r3, #7
 8007ed8:	e12b      	b.n	8008132 <f_read+0x2a2>
	remain = fp->fsize - fp->fptr;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	68da      	ldr	r2, [r3, #12]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	689b      	ldr	r3, [r3, #8]
 8007ee2:	1ad3      	subs	r3, r2, r3
 8007ee4:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007ee6:	687a      	ldr	r2, [r7, #4]
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	f240 811c 	bls.w	8008128 <f_read+0x298>
 8007ef0:	69bb      	ldr	r3, [r7, #24]
 8007ef2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007ef4:	e118      	b.n	8008128 <f_read+0x298>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	6812      	ldr	r2, [r2, #0]
 8007efe:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8007f02:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f06:	fb02 f201 	mul.w	r2, r2, r1
 8007f0a:	1a9b      	subs	r3, r3, r2
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	f040 80bc 	bne.w	800808a <f_read+0x1fa>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	68fa      	ldr	r2, [r7, #12]
 8007f18:	6812      	ldr	r2, [r2, #0]
 8007f1a:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8007f1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f22:	b2da      	uxtb	r2, r3
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8007f2c:	3b01      	subs	r3, #1
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	4013      	ands	r3, r2
 8007f32:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 8007f34:	7dfb      	ldrb	r3, [r7, #23]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d130      	bne.n	8007f9c <f_read+0x10c>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d103      	bne.n	8007f4a <f_read+0xba>
					clst = fp->sclust;			/* Follow from the origin */
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f48:	e014      	b.n	8007f74 <f_read+0xe4>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d007      	beq.n	8007f62 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	4619      	mov	r1, r3
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f7fe fa32 	bl	80063c2 <clmt_clust>
 8007f5e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007f60:	e008      	b.n	8007f74 <f_read+0xe4>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	695b      	ldr	r3, [r3, #20]
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	4610      	mov	r0, r2
 8007f6e:	f7fd ff03 	bl	8005d78 <get_fat>
 8007f72:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8007f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d804      	bhi.n	8007f84 <f_read+0xf4>
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2202      	movs	r2, #2
 8007f7e:	71da      	strb	r2, [r3, #7]
 8007f80:	2302      	movs	r3, #2
 8007f82:	e0d6      	b.n	8008132 <f_read+0x2a2>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8007f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f8a:	d104      	bne.n	8007f96 <f_read+0x106>
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	71da      	strb	r2, [r3, #7]
 8007f92:	2301      	movs	r3, #1
 8007f94:	e0cd      	b.n	8008132 <f_read+0x2a2>
				fp->clust = clst;				/* Update current cluster */
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f9a:	615a      	str	r2, [r3, #20]
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	695b      	ldr	r3, [r3, #20]
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	4610      	mov	r0, r2
 8007fa8:	f7fd fec5 	bl	8005d36 <clust2sect>
 8007fac:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d104      	bne.n	8007fbe <f_read+0x12e>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2202      	movs	r2, #2
 8007fb8:	71da      	strb	r2, [r3, #7]
 8007fba:	2302      	movs	r3, #2
 8007fbc:	e0b9      	b.n	8008132 <f_read+0x2a2>
			sect += csect;
 8007fbe:	7dfb      	ldrb	r3, [r7, #23]
 8007fc0:	693a      	ldr	r2, [r7, #16]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8007fce:	461a      	mov	r2, r3
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fd6:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d052      	beq.n	8008084 <f_read+0x1f4>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8007fde:	7dfa      	ldrb	r2, [r7, #23]
 8007fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe2:	4413      	add	r3, r2
 8007fe4:	68fa      	ldr	r2, [r7, #12]
 8007fe6:	6812      	ldr	r2, [r2, #0]
 8007fe8:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d907      	bls.n	8008000 <f_read+0x170>
					cc = fp->fs->csize - csect;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	7dfb      	ldrb	r3, [r7, #23]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8008008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800800a:	693a      	ldr	r2, [r7, #16]
 800800c:	6a39      	ldr	r1, [r7, #32]
 800800e:	f7fd faeb 	bl	80055e8 <disk_read>
 8008012:	4603      	mov	r3, r0
 8008014:	2b00      	cmp	r3, #0
 8008016:	d004      	beq.n	8008022 <f_read+0x192>
					ABORT(fp->fs, FR_DISK_ERR);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2201      	movs	r2, #1
 800801c:	71da      	strb	r2, [r3, #7]
 800801e:	2301      	movs	r3, #1
 8008020:	e087      	b.n	8008132 <f_read+0x2a2>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f893 3404 	ldrb.w	r3, [r3, #1028]	; 0x404
 800802a:	2b00      	cmp	r3, #0
 800802c:	d020      	beq.n	8008070 <f_read+0x1e0>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	1ad3      	subs	r3, r2, r3
 800803a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800803c:	429a      	cmp	r2, r3
 800803e:	d917      	bls.n	8008070 <f_read+0x1e0>
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	1ad3      	subs	r3, r2, r3
 800804c:	68fa      	ldr	r2, [r7, #12]
 800804e:	6812      	ldr	r2, [r2, #0]
 8008050:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8008054:	fb02 f303 	mul.w	r3, r2, r3
 8008058:	6a3a      	ldr	r2, [r7, #32]
 800805a:	18d0      	adds	r0, r2, r3
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4619      	mov	r1, r3
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 800806a:	461a      	mov	r2, r3
 800806c:	f7fd fb1a 	bl	80056a4 <mem_cpy>
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8008078:	461a      	mov	r2, r3
 800807a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807c:	fb02 f303 	mul.w	r3, r2, r3
 8008080:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8008082:	e03d      	b.n	8008100 <f_read+0x270>
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
					ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	693a      	ldr	r2, [r7, #16]
 8008088:	619a      	str	r2, [r3, #24]
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8008092:	4618      	mov	r0, r3
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	68fa      	ldr	r2, [r7, #12]
 800809a:	6812      	ldr	r2, [r2, #0]
 800809c:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80080a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80080a4:	fb02 f201 	mul.w	r2, r2, r1
 80080a8:	1a9b      	subs	r3, r3, r2
 80080aa:	1ac3      	subs	r3, r0, r3
 80080ac:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 80080ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d901      	bls.n	80080ba <f_read+0x22a>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	699b      	ldr	r3, [r3, #24]
 80080c2:	4619      	mov	r1, r3
 80080c4:	4610      	mov	r0, r2
 80080c6:	f7fd fd5a 	bl	8005b7e <move_window>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d004      	beq.n	80080da <f_read+0x24a>
			ABORT(fp->fs, FR_DISK_ERR);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2201      	movs	r2, #1
 80080d4:	71da      	strb	r2, [r3, #7]
 80080d6:	2301      	movs	r3, #1
 80080d8:	e02b      	b.n	8008132 <f_read+0x2a2>
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6819      	ldr	r1, [r3, #0]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	6812      	ldr	r2, [r2, #0]
 80080e6:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80080ea:	fbb3 f0f2 	udiv	r0, r3, r2
 80080ee:	fb02 f200 	mul.w	r2, r2, r0
 80080f2:	1a9b      	subs	r3, r3, r2
 80080f4:	440b      	add	r3, r1
 80080f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080f8:	4619      	mov	r1, r3
 80080fa:	6a38      	ldr	r0, [r7, #32]
 80080fc:	f7fd fad2 	bl	80056a4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8008100:	6a3a      	ldr	r2, [r7, #32]
 8008102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008104:	4413      	add	r3, r2
 8008106:	623b      	str	r3, [r7, #32]
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	689a      	ldr	r2, [r3, #8]
 800810c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810e:	441a      	add	r2, r3
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	609a      	str	r2, [r3, #8]
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800811a:	441a      	add	r2, r3
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	601a      	str	r2, [r3, #0]
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008124:	1ad3      	subs	r3, r2, r3
 8008126:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2b00      	cmp	r3, #0
 800812c:	f47f aee3 	bne.w	8007ef6 <f_read+0x66>
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8008130:	2300      	movs	r3, #0
}
 8008132:	4618      	mov	r0, r3
 8008134:	3730      	adds	r7, #48	; 0x30
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b08a      	sub	sp, #40	; 0x28
 800813e:	af00      	add	r7, sp, #0
 8008140:	60f8      	str	r0, [r7, #12]
 8008142:	60b9      	str	r1, [r7, #8]
 8008144:	607a      	str	r2, [r7, #4]
 8008146:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	2200      	movs	r2, #0
 8008150:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f7ff fca6 	bl	8007aa4 <validate>
 8008158:	4603      	mov	r3, r0
 800815a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800815c:	7dfb      	ldrb	r3, [r7, #23]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d001      	beq.n	8008166 <f_write+0x2c>
 8008162:	7dfb      	ldrb	r3, [r7, #23]
 8008164:	e191      	b.n	800848a <f_write+0x350>
	if (fp->err)							/* Check error */
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	79db      	ldrb	r3, [r3, #7]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d002      	beq.n	8008174 <f_write+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	79db      	ldrb	r3, [r3, #7]
 8008172:	e18a      	b.n	800848a <f_write+0x350>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	799b      	ldrb	r3, [r3, #6]
 8008178:	f003 0302 	and.w	r3, r3, #2
 800817c:	2b00      	cmp	r3, #0
 800817e:	d101      	bne.n	8008184 <f_write+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8008180:	2307      	movs	r3, #7
 8008182:	e182      	b.n	800848a <f_write+0x350>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	689a      	ldr	r2, [r3, #8]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	441a      	add	r2, r3
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	429a      	cmp	r2, r3
 8008192:	f080 8162 	bcs.w	800845a <f_write+0x320>
 8008196:	2300      	movs	r3, #0
 8008198:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800819a:	e15e      	b.n	800845a <f_write+0x320>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	6812      	ldr	r2, [r2, #0]
 80081a4:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80081a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80081ac:	fb02 f201 	mul.w	r2, r2, r1
 80081b0:	1a9b      	subs	r3, r3, r2
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f040 80fd 	bne.w	80083b2 <f_write+0x278>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	6812      	ldr	r2, [r2, #0]
 80081c0:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80081c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80081c8:	b2da      	uxtb	r2, r3
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 80081d2:	3b01      	subs	r3, #1
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	4013      	ands	r3, r2
 80081d8:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 80081da:	7dbb      	ldrb	r3, [r7, #22]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d145      	bne.n	800826c <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d10d      	bne.n	8008204 <f_write+0xca>
					clst = fp->sclust;		/* Follow from the origin */
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 80081ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d11c      	bne.n	800822e <f_write+0xf4>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2100      	movs	r1, #0
 80081fa:	4618      	mov	r0, r3
 80081fc:	f7fe f844 	bl	8006288 <create_chain>
 8008200:	6278      	str	r0, [r7, #36]	; 0x24
 8008202:	e014      	b.n	800822e <f_write+0xf4>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008208:	2b00      	cmp	r3, #0
 800820a:	d007      	beq.n	800821c <f_write+0xe2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	4619      	mov	r1, r3
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	f7fe f8d5 	bl	80063c2 <clmt_clust>
 8008218:	6278      	str	r0, [r7, #36]	; 0x24
 800821a:	e008      	b.n	800822e <f_write+0xf4>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681a      	ldr	r2, [r3, #0]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	695b      	ldr	r3, [r3, #20]
 8008224:	4619      	mov	r1, r3
 8008226:	4610      	mov	r0, r2
 8008228:	f7fe f82e 	bl	8006288 <create_chain>
 800822c:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800822e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008230:	2b00      	cmp	r3, #0
 8008232:	f000 8117 	beq.w	8008464 <f_write+0x32a>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8008236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008238:	2b01      	cmp	r3, #1
 800823a:	d104      	bne.n	8008246 <f_write+0x10c>
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2202      	movs	r2, #2
 8008240:	71da      	strb	r2, [r3, #7]
 8008242:	2302      	movs	r3, #2
 8008244:	e121      	b.n	800848a <f_write+0x350>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8008246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824c:	d104      	bne.n	8008258 <f_write+0x11e>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2201      	movs	r2, #1
 8008252:	71da      	strb	r2, [r3, #7]
 8008254:	2301      	movs	r3, #1
 8008256:	e118      	b.n	800848a <f_write+0x350>
				fp->clust = clst;			/* Update current cluster */
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800825c:	615a      	str	r2, [r3, #20]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	691b      	ldr	r3, [r3, #16]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d102      	bne.n	800826c <f_write+0x132>
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800826a:	611a      	str	r2, [r3, #16]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	429a      	cmp	r2, r3
 800827a:	d10c      	bne.n	8008296 <f_write+0x15c>
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4618      	mov	r0, r3
 8008282:	f7fd fc33 	bl	8005aec <sync_window>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d004      	beq.n	8008296 <f_write+0x15c>
				ABORT(fp->fs, FR_DISK_ERR);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2201      	movs	r2, #1
 8008290:	71da      	strb	r2, [r3, #7]
 8008292:	2301      	movs	r3, #1
 8008294:	e0f9      	b.n	800848a <f_write+0x350>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	695b      	ldr	r3, [r3, #20]
 800829e:	4619      	mov	r1, r3
 80082a0:	4610      	mov	r0, r2
 80082a2:	f7fd fd48 	bl	8005d36 <clust2sect>
 80082a6:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d104      	bne.n	80082b8 <f_write+0x17e>
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2202      	movs	r2, #2
 80082b2:	71da      	strb	r2, [r3, #7]
 80082b4:	2302      	movs	r3, #2
 80082b6:	e0e8      	b.n	800848a <f_write+0x350>
			sect += csect;
 80082b8:	7dbb      	ldrb	r3, [r7, #22]
 80082ba:	693a      	ldr	r2, [r7, #16]
 80082bc:	4413      	add	r3, r2
 80082be:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80082c8:	461a      	mov	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80082d0:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d051      	beq.n	800837c <f_write+0x242>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80082d8:	7dba      	ldrb	r2, [r7, #22]
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	4413      	add	r3, r2
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	6812      	ldr	r2, [r2, #0]
 80082e2:	f892 2402 	ldrb.w	r2, [r2, #1026]	; 0x402
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d907      	bls.n	80082fa <f_write+0x1c0>
					cc = fp->fs->csize - csect;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 80082f2:	461a      	mov	r2, r3
 80082f4:	7dbb      	ldrb	r3, [r7, #22]
 80082f6:	1ad3      	subs	r3, r2, r3
 80082f8:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f893 0401 	ldrb.w	r0, [r3, #1025]	; 0x401
 8008302:	69fb      	ldr	r3, [r7, #28]
 8008304:	693a      	ldr	r2, [r7, #16]
 8008306:	69b9      	ldr	r1, [r7, #24]
 8008308:	f7fd f98e 	bl	8005628 <disk_write>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d004      	beq.n	800831c <f_write+0x1e2>
					ABORT(fp->fs, FR_DISK_ERR);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2201      	movs	r2, #1
 8008316:	71da      	strb	r2, [r3, #7]
 8008318:	2301      	movs	r3, #1
 800831a:	e0b6      	b.n	800848a <f_write+0x350>
#if _FS_MINIMIZE <= 2
#if _FS_TINY
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	69fa      	ldr	r2, [r7, #28]
 800832a:	429a      	cmp	r2, r3
 800832c:	d91c      	bls.n	8008368 <f_write+0x22e>
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4618      	mov	r0, r3
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f8d3 242c 	ldr.w	r2, [r3, #1068]	; 0x42c
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	6812      	ldr	r2, [r2, #0]
 8008344:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8008348:	fb02 f303 	mul.w	r3, r2, r3
 800834c:	69ba      	ldr	r2, [r7, #24]
 800834e:	18d1      	adds	r1, r2, r3
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8008358:	461a      	mov	r2, r3
 800835a:	f7fd f9a3 	bl	80056a4 <mem_cpy>
					fp->fs->wflag = 0;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2200      	movs	r2, #0
 8008364:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->flag &= ~FA__DIRTY;
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8008370:	461a      	mov	r2, r3
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	fb02 f303 	mul.w	r3, r2, r3
 8008378:	623b      	str	r3, [r7, #32]
				continue;
 800837a:	e05a      	b.n	8008432 <f_write+0x2f8>
			}
#if _FS_TINY
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	689a      	ldr	r2, [r3, #8]
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	68db      	ldr	r3, [r3, #12]
 8008384:	429a      	cmp	r2, r3
 8008386:	d311      	bcc.n	80083ac <f_write+0x272>
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4618      	mov	r0, r3
 800838e:	f7fd fbad 	bl	8005aec <sync_window>
 8008392:	4603      	mov	r3, r0
 8008394:	2b00      	cmp	r3, #0
 8008396:	d004      	beq.n	80083a2 <f_write+0x268>
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2201      	movs	r2, #1
 800839c:	71da      	strb	r2, [r3, #7]
 800839e:	2301      	movs	r3, #1
 80083a0:	e073      	b.n	800848a <f_write+0x350>
				fp->fs->winsect = sect;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	693a      	ldr	r2, [r7, #16]
 80083a8:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
				if (fp->fptr < fp->fsize &&
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
						ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	693a      	ldr	r2, [r7, #16]
 80083b0:	619a      	str	r2, [r3, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 80083ba:	4618      	mov	r0, r3
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	6812      	ldr	r2, [r2, #0]
 80083c4:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 80083c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80083cc:	fb02 f201 	mul.w	r2, r2, r1
 80083d0:	1a9b      	subs	r3, r3, r2
 80083d2:	1ac3      	subs	r3, r0, r3
 80083d4:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 80083d6:	6a3a      	ldr	r2, [r7, #32]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	429a      	cmp	r2, r3
 80083dc:	d901      	bls.n	80083e2 <f_write+0x2a8>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	623b      	str	r3, [r7, #32]
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681a      	ldr	r2, [r3, #0]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	4619      	mov	r1, r3
 80083ec:	4610      	mov	r0, r2
 80083ee:	f7fd fbc6 	bl	8005b7e <move_window>
 80083f2:	4603      	mov	r3, r0
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d004      	beq.n	8008402 <f_write+0x2c8>
			ABORT(fp->fs, FR_DISK_ERR);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2201      	movs	r2, #1
 80083fc:	71da      	strb	r2, [r3, #7]
 80083fe:	2301      	movs	r3, #1
 8008400:	e043      	b.n	800848a <f_write+0x350>
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6819      	ldr	r1, [r3, #0]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	68fa      	ldr	r2, [r7, #12]
 800840c:	6812      	ldr	r2, [r2, #0]
 800840e:	f8b2 240a 	ldrh.w	r2, [r2, #1034]	; 0x40a
 8008412:	fbb3 f0f2 	udiv	r0, r3, r2
 8008416:	fb02 f200 	mul.w	r2, r2, r0
 800841a:	1a9b      	subs	r3, r3, r2
 800841c:	440b      	add	r3, r1
 800841e:	6a3a      	ldr	r2, [r7, #32]
 8008420:	69b9      	ldr	r1, [r7, #24]
 8008422:	4618      	mov	r0, r3
 8008424:	f7fd f93e 	bl	80056a4 <mem_cpy>
		fp->fs->wflag = 1;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	2201      	movs	r2, #1
 800842e:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8008432:	69ba      	ldr	r2, [r7, #24]
 8008434:	6a3b      	ldr	r3, [r7, #32]
 8008436:	4413      	add	r3, r2
 8008438:	61bb      	str	r3, [r7, #24]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	689a      	ldr	r2, [r3, #8]
 800843e:	6a3b      	ldr	r3, [r7, #32]
 8008440:	441a      	add	r2, r3
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	609a      	str	r2, [r3, #8]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	6a3b      	ldr	r3, [r7, #32]
 800844c:	441a      	add	r2, r3
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	601a      	str	r2, [r3, #0]
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	6a3b      	ldr	r3, [r7, #32]
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2b00      	cmp	r3, #0
 800845e:	f47f ae9d 	bne.w	800819c <f_write+0x62>
 8008462:	e000      	b.n	8008466 <f_write+0x32c>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008464:	bf00      	nop
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	689a      	ldr	r2, [r3, #8]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	68db      	ldr	r3, [r3, #12]
 800846e:	429a      	cmp	r2, r3
 8008470:	d903      	bls.n	800847a <f_write+0x340>
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	689a      	ldr	r2, [r3, #8]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	60da      	str	r2, [r3, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	799b      	ldrb	r3, [r3, #6]
 800847e:	f043 0320 	orr.w	r3, r3, #32
 8008482:	b2da      	uxtb	r2, r3
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3728      	adds	r7, #40	; 0x28
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b086      	sub	sp, #24
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f7ff fb02 	bl	8007aa4 <validate>
 80084a0:	4603      	mov	r3, r0
 80084a2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80084a4:	7dfb      	ldrb	r3, [r7, #23]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d178      	bne.n	800859c <f_sync+0x10a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	799b      	ldrb	r3, [r3, #6]
 80084ae:	f003 0320 	and.w	r3, r3, #32
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d072      	beq.n	800859c <f_sync+0x10a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681a      	ldr	r2, [r3, #0]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	69db      	ldr	r3, [r3, #28]
 80084be:	4619      	mov	r1, r3
 80084c0:	4610      	mov	r0, r2
 80084c2:	f7fd fb5c 	bl	8005b7e <move_window>
 80084c6:	4603      	mov	r3, r0
 80084c8:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 80084ca:	7dfb      	ldrb	r3, [r7, #23]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d165      	bne.n	800859c <f_sync+0x10a>
				dir = fp->dir_ptr;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6a1b      	ldr	r3, [r3, #32]
 80084d4:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	330b      	adds	r3, #11
 80084da:	781a      	ldrb	r2, [r3, #0]
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	330b      	adds	r3, #11
 80084e0:	f042 0220 	orr.w	r2, r2, #32
 80084e4:	b2d2      	uxtb	r2, r2
 80084e6:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	68da      	ldr	r2, [r3, #12]
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	331c      	adds	r3, #28
 80084f0:	b2d2      	uxtb	r2, r2
 80084f2:	701a      	strb	r2, [r3, #0]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	0a1b      	lsrs	r3, r3, #8
 80084fc:	b29a      	uxth	r2, r3
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	331d      	adds	r3, #29
 8008502:	b2d2      	uxtb	r2, r2
 8008504:	701a      	strb	r2, [r3, #0]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	68db      	ldr	r3, [r3, #12]
 800850a:	0c1a      	lsrs	r2, r3, #16
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	331e      	adds	r3, #30
 8008510:	b2d2      	uxtb	r2, r2
 8008512:	701a      	strb	r2, [r3, #0]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	0e1a      	lsrs	r2, r3, #24
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	331f      	adds	r3, #31
 800851e:	b2d2      	uxtb	r2, r2
 8008520:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	4619      	mov	r1, r3
 8008528:	6938      	ldr	r0, [r7, #16]
 800852a:	f7fe f98e 	bl	800684a <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800852e:	f7fc ffb5 	bl	800549c <get_fattime>
 8008532:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	3316      	adds	r3, #22
 8008538:	68fa      	ldr	r2, [r7, #12]
 800853a:	b2d2      	uxtb	r2, r2
 800853c:	701a      	strb	r2, [r3, #0]
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	b29b      	uxth	r3, r3
 8008542:	0a1b      	lsrs	r3, r3, #8
 8008544:	b29a      	uxth	r2, r3
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	3317      	adds	r3, #23
 800854a:	b2d2      	uxtb	r2, r2
 800854c:	701a      	strb	r2, [r3, #0]
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	0c1a      	lsrs	r2, r3, #16
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	3318      	adds	r3, #24
 8008556:	b2d2      	uxtb	r2, r2
 8008558:	701a      	strb	r2, [r3, #0]
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	0e1a      	lsrs	r2, r3, #24
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	3319      	adds	r3, #25
 8008562:	b2d2      	uxtb	r2, r2
 8008564:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	3312      	adds	r3, #18
 800856a:	2200      	movs	r2, #0
 800856c:	701a      	strb	r2, [r3, #0]
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	3313      	adds	r3, #19
 8008572:	2200      	movs	r2, #0
 8008574:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	799b      	ldrb	r3, [r3, #6]
 800857a:	f023 0320 	bic.w	r3, r3, #32
 800857e:	b2da      	uxtb	r2, r3
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2201      	movs	r2, #1
 800858a:	f883 2404 	strb.w	r2, [r3, #1028]	; 0x404
				res = sync_fs(fp->fs);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4618      	mov	r0, r3
 8008594:	f7fd fb21 	bl	8005bda <sync_fs>
 8008598:	4603      	mov	r3, r0
 800859a:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800859c:	7dfb      	ldrb	r3, [r7, #23]
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3718      	adds	r7, #24
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b084      	sub	sp, #16
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f7ff ff6f 	bl	8008492 <f_sync>
 80085b4:	4603      	mov	r3, r0
 80085b6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80085b8:	7bfb      	ldrb	r3, [r7, #15]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d114      	bne.n	80085e8 <f_close+0x42>
#endif
	{
		res = validate(fp);				/* Lock volume */
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f7ff fa70 	bl	8007aa4 <validate>
 80085c4:	4603      	mov	r3, r0
 80085c6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80085c8:	7bfb      	ldrb	r3, [r7, #15]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d10c      	bne.n	80085e8 <f_close+0x42>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7fd fa1c 	bl	8005a10 <dec_lock>
 80085d8:	4603      	mov	r3, r0
 80085da:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80085dc:	7bfb      	ldrb	r3, [r7, #15]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d102      	bne.n	80085e8 <f_close+0x42>
#endif
				fp->fs = 0;				/* Invalidate file object */
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2200      	movs	r2, #0
 80085e6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80085e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
	...

080085f4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b087      	sub	sp, #28
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	4613      	mov	r3, r2
 8008600:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008602:	2301      	movs	r3, #1
 8008604:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008606:	2300      	movs	r3, #0
 8008608:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800860a:	4b1e      	ldr	r3, [pc, #120]	; (8008684 <FATFS_LinkDriverEx+0x90>)
 800860c:	7a5b      	ldrb	r3, [r3, #9]
 800860e:	b2db      	uxtb	r3, r3
 8008610:	2b01      	cmp	r3, #1
 8008612:	d831      	bhi.n	8008678 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008614:	4b1b      	ldr	r3, [pc, #108]	; (8008684 <FATFS_LinkDriverEx+0x90>)
 8008616:	7a5b      	ldrb	r3, [r3, #9]
 8008618:	b2db      	uxtb	r3, r3
 800861a:	461a      	mov	r2, r3
 800861c:	4b19      	ldr	r3, [pc, #100]	; (8008684 <FATFS_LinkDriverEx+0x90>)
 800861e:	2100      	movs	r1, #0
 8008620:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8008622:	4b18      	ldr	r3, [pc, #96]	; (8008684 <FATFS_LinkDriverEx+0x90>)
 8008624:	7a5b      	ldrb	r3, [r3, #9]
 8008626:	b2db      	uxtb	r3, r3
 8008628:	4a16      	ldr	r2, [pc, #88]	; (8008684 <FATFS_LinkDriverEx+0x90>)
 800862a:	009b      	lsls	r3, r3, #2
 800862c:	4413      	add	r3, r2
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8008632:	4b14      	ldr	r3, [pc, #80]	; (8008684 <FATFS_LinkDriverEx+0x90>)
 8008634:	7a5b      	ldrb	r3, [r3, #9]
 8008636:	b2db      	uxtb	r3, r3
 8008638:	461a      	mov	r2, r3
 800863a:	4b12      	ldr	r3, [pc, #72]	; (8008684 <FATFS_LinkDriverEx+0x90>)
 800863c:	4413      	add	r3, r2
 800863e:	79fa      	ldrb	r2, [r7, #7]
 8008640:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008642:	4b10      	ldr	r3, [pc, #64]	; (8008684 <FATFS_LinkDriverEx+0x90>)
 8008644:	7a5b      	ldrb	r3, [r3, #9]
 8008646:	b2db      	uxtb	r3, r3
 8008648:	1c5a      	adds	r2, r3, #1
 800864a:	b2d1      	uxtb	r1, r2
 800864c:	4a0d      	ldr	r2, [pc, #52]	; (8008684 <FATFS_LinkDriverEx+0x90>)
 800864e:	7251      	strb	r1, [r2, #9]
 8008650:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008652:	7dbb      	ldrb	r3, [r7, #22]
 8008654:	3330      	adds	r3, #48	; 0x30
 8008656:	b2da      	uxtb	r2, r3
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	3301      	adds	r3, #1
 8008660:	223a      	movs	r2, #58	; 0x3a
 8008662:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	3302      	adds	r3, #2
 8008668:	222f      	movs	r2, #47	; 0x2f
 800866a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	3303      	adds	r3, #3
 8008670:	2200      	movs	r2, #0
 8008672:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008674:	2300      	movs	r3, #0
 8008676:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8008678:	7dfb      	ldrb	r3, [r7, #23]
}
 800867a:	4618      	mov	r0, r3
 800867c:	371c      	adds	r7, #28
 800867e:	46bd      	mov	sp, r7
 8008680:	bc80      	pop	{r7}
 8008682:	4770      	bx	lr
 8008684:	200002cc 	.word	0x200002cc

08008688 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b082      	sub	sp, #8
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008692:	2200      	movs	r2, #0
 8008694:	6839      	ldr	r1, [r7, #0]
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f7ff ffac 	bl	80085f4 <FATFS_LinkDriverEx>
 800869c:	4603      	mov	r3, r0
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3708      	adds	r7, #8
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
	...

080086a8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	4603      	mov	r3, r0
 80086b0:	6039      	str	r1, [r7, #0]
 80086b2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80086b4:	88fb      	ldrh	r3, [r7, #6]
 80086b6:	2b7f      	cmp	r3, #127	; 0x7f
 80086b8:	d802      	bhi.n	80086c0 <ff_convert+0x18>
		c = chr;
 80086ba:	88fb      	ldrh	r3, [r7, #6]
 80086bc:	81fb      	strh	r3, [r7, #14]
 80086be:	e025      	b.n	800870c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d00b      	beq.n	80086de <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80086c6:	88fb      	ldrh	r3, [r7, #6]
 80086c8:	2bff      	cmp	r3, #255	; 0xff
 80086ca:	d805      	bhi.n	80086d8 <ff_convert+0x30>
 80086cc:	88fb      	ldrh	r3, [r7, #6]
 80086ce:	3b80      	subs	r3, #128	; 0x80
 80086d0:	4a11      	ldr	r2, [pc, #68]	; (8008718 <ff_convert+0x70>)
 80086d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086d6:	e000      	b.n	80086da <ff_convert+0x32>
 80086d8:	2300      	movs	r3, #0
 80086da:	81fb      	strh	r3, [r7, #14]
 80086dc:	e016      	b.n	800870c <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 80086de:	2300      	movs	r3, #0
 80086e0:	81fb      	strh	r3, [r7, #14]
 80086e2:	e009      	b.n	80086f8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80086e4:	89fb      	ldrh	r3, [r7, #14]
 80086e6:	4a0c      	ldr	r2, [pc, #48]	; (8008718 <ff_convert+0x70>)
 80086e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086ec:	88fa      	ldrh	r2, [r7, #6]
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d006      	beq.n	8008700 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80086f2:	89fb      	ldrh	r3, [r7, #14]
 80086f4:	3301      	adds	r3, #1
 80086f6:	81fb      	strh	r3, [r7, #14]
 80086f8:	89fb      	ldrh	r3, [r7, #14]
 80086fa:	2b7f      	cmp	r3, #127	; 0x7f
 80086fc:	d9f2      	bls.n	80086e4 <ff_convert+0x3c>
 80086fe:	e000      	b.n	8008702 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8008700:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8008702:	89fb      	ldrh	r3, [r7, #14]
 8008704:	3380      	adds	r3, #128	; 0x80
 8008706:	b29b      	uxth	r3, r3
 8008708:	b2db      	uxtb	r3, r3
 800870a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800870c:	89fb      	ldrh	r3, [r7, #14]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	bc80      	pop	{r7}
 8008716:	4770      	bx	lr
 8008718:	08009198 	.word	0x08009198

0800871c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 800871c:	b480      	push	{r7}
 800871e:	b085      	sub	sp, #20
 8008720:	af00      	add	r7, sp, #0
 8008722:	4603      	mov	r3, r0
 8008724:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 8008726:	2300      	movs	r3, #0
 8008728:	60fb      	str	r3, [r7, #12]
 800872a:	e002      	b.n	8008732 <ff_wtoupper+0x16>
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	3301      	adds	r3, #1
 8008730:	60fb      	str	r3, [r7, #12]
 8008732:	4a0f      	ldr	r2, [pc, #60]	; (8008770 <ff_wtoupper+0x54>)
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d006      	beq.n	800874c <ff_wtoupper+0x30>
 800873e:	4a0c      	ldr	r2, [pc, #48]	; (8008770 <ff_wtoupper+0x54>)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008746:	88fa      	ldrh	r2, [r7, #6]
 8008748:	429a      	cmp	r2, r3
 800874a:	d1ef      	bne.n	800872c <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 800874c:	4a08      	ldr	r2, [pc, #32]	; (8008770 <ff_wtoupper+0x54>)
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d004      	beq.n	8008762 <ff_wtoupper+0x46>
 8008758:	4a06      	ldr	r2, [pc, #24]	; (8008774 <ff_wtoupper+0x58>)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008760:	e000      	b.n	8008764 <ff_wtoupper+0x48>
 8008762:	88fb      	ldrh	r3, [r7, #6]
}
 8008764:	4618      	mov	r0, r3
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	bc80      	pop	{r7}
 800876c:	4770      	bx	lr
 800876e:	bf00      	nop
 8008770:	08009298 	.word	0x08009298
 8008774:	08009478 	.word	0x08009478

08008778 <__errno>:
 8008778:	4b01      	ldr	r3, [pc, #4]	; (8008780 <__errno+0x8>)
 800877a:	6818      	ldr	r0, [r3, #0]
 800877c:	4770      	bx	lr
 800877e:	bf00      	nop
 8008780:	20000024 	.word	0x20000024

08008784 <__libc_init_array>:
 8008784:	b570      	push	{r4, r5, r6, lr}
 8008786:	2600      	movs	r6, #0
 8008788:	4d0c      	ldr	r5, [pc, #48]	; (80087bc <__libc_init_array+0x38>)
 800878a:	4c0d      	ldr	r4, [pc, #52]	; (80087c0 <__libc_init_array+0x3c>)
 800878c:	1b64      	subs	r4, r4, r5
 800878e:	10a4      	asrs	r4, r4, #2
 8008790:	42a6      	cmp	r6, r4
 8008792:	d109      	bne.n	80087a8 <__libc_init_array+0x24>
 8008794:	f000 fc5c 	bl	8009050 <_init>
 8008798:	2600      	movs	r6, #0
 800879a:	4d0a      	ldr	r5, [pc, #40]	; (80087c4 <__libc_init_array+0x40>)
 800879c:	4c0a      	ldr	r4, [pc, #40]	; (80087c8 <__libc_init_array+0x44>)
 800879e:	1b64      	subs	r4, r4, r5
 80087a0:	10a4      	asrs	r4, r4, #2
 80087a2:	42a6      	cmp	r6, r4
 80087a4:	d105      	bne.n	80087b2 <__libc_init_array+0x2e>
 80087a6:	bd70      	pop	{r4, r5, r6, pc}
 80087a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80087ac:	4798      	blx	r3
 80087ae:	3601      	adds	r6, #1
 80087b0:	e7ee      	b.n	8008790 <__libc_init_array+0xc>
 80087b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80087b6:	4798      	blx	r3
 80087b8:	3601      	adds	r6, #1
 80087ba:	e7f2      	b.n	80087a2 <__libc_init_array+0x1e>
 80087bc:	0800968c 	.word	0x0800968c
 80087c0:	0800968c 	.word	0x0800968c
 80087c4:	0800968c 	.word	0x0800968c
 80087c8:	08009690 	.word	0x08009690

080087cc <memset>:
 80087cc:	4603      	mov	r3, r0
 80087ce:	4402      	add	r2, r0
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d100      	bne.n	80087d6 <memset+0xa>
 80087d4:	4770      	bx	lr
 80087d6:	f803 1b01 	strb.w	r1, [r3], #1
 80087da:	e7f9      	b.n	80087d0 <memset+0x4>

080087dc <siprintf>:
 80087dc:	b40e      	push	{r1, r2, r3}
 80087de:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80087e2:	b500      	push	{lr}
 80087e4:	b09c      	sub	sp, #112	; 0x70
 80087e6:	ab1d      	add	r3, sp, #116	; 0x74
 80087e8:	9002      	str	r0, [sp, #8]
 80087ea:	9006      	str	r0, [sp, #24]
 80087ec:	9107      	str	r1, [sp, #28]
 80087ee:	9104      	str	r1, [sp, #16]
 80087f0:	4808      	ldr	r0, [pc, #32]	; (8008814 <siprintf+0x38>)
 80087f2:	4909      	ldr	r1, [pc, #36]	; (8008818 <siprintf+0x3c>)
 80087f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80087f8:	9105      	str	r1, [sp, #20]
 80087fa:	6800      	ldr	r0, [r0, #0]
 80087fc:	a902      	add	r1, sp, #8
 80087fe:	9301      	str	r3, [sp, #4]
 8008800:	f000 f868 	bl	80088d4 <_svfiprintf_r>
 8008804:	2200      	movs	r2, #0
 8008806:	9b02      	ldr	r3, [sp, #8]
 8008808:	701a      	strb	r2, [r3, #0]
 800880a:	b01c      	add	sp, #112	; 0x70
 800880c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008810:	b003      	add	sp, #12
 8008812:	4770      	bx	lr
 8008814:	20000024 	.word	0x20000024
 8008818:	ffff0208 	.word	0xffff0208

0800881c <__ssputs_r>:
 800881c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008820:	688e      	ldr	r6, [r1, #8]
 8008822:	4682      	mov	sl, r0
 8008824:	429e      	cmp	r6, r3
 8008826:	460c      	mov	r4, r1
 8008828:	4690      	mov	r8, r2
 800882a:	461f      	mov	r7, r3
 800882c:	d838      	bhi.n	80088a0 <__ssputs_r+0x84>
 800882e:	898a      	ldrh	r2, [r1, #12]
 8008830:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008834:	d032      	beq.n	800889c <__ssputs_r+0x80>
 8008836:	6825      	ldr	r5, [r4, #0]
 8008838:	6909      	ldr	r1, [r1, #16]
 800883a:	3301      	adds	r3, #1
 800883c:	eba5 0901 	sub.w	r9, r5, r1
 8008840:	6965      	ldr	r5, [r4, #20]
 8008842:	444b      	add	r3, r9
 8008844:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008848:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800884c:	106d      	asrs	r5, r5, #1
 800884e:	429d      	cmp	r5, r3
 8008850:	bf38      	it	cc
 8008852:	461d      	movcc	r5, r3
 8008854:	0553      	lsls	r3, r2, #21
 8008856:	d531      	bpl.n	80088bc <__ssputs_r+0xa0>
 8008858:	4629      	mov	r1, r5
 800885a:	f000 fb53 	bl	8008f04 <_malloc_r>
 800885e:	4606      	mov	r6, r0
 8008860:	b950      	cbnz	r0, 8008878 <__ssputs_r+0x5c>
 8008862:	230c      	movs	r3, #12
 8008864:	f04f 30ff 	mov.w	r0, #4294967295
 8008868:	f8ca 3000 	str.w	r3, [sl]
 800886c:	89a3      	ldrh	r3, [r4, #12]
 800886e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008872:	81a3      	strh	r3, [r4, #12]
 8008874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008878:	464a      	mov	r2, r9
 800887a:	6921      	ldr	r1, [r4, #16]
 800887c:	f000 face 	bl	8008e1c <memcpy>
 8008880:	89a3      	ldrh	r3, [r4, #12]
 8008882:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008886:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800888a:	81a3      	strh	r3, [r4, #12]
 800888c:	6126      	str	r6, [r4, #16]
 800888e:	444e      	add	r6, r9
 8008890:	6026      	str	r6, [r4, #0]
 8008892:	463e      	mov	r6, r7
 8008894:	6165      	str	r5, [r4, #20]
 8008896:	eba5 0509 	sub.w	r5, r5, r9
 800889a:	60a5      	str	r5, [r4, #8]
 800889c:	42be      	cmp	r6, r7
 800889e:	d900      	bls.n	80088a2 <__ssputs_r+0x86>
 80088a0:	463e      	mov	r6, r7
 80088a2:	4632      	mov	r2, r6
 80088a4:	4641      	mov	r1, r8
 80088a6:	6820      	ldr	r0, [r4, #0]
 80088a8:	f000 fac6 	bl	8008e38 <memmove>
 80088ac:	68a3      	ldr	r3, [r4, #8]
 80088ae:	6822      	ldr	r2, [r4, #0]
 80088b0:	1b9b      	subs	r3, r3, r6
 80088b2:	4432      	add	r2, r6
 80088b4:	2000      	movs	r0, #0
 80088b6:	60a3      	str	r3, [r4, #8]
 80088b8:	6022      	str	r2, [r4, #0]
 80088ba:	e7db      	b.n	8008874 <__ssputs_r+0x58>
 80088bc:	462a      	mov	r2, r5
 80088be:	f000 fb7b 	bl	8008fb8 <_realloc_r>
 80088c2:	4606      	mov	r6, r0
 80088c4:	2800      	cmp	r0, #0
 80088c6:	d1e1      	bne.n	800888c <__ssputs_r+0x70>
 80088c8:	4650      	mov	r0, sl
 80088ca:	6921      	ldr	r1, [r4, #16]
 80088cc:	f000 face 	bl	8008e6c <_free_r>
 80088d0:	e7c7      	b.n	8008862 <__ssputs_r+0x46>
	...

080088d4 <_svfiprintf_r>:
 80088d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d8:	4698      	mov	r8, r3
 80088da:	898b      	ldrh	r3, [r1, #12]
 80088dc:	4607      	mov	r7, r0
 80088de:	061b      	lsls	r3, r3, #24
 80088e0:	460d      	mov	r5, r1
 80088e2:	4614      	mov	r4, r2
 80088e4:	b09d      	sub	sp, #116	; 0x74
 80088e6:	d50e      	bpl.n	8008906 <_svfiprintf_r+0x32>
 80088e8:	690b      	ldr	r3, [r1, #16]
 80088ea:	b963      	cbnz	r3, 8008906 <_svfiprintf_r+0x32>
 80088ec:	2140      	movs	r1, #64	; 0x40
 80088ee:	f000 fb09 	bl	8008f04 <_malloc_r>
 80088f2:	6028      	str	r0, [r5, #0]
 80088f4:	6128      	str	r0, [r5, #16]
 80088f6:	b920      	cbnz	r0, 8008902 <_svfiprintf_r+0x2e>
 80088f8:	230c      	movs	r3, #12
 80088fa:	603b      	str	r3, [r7, #0]
 80088fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008900:	e0d1      	b.n	8008aa6 <_svfiprintf_r+0x1d2>
 8008902:	2340      	movs	r3, #64	; 0x40
 8008904:	616b      	str	r3, [r5, #20]
 8008906:	2300      	movs	r3, #0
 8008908:	9309      	str	r3, [sp, #36]	; 0x24
 800890a:	2320      	movs	r3, #32
 800890c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008910:	2330      	movs	r3, #48	; 0x30
 8008912:	f04f 0901 	mov.w	r9, #1
 8008916:	f8cd 800c 	str.w	r8, [sp, #12]
 800891a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008ac0 <_svfiprintf_r+0x1ec>
 800891e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008922:	4623      	mov	r3, r4
 8008924:	469a      	mov	sl, r3
 8008926:	f813 2b01 	ldrb.w	r2, [r3], #1
 800892a:	b10a      	cbz	r2, 8008930 <_svfiprintf_r+0x5c>
 800892c:	2a25      	cmp	r2, #37	; 0x25
 800892e:	d1f9      	bne.n	8008924 <_svfiprintf_r+0x50>
 8008930:	ebba 0b04 	subs.w	fp, sl, r4
 8008934:	d00b      	beq.n	800894e <_svfiprintf_r+0x7a>
 8008936:	465b      	mov	r3, fp
 8008938:	4622      	mov	r2, r4
 800893a:	4629      	mov	r1, r5
 800893c:	4638      	mov	r0, r7
 800893e:	f7ff ff6d 	bl	800881c <__ssputs_r>
 8008942:	3001      	adds	r0, #1
 8008944:	f000 80aa 	beq.w	8008a9c <_svfiprintf_r+0x1c8>
 8008948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800894a:	445a      	add	r2, fp
 800894c:	9209      	str	r2, [sp, #36]	; 0x24
 800894e:	f89a 3000 	ldrb.w	r3, [sl]
 8008952:	2b00      	cmp	r3, #0
 8008954:	f000 80a2 	beq.w	8008a9c <_svfiprintf_r+0x1c8>
 8008958:	2300      	movs	r3, #0
 800895a:	f04f 32ff 	mov.w	r2, #4294967295
 800895e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008962:	f10a 0a01 	add.w	sl, sl, #1
 8008966:	9304      	str	r3, [sp, #16]
 8008968:	9307      	str	r3, [sp, #28]
 800896a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800896e:	931a      	str	r3, [sp, #104]	; 0x68
 8008970:	4654      	mov	r4, sl
 8008972:	2205      	movs	r2, #5
 8008974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008978:	4851      	ldr	r0, [pc, #324]	; (8008ac0 <_svfiprintf_r+0x1ec>)
 800897a:	f000 fa41 	bl	8008e00 <memchr>
 800897e:	9a04      	ldr	r2, [sp, #16]
 8008980:	b9d8      	cbnz	r0, 80089ba <_svfiprintf_r+0xe6>
 8008982:	06d0      	lsls	r0, r2, #27
 8008984:	bf44      	itt	mi
 8008986:	2320      	movmi	r3, #32
 8008988:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800898c:	0711      	lsls	r1, r2, #28
 800898e:	bf44      	itt	mi
 8008990:	232b      	movmi	r3, #43	; 0x2b
 8008992:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008996:	f89a 3000 	ldrb.w	r3, [sl]
 800899a:	2b2a      	cmp	r3, #42	; 0x2a
 800899c:	d015      	beq.n	80089ca <_svfiprintf_r+0xf6>
 800899e:	4654      	mov	r4, sl
 80089a0:	2000      	movs	r0, #0
 80089a2:	f04f 0c0a 	mov.w	ip, #10
 80089a6:	9a07      	ldr	r2, [sp, #28]
 80089a8:	4621      	mov	r1, r4
 80089aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089ae:	3b30      	subs	r3, #48	; 0x30
 80089b0:	2b09      	cmp	r3, #9
 80089b2:	d94e      	bls.n	8008a52 <_svfiprintf_r+0x17e>
 80089b4:	b1b0      	cbz	r0, 80089e4 <_svfiprintf_r+0x110>
 80089b6:	9207      	str	r2, [sp, #28]
 80089b8:	e014      	b.n	80089e4 <_svfiprintf_r+0x110>
 80089ba:	eba0 0308 	sub.w	r3, r0, r8
 80089be:	fa09 f303 	lsl.w	r3, r9, r3
 80089c2:	4313      	orrs	r3, r2
 80089c4:	46a2      	mov	sl, r4
 80089c6:	9304      	str	r3, [sp, #16]
 80089c8:	e7d2      	b.n	8008970 <_svfiprintf_r+0x9c>
 80089ca:	9b03      	ldr	r3, [sp, #12]
 80089cc:	1d19      	adds	r1, r3, #4
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	9103      	str	r1, [sp, #12]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	bfbb      	ittet	lt
 80089d6:	425b      	neglt	r3, r3
 80089d8:	f042 0202 	orrlt.w	r2, r2, #2
 80089dc:	9307      	strge	r3, [sp, #28]
 80089de:	9307      	strlt	r3, [sp, #28]
 80089e0:	bfb8      	it	lt
 80089e2:	9204      	strlt	r2, [sp, #16]
 80089e4:	7823      	ldrb	r3, [r4, #0]
 80089e6:	2b2e      	cmp	r3, #46	; 0x2e
 80089e8:	d10c      	bne.n	8008a04 <_svfiprintf_r+0x130>
 80089ea:	7863      	ldrb	r3, [r4, #1]
 80089ec:	2b2a      	cmp	r3, #42	; 0x2a
 80089ee:	d135      	bne.n	8008a5c <_svfiprintf_r+0x188>
 80089f0:	9b03      	ldr	r3, [sp, #12]
 80089f2:	3402      	adds	r4, #2
 80089f4:	1d1a      	adds	r2, r3, #4
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	9203      	str	r2, [sp, #12]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	bfb8      	it	lt
 80089fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a02:	9305      	str	r3, [sp, #20]
 8008a04:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008ad0 <_svfiprintf_r+0x1fc>
 8008a08:	2203      	movs	r2, #3
 8008a0a:	4650      	mov	r0, sl
 8008a0c:	7821      	ldrb	r1, [r4, #0]
 8008a0e:	f000 f9f7 	bl	8008e00 <memchr>
 8008a12:	b140      	cbz	r0, 8008a26 <_svfiprintf_r+0x152>
 8008a14:	2340      	movs	r3, #64	; 0x40
 8008a16:	eba0 000a 	sub.w	r0, r0, sl
 8008a1a:	fa03 f000 	lsl.w	r0, r3, r0
 8008a1e:	9b04      	ldr	r3, [sp, #16]
 8008a20:	3401      	adds	r4, #1
 8008a22:	4303      	orrs	r3, r0
 8008a24:	9304      	str	r3, [sp, #16]
 8008a26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a2a:	2206      	movs	r2, #6
 8008a2c:	4825      	ldr	r0, [pc, #148]	; (8008ac4 <_svfiprintf_r+0x1f0>)
 8008a2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a32:	f000 f9e5 	bl	8008e00 <memchr>
 8008a36:	2800      	cmp	r0, #0
 8008a38:	d038      	beq.n	8008aac <_svfiprintf_r+0x1d8>
 8008a3a:	4b23      	ldr	r3, [pc, #140]	; (8008ac8 <_svfiprintf_r+0x1f4>)
 8008a3c:	bb1b      	cbnz	r3, 8008a86 <_svfiprintf_r+0x1b2>
 8008a3e:	9b03      	ldr	r3, [sp, #12]
 8008a40:	3307      	adds	r3, #7
 8008a42:	f023 0307 	bic.w	r3, r3, #7
 8008a46:	3308      	adds	r3, #8
 8008a48:	9303      	str	r3, [sp, #12]
 8008a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a4c:	4433      	add	r3, r6
 8008a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8008a50:	e767      	b.n	8008922 <_svfiprintf_r+0x4e>
 8008a52:	460c      	mov	r4, r1
 8008a54:	2001      	movs	r0, #1
 8008a56:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a5a:	e7a5      	b.n	80089a8 <_svfiprintf_r+0xd4>
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	f04f 0c0a 	mov.w	ip, #10
 8008a62:	4619      	mov	r1, r3
 8008a64:	3401      	adds	r4, #1
 8008a66:	9305      	str	r3, [sp, #20]
 8008a68:	4620      	mov	r0, r4
 8008a6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a6e:	3a30      	subs	r2, #48	; 0x30
 8008a70:	2a09      	cmp	r2, #9
 8008a72:	d903      	bls.n	8008a7c <_svfiprintf_r+0x1a8>
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d0c5      	beq.n	8008a04 <_svfiprintf_r+0x130>
 8008a78:	9105      	str	r1, [sp, #20]
 8008a7a:	e7c3      	b.n	8008a04 <_svfiprintf_r+0x130>
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	2301      	movs	r3, #1
 8008a80:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a84:	e7f0      	b.n	8008a68 <_svfiprintf_r+0x194>
 8008a86:	ab03      	add	r3, sp, #12
 8008a88:	9300      	str	r3, [sp, #0]
 8008a8a:	462a      	mov	r2, r5
 8008a8c:	4638      	mov	r0, r7
 8008a8e:	4b0f      	ldr	r3, [pc, #60]	; (8008acc <_svfiprintf_r+0x1f8>)
 8008a90:	a904      	add	r1, sp, #16
 8008a92:	f3af 8000 	nop.w
 8008a96:	1c42      	adds	r2, r0, #1
 8008a98:	4606      	mov	r6, r0
 8008a9a:	d1d6      	bne.n	8008a4a <_svfiprintf_r+0x176>
 8008a9c:	89ab      	ldrh	r3, [r5, #12]
 8008a9e:	065b      	lsls	r3, r3, #25
 8008aa0:	f53f af2c 	bmi.w	80088fc <_svfiprintf_r+0x28>
 8008aa4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008aa6:	b01d      	add	sp, #116	; 0x74
 8008aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aac:	ab03      	add	r3, sp, #12
 8008aae:	9300      	str	r3, [sp, #0]
 8008ab0:	462a      	mov	r2, r5
 8008ab2:	4638      	mov	r0, r7
 8008ab4:	4b05      	ldr	r3, [pc, #20]	; (8008acc <_svfiprintf_r+0x1f8>)
 8008ab6:	a904      	add	r1, sp, #16
 8008ab8:	f000 f87c 	bl	8008bb4 <_printf_i>
 8008abc:	e7eb      	b.n	8008a96 <_svfiprintf_r+0x1c2>
 8008abe:	bf00      	nop
 8008ac0:	08009658 	.word	0x08009658
 8008ac4:	08009662 	.word	0x08009662
 8008ac8:	00000000 	.word	0x00000000
 8008acc:	0800881d 	.word	0x0800881d
 8008ad0:	0800965e 	.word	0x0800965e

08008ad4 <_printf_common>:
 8008ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad8:	4616      	mov	r6, r2
 8008ada:	4699      	mov	r9, r3
 8008adc:	688a      	ldr	r2, [r1, #8]
 8008ade:	690b      	ldr	r3, [r1, #16]
 8008ae0:	4607      	mov	r7, r0
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	bfb8      	it	lt
 8008ae6:	4613      	movlt	r3, r2
 8008ae8:	6033      	str	r3, [r6, #0]
 8008aea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008aee:	460c      	mov	r4, r1
 8008af0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008af4:	b10a      	cbz	r2, 8008afa <_printf_common+0x26>
 8008af6:	3301      	adds	r3, #1
 8008af8:	6033      	str	r3, [r6, #0]
 8008afa:	6823      	ldr	r3, [r4, #0]
 8008afc:	0699      	lsls	r1, r3, #26
 8008afe:	bf42      	ittt	mi
 8008b00:	6833      	ldrmi	r3, [r6, #0]
 8008b02:	3302      	addmi	r3, #2
 8008b04:	6033      	strmi	r3, [r6, #0]
 8008b06:	6825      	ldr	r5, [r4, #0]
 8008b08:	f015 0506 	ands.w	r5, r5, #6
 8008b0c:	d106      	bne.n	8008b1c <_printf_common+0x48>
 8008b0e:	f104 0a19 	add.w	sl, r4, #25
 8008b12:	68e3      	ldr	r3, [r4, #12]
 8008b14:	6832      	ldr	r2, [r6, #0]
 8008b16:	1a9b      	subs	r3, r3, r2
 8008b18:	42ab      	cmp	r3, r5
 8008b1a:	dc28      	bgt.n	8008b6e <_printf_common+0x9a>
 8008b1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008b20:	1e13      	subs	r3, r2, #0
 8008b22:	6822      	ldr	r2, [r4, #0]
 8008b24:	bf18      	it	ne
 8008b26:	2301      	movne	r3, #1
 8008b28:	0692      	lsls	r2, r2, #26
 8008b2a:	d42d      	bmi.n	8008b88 <_printf_common+0xb4>
 8008b2c:	4649      	mov	r1, r9
 8008b2e:	4638      	mov	r0, r7
 8008b30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b34:	47c0      	blx	r8
 8008b36:	3001      	adds	r0, #1
 8008b38:	d020      	beq.n	8008b7c <_printf_common+0xa8>
 8008b3a:	6823      	ldr	r3, [r4, #0]
 8008b3c:	68e5      	ldr	r5, [r4, #12]
 8008b3e:	f003 0306 	and.w	r3, r3, #6
 8008b42:	2b04      	cmp	r3, #4
 8008b44:	bf18      	it	ne
 8008b46:	2500      	movne	r5, #0
 8008b48:	6832      	ldr	r2, [r6, #0]
 8008b4a:	f04f 0600 	mov.w	r6, #0
 8008b4e:	68a3      	ldr	r3, [r4, #8]
 8008b50:	bf08      	it	eq
 8008b52:	1aad      	subeq	r5, r5, r2
 8008b54:	6922      	ldr	r2, [r4, #16]
 8008b56:	bf08      	it	eq
 8008b58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	bfc4      	itt	gt
 8008b60:	1a9b      	subgt	r3, r3, r2
 8008b62:	18ed      	addgt	r5, r5, r3
 8008b64:	341a      	adds	r4, #26
 8008b66:	42b5      	cmp	r5, r6
 8008b68:	d11a      	bne.n	8008ba0 <_printf_common+0xcc>
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	e008      	b.n	8008b80 <_printf_common+0xac>
 8008b6e:	2301      	movs	r3, #1
 8008b70:	4652      	mov	r2, sl
 8008b72:	4649      	mov	r1, r9
 8008b74:	4638      	mov	r0, r7
 8008b76:	47c0      	blx	r8
 8008b78:	3001      	adds	r0, #1
 8008b7a:	d103      	bne.n	8008b84 <_printf_common+0xb0>
 8008b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b84:	3501      	adds	r5, #1
 8008b86:	e7c4      	b.n	8008b12 <_printf_common+0x3e>
 8008b88:	2030      	movs	r0, #48	; 0x30
 8008b8a:	18e1      	adds	r1, r4, r3
 8008b8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b90:	1c5a      	adds	r2, r3, #1
 8008b92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b96:	4422      	add	r2, r4
 8008b98:	3302      	adds	r3, #2
 8008b9a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b9e:	e7c5      	b.n	8008b2c <_printf_common+0x58>
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	4622      	mov	r2, r4
 8008ba4:	4649      	mov	r1, r9
 8008ba6:	4638      	mov	r0, r7
 8008ba8:	47c0      	blx	r8
 8008baa:	3001      	adds	r0, #1
 8008bac:	d0e6      	beq.n	8008b7c <_printf_common+0xa8>
 8008bae:	3601      	adds	r6, #1
 8008bb0:	e7d9      	b.n	8008b66 <_printf_common+0x92>
	...

08008bb4 <_printf_i>:
 8008bb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb8:	460c      	mov	r4, r1
 8008bba:	7e27      	ldrb	r7, [r4, #24]
 8008bbc:	4691      	mov	r9, r2
 8008bbe:	2f78      	cmp	r7, #120	; 0x78
 8008bc0:	4680      	mov	r8, r0
 8008bc2:	469a      	mov	sl, r3
 8008bc4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008bc6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008bca:	d807      	bhi.n	8008bdc <_printf_i+0x28>
 8008bcc:	2f62      	cmp	r7, #98	; 0x62
 8008bce:	d80a      	bhi.n	8008be6 <_printf_i+0x32>
 8008bd0:	2f00      	cmp	r7, #0
 8008bd2:	f000 80d9 	beq.w	8008d88 <_printf_i+0x1d4>
 8008bd6:	2f58      	cmp	r7, #88	; 0x58
 8008bd8:	f000 80a4 	beq.w	8008d24 <_printf_i+0x170>
 8008bdc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008be0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008be4:	e03a      	b.n	8008c5c <_printf_i+0xa8>
 8008be6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008bea:	2b15      	cmp	r3, #21
 8008bec:	d8f6      	bhi.n	8008bdc <_printf_i+0x28>
 8008bee:	a001      	add	r0, pc, #4	; (adr r0, 8008bf4 <_printf_i+0x40>)
 8008bf0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008bf4:	08008c4d 	.word	0x08008c4d
 8008bf8:	08008c61 	.word	0x08008c61
 8008bfc:	08008bdd 	.word	0x08008bdd
 8008c00:	08008bdd 	.word	0x08008bdd
 8008c04:	08008bdd 	.word	0x08008bdd
 8008c08:	08008bdd 	.word	0x08008bdd
 8008c0c:	08008c61 	.word	0x08008c61
 8008c10:	08008bdd 	.word	0x08008bdd
 8008c14:	08008bdd 	.word	0x08008bdd
 8008c18:	08008bdd 	.word	0x08008bdd
 8008c1c:	08008bdd 	.word	0x08008bdd
 8008c20:	08008d6f 	.word	0x08008d6f
 8008c24:	08008c91 	.word	0x08008c91
 8008c28:	08008d51 	.word	0x08008d51
 8008c2c:	08008bdd 	.word	0x08008bdd
 8008c30:	08008bdd 	.word	0x08008bdd
 8008c34:	08008d91 	.word	0x08008d91
 8008c38:	08008bdd 	.word	0x08008bdd
 8008c3c:	08008c91 	.word	0x08008c91
 8008c40:	08008bdd 	.word	0x08008bdd
 8008c44:	08008bdd 	.word	0x08008bdd
 8008c48:	08008d59 	.word	0x08008d59
 8008c4c:	680b      	ldr	r3, [r1, #0]
 8008c4e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008c52:	1d1a      	adds	r2, r3, #4
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	600a      	str	r2, [r1, #0]
 8008c58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e0a4      	b.n	8008daa <_printf_i+0x1f6>
 8008c60:	6825      	ldr	r5, [r4, #0]
 8008c62:	6808      	ldr	r0, [r1, #0]
 8008c64:	062e      	lsls	r6, r5, #24
 8008c66:	f100 0304 	add.w	r3, r0, #4
 8008c6a:	d50a      	bpl.n	8008c82 <_printf_i+0xce>
 8008c6c:	6805      	ldr	r5, [r0, #0]
 8008c6e:	600b      	str	r3, [r1, #0]
 8008c70:	2d00      	cmp	r5, #0
 8008c72:	da03      	bge.n	8008c7c <_printf_i+0xc8>
 8008c74:	232d      	movs	r3, #45	; 0x2d
 8008c76:	426d      	negs	r5, r5
 8008c78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c7c:	230a      	movs	r3, #10
 8008c7e:	485e      	ldr	r0, [pc, #376]	; (8008df8 <_printf_i+0x244>)
 8008c80:	e019      	b.n	8008cb6 <_printf_i+0x102>
 8008c82:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008c86:	6805      	ldr	r5, [r0, #0]
 8008c88:	600b      	str	r3, [r1, #0]
 8008c8a:	bf18      	it	ne
 8008c8c:	b22d      	sxthne	r5, r5
 8008c8e:	e7ef      	b.n	8008c70 <_printf_i+0xbc>
 8008c90:	680b      	ldr	r3, [r1, #0]
 8008c92:	6825      	ldr	r5, [r4, #0]
 8008c94:	1d18      	adds	r0, r3, #4
 8008c96:	6008      	str	r0, [r1, #0]
 8008c98:	0628      	lsls	r0, r5, #24
 8008c9a:	d501      	bpl.n	8008ca0 <_printf_i+0xec>
 8008c9c:	681d      	ldr	r5, [r3, #0]
 8008c9e:	e002      	b.n	8008ca6 <_printf_i+0xf2>
 8008ca0:	0669      	lsls	r1, r5, #25
 8008ca2:	d5fb      	bpl.n	8008c9c <_printf_i+0xe8>
 8008ca4:	881d      	ldrh	r5, [r3, #0]
 8008ca6:	2f6f      	cmp	r7, #111	; 0x6f
 8008ca8:	bf0c      	ite	eq
 8008caa:	2308      	moveq	r3, #8
 8008cac:	230a      	movne	r3, #10
 8008cae:	4852      	ldr	r0, [pc, #328]	; (8008df8 <_printf_i+0x244>)
 8008cb0:	2100      	movs	r1, #0
 8008cb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008cb6:	6866      	ldr	r6, [r4, #4]
 8008cb8:	2e00      	cmp	r6, #0
 8008cba:	bfa8      	it	ge
 8008cbc:	6821      	ldrge	r1, [r4, #0]
 8008cbe:	60a6      	str	r6, [r4, #8]
 8008cc0:	bfa4      	itt	ge
 8008cc2:	f021 0104 	bicge.w	r1, r1, #4
 8008cc6:	6021      	strge	r1, [r4, #0]
 8008cc8:	b90d      	cbnz	r5, 8008cce <_printf_i+0x11a>
 8008cca:	2e00      	cmp	r6, #0
 8008ccc:	d04d      	beq.n	8008d6a <_printf_i+0x1b6>
 8008cce:	4616      	mov	r6, r2
 8008cd0:	fbb5 f1f3 	udiv	r1, r5, r3
 8008cd4:	fb03 5711 	mls	r7, r3, r1, r5
 8008cd8:	5dc7      	ldrb	r7, [r0, r7]
 8008cda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008cde:	462f      	mov	r7, r5
 8008ce0:	42bb      	cmp	r3, r7
 8008ce2:	460d      	mov	r5, r1
 8008ce4:	d9f4      	bls.n	8008cd0 <_printf_i+0x11c>
 8008ce6:	2b08      	cmp	r3, #8
 8008ce8:	d10b      	bne.n	8008d02 <_printf_i+0x14e>
 8008cea:	6823      	ldr	r3, [r4, #0]
 8008cec:	07df      	lsls	r7, r3, #31
 8008cee:	d508      	bpl.n	8008d02 <_printf_i+0x14e>
 8008cf0:	6923      	ldr	r3, [r4, #16]
 8008cf2:	6861      	ldr	r1, [r4, #4]
 8008cf4:	4299      	cmp	r1, r3
 8008cf6:	bfde      	ittt	le
 8008cf8:	2330      	movle	r3, #48	; 0x30
 8008cfa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008cfe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d02:	1b92      	subs	r2, r2, r6
 8008d04:	6122      	str	r2, [r4, #16]
 8008d06:	464b      	mov	r3, r9
 8008d08:	4621      	mov	r1, r4
 8008d0a:	4640      	mov	r0, r8
 8008d0c:	f8cd a000 	str.w	sl, [sp]
 8008d10:	aa03      	add	r2, sp, #12
 8008d12:	f7ff fedf 	bl	8008ad4 <_printf_common>
 8008d16:	3001      	adds	r0, #1
 8008d18:	d14c      	bne.n	8008db4 <_printf_i+0x200>
 8008d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d1e:	b004      	add	sp, #16
 8008d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d24:	4834      	ldr	r0, [pc, #208]	; (8008df8 <_printf_i+0x244>)
 8008d26:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008d2a:	680e      	ldr	r6, [r1, #0]
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008d32:	061f      	lsls	r7, r3, #24
 8008d34:	600e      	str	r6, [r1, #0]
 8008d36:	d514      	bpl.n	8008d62 <_printf_i+0x1ae>
 8008d38:	07d9      	lsls	r1, r3, #31
 8008d3a:	bf44      	itt	mi
 8008d3c:	f043 0320 	orrmi.w	r3, r3, #32
 8008d40:	6023      	strmi	r3, [r4, #0]
 8008d42:	b91d      	cbnz	r5, 8008d4c <_printf_i+0x198>
 8008d44:	6823      	ldr	r3, [r4, #0]
 8008d46:	f023 0320 	bic.w	r3, r3, #32
 8008d4a:	6023      	str	r3, [r4, #0]
 8008d4c:	2310      	movs	r3, #16
 8008d4e:	e7af      	b.n	8008cb0 <_printf_i+0xfc>
 8008d50:	6823      	ldr	r3, [r4, #0]
 8008d52:	f043 0320 	orr.w	r3, r3, #32
 8008d56:	6023      	str	r3, [r4, #0]
 8008d58:	2378      	movs	r3, #120	; 0x78
 8008d5a:	4828      	ldr	r0, [pc, #160]	; (8008dfc <_printf_i+0x248>)
 8008d5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008d60:	e7e3      	b.n	8008d2a <_printf_i+0x176>
 8008d62:	065e      	lsls	r6, r3, #25
 8008d64:	bf48      	it	mi
 8008d66:	b2ad      	uxthmi	r5, r5
 8008d68:	e7e6      	b.n	8008d38 <_printf_i+0x184>
 8008d6a:	4616      	mov	r6, r2
 8008d6c:	e7bb      	b.n	8008ce6 <_printf_i+0x132>
 8008d6e:	680b      	ldr	r3, [r1, #0]
 8008d70:	6826      	ldr	r6, [r4, #0]
 8008d72:	1d1d      	adds	r5, r3, #4
 8008d74:	6960      	ldr	r0, [r4, #20]
 8008d76:	600d      	str	r5, [r1, #0]
 8008d78:	0635      	lsls	r5, r6, #24
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	d501      	bpl.n	8008d82 <_printf_i+0x1ce>
 8008d7e:	6018      	str	r0, [r3, #0]
 8008d80:	e002      	b.n	8008d88 <_printf_i+0x1d4>
 8008d82:	0671      	lsls	r1, r6, #25
 8008d84:	d5fb      	bpl.n	8008d7e <_printf_i+0x1ca>
 8008d86:	8018      	strh	r0, [r3, #0]
 8008d88:	2300      	movs	r3, #0
 8008d8a:	4616      	mov	r6, r2
 8008d8c:	6123      	str	r3, [r4, #16]
 8008d8e:	e7ba      	b.n	8008d06 <_printf_i+0x152>
 8008d90:	680b      	ldr	r3, [r1, #0]
 8008d92:	1d1a      	adds	r2, r3, #4
 8008d94:	600a      	str	r2, [r1, #0]
 8008d96:	681e      	ldr	r6, [r3, #0]
 8008d98:	2100      	movs	r1, #0
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	6862      	ldr	r2, [r4, #4]
 8008d9e:	f000 f82f 	bl	8008e00 <memchr>
 8008da2:	b108      	cbz	r0, 8008da8 <_printf_i+0x1f4>
 8008da4:	1b80      	subs	r0, r0, r6
 8008da6:	6060      	str	r0, [r4, #4]
 8008da8:	6863      	ldr	r3, [r4, #4]
 8008daa:	6123      	str	r3, [r4, #16]
 8008dac:	2300      	movs	r3, #0
 8008dae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008db2:	e7a8      	b.n	8008d06 <_printf_i+0x152>
 8008db4:	4632      	mov	r2, r6
 8008db6:	4649      	mov	r1, r9
 8008db8:	4640      	mov	r0, r8
 8008dba:	6923      	ldr	r3, [r4, #16]
 8008dbc:	47d0      	blx	sl
 8008dbe:	3001      	adds	r0, #1
 8008dc0:	d0ab      	beq.n	8008d1a <_printf_i+0x166>
 8008dc2:	6823      	ldr	r3, [r4, #0]
 8008dc4:	079b      	lsls	r3, r3, #30
 8008dc6:	d413      	bmi.n	8008df0 <_printf_i+0x23c>
 8008dc8:	68e0      	ldr	r0, [r4, #12]
 8008dca:	9b03      	ldr	r3, [sp, #12]
 8008dcc:	4298      	cmp	r0, r3
 8008dce:	bfb8      	it	lt
 8008dd0:	4618      	movlt	r0, r3
 8008dd2:	e7a4      	b.n	8008d1e <_printf_i+0x16a>
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	4632      	mov	r2, r6
 8008dd8:	4649      	mov	r1, r9
 8008dda:	4640      	mov	r0, r8
 8008ddc:	47d0      	blx	sl
 8008dde:	3001      	adds	r0, #1
 8008de0:	d09b      	beq.n	8008d1a <_printf_i+0x166>
 8008de2:	3501      	adds	r5, #1
 8008de4:	68e3      	ldr	r3, [r4, #12]
 8008de6:	9903      	ldr	r1, [sp, #12]
 8008de8:	1a5b      	subs	r3, r3, r1
 8008dea:	42ab      	cmp	r3, r5
 8008dec:	dcf2      	bgt.n	8008dd4 <_printf_i+0x220>
 8008dee:	e7eb      	b.n	8008dc8 <_printf_i+0x214>
 8008df0:	2500      	movs	r5, #0
 8008df2:	f104 0619 	add.w	r6, r4, #25
 8008df6:	e7f5      	b.n	8008de4 <_printf_i+0x230>
 8008df8:	08009669 	.word	0x08009669
 8008dfc:	0800967a 	.word	0x0800967a

08008e00 <memchr>:
 8008e00:	4603      	mov	r3, r0
 8008e02:	b510      	push	{r4, lr}
 8008e04:	b2c9      	uxtb	r1, r1
 8008e06:	4402      	add	r2, r0
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	d101      	bne.n	8008e12 <memchr+0x12>
 8008e0e:	2000      	movs	r0, #0
 8008e10:	e003      	b.n	8008e1a <memchr+0x1a>
 8008e12:	7804      	ldrb	r4, [r0, #0]
 8008e14:	3301      	adds	r3, #1
 8008e16:	428c      	cmp	r4, r1
 8008e18:	d1f6      	bne.n	8008e08 <memchr+0x8>
 8008e1a:	bd10      	pop	{r4, pc}

08008e1c <memcpy>:
 8008e1c:	440a      	add	r2, r1
 8008e1e:	4291      	cmp	r1, r2
 8008e20:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e24:	d100      	bne.n	8008e28 <memcpy+0xc>
 8008e26:	4770      	bx	lr
 8008e28:	b510      	push	{r4, lr}
 8008e2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e2e:	4291      	cmp	r1, r2
 8008e30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e34:	d1f9      	bne.n	8008e2a <memcpy+0xe>
 8008e36:	bd10      	pop	{r4, pc}

08008e38 <memmove>:
 8008e38:	4288      	cmp	r0, r1
 8008e3a:	b510      	push	{r4, lr}
 8008e3c:	eb01 0402 	add.w	r4, r1, r2
 8008e40:	d902      	bls.n	8008e48 <memmove+0x10>
 8008e42:	4284      	cmp	r4, r0
 8008e44:	4623      	mov	r3, r4
 8008e46:	d807      	bhi.n	8008e58 <memmove+0x20>
 8008e48:	1e43      	subs	r3, r0, #1
 8008e4a:	42a1      	cmp	r1, r4
 8008e4c:	d008      	beq.n	8008e60 <memmove+0x28>
 8008e4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e56:	e7f8      	b.n	8008e4a <memmove+0x12>
 8008e58:	4601      	mov	r1, r0
 8008e5a:	4402      	add	r2, r0
 8008e5c:	428a      	cmp	r2, r1
 8008e5e:	d100      	bne.n	8008e62 <memmove+0x2a>
 8008e60:	bd10      	pop	{r4, pc}
 8008e62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e6a:	e7f7      	b.n	8008e5c <memmove+0x24>

08008e6c <_free_r>:
 8008e6c:	b538      	push	{r3, r4, r5, lr}
 8008e6e:	4605      	mov	r5, r0
 8008e70:	2900      	cmp	r1, #0
 8008e72:	d043      	beq.n	8008efc <_free_r+0x90>
 8008e74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e78:	1f0c      	subs	r4, r1, #4
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	bfb8      	it	lt
 8008e7e:	18e4      	addlt	r4, r4, r3
 8008e80:	f000 f8d0 	bl	8009024 <__malloc_lock>
 8008e84:	4a1e      	ldr	r2, [pc, #120]	; (8008f00 <_free_r+0x94>)
 8008e86:	6813      	ldr	r3, [r2, #0]
 8008e88:	4610      	mov	r0, r2
 8008e8a:	b933      	cbnz	r3, 8008e9a <_free_r+0x2e>
 8008e8c:	6063      	str	r3, [r4, #4]
 8008e8e:	6014      	str	r4, [r2, #0]
 8008e90:	4628      	mov	r0, r5
 8008e92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e96:	f000 b8cb 	b.w	8009030 <__malloc_unlock>
 8008e9a:	42a3      	cmp	r3, r4
 8008e9c:	d90a      	bls.n	8008eb4 <_free_r+0x48>
 8008e9e:	6821      	ldr	r1, [r4, #0]
 8008ea0:	1862      	adds	r2, r4, r1
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	bf01      	itttt	eq
 8008ea6:	681a      	ldreq	r2, [r3, #0]
 8008ea8:	685b      	ldreq	r3, [r3, #4]
 8008eaa:	1852      	addeq	r2, r2, r1
 8008eac:	6022      	streq	r2, [r4, #0]
 8008eae:	6063      	str	r3, [r4, #4]
 8008eb0:	6004      	str	r4, [r0, #0]
 8008eb2:	e7ed      	b.n	8008e90 <_free_r+0x24>
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	b10b      	cbz	r3, 8008ebe <_free_r+0x52>
 8008eba:	42a3      	cmp	r3, r4
 8008ebc:	d9fa      	bls.n	8008eb4 <_free_r+0x48>
 8008ebe:	6811      	ldr	r1, [r2, #0]
 8008ec0:	1850      	adds	r0, r2, r1
 8008ec2:	42a0      	cmp	r0, r4
 8008ec4:	d10b      	bne.n	8008ede <_free_r+0x72>
 8008ec6:	6820      	ldr	r0, [r4, #0]
 8008ec8:	4401      	add	r1, r0
 8008eca:	1850      	adds	r0, r2, r1
 8008ecc:	4283      	cmp	r3, r0
 8008ece:	6011      	str	r1, [r2, #0]
 8008ed0:	d1de      	bne.n	8008e90 <_free_r+0x24>
 8008ed2:	6818      	ldr	r0, [r3, #0]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	4401      	add	r1, r0
 8008ed8:	6011      	str	r1, [r2, #0]
 8008eda:	6053      	str	r3, [r2, #4]
 8008edc:	e7d8      	b.n	8008e90 <_free_r+0x24>
 8008ede:	d902      	bls.n	8008ee6 <_free_r+0x7a>
 8008ee0:	230c      	movs	r3, #12
 8008ee2:	602b      	str	r3, [r5, #0]
 8008ee4:	e7d4      	b.n	8008e90 <_free_r+0x24>
 8008ee6:	6820      	ldr	r0, [r4, #0]
 8008ee8:	1821      	adds	r1, r4, r0
 8008eea:	428b      	cmp	r3, r1
 8008eec:	bf01      	itttt	eq
 8008eee:	6819      	ldreq	r1, [r3, #0]
 8008ef0:	685b      	ldreq	r3, [r3, #4]
 8008ef2:	1809      	addeq	r1, r1, r0
 8008ef4:	6021      	streq	r1, [r4, #0]
 8008ef6:	6063      	str	r3, [r4, #4]
 8008ef8:	6054      	str	r4, [r2, #4]
 8008efa:	e7c9      	b.n	8008e90 <_free_r+0x24>
 8008efc:	bd38      	pop	{r3, r4, r5, pc}
 8008efe:	bf00      	nop
 8008f00:	200002d8 	.word	0x200002d8

08008f04 <_malloc_r>:
 8008f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f06:	1ccd      	adds	r5, r1, #3
 8008f08:	f025 0503 	bic.w	r5, r5, #3
 8008f0c:	3508      	adds	r5, #8
 8008f0e:	2d0c      	cmp	r5, #12
 8008f10:	bf38      	it	cc
 8008f12:	250c      	movcc	r5, #12
 8008f14:	2d00      	cmp	r5, #0
 8008f16:	4606      	mov	r6, r0
 8008f18:	db01      	blt.n	8008f1e <_malloc_r+0x1a>
 8008f1a:	42a9      	cmp	r1, r5
 8008f1c:	d903      	bls.n	8008f26 <_malloc_r+0x22>
 8008f1e:	230c      	movs	r3, #12
 8008f20:	6033      	str	r3, [r6, #0]
 8008f22:	2000      	movs	r0, #0
 8008f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f26:	f000 f87d 	bl	8009024 <__malloc_lock>
 8008f2a:	4921      	ldr	r1, [pc, #132]	; (8008fb0 <_malloc_r+0xac>)
 8008f2c:	680a      	ldr	r2, [r1, #0]
 8008f2e:	4614      	mov	r4, r2
 8008f30:	b99c      	cbnz	r4, 8008f5a <_malloc_r+0x56>
 8008f32:	4f20      	ldr	r7, [pc, #128]	; (8008fb4 <_malloc_r+0xb0>)
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	b923      	cbnz	r3, 8008f42 <_malloc_r+0x3e>
 8008f38:	4621      	mov	r1, r4
 8008f3a:	4630      	mov	r0, r6
 8008f3c:	f000 f862 	bl	8009004 <_sbrk_r>
 8008f40:	6038      	str	r0, [r7, #0]
 8008f42:	4629      	mov	r1, r5
 8008f44:	4630      	mov	r0, r6
 8008f46:	f000 f85d 	bl	8009004 <_sbrk_r>
 8008f4a:	1c43      	adds	r3, r0, #1
 8008f4c:	d123      	bne.n	8008f96 <_malloc_r+0x92>
 8008f4e:	230c      	movs	r3, #12
 8008f50:	4630      	mov	r0, r6
 8008f52:	6033      	str	r3, [r6, #0]
 8008f54:	f000 f86c 	bl	8009030 <__malloc_unlock>
 8008f58:	e7e3      	b.n	8008f22 <_malloc_r+0x1e>
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	1b5b      	subs	r3, r3, r5
 8008f5e:	d417      	bmi.n	8008f90 <_malloc_r+0x8c>
 8008f60:	2b0b      	cmp	r3, #11
 8008f62:	d903      	bls.n	8008f6c <_malloc_r+0x68>
 8008f64:	6023      	str	r3, [r4, #0]
 8008f66:	441c      	add	r4, r3
 8008f68:	6025      	str	r5, [r4, #0]
 8008f6a:	e004      	b.n	8008f76 <_malloc_r+0x72>
 8008f6c:	6863      	ldr	r3, [r4, #4]
 8008f6e:	42a2      	cmp	r2, r4
 8008f70:	bf0c      	ite	eq
 8008f72:	600b      	streq	r3, [r1, #0]
 8008f74:	6053      	strne	r3, [r2, #4]
 8008f76:	4630      	mov	r0, r6
 8008f78:	f000 f85a 	bl	8009030 <__malloc_unlock>
 8008f7c:	f104 000b 	add.w	r0, r4, #11
 8008f80:	1d23      	adds	r3, r4, #4
 8008f82:	f020 0007 	bic.w	r0, r0, #7
 8008f86:	1ac2      	subs	r2, r0, r3
 8008f88:	d0cc      	beq.n	8008f24 <_malloc_r+0x20>
 8008f8a:	1a1b      	subs	r3, r3, r0
 8008f8c:	50a3      	str	r3, [r4, r2]
 8008f8e:	e7c9      	b.n	8008f24 <_malloc_r+0x20>
 8008f90:	4622      	mov	r2, r4
 8008f92:	6864      	ldr	r4, [r4, #4]
 8008f94:	e7cc      	b.n	8008f30 <_malloc_r+0x2c>
 8008f96:	1cc4      	adds	r4, r0, #3
 8008f98:	f024 0403 	bic.w	r4, r4, #3
 8008f9c:	42a0      	cmp	r0, r4
 8008f9e:	d0e3      	beq.n	8008f68 <_malloc_r+0x64>
 8008fa0:	1a21      	subs	r1, r4, r0
 8008fa2:	4630      	mov	r0, r6
 8008fa4:	f000 f82e 	bl	8009004 <_sbrk_r>
 8008fa8:	3001      	adds	r0, #1
 8008faa:	d1dd      	bne.n	8008f68 <_malloc_r+0x64>
 8008fac:	e7cf      	b.n	8008f4e <_malloc_r+0x4a>
 8008fae:	bf00      	nop
 8008fb0:	200002d8 	.word	0x200002d8
 8008fb4:	200002dc 	.word	0x200002dc

08008fb8 <_realloc_r>:
 8008fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fba:	4607      	mov	r7, r0
 8008fbc:	4614      	mov	r4, r2
 8008fbe:	460e      	mov	r6, r1
 8008fc0:	b921      	cbnz	r1, 8008fcc <_realloc_r+0x14>
 8008fc2:	4611      	mov	r1, r2
 8008fc4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008fc8:	f7ff bf9c 	b.w	8008f04 <_malloc_r>
 8008fcc:	b922      	cbnz	r2, 8008fd8 <_realloc_r+0x20>
 8008fce:	f7ff ff4d 	bl	8008e6c <_free_r>
 8008fd2:	4625      	mov	r5, r4
 8008fd4:	4628      	mov	r0, r5
 8008fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fd8:	f000 f830 	bl	800903c <_malloc_usable_size_r>
 8008fdc:	42a0      	cmp	r0, r4
 8008fde:	d20f      	bcs.n	8009000 <_realloc_r+0x48>
 8008fe0:	4621      	mov	r1, r4
 8008fe2:	4638      	mov	r0, r7
 8008fe4:	f7ff ff8e 	bl	8008f04 <_malloc_r>
 8008fe8:	4605      	mov	r5, r0
 8008fea:	2800      	cmp	r0, #0
 8008fec:	d0f2      	beq.n	8008fd4 <_realloc_r+0x1c>
 8008fee:	4631      	mov	r1, r6
 8008ff0:	4622      	mov	r2, r4
 8008ff2:	f7ff ff13 	bl	8008e1c <memcpy>
 8008ff6:	4631      	mov	r1, r6
 8008ff8:	4638      	mov	r0, r7
 8008ffa:	f7ff ff37 	bl	8008e6c <_free_r>
 8008ffe:	e7e9      	b.n	8008fd4 <_realloc_r+0x1c>
 8009000:	4635      	mov	r5, r6
 8009002:	e7e7      	b.n	8008fd4 <_realloc_r+0x1c>

08009004 <_sbrk_r>:
 8009004:	b538      	push	{r3, r4, r5, lr}
 8009006:	2300      	movs	r3, #0
 8009008:	4d05      	ldr	r5, [pc, #20]	; (8009020 <_sbrk_r+0x1c>)
 800900a:	4604      	mov	r4, r0
 800900c:	4608      	mov	r0, r1
 800900e:	602b      	str	r3, [r5, #0]
 8009010:	f7f8 fd62 	bl	8001ad8 <_sbrk>
 8009014:	1c43      	adds	r3, r0, #1
 8009016:	d102      	bne.n	800901e <_sbrk_r+0x1a>
 8009018:	682b      	ldr	r3, [r5, #0]
 800901a:	b103      	cbz	r3, 800901e <_sbrk_r+0x1a>
 800901c:	6023      	str	r3, [r4, #0]
 800901e:	bd38      	pop	{r3, r4, r5, pc}
 8009020:	20000fb8 	.word	0x20000fb8

08009024 <__malloc_lock>:
 8009024:	4801      	ldr	r0, [pc, #4]	; (800902c <__malloc_lock+0x8>)
 8009026:	f000 b811 	b.w	800904c <__retarget_lock_acquire_recursive>
 800902a:	bf00      	nop
 800902c:	20000fc0 	.word	0x20000fc0

08009030 <__malloc_unlock>:
 8009030:	4801      	ldr	r0, [pc, #4]	; (8009038 <__malloc_unlock+0x8>)
 8009032:	f000 b80c 	b.w	800904e <__retarget_lock_release_recursive>
 8009036:	bf00      	nop
 8009038:	20000fc0 	.word	0x20000fc0

0800903c <_malloc_usable_size_r>:
 800903c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009040:	1f18      	subs	r0, r3, #4
 8009042:	2b00      	cmp	r3, #0
 8009044:	bfbc      	itt	lt
 8009046:	580b      	ldrlt	r3, [r1, r0]
 8009048:	18c0      	addlt	r0, r0, r3
 800904a:	4770      	bx	lr

0800904c <__retarget_lock_acquire_recursive>:
 800904c:	4770      	bx	lr

0800904e <__retarget_lock_release_recursive>:
 800904e:	4770      	bx	lr

08009050 <_init>:
 8009050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009052:	bf00      	nop
 8009054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009056:	bc08      	pop	{r3}
 8009058:	469e      	mov	lr, r3
 800905a:	4770      	bx	lr

0800905c <_fini>:
 800905c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800905e:	bf00      	nop
 8009060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009062:	bc08      	pop	{r3}
 8009064:	469e      	mov	lr, r3
 8009066:	4770      	bx	lr
