# Asynchronous-FIFO
An asynchronous FIFO implementation on a FPGA (NEXYS4DDR) 
![alt text](https://github.com/SnrNotHere16/Asynchronous-FIFO/blob/main/Images/Title.PNG)
![alt text](https://github.com/SnrNotHere16/Asynchronous-FIFO/blob/main/Images/210255.jpg)
# Block Diagram 
![alt text](https://github.com/SnrNotHere16/Asynchronous-FIFO/blob/main/Images/AsyncFIFOBlock.jpg)
# Testbench 
Full testbench 
![alt text](https://github.com/SnrNotHere16/Asynchronous-FIFO/blob/main/Images/FullTestbench.PNG)
Write full portion 
![alt text](https://github.com/SnrNotHere16/Asynchronous-FIFO/blob/main/Images/WriteFullTBPortion.PNG)
Read empty portion 
![alt text](https://github.com/SnrNotHere16/Asynchronous-FIFO/blob/main/Images/ReadEmptyTBPortion.PNG)
# FPGA images 
Empty FIFO <br/>
![alt text](https://github.com/SnrNotHere16/Asynchronous-FIFO/blob/main/Images/210257.jpg) <br/>
Write to FIFO <br/>
![alt text](https://github.com/SnrNotHere16/Asynchronous-FIFO/blob/main/Images/210256.jpg) <br/>
Full FIFO <br/>
![alt text](https://github.com/SnrNotHere16/Asynchronous-FIFO/blob/main/Images/210253.jpg)


