{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649446787462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649446787469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 15:39:47 2022 " "Processing started: Fri Apr 08 15:39:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649446787469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446787469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL6 -c Yongru_Pan_VHDL6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL6 -c Yongru_Pan_VHDL6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446787469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649446787956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.0/yongru_pan_vhdl4/chenyi_xu_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.0/yongru_pan_vhdl4/chenyi_xu_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenyi_xu_wrapper-wrapper_arch " "Found design unit 1: chenyi_xu_wrapper-wrapper_arch" {  } { { "../Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796117 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenyi_xu_wrapper " "Found entity 1: chenyi_xu_wrapper" {  } { { "../Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446796117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.0/yongru_pan_vhdl5/yongru_pan_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.0/yongru_pan_vhdl5/yongru_pan_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_clock_divider-Clock_div_Behav " "Found design unit 1: Yongru_Pan_clock_divider-Clock_div_Behav" {  } { { "../Yongru_Pan_VHDL5/Yongru_Pan_clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_clock_divider " "Found entity 1: Yongru_Pan_clock_divider" {  } { { "../Yongru_Pan_VHDL5/Yongru_Pan_clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446796121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.0/yongru_pan_vhdl4/seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.0/yongru_pan_vhdl4/seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "../Yongru_Pan_VHDL4/seven_segment_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/seven_segment_decoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796125 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "../Yongru_Pan_VHDL4/seven_segment_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/seven_segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446796125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch " "Found design unit 1: ROM-arch" {  } { { "ROM.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796128 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446796128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.0/yongru_pan_vhdl5/yongru_pan_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.0/yongru_pan_vhdl5/yongru_pan_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_counter-Counter_Behav " "Found design unit 1: Yongru_Pan_counter-Counter_Behav" {  } { { "../Yongru_Pan_VHDL5/Yongru_Pan_counter.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796131 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_counter " "Found entity 1: Yongru_Pan_counter" {  } { { "../Yongru_Pan_VHDL5/Yongru_Pan_counter.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL5/Yongru_Pan_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446796131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yongru_pan_sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_sequence_detector-sd_behavioral " "Found design unit 1: Yongru_Pan_sequence_detector-sd_behavioral" {  } { { "Yongru_Pan_sequence_detector.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_sequence_detector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796134 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_sequence_detector " "Found entity 1: Yongru_Pan_sequence_detector" {  } { { "Yongru_Pan_sequence_detector.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_sequence_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446796134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yongru_pan_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_wrapper-wrapper_behavioral " "Found design unit 1: Yongru_Pan_wrapper-wrapper_behavioral" {  } { { "Yongru_Pan_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_wrapper.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_wrapper " "Found entity 1: Yongru_Pan_wrapper" {  } { { "Yongru_Pan_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_wrapper.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446796139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chenyi_xu_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chenyi_xu_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Chenyi_Xu_FSM-Behavioral " "Found design unit 1: Chenyi_Xu_FSM-Behavioral" {  } { { "Chenyi_Xu_FSM.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Chenyi_Xu_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796142 ""} { "Info" "ISGN_ENTITY_NAME" "1 Chenyi_Xu_FSM " "Found entity 1: Chenyi_Xu_FSM" {  } { { "Chenyi_Xu_FSM.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Chenyi_Xu_FSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649446796142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446796142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Yongru_Pan_wrapper " "Elaborating entity \"Yongru_Pan_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649446796174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Yongru_Pan_clock_divider Yongru_Pan_clock_divider:stage0 " "Elaborating entity \"Yongru_Pan_clock_divider\" for hierarchy \"Yongru_Pan_clock_divider:stage0\"" {  } { { "Yongru_Pan_wrapper.vhd" "stage0" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_wrapper.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649446796183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:stage1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:stage1\"" {  } { { "Yongru_Pan_wrapper.vhd" "stage1" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_wrapper.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649446796185 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sevenSegment_ROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used explicit default value for signal \"sevenSegment_ROM\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/ROM.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1649446796186 "|Yongru_Pan_wrapper|ROM:stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Yongru_Pan_sequence_detector Yongru_Pan_sequence_detector:stage2 " "Elaborating entity \"Yongru_Pan_sequence_detector\" for hierarchy \"Yongru_Pan_sequence_detector:stage2\"" {  } { { "Yongru_Pan_wrapper.vhd" "stage2" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_wrapper.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649446796187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chenyi_Xu_FSM Yongru_Pan_sequence_detector:stage2\|Chenyi_Xu_FSM:stage0 " "Elaborating entity \"Chenyi_Xu_FSM\" for hierarchy \"Yongru_Pan_sequence_detector:stage2\|Chenyi_Xu_FSM:stage0\"" {  } { { "Yongru_Pan_sequence_detector.vhd" "stage0" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_sequence_detector.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649446796188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Yongru_Pan_counter Yongru_Pan_sequence_detector:stage2\|Yongru_Pan_counter:stage1 " "Elaborating entity \"Yongru_Pan_counter\" for hierarchy \"Yongru_Pan_sequence_detector:stage2\|Yongru_Pan_counter:stage1\"" {  } { { "Yongru_Pan_sequence_detector.vhd" "stage1" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_sequence_detector.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649446796190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:stage3 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:stage3\"" {  } { { "Yongru_Pan_wrapper.vhd" "stage3" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL6/Yongru_Pan_wrapper.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649446796194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649446796675 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649446796863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649446796963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649446796963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649446796992 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649446796992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649446796992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649446796992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649446797004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 15:39:57 2022 " "Processing ended: Fri Apr 08 15:39:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649446797004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649446797004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649446797004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649446797004 ""}
