;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 60, 0
	SUB @0, @2
	SLT 60, 0
	JMP 215, 208
	ADD -12, @10
	JMP 215, 208
	CMP @51, <6
	SUB 213, 208
	JMP 215, 208
	ADD 210, 60
	ADD -140, 802
	SPL <120, 6
	SUB @0, @2
	SPL <101, 107
	SUB @551, <6
	JMP @12, @108
	DAT #-1, #-20
	SPL -100, -620
	ADD 210, 60
	ADD -140, 802
	MOV 21, <20
	SPL <101, 107
	DJN @12, #102
	ADD -12, @10
	SUB @127, 100
	CMP @0, @2
	DAT #-1, #-20
	SLT 210, 60
	ADD -12, @10
	ADD 210, 60
	SPL @12, #102
	SPL 821, #20
	ADD -12, @10
	DJN <121, 103
	DAT <82, <102
	SLT 121, 20
	SUB -12, @10
	JMP <120, 6
	SPL <120, 6
	SPL <51, @6
	JMP -12, #10
	JMP @12, #102
	ADD 512, 60
	SPL 0, #1
	CMP #12, @103
