; Generated by holtek-gcc v3.19, Thu Mar 25 17:35:59 2021
; 
; Configuration:
;       with long instruction
;       Multi-ROM, Multi-RAM
;       bits_per_rom_unit:16
;       with mp1
;       with tbhp, address(0x9)
;          Use tabrd-const
;       
; SFR address of long-instruction arch:
;    mp0 = -1,1,0
;    mp1 = 4,3,2
;    mp2 = 14,13,12
;    tbp = 9,7,8
;    acc = 5
;    pcl = 6
;    status = 10
;    bp = 11
;    intc = 75
;       
;       
; use 'tabrdc' instead of 'tabrd'
;       

#pragma translator "holtek-gcc 4.6.4" "3.19" "build 20130711"
; Rebuild 718

ir equ [2]
mp equ [3]
sbp equ [4]
acc equ [5]
bp equ [11]
tblp equ [7]
tbhp equ [9]
status equ [10]
c equ [10].0
ac equ [10].1
z equ [10].2
ov equ [10].3
cz equ [10].6
sc equ [10].7
intc equ [75]

extern ra:byte
extern rb:byte
extern rc:byte
extern rd:byte
extern re:byte
extern rf:byte
extern rg:byte
extern rh:byte
extern _Crom2Prom:near
extern _Crom2PromNext:near

RAMBANK 0 @BITDATASEC, @BITDATASEC1
@HCCINIT	.section 'data'
@HCCINIT0	.section 'data'
@BITDATASEC	 .section 'data'
@BITDATASEC1	 .section 'data'

#pragma debug scope 1 1
	extern __DELAY3:near
	extern __DELAYX3:near
	extern __DELAYX6:near
	extern __DELAYY5:near
	extern __DELAYY3:near
	extern _builtin_holtek_delay_2:byte
___ucr1 equ [124]
___ucr2 equ [125]
___brg equ [127]
___intc3 equ [78]
___intc0 equ [75]
___pbs0 equ [98]
___pas1 equ [97]
___ifs0 equ [81]
public _Drv_UART0_Init
#pragma debug scope 2 1
#line 11 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
_Drv_UART0_Init .section 'code'
_Drv_UART0_Init proc
#line 12 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [124].6
#line 13 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [124].5
#line 14 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [124].4
#line 15 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [124].3
#line 16 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [124].2
#line 17 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [125].5
#line 18 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	mov a,51
	mov [127],a
#line 19 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [125].4
#line 22 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [124].7
#line 23 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [125].7
#line 24 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [125].6
#line 28 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [125].2
#line 33 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [78].5
#line 34 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [78].1
#line 36 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [75].0
#line 38 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [98].5
#line 39 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [98].4
#line 41 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [97].3
#line 42 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [97].2
#line 44 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	set [81].1
#line 45 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr [81].0
	ret
_Drv_UART0_Init endp
#line 45 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
#pragma debug scope 1 1
___usr equ [123]
___acc equ [5]
___txr_rxr equ [126]
public _USIM0_ISR
#pragma debug scope 3 1
#line 51 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
rombank 0 @USIM0_ISR_code
@USIM0_ISR_code .section at 52 'code'
	mov r1,a
	mov a,bp
	clr bp
	jmp _USIM0_ISR
ROMBANK 0 _USIM0_ISR
#pragma debug scope 1 1
@dummy52 proc
	call _USIM0_ISR
@dummy52 endp
#pragma debug scope 4 1
_USIM0_ISR .section 'code'
_USIM0_ISR proc
	mov r2,a
	mov a, status
	mov r3,a
	mov a,mp
	mov r4,a
	mov a,sbp
	mov r5,a
	mov a,tblp
	mov r6,a
	mov a,tbhp
	mov r7,a
#line 59 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	clr ra
	sz [123].6
	inc ra
	clr rc
	sz [123].5
	inc rc
	clr rb
	sz [123].4
	inc rb
	mov a,rc
	orm a,ra
	mov a,rb
	orm a,ra
	snz ra
	jmp _L3
#line 61 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	mov a,[123]
	mov [5],a
#line 62 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	mov a,[126]
	mov [5],a
_L3:
#line 65 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	mov a,[123]
	mov ra,a
#line 70 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	snz [123].2
	jmp _L2
#line 73 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	mov a,[126]
	mov _data_temp[0],a
#line 74 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
	mov a,_data_temp[0]
	mov ra,a
	mov a,ra
	fcall _uart_receive_input
_L2:
	mov a,r2
	mov bp,a
	mov a,r3
	mov status,a
	mov a,r4
	mov mp,a
	mov a,r5
	mov sbp,a
	mov a,r6
	mov tblp,a
	mov a,r7
	mov tbhp,a
	tabrdc acc
	mov a,r1
	reti
_USIM0_ISR endp

#line 74 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
#pragma debug scope 1 1
#line 49 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_USIM.c"
public _data_temp
@HCCINIT0_data_temp .section 'data'
_data_temp	db 0
#pragma debug variable 8 1 _data_temp "data_temp"

@HCCINIT .section 'data'
#pragma debug variable 8 1 ___acc "__acc" 1
#pragma debug struct_begin 42 "__intc0_bits"
#pragma debug field 21 8 0 1 "__emi" ;0,1
#pragma debug field 21 8 0 1 "__int0e" ;1,1
#pragma debug field 21 8 0 1 "__sdc0e" ;2,1
#pragma debug field 21 8 0 1 "__mf0e" ;3,1
#pragma debug field 21 8 0 1 "__int0f" ;4,1
#pragma debug field 21 8 0 1 "__sdc0f" ;5,1
#pragma debug field 21 8 0 1 "__mf0f" ;6,1
#pragma debug field 21 8 0 1 ;7,1
#pragma debug struct_end
#pragma debug union_begin 43 ""
#pragma debug field 2 42 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 43 1 ___intc0 "__intc0" 1
#pragma debug struct_begin 44 "__intc3_bits"
#pragma debug field 21 8 0 1 "__dee" ;0,1
#pragma debug field 21 8 0 1 "__uarte" ;1,1
#pragma debug field 21 8 0 2 ;2,2
#pragma debug field 21 8 0 1 "__def" ;4,1
#pragma debug field 21 8 0 1 "__uartf" ;5,1
#pragma debug field 21 8 0 2 ;6,2
#pragma debug struct_end
#pragma debug union_begin 45 ""
#pragma debug field 2 44 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 45 1 ___intc3 "__intc3" 1
#pragma debug struct_begin 46 "__ifs0_bits"
#pragma debug field 21 8 0 1 "__ifs00" ;0,1
#pragma debug field 21 8 0 1 "__ifs01" ;1,1
#pragma debug field 21 8 0 1 "__ifs02" ;2,1
#pragma debug field 21 8 0 1 "__ifs03" ;3,1
#pragma debug field 21 8 0 1 "__ifs04" ;4,1
#pragma debug field 21 8 0 1 "__ifs05" ;5,1
#pragma debug field 21 8 0 1 "__ifs06" ;6,1
#pragma debug field 21 8 0 1 "__ifs07" ;7,1
#pragma debug struct_end
#pragma debug union_begin 47 ""
#pragma debug field 2 46 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 47 1 ___ifs0 "__ifs0" 1
#pragma debug struct_begin 48 "__pas1_bits"
#pragma debug field 21 8 0 1 "__pas10" ;0,1
#pragma debug field 21 8 0 1 "__pas11" ;1,1
#pragma debug field 21 8 0 1 "__pas12" ;2,1
#pragma debug field 21 8 0 1 "__pas13" ;3,1
#pragma debug field 21 8 0 1 "__pas14" ;4,1
#pragma debug field 21 8 0 1 "__pas15" ;5,1
#pragma debug field 21 8 0 1 "__pas16" ;6,1
#pragma debug field 21 8 0 1 "__pas17" ;7,1
#pragma debug struct_end
#pragma debug union_begin 49 ""
#pragma debug field 2 48 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 49 1 ___pas1 "__pas1" 1
#pragma debug struct_begin 50 "__pbs0_bits"
#pragma debug field 21 8 0 1 "__pbs00" ;0,1
#pragma debug field 21 8 0 1 "__pbs01" ;1,1
#pragma debug field 21 8 0 1 "__pbs02" ;2,1
#pragma debug field 21 8 0 1 "__pbs03" ;3,1
#pragma debug field 21 8 0 1 "__pbs04" ;4,1
#pragma debug field 21 8 0 1 "__pbs05" ;5,1
#pragma debug field 21 8 0 1 "__pbs06" ;6,1
#pragma debug field 21 8 0 1 "__pbs07" ;7,1
#pragma debug struct_end
#pragma debug union_begin 51 ""
#pragma debug field 2 50 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 51 1 ___pbs0 "__pbs0" 1
#pragma debug struct_begin 52 "__usr_bits"
#pragma debug field 21 8 0 1 "__txif" ;0,1
#pragma debug field 21 8 0 1 "__tidle" ;1,1
#pragma debug field 21 8 0 1 "__rxif" ;2,1
#pragma debug field 21 8 0 1 "__ridle" ;3,1
#pragma debug field 21 8 0 1 "__oerr" ;4,1
#pragma debug field 21 8 0 1 "__ferr" ;5,1
#pragma debug field 21 8 0 1 "__nf" ;6,1
#pragma debug field 21 8 0 1 "__perr" ;7,1
#pragma debug struct_end
#pragma debug union_begin 53 ""
#pragma debug field 2 52 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 53 1 ___usr "__usr" 1
#pragma debug struct_begin 54 "__ucr1_bits"
#pragma debug field 21 8 0 1 "__tx8" ;0,1
#pragma debug field 21 8 0 1 "__rx8" ;1,1
#pragma debug field 21 8 0 1 "__txbrk" ;2,1
#pragma debug field 21 8 0 1 "__stops" ;3,1
#pragma debug field 21 8 0 1 "__prt" ;4,1
#pragma debug field 21 8 0 1 "__pren" ;5,1
#pragma debug field 21 8 0 1 "__bno" ;6,1
#pragma debug field 21 8 0 1 "__uarten" ;7,1
#pragma debug struct_end
#pragma debug union_begin 55 ""
#pragma debug field 2 54 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 55 1 ___ucr1 "__ucr1" 1
#pragma debug struct_begin 56 "__ucr2_bits"
#pragma debug field 21 8 0 1 "__teie" ;0,1
#pragma debug field 21 8 0 1 "__tiie" ;1,1
#pragma debug field 21 8 0 1 "__rie" ;2,1
#pragma debug field 21 8 0 1 "__wake" ;3,1
#pragma debug field 21 8 0 1 "__adden" ;4,1
#pragma debug field 21 8 0 1 "__brgh" ;5,1
#pragma debug field 21 8 0 1 "__rxen" ;6,1
#pragma debug field 21 8 0 1 "__txen" ;7,1
#pragma debug struct_end
#pragma debug union_begin 57 ""
#pragma debug field 2 56 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 57 1 ___ucr2 "__ucr2" 1
#pragma debug struct_begin 58 "__txr_rxr_bits"
#pragma debug field 21 8 0 1 "__txrx0" ;0,1
#pragma debug field 21 8 0 1 "__txrx1" ;1,1
#pragma debug field 21 8 0 1 "__txrx2" ;2,1
#pragma debug field 21 8 0 1 "__txrx3" ;3,1
#pragma debug field 21 8 0 1 "__txrx4" ;4,1
#pragma debug field 21 8 0 1 "__txrx5" ;5,1
#pragma debug field 21 8 0 1 "__txrx6" ;6,1
#pragma debug field 21 8 0 1 "__txrx7" ;7,1
#pragma debug struct_end
#pragma debug union_begin 59 ""
#pragma debug field 2 58 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 59 1 ___txr_rxr "__txr_rxr" 1
#pragma debug struct_begin 60 "__brg_bits"
#pragma debug field 21 8 0 1 "__brg0" ;0,1
#pragma debug field 21 8 0 1 "__brg1" ;1,1
#pragma debug field 21 8 0 1 "__brg2" ;2,1
#pragma debug field 21 8 0 1 "__brg3" ;3,1
#pragma debug field 21 8 0 1 "__brg4" ;4,1
#pragma debug field 21 8 0 1 "__brg5" ;5,1
#pragma debug field 21 8 0 1 "__brg6" ;6,1
#pragma debug field 21 8 0 1 "__brg7" ;7,1
#pragma debug struct_end
#pragma debug union_begin 61 ""
#pragma debug field 2 60 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 61 1 ___brg "__brg" 1
extern r1:byte
extern r2:byte
extern r3:byte
extern r4:byte
extern r5:byte
extern r6:byte
extern r7:byte
extern _uart_receive_input:near

; 
; Generated by holtek-gcc v3.19, Thu Mar 25 17:35:59 2021
; Rebuild 718
; end of file
