Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.3/bin/unwrapped/win64.o/xelab.exe -wto d2b764374c91499c84264593b0e94e95 --debug typical --relax --include ../../../styx_uvga.srcs/sources_1/imports/styx -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot styxcpu_soc_behav xil_defaultlib.styxcpu_soc xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_top.v" Line 140. Module uart_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_wb.v" Line 142. Module uart_wb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v" Line 231. Module uart_regs has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_transmitter.v" Line 154. Module uart_transmitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v" Line 144. Module uart_tfifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_sync_flops.v" Line 71. Module uart_sync_flops(width=1,init_value=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_receiver.v" Line 198. Module uart_receiver has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v" Line 150. Module uart_rfifo(fifo_width=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_debug_if.v" Line 89. Module uart_debug_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_top.v" Line 61. Module wb_conmax_top_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_rf.v" Line 61. Module wb_conmax_rf(rf_addr=4'b1111,dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_top.v" Line 140. Module uart_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_wb.v" Line 142. Module uart_wb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v" Line 231. Module uart_regs has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_transmitter.v" Line 154. Module uart_transmitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v" Line 144. Module uart_tfifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_sync_flops.v" Line 71. Module uart_sync_flops(width=1,init_value=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_receiver.v" Line 198. Module uart_receiver has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v" Line 150. Module uart_rfifo(fifo_width=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_debug_if.v" Line 89. Module uart_debug_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_top.v" Line 61. Module wb_conmax_top_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" Line 61. Module wb_conmax_master_if(dw=32,aw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" Line 61. Module wb_conmax_slave_if(pri_sel=2'b10,aw=32,dw=32,sw=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" Line 61. Module wb_conmax_msel(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" Line 61. Module wb_conmax_pri_enc(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" Line 61. Module wb_conmax_pri_dec(pri_sel=2'b10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" Line 63. Module wb_conmax_arb has a timescale but at least one module in design doesn't have timescale.
