<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_0_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_0_01seq" OrigID="isList VITIS_LOOP_55_2.load.118 VITIS_LOOP_55_2.load.152 VITIS_LOOP_55_2.load.186 VITIS_LOOP_55_2.load.220 VITIS_LOOP_55_2.load.254 VITIS_LOOP_55_2.load.288 VITIS_LOOP_55_2.load.322 VITIS_LOOP_55_2.load.48 VITIS_LOOP_55_2.load.84" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_1_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_1_02seq" OrigID="isList VITIS_LOOP_55_2.load.130 VITIS_LOOP_55_2.load.164 VITIS_LOOP_55_2.load.198 VITIS_LOOP_55_2.load.232 VITIS_LOOP_55_2.load.266 VITIS_LOOP_55_2.load.300 VITIS_LOOP_55_2.load.334 VITIS_LOOP_55_2.load.60 VITIS_LOOP_55_2.load.96" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_2_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_2_03seq" OrigID="isList VITIS_LOOP_55_2.load.108 VITIS_LOOP_55_2.load.142 VITIS_LOOP_55_2.load.176 VITIS_LOOP_55_2.load.210 VITIS_LOOP_55_2.load.244 VITIS_LOOP_55_2.load.278 VITIS_LOOP_55_2.load.312 VITIS_LOOP_55_2.load.346 VITIS_LOOP_55_2.load.72" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_3_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_3_04seq" OrigID="isList VITIS_LOOP_55_2.load.120 VITIS_LOOP_55_2.load.154 VITIS_LOOP_55_2.load.188 VITIS_LOOP_55_2.load.222 VITIS_LOOP_55_2.load.256 VITIS_LOOP_55_2.load.290 VITIS_LOOP_55_2.load.324 VITIS_LOOP_55_2.load.358 VITIS_LOOP_55_2.load.84" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_4_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_4_05seq" OrigID="isList VITIS_LOOP_55_2.load.132 VITIS_LOOP_55_2.load.166 VITIS_LOOP_55_2.load.200 VITIS_LOOP_55_2.load.234 VITIS_LOOP_55_2.load.268 VITIS_LOOP_55_2.load.302 VITIS_LOOP_55_2.load.336 VITIS_LOOP_55_2.load.370 VITIS_LOOP_55_2.load.96" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_5_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_5_06seq" OrigID="isList VITIS_LOOP_55_2.load.108 VITIS_LOOP_55_2.load.144 VITIS_LOOP_55_2.load.178 VITIS_LOOP_55_2.load.212 VITIS_LOOP_55_2.load.246 VITIS_LOOP_55_2.load.280 VITIS_LOOP_55_2.load.314 VITIS_LOOP_55_2.load.348 VITIS_LOOP_55_2.load.382" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_6_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_6_07seq" OrigID="isList VITIS_LOOP_55_2.load.120 VITIS_LOOP_55_2.load.156 VITIS_LOOP_55_2.load.190 VITIS_LOOP_55_2.load.224 VITIS_LOOP_55_2.load.258 VITIS_LOOP_55_2.load.292 VITIS_LOOP_55_2.load.326 VITIS_LOOP_55_2.load.360 VITIS_LOOP_55_2.load.394" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_7_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_7_08seq" OrigID="isList VITIS_LOOP_55_2.load.132 VITIS_LOOP_55_2.load.168 VITIS_LOOP_55_2.load.202 VITIS_LOOP_55_2.load.236 VITIS_LOOP_55_2.load.270 VITIS_LOOP_55_2.load.304 VITIS_LOOP_55_2.load.338 VITIS_LOOP_55_2.load.372 VITIS_LOOP_55_2.load.406" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_8_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_8_09seq" OrigID="isList VITIS_LOOP_55_2.load.144 VITIS_LOOP_55_2.load.180 VITIS_LOOP_55_2.load.214 VITIS_LOOP_55_2.load.248 VITIS_LOOP_55_2.load.282 VITIS_LOOP_55_2.load.316 VITIS_LOOP_55_2.load.350 VITIS_LOOP_55_2.load.384 VITIS_LOOP_55_2.load.418" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_9_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_9_010seq" OrigID="isList VITIS_LOOP_55_2.load.156 VITIS_LOOP_55_2.load.192 VITIS_LOOP_55_2.load.226 VITIS_LOOP_55_2.load.260 VITIS_LOOP_55_2.load.294 VITIS_LOOP_55_2.load.328 VITIS_LOOP_55_2.load.362 VITIS_LOOP_55_2.load.396 VITIS_LOOP_55_2.load.430" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_10_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_10_011seq" OrigID="isList VITIS_LOOP_55_2.load.168 VITIS_LOOP_55_2.load.204 VITIS_LOOP_55_2.load.238 VITIS_LOOP_55_2.load.272 VITIS_LOOP_55_2.load.306 VITIS_LOOP_55_2.load.340 VITIS_LOOP_55_2.load.374 VITIS_LOOP_55_2.load.408 VITIS_LOOP_55_2.load.442" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_11_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_11_012seq" OrigID="isList VITIS_LOOP_55_2.load.180 VITIS_LOOP_55_2.load.216 VITIS_LOOP_55_2.load.250 VITIS_LOOP_55_2.load.284 VITIS_LOOP_55_2.load.318 VITIS_LOOP_55_2.load.352 VITIS_LOOP_55_2.load.386 VITIS_LOOP_55_2.load.420 VITIS_LOOP_55_2.load.454" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_12_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_12_013seq" OrigID="isList VITIS_LOOP_55_2.load.192 VITIS_LOOP_55_2.load.228 VITIS_LOOP_55_2.load.262 VITIS_LOOP_55_2.load.296 VITIS_LOOP_55_2.load.330 VITIS_LOOP_55_2.load.364 VITIS_LOOP_55_2.load.398 VITIS_LOOP_55_2.load.432 VITIS_LOOP_55_2.load.466" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_13_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_13_014seq" OrigID="isList VITIS_LOOP_55_2.load.204 VITIS_LOOP_55_2.load.240 VITIS_LOOP_55_2.load.274 VITIS_LOOP_55_2.load.308 VITIS_LOOP_55_2.load.342 VITIS_LOOP_55_2.load.376 VITIS_LOOP_55_2.load.410 VITIS_LOOP_55_2.load.444 VITIS_LOOP_55_2.load.478" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_14_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_14_015seq" OrigID="isList VITIS_LOOP_55_2.load.216 VITIS_LOOP_55_2.load.252 VITIS_LOOP_55_2.load.286 VITIS_LOOP_55_2.load.320 VITIS_LOOP_55_2.load.354 VITIS_LOOP_55_2.load.388 VITIS_LOOP_55_2.load.422 VITIS_LOOP_55_2.load.456 VITIS_LOOP_55_2.load.490" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_15_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_15_016seq" OrigID="isList VITIS_LOOP_55_2.load.228 VITIS_LOOP_55_2.load.264 VITIS_LOOP_55_2.load.298 VITIS_LOOP_55_2.load.332 VITIS_LOOP_55_2.load.366 VITIS_LOOP_55_2.load.400 VITIS_LOOP_55_2.load.434 VITIS_LOOP_55_2.load.468 VITIS_LOOP_55_2.load.502" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_0_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_0_117seq" OrigID="isList VITIS_LOOP_55_2.load.532 VITIS_LOOP_55_2.load.566 VITIS_LOOP_55_2.load.600 VITIS_LOOP_55_2.load.634 VITIS_LOOP_55_2.load.668 VITIS_LOOP_55_2.load.702 VITIS_LOOP_55_2.load.736 VITIS_LOOP_55_2.load.770 VITIS_LOOP_55_2.load.804" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_1_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_1_118seq" OrigID="isList VITIS_LOOP_55_2.load.544 VITIS_LOOP_55_2.load.578 VITIS_LOOP_55_2.load.612 VITIS_LOOP_55_2.load.646 VITIS_LOOP_55_2.load.680 VITIS_LOOP_55_2.load.714 VITIS_LOOP_55_2.load.748 VITIS_LOOP_55_2.load.782 VITIS_LOOP_55_2.load.816" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_2_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_2_119seq" OrigID="isList VITIS_LOOP_55_2.load.556 VITIS_LOOP_55_2.load.590 VITIS_LOOP_55_2.load.624 VITIS_LOOP_55_2.load.658 VITIS_LOOP_55_2.load.692 VITIS_LOOP_55_2.load.726 VITIS_LOOP_55_2.load.760 VITIS_LOOP_55_2.load.794 VITIS_LOOP_55_2.load.828" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_3_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_3_120seq" OrigID="isList VITIS_LOOP_55_2.load.568 VITIS_LOOP_55_2.load.602 VITIS_LOOP_55_2.load.636 VITIS_LOOP_55_2.load.670 VITIS_LOOP_55_2.load.704 VITIS_LOOP_55_2.load.738 VITIS_LOOP_55_2.load.772 VITIS_LOOP_55_2.load.806 VITIS_LOOP_55_2.load.840" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_4_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_4_121seq" OrigID="isList VITIS_LOOP_55_2.load.580 VITIS_LOOP_55_2.load.614 VITIS_LOOP_55_2.load.648 VITIS_LOOP_55_2.load.682 VITIS_LOOP_55_2.load.716 VITIS_LOOP_55_2.load.750 VITIS_LOOP_55_2.load.784 VITIS_LOOP_55_2.load.818 VITIS_LOOP_55_2.load.852" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_5_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_5_122seq" OrigID="isList VITIS_LOOP_55_2.load.592 VITIS_LOOP_55_2.load.626 VITIS_LOOP_55_2.load.660 VITIS_LOOP_55_2.load.694 VITIS_LOOP_55_2.load.728 VITIS_LOOP_55_2.load.762 VITIS_LOOP_55_2.load.796 VITIS_LOOP_55_2.load.830 VITIS_LOOP_55_2.load.864" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_6_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_6_123seq" OrigID="isList VITIS_LOOP_55_2.load.604 VITIS_LOOP_55_2.load.638 VITIS_LOOP_55_2.load.672 VITIS_LOOP_55_2.load.706 VITIS_LOOP_55_2.load.740 VITIS_LOOP_55_2.load.774 VITIS_LOOP_55_2.load.808 VITIS_LOOP_55_2.load.842 VITIS_LOOP_55_2.load.876" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_7_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_7_124seq" OrigID="isList VITIS_LOOP_55_2.load.616 VITIS_LOOP_55_2.load.650 VITIS_LOOP_55_2.load.684 VITIS_LOOP_55_2.load.718 VITIS_LOOP_55_2.load.752 VITIS_LOOP_55_2.load.786 VITIS_LOOP_55_2.load.820 VITIS_LOOP_55_2.load.854 VITIS_LOOP_55_2.load.888" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_8_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_8_125seq" OrigID="isList VITIS_LOOP_55_2.load.628 VITIS_LOOP_55_2.load.662 VITIS_LOOP_55_2.load.696 VITIS_LOOP_55_2.load.730 VITIS_LOOP_55_2.load.764 VITIS_LOOP_55_2.load.798 VITIS_LOOP_55_2.load.832 VITIS_LOOP_55_2.load.866 VITIS_LOOP_55_2.load.900" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_9_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_9_126seq" OrigID="isList VITIS_LOOP_55_2.load.640 VITIS_LOOP_55_2.load.674 VITIS_LOOP_55_2.load.708 VITIS_LOOP_55_2.load.742 VITIS_LOOP_55_2.load.776 VITIS_LOOP_55_2.load.810 VITIS_LOOP_55_2.load.844 VITIS_LOOP_55_2.load.878 VITIS_LOOP_55_2.load.912" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_10_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_10_127seq" OrigID="isList VITIS_LOOP_55_2.load.652 VITIS_LOOP_55_2.load.686 VITIS_LOOP_55_2.load.720 VITIS_LOOP_55_2.load.754 VITIS_LOOP_55_2.load.788 VITIS_LOOP_55_2.load.822 VITIS_LOOP_55_2.load.856 VITIS_LOOP_55_2.load.890 VITIS_LOOP_55_2.load.924" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_11_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_11_128seq" OrigID="isList VITIS_LOOP_55_2.load.664 VITIS_LOOP_55_2.load.698 VITIS_LOOP_55_2.load.732 VITIS_LOOP_55_2.load.766 VITIS_LOOP_55_2.load.800 VITIS_LOOP_55_2.load.834 VITIS_LOOP_55_2.load.868 VITIS_LOOP_55_2.load.902 VITIS_LOOP_55_2.load.936" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_12_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_12_129seq" OrigID="isList VITIS_LOOP_55_2.load.676 VITIS_LOOP_55_2.load.710 VITIS_LOOP_55_2.load.744 VITIS_LOOP_55_2.load.778 VITIS_LOOP_55_2.load.812 VITIS_LOOP_55_2.load.846 VITIS_LOOP_55_2.load.880 VITIS_LOOP_55_2.load.914 VITIS_LOOP_55_2.load.948" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_13_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_13_130seq" OrigID="isList VITIS_LOOP_55_2.load.688 VITIS_LOOP_55_2.load.722 VITIS_LOOP_55_2.load.756 VITIS_LOOP_55_2.load.790 VITIS_LOOP_55_2.load.824 VITIS_LOOP_55_2.load.858 VITIS_LOOP_55_2.load.892 VITIS_LOOP_55_2.load.926 VITIS_LOOP_55_2.load.960" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_14_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_14_131seq" OrigID="isList VITIS_LOOP_55_2.load.700 VITIS_LOOP_55_2.load.734 VITIS_LOOP_55_2.load.768 VITIS_LOOP_55_2.load.802 VITIS_LOOP_55_2.load.836 VITIS_LOOP_55_2.load.870 VITIS_LOOP_55_2.load.904 VITIS_LOOP_55_2.load.938 VITIS_LOOP_55_2.load.972" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_15_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_15_132seq" OrigID="isList VITIS_LOOP_55_2.load.712 VITIS_LOOP_55_2.load.746 VITIS_LOOP_55_2.load.780 VITIS_LOOP_55_2.load.814 VITIS_LOOP_55_2.load.848 VITIS_LOOP_55_2.load.882 VITIS_LOOP_55_2.load.916 VITIS_LOOP_55_2.load.950 VITIS_LOOP_55_2.load.984" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_0_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_0_233seq" OrigID="isList VITIS_LOOP_55_2.load.1014 VITIS_LOOP_55_2.load.1048 VITIS_LOOP_55_2.load.1082 VITIS_LOOP_55_2.load.1116 VITIS_LOOP_55_2.load.1150 VITIS_LOOP_55_2.load.1184 VITIS_LOOP_55_2.load.1218 VITIS_LOOP_55_2.load.1252 VITIS_LOOP_55_2.load.1286" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_1_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_1_234seq" OrigID="isList VITIS_LOOP_55_2.load.1026 VITIS_LOOP_55_2.load.1060 VITIS_LOOP_55_2.load.1094 VITIS_LOOP_55_2.load.1128 VITIS_LOOP_55_2.load.1162 VITIS_LOOP_55_2.load.1196 VITIS_LOOP_55_2.load.1230 VITIS_LOOP_55_2.load.1264 VITIS_LOOP_55_2.load.1298" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_2_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_2_235seq" OrigID="isList VITIS_LOOP_55_2.load.1038 VITIS_LOOP_55_2.load.1072 VITIS_LOOP_55_2.load.1106 VITIS_LOOP_55_2.load.1140 VITIS_LOOP_55_2.load.1174 VITIS_LOOP_55_2.load.1208 VITIS_LOOP_55_2.load.1242 VITIS_LOOP_55_2.load.1276 VITIS_LOOP_55_2.load.1310" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_3_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_3_236seq" OrigID="isList VITIS_LOOP_55_2.load.1050 VITIS_LOOP_55_2.load.1084 VITIS_LOOP_55_2.load.1118 VITIS_LOOP_55_2.load.1152 VITIS_LOOP_55_2.load.1186 VITIS_LOOP_55_2.load.1220 VITIS_LOOP_55_2.load.1254 VITIS_LOOP_55_2.load.1288 VITIS_LOOP_55_2.load.1322" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_4_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_4_237seq" OrigID="isList VITIS_LOOP_55_2.load.1062 VITIS_LOOP_55_2.load.1096 VITIS_LOOP_55_2.load.1130 VITIS_LOOP_55_2.load.1164 VITIS_LOOP_55_2.load.1198 VITIS_LOOP_55_2.load.1232 VITIS_LOOP_55_2.load.1266 VITIS_LOOP_55_2.load.1300 VITIS_LOOP_55_2.load.1334" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_5_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_5_238seq" OrigID="isList VITIS_LOOP_55_2.load.1074 VITIS_LOOP_55_2.load.1108 VITIS_LOOP_55_2.load.1142 VITIS_LOOP_55_2.load.1176 VITIS_LOOP_55_2.load.1210 VITIS_LOOP_55_2.load.1244 VITIS_LOOP_55_2.load.1278 VITIS_LOOP_55_2.load.1312 VITIS_LOOP_55_2.load.1346" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_6_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_6_239seq" OrigID="isList VITIS_LOOP_55_2.load.1086 VITIS_LOOP_55_2.load.1120 VITIS_LOOP_55_2.load.1154 VITIS_LOOP_55_2.load.1188 VITIS_LOOP_55_2.load.1222 VITIS_LOOP_55_2.load.1256 VITIS_LOOP_55_2.load.1290 VITIS_LOOP_55_2.load.1324 VITIS_LOOP_55_2.load.1358" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_7_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_7_240seq" OrigID="isList VITIS_LOOP_55_2.load.1098 VITIS_LOOP_55_2.load.1132 VITIS_LOOP_55_2.load.1166 VITIS_LOOP_55_2.load.1200 VITIS_LOOP_55_2.load.1234 VITIS_LOOP_55_2.load.1268 VITIS_LOOP_55_2.load.1302 VITIS_LOOP_55_2.load.1336 VITIS_LOOP_55_2.load.1370" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_8_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_8_241seq" OrigID="isList VITIS_LOOP_55_2.load.1110 VITIS_LOOP_55_2.load.1144 VITIS_LOOP_55_2.load.1178 VITIS_LOOP_55_2.load.1212 VITIS_LOOP_55_2.load.1246 VITIS_LOOP_55_2.load.1280 VITIS_LOOP_55_2.load.1314 VITIS_LOOP_55_2.load.1348 VITIS_LOOP_55_2.load.1382" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_9_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_9_242seq" OrigID="isList VITIS_LOOP_55_2.load.1122 VITIS_LOOP_55_2.load.1156 VITIS_LOOP_55_2.load.1190 VITIS_LOOP_55_2.load.1224 VITIS_LOOP_55_2.load.1258 VITIS_LOOP_55_2.load.1292 VITIS_LOOP_55_2.load.1326 VITIS_LOOP_55_2.load.1360 VITIS_LOOP_55_2.load.1394" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_10_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_10_243seq" OrigID="isList VITIS_LOOP_55_2.load.1134 VITIS_LOOP_55_2.load.1168 VITIS_LOOP_55_2.load.1202 VITIS_LOOP_55_2.load.1236 VITIS_LOOP_55_2.load.1270 VITIS_LOOP_55_2.load.1304 VITIS_LOOP_55_2.load.1338 VITIS_LOOP_55_2.load.1372 VITIS_LOOP_55_2.load.1406" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_11_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_11_244seq" OrigID="isList VITIS_LOOP_55_2.load.1146 VITIS_LOOP_55_2.load.1180 VITIS_LOOP_55_2.load.1214 VITIS_LOOP_55_2.load.1248 VITIS_LOOP_55_2.load.1282 VITIS_LOOP_55_2.load.1316 VITIS_LOOP_55_2.load.1350 VITIS_LOOP_55_2.load.1384 VITIS_LOOP_55_2.load.1418" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_12_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_12_245seq" OrigID="isList VITIS_LOOP_55_2.load.1158 VITIS_LOOP_55_2.load.1192 VITIS_LOOP_55_2.load.1226 VITIS_LOOP_55_2.load.1260 VITIS_LOOP_55_2.load.1294 VITIS_LOOP_55_2.load.1328 VITIS_LOOP_55_2.load.1362 VITIS_LOOP_55_2.load.1396 VITIS_LOOP_55_2.load.1430" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_13_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_13_246seq" OrigID="isList VITIS_LOOP_55_2.load.1170 VITIS_LOOP_55_2.load.1204 VITIS_LOOP_55_2.load.1238 VITIS_LOOP_55_2.load.1272 VITIS_LOOP_55_2.load.1306 VITIS_LOOP_55_2.load.1340 VITIS_LOOP_55_2.load.1374 VITIS_LOOP_55_2.load.1408 VITIS_LOOP_55_2.load.1442" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_14_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_14_247seq" OrigID="isList VITIS_LOOP_55_2.load.1182 VITIS_LOOP_55_2.load.1216 VITIS_LOOP_55_2.load.1250 VITIS_LOOP_55_2.load.1284 VITIS_LOOP_55_2.load.1318 VITIS_LOOP_55_2.load.1352 VITIS_LOOP_55_2.load.1386 VITIS_LOOP_55_2.load.1420 VITIS_LOOP_55_2.load.1454" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_15_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_15_248seq" OrigID="isList VITIS_LOOP_55_2.load.1194 VITIS_LOOP_55_2.load.1228 VITIS_LOOP_55_2.load.1262 VITIS_LOOP_55_2.load.1296 VITIS_LOOP_55_2.load.1330 VITIS_LOOP_55_2.load.1364 VITIS_LOOP_55_2.load.1398 VITIS_LOOP_55_2.load.1432 VITIS_LOOP_55_2.load.1466" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_0_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_0_349seq" OrigID="isList VITIS_LOOP_55_2.load.1496 VITIS_LOOP_55_2.load.1530 VITIS_LOOP_55_2.load.1564 VITIS_LOOP_55_2.load.1598 VITIS_LOOP_55_2.load.1632 VITIS_LOOP_55_2.load.1666 VITIS_LOOP_55_2.load.1700 VITIS_LOOP_55_2.load.1734 VITIS_LOOP_55_2.load.1768" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_1_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_1_350seq" OrigID="isList VITIS_LOOP_55_2.load.1508 VITIS_LOOP_55_2.load.1542 VITIS_LOOP_55_2.load.1576 VITIS_LOOP_55_2.load.1610 VITIS_LOOP_55_2.load.1644 VITIS_LOOP_55_2.load.1678 VITIS_LOOP_55_2.load.1712 VITIS_LOOP_55_2.load.1746 VITIS_LOOP_55_2.load.1780" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_2_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_2_351seq" OrigID="isList VITIS_LOOP_55_2.load.1520 VITIS_LOOP_55_2.load.1554 VITIS_LOOP_55_2.load.1588 VITIS_LOOP_55_2.load.1622 VITIS_LOOP_55_2.load.1656 VITIS_LOOP_55_2.load.1690 VITIS_LOOP_55_2.load.1724 VITIS_LOOP_55_2.load.1758 VITIS_LOOP_55_2.load.1792" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_3_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_3_352seq" OrigID="isList VITIS_LOOP_55_2.load.1532 VITIS_LOOP_55_2.load.1566 VITIS_LOOP_55_2.load.1600 VITIS_LOOP_55_2.load.1634 VITIS_LOOP_55_2.load.1668 VITIS_LOOP_55_2.load.1702 VITIS_LOOP_55_2.load.1736 VITIS_LOOP_55_2.load.1770 VITIS_LOOP_55_2.load.1804" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_4_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_4_353seq" OrigID="isList VITIS_LOOP_55_2.load.1544 VITIS_LOOP_55_2.load.1578 VITIS_LOOP_55_2.load.1612 VITIS_LOOP_55_2.load.1646 VITIS_LOOP_55_2.load.1680 VITIS_LOOP_55_2.load.1714 VITIS_LOOP_55_2.load.1748 VITIS_LOOP_55_2.load.1782 VITIS_LOOP_55_2.load.1816" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_5_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_5_354seq" OrigID="isList VITIS_LOOP_55_2.load.1556 VITIS_LOOP_55_2.load.1590 VITIS_LOOP_55_2.load.1624 VITIS_LOOP_55_2.load.1658 VITIS_LOOP_55_2.load.1692 VITIS_LOOP_55_2.load.1726 VITIS_LOOP_55_2.load.1760 VITIS_LOOP_55_2.load.1794 VITIS_LOOP_55_2.load.1828" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_6_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_6_355seq" OrigID="isList VITIS_LOOP_55_2.load.1568 VITIS_LOOP_55_2.load.1602 VITIS_LOOP_55_2.load.1636 VITIS_LOOP_55_2.load.1670 VITIS_LOOP_55_2.load.1704 VITIS_LOOP_55_2.load.1738 VITIS_LOOP_55_2.load.1772 VITIS_LOOP_55_2.load.1806 VITIS_LOOP_55_2.load.1840" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_7_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_7_356seq" OrigID="isList VITIS_LOOP_55_2.load.1580 VITIS_LOOP_55_2.load.1614 VITIS_LOOP_55_2.load.1648 VITIS_LOOP_55_2.load.1682 VITIS_LOOP_55_2.load.1716 VITIS_LOOP_55_2.load.1750 VITIS_LOOP_55_2.load.1784 VITIS_LOOP_55_2.load.1818 VITIS_LOOP_55_2.load.1852" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_8_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_8_357seq" OrigID="isList VITIS_LOOP_55_2.load.1592 VITIS_LOOP_55_2.load.1626 VITIS_LOOP_55_2.load.1660 VITIS_LOOP_55_2.load.1694 VITIS_LOOP_55_2.load.1728 VITIS_LOOP_55_2.load.1762 VITIS_LOOP_55_2.load.1796 VITIS_LOOP_55_2.load.1830 VITIS_LOOP_55_2.load.1864" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_9_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_9_358seq" OrigID="isList VITIS_LOOP_55_2.load.1604 VITIS_LOOP_55_2.load.1638 VITIS_LOOP_55_2.load.1672 VITIS_LOOP_55_2.load.1706 VITIS_LOOP_55_2.load.1740 VITIS_LOOP_55_2.load.1774 VITIS_LOOP_55_2.load.1808 VITIS_LOOP_55_2.load.1842 VITIS_LOOP_55_2.load.1876" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_10_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_10_359seq" OrigID="isList VITIS_LOOP_55_2.load.1616 VITIS_LOOP_55_2.load.1650 VITIS_LOOP_55_2.load.1684 VITIS_LOOP_55_2.load.1718 VITIS_LOOP_55_2.load.1752 VITIS_LOOP_55_2.load.1786 VITIS_LOOP_55_2.load.1820 VITIS_LOOP_55_2.load.1854 VITIS_LOOP_55_2.load.1888" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_11_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_11_360seq" OrigID="isList VITIS_LOOP_55_2.load.1628 VITIS_LOOP_55_2.load.1662 VITIS_LOOP_55_2.load.1696 VITIS_LOOP_55_2.load.1730 VITIS_LOOP_55_2.load.1764 VITIS_LOOP_55_2.load.1798 VITIS_LOOP_55_2.load.1832 VITIS_LOOP_55_2.load.1866 VITIS_LOOP_55_2.load.1900" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_12_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_12_361seq" OrigID="isList VITIS_LOOP_55_2.load.1640 VITIS_LOOP_55_2.load.1674 VITIS_LOOP_55_2.load.1708 VITIS_LOOP_55_2.load.1742 VITIS_LOOP_55_2.load.1776 VITIS_LOOP_55_2.load.1810 VITIS_LOOP_55_2.load.1844 VITIS_LOOP_55_2.load.1878 VITIS_LOOP_55_2.load.1912" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_13_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_13_362seq" OrigID="isList VITIS_LOOP_55_2.load.1652 VITIS_LOOP_55_2.load.1686 VITIS_LOOP_55_2.load.1720 VITIS_LOOP_55_2.load.1754 VITIS_LOOP_55_2.load.1788 VITIS_LOOP_55_2.load.1822 VITIS_LOOP_55_2.load.1856 VITIS_LOOP_55_2.load.1890 VITIS_LOOP_55_2.load.1924" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_14_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_14_363seq" OrigID="isList VITIS_LOOP_55_2.load.1664 VITIS_LOOP_55_2.load.1698 VITIS_LOOP_55_2.load.1732 VITIS_LOOP_55_2.load.1766 VITIS_LOOP_55_2.load.1800 VITIS_LOOP_55_2.load.1834 VITIS_LOOP_55_2.load.1868 VITIS_LOOP_55_2.load.1902 VITIS_LOOP_55_2.load.1936" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="weights_15_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="9" Direction="read" AccessID="weights_15_364seq" OrigID="isList VITIS_LOOP_55_2.load.1676 VITIS_LOOP_55_2.load.1710 VITIS_LOOP_55_2.load.1744 VITIS_LOOP_55_2.load.1778 VITIS_LOOP_55_2.load.1812 VITIS_LOOP_55_2.load.1846 VITIS_LOOP_55_2.load.1880 VITIS_LOOP_55_2.load.1914 VITIS_LOOP_55_2.load.1948" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" BundleName="gmem" VarName="bias" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="16" Direction="read" AccessID="bias65seq" OrigID="VITIS_LOOP_55_2.load.20" OrigAccess-DebugLoc="pipeline.cpp:58:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_0_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_0_01seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_1_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_1_02seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_2_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_2_03seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_3_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_3_04seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_4_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_4_05seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_5_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_5_06seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_6_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_6_07seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_7_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_7_08seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_8_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_8_09seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_9_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_9_010seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_10_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_10_011seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_11_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_11_012seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_12_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_12_013seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_13_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_13_014seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_14_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_14_015seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_15_0" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_15_016seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_0_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_0_117seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_1_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_1_118seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_2_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_2_119seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_3_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_3_120seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_4_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_4_121seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_5_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_5_122seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_6_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_6_123seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_7_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_7_124seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_8_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_8_125seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_9_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_9_126seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_10_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_10_127seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_11_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_11_128seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_12_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_12_129seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_13_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_13_130seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_14_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_14_131seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_15_1" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_15_132seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_0_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_0_233seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_1_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_1_234seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_2_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_2_235seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_3_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_3_236seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_4_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_4_237seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_5_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_5_238seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_6_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_6_239seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_7_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_7_240seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_8_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_8_241seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_9_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_9_242seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_10_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_10_243seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_11_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_11_244seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_12_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_12_245seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_13_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_13_246seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_14_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_14_247seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_15_2" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_15_248seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_0_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_0_349seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_1_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_1_350seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_2_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_2_351seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_3_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_3_352seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_4_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_4_353seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_5_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_5_354seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_6_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_6_355seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_7_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_7_356seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_8_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_8_357seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_9_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_9_358seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_10_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_10_359seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_11_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_11_360seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_12_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_12_361seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_13_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_13_362seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_14_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_14_363seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:54:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="weights_15_3" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_15_364seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:178:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="points" LoopLoc="pipeline.cpp:178:23" LoopName="VITIS_LOOP_178_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="2" Direction="read" AccessID="scevgepseq" OrigID="isList x_sum5735.exit.load.135 x_sum5735.exit.load.69" OrigAccess-DebugLoc="isList pipeline.cpp:189:48 pipeline.cpp:190:48" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:178:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="points" LoopLoc="pipeline.cpp:178:23" LoopName="VITIS_LOOP_178_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="2" Direction="read" AccessID="scevgep249250seq" OrigID="isList for.body29.load.10 for.body29.load.55" OrigAccess-DebugLoc="isList pipeline.cpp:180:28 pipeline.cpp:181:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_0" VarName="w2_0" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_0251seq" OrigID="for.body20.i.load.74" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_1" VarName="w2_1" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_1252seq" OrigID="for.body20.i.load.77" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_2" VarName="w2_2" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_2253seq" OrigID="for.body20.i.load.80" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_3" VarName="w2_3" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_3254seq" OrigID="for.body20.i.load.83" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_4" VarName="w2_4" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_4255seq" OrigID="for.body20.i.load.86" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_5" VarName="w2_5" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_5256seq" OrigID="for.body20.i.load.89" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_6" VarName="w2_6" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_6257seq" OrigID="for.body20.i.load.92" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_7" VarName="w2_7" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_7258seq" OrigID="for.body20.i.load.95" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_8" VarName="w2_8" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_8259seq" OrigID="for.body20.i.load.98" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_9" VarName="w2_9" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_9260seq" OrigID="for.body20.i.load.101" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_10" VarName="w2_10" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_10261seq" OrigID="for.body20.i.load.104" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_11" VarName="w2_11" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_11262seq" OrigID="for.body20.i.load.107" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_12" VarName="w2_12" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_12263seq" OrigID="for.body20.i.load.110" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_13" VarName="w2_13" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_13264seq" OrigID="for.body20.i.load.113" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_14" VarName="w2_14" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_14265seq" OrigID="for.body20.i.load.116" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_15" VarName="w2_15" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_15266seq" OrigID="for.body20.i.load.119" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_16" VarName="w2_16" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_16267seq" OrigID="for.body20.i.load.122" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_17" VarName="w2_17" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_17268seq" OrigID="for.body20.i.load.125" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_18" VarName="w2_18" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_18269seq" OrigID="for.body20.i.load.128" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_19" VarName="w2_19" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_19270seq" OrigID="for.body20.i.load.131" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_20" VarName="w2_20" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_20271seq" OrigID="for.body20.i.load.134" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_21" VarName="w2_21" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_21272seq" OrigID="for.body20.i.load.137" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_22" VarName="w2_22" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_22273seq" OrigID="for.body20.i.load.140" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_23" VarName="w2_23" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_23274seq" OrigID="for.body20.i.load.143" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_24" VarName="w2_24" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_24275seq" OrigID="for.body20.i.load.146" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_25" VarName="w2_25" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_25276seq" OrigID="for.body20.i.load.149" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_26" VarName="w2_26" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_26277seq" OrigID="for.body20.i.load.152" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_27" VarName="w2_27" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_27278seq" OrigID="for.body20.i.load.155" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_28" VarName="w2_28" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_28279seq" OrigID="for.body20.i.load.158" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_29" VarName="w2_29" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_29280seq" OrigID="for.body20.i.load.161" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_30" VarName="w2_30" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_30281seq" OrigID="for.body20.i.load.164" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:92:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="gmem_31" VarName="w2_31" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="w2_31282seq" OrigID="for.body20.i.load.167" OrigAccess-DebugLoc="pipeline.cpp:96:70" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="pipeline.cpp:85:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="gmem" VarName="b2" LoopLoc="pipeline.cpp:85:22" LoopName="VITIS_LOOP_85_1" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="32" Direction="read" AccessID="b2283seq" OrigID="VITIS_LOOP_86_2.i.load.36" OrigAccess-DebugLoc="pipeline.cpp:89:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="pipeline.cpp:178:23" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="points" LoopLoc="pipeline.cpp:178:23" LoopName="VITIS_LOOP_178_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="scevgep249250seq" OrigAccess-DebugLoc="pipeline.cpp:180:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="pipeline.cpp:178:23" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="points" LoopLoc="pipeline.cpp:178:23" LoopName="VITIS_LOOP_178_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="pipeline.cpp:189:48" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_0" VarName="w2_0" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_0251seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_1" VarName="w2_1" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_1252seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_2" VarName="w2_2" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_2253seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_3" VarName="w2_3" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_3254seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_4" VarName="w2_4" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_4255seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_5" VarName="w2_5" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_5256seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_6" VarName="w2_6" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_6257seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_7" VarName="w2_7" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_7258seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_8" VarName="w2_8" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_8259seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_9" VarName="w2_9" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_9260seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_10" VarName="w2_10" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_10261seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_11" VarName="w2_11" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_11262seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_12" VarName="w2_12" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_12263seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_13" VarName="w2_13" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_13264seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_14" VarName="w2_14" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_14265seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_15" VarName="w2_15" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_15266seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_16" VarName="w2_16" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_16267seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_17" VarName="w2_17" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_17268seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_18" VarName="w2_18" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_18269seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_19" VarName="w2_19" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_19270seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_20" VarName="w2_20" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_20271seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_21" VarName="w2_21" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_21272seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_22" VarName="w2_22" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_22273seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_23" VarName="w2_23" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_23274seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_24" VarName="w2_24" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_24275seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_25" VarName="w2_25" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_25276seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_26" VarName="w2_26" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_26277seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_27" VarName="w2_27" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_27278seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_28" VarName="w2_28" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_28279seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_29" VarName="w2_29" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_29280seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_30" VarName="w2_30" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_30281seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="pipeline.cpp:87:30" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_31" VarName="w2_31" LoopLoc="pipeline.cpp:87:30" LoopName="VITIS_LOOP_87_3" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_31282seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnsupportedAccessTypeMissed" src_info="pipeline.cpp:124:38" msg_id="214-378" msg_severity="INFO" msg_body="Unsupported access data type. Expected integer or floating point type but received %&quot;struct.ap_fixed&lt;16, 8&gt;&quot; = type { %&quot;struct.ap_fixed_base&lt;16, 8&gt;&quot; }" resolution="214-378" BundleName="gmem" VarName="boxes" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit203.store.4" OrigAccess-DebugLoc="pipeline.cpp:124:38" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnsupportedAccessTypeMissed" src_info="pipeline.cpp:125:38" msg_id="214-378" msg_severity="INFO" msg_body="Unsupported access data type. Expected integer or floating point type but received %&quot;struct.ap_fixed&lt;16, 8&gt;&quot; = type { %&quot;struct.ap_fixed_base&lt;16, 8&gt;&quot; }" resolution="214-378" BundleName="gmem" VarName="boxes" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit239.store.3" OrigAccess-DebugLoc="pipeline.cpp:125:38" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnsupportedAccessTypeMissed" src_info="pipeline.cpp:126:38" msg_id="214-378" msg_severity="INFO" msg_body="Unsupported access data type. Expected integer or floating point type but received %&quot;struct.ap_fixed&lt;16, 8&gt;&quot; = type { %&quot;struct.ap_fixed_base&lt;16, 8&gt;&quot; }" resolution="214-378" BundleName="gmem" VarName="boxes" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit239.store.8" OrigAccess-DebugLoc="pipeline.cpp:126:38" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnsupportedAccessTypeMissed" src_info="pipeline.cpp:128:39" msg_id="214-378" msg_severity="INFO" msg_body="Unsupported access data type. Expected integer or floating point type but received %&quot;struct.ap_fixed&lt;16, 8&gt;&quot; = type { %&quot;struct.ap_fixed_base&lt;16, 8&gt;&quot; }" resolution="214-378" BundleName="gmem" VarName="boxes" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit239.store.13" OrigAccess-DebugLoc="pipeline.cpp:128:39" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnsupportedAccessTypeMissed" src_info="pipeline.cpp:129:39" msg_id="214-378" msg_severity="INFO" msg_body="Unsupported access data type. Expected integer or floating point type but received %&quot;struct.ap_fixed&lt;16, 8&gt;&quot; = type { %&quot;struct.ap_fixed_base&lt;16, 8&gt;&quot; }" resolution="214-378" BundleName="gmem" VarName="boxes" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit239.store.18" OrigAccess-DebugLoc="pipeline.cpp:129:39" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnsupportedAccessTypeMissed" src_info="pipeline.cpp:130:39" msg_id="214-378" msg_severity="INFO" msg_body="Unsupported access data type. Expected integer or floating point type but received %&quot;struct.ap_fixed&lt;16, 8&gt;&quot; = type { %&quot;struct.ap_fixed_base&lt;16, 8&gt;&quot; }" resolution="214-378" BundleName="gmem" VarName="boxes" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit239.store.23" OrigAccess-DebugLoc="pipeline.cpp:130:39" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnsupportedAccessTypeMissed" src_info="pipeline.cpp:132:42" msg_id="214-378" msg_severity="INFO" msg_body="Unsupported access data type. Expected integer or floating point type but received %&quot;struct.ap_fixed&lt;16, 8&gt;&quot; = type { %&quot;struct.ap_fixed_base&lt;16, 8&gt;&quot; }" resolution="214-378" BundleName="gmem" VarName="boxes" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit239.store.26" OrigAccess-DebugLoc="pipeline.cpp:132:42" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="UnsupportedAccessTypeMissed" src_info="pipeline.cpp:133:42" msg_id="214-378" msg_severity="INFO" msg_body="Unsupported access data type. Expected integer or floating point type but received %&quot;struct.ap_uint&lt;1&gt;&quot; = type { %&quot;struct.ap_int_base&lt;1, false&gt;&quot; }" resolution="214-378" BundleName="gmem" VarName="boxes" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit239.store.28" OrigAccess-DebugLoc="pipeline.cpp:133:42" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:54:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="bias" LoopLoc="pipeline.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="bias65seq" OrigAccess-DebugLoc="pipeline.cpp:54:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_0_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_0_01seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_1_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_1_02seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_2_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_2_03seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_3_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_3_04seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_4_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_4_05seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_5_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_5_06seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_6_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_6_07seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_7_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_7_08seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_8_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_8_09seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_9_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_9_010seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_10_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_10_011seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_11_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_11_012seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_12_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_12_013seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_13_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_13_014seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_14_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_14_015seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_15_0" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_15_016seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_0_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_0_117seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_1_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_1_118seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_2_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_2_119seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_3_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_3_120seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_4_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_4_121seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_5_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_5_122seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_6_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_6_123seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_7_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_7_124seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_8_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_8_125seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_9_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_9_126seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_10_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_10_127seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_11_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_11_128seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_12_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_12_129seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_13_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_13_130seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_14_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_14_131seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_15_1" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_15_132seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_0_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_0_233seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_1_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_1_234seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_2_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_2_235seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_3_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_3_236seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_4_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_4_237seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_5_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_5_238seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_6_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_6_239seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_7_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_7_240seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_8_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_8_241seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_9_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_9_242seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_10_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_10_243seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_11_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_11_244seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_12_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_12_245seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_13_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_13_246seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_14_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_14_247seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_15_2" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_15_248seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_0_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_0_349seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_1_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_1_350seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_2_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_2_351seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_3_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_3_352seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_4_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_4_353seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_5_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_5_354seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_6_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_6_355seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_7_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_7_356seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_8_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_8_357seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_9_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_9_358seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_10_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_10_359seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_11_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_11_360seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_12_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_12_361seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_13_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_13_362seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_14_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_14_363seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:63:58" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="weights_15_3" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_15_364seq" OrigAccess-DebugLoc="pipeline.cpp:63:58" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_0" VarName="w2_0" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_0251seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_1" VarName="w2_1" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_1252seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_2" VarName="w2_2" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_2253seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_3" VarName="w2_3" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_3254seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_4" VarName="w2_4" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_4255seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_5" VarName="w2_5" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_5256seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_6" VarName="w2_6" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_6257seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_7" VarName="w2_7" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_7258seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_8" VarName="w2_8" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_8259seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_9" VarName="w2_9" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_9260seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_10" VarName="w2_10" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_10261seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_11" VarName="w2_11" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_11262seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_12" VarName="w2_12" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_12263seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_13" VarName="w2_13" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_13264seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_14" VarName="w2_14" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_14265seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_15" VarName="w2_15" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_15266seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_16" VarName="w2_16" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_16267seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_17" VarName="w2_17" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_17268seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_18" VarName="w2_18" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_18269seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_19" VarName="w2_19" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_19270seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_20" VarName="w2_20" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_20271seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_21" VarName="w2_21" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_21272seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_22" VarName="w2_22" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_22273seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_23" VarName="w2_23" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_23274seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_24" VarName="w2_24" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_24275seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_25" VarName="w2_25" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_25276seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_26" VarName="w2_26" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_26277seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_27" VarName="w2_27" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_27278seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_28" VarName="w2_28" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_28279seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_29" VarName="w2_29" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_29280seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_30" VarName="w2_30" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_30281seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:94:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_31" VarName="w2_31" LoopLoc="pipeline.cpp:94:42" LoopName="VITIS_LOOP_94_6" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="w2_31282seq" OrigAccess-DebugLoc="pipeline.cpp:92:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:85:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="b2" LoopLoc="pipeline.cpp:85:22" LoopName="VITIS_LOOP_85_1" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="b2283seq" OrigAccess-DebugLoc="pipeline.cpp:85:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:189:48" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="points" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="pipeline.cpp:189:48" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="pipeline.cpp:180:28" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="points" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="scevgep249250seq" OrigAccess-DebugLoc="pipeline.cpp:180:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="MismatchPortAndBurstAccessWidthMissed" src_info="pipeline.cpp:180:28" msg_id="214-482" msg_severity="INFO" msg_body="Inferred burst reverted due to burst accesses data width is different from m_axi port width" BundleName="gmem" VarName="points" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="scevgep249250seq" OrigAccess-DebugLoc="pipeline.cpp:180:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="MismatchPortAndBurstAccessWidthMissed" src_info="pipeline.cpp:189:48" msg_id="214-482" msg_severity="INFO" msg_body="Inferred burst reverted due to burst accesses data width is different from m_axi port width" BundleName="gmem" VarName="points" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="pipeline.cpp:189:48" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="MismatchPortAndBurstAccessWidthMissed" src_info="pipeline.cpp:85:22" msg_id="214-482" msg_severity="INFO" msg_body="Inferred burst reverted due to burst accesses data width is different from m_axi port width" BundleName="gmem" VarName="b2" ParentFunc="pointpillars_cnn(PointXYZI*, int, BBox3D*, int&amp;, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [16][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="b2283seq" OrigAccess-DebugLoc="pipeline.cpp:85:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="MismatchPortAndBurstAccessWidthMissed" src_info="pipeline.cpp:54:22" msg_id="214-482" msg_severity="INFO" msg_body="Inferred burst reverted due to burst accesses data width is different from m_axi port width" BundleName="gmem" VarName="bias" ParentFunc="conv2d(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64][64], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [4][3][3], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="bias65seq" OrigAccess-DebugLoc="pipeline.cpp:54:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_0_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_1_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_2_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_3_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_4_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_5_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_6_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_7_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_8_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_9_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_10_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_11_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_12_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_13_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_14_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_15_0" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_0_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_1_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_2_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_3_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_4_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_5_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_6_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_7_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_8_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_9_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_10_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_11_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_12_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_13_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_14_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_15_1" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_0_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_1_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_2_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_3_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_4_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_5_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_6_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_7_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_8_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_9_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_10_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_11_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_12_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_13_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_14_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_15_2" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_0_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_1_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_2_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_3_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_4_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_5_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_6_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_7_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_8_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_9_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_10_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_11_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_12_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_13_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_14_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:63:58" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_15_3" Length="9" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_0" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_1" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_2" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_3" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_4" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_5" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_6" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_7" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_8" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_9" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_10" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_11" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_12" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_13" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_14" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_15" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_16'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_16" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_17'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_17" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_18'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_18" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_19'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_19" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_20'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_20" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_21'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_21" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_22'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_22" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_23'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_23" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_24'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_24" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_25'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_25" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_26'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_26" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_27'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_27" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_28'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_28" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_29'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_29" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_30'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_30" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="pipeline.cpp:92:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4' has been inferred on bundle 'gmem_31'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_31" LoopLoc="pipeline.cpp:92:34" LoopName="VITIS_LOOP_92_4" Length="144" Width="16" Direction="read"/>
</VitisHLS:BurstInfo>
