

================================================================
== Vivado HLS Report for 'fir_n11_strm'
================================================================
* Date:           Fri Mar 26 22:08:15 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab2-1.vivado_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       16|     6616| 0.160 us | 66.160 us |   16|  6616|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- XFER_LOOP  |       14|     6614|        15|         11|          2| 0 ~ 600 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 11, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pstrmInput_V_data_V), !map !48"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmInput_V_keep_V), !map !54"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmInput_V_strb_V), !map !58"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_user_V), !map !62"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_last_V), !map !66"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_id_V), !map !70"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_dest_V), !map !74"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pstrmOutput_V_data_V), !map !78"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmOutput_V_keep_V), !map !82"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmOutput_V_strb_V), !map !86"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_user_V), !map !90"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_last_V), !map !94"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_id_V), !map !98"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_dest_V), !map !102"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i32]* %an32Coef), !map !106"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %regXferLeng_V), !map !112"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @fir_n11_strm_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%regXferLeng_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %regXferLeng_V)"   --->   Operation 35 'read' 'regXferLeng_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %regXferLeng_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:6]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([12 x i32]* %an32Coef, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [lab2-1.vivado_hls/FIR.cpp:7]   --->   Operation 37 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([12 x i32]* %an32Coef, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:7]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pstrmOutput_V_data_V, i4* %pstrmOutput_V_keep_V, i4* %pstrmOutput_V_strb_V, i1* %pstrmOutput_V_user_V, i1* %pstrmOutput_V_last_V, i1* %pstrmOutput_V_id_V, i1* %pstrmOutput_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:8]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pstrmInput_V_data_V, i4* %pstrmInput_V_keep_V, i4* %pstrmInput_V_strb_V, i1* %pstrmInput_V_user_V, i1* %pstrmInput_V_last_V, i1* %pstrmInput_V_id_V, i1* %pstrmInput_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:9]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:10]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %regXferLeng_V_read to i33" [lab2-1.vivado_hls/FIR.cpp:20]   --->   Operation 42 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.55ns)   --->   "%ret_V = add i33 %zext_ln215, 3" [lab2-1.vivado_hls/FIR.cpp:20]   --->   Operation 43 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %ret_V, i32 2, i32 32)" [lab2-1.vivado_hls/FIR.cpp:20]   --->   Operation 44 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%an32Coef_addr = getelementptr [12 x i32]* %an32Coef, i64 0, i64 10" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 45 'getelementptr' 'an32Coef_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%an32Coef_addr_1 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 9" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 46 'getelementptr' 'an32Coef_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%an32Coef_addr_2 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 8" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 47 'getelementptr' 'an32Coef_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%an32Coef_addr_3 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 7" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 48 'getelementptr' 'an32Coef_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%an32Coef_addr_4 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 6" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 49 'getelementptr' 'an32Coef_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%an32Coef_addr_5 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 5" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 50 'getelementptr' 'an32Coef_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%an32Coef_addr_6 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 51 'getelementptr' 'an32Coef_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%an32Coef_addr_7 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 3" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 52 'getelementptr' 'an32Coef_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%an32Coef_addr_8 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 2" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 53 'getelementptr' 'an32Coef_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%an32Coef_addr_9 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 1" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 54 'getelementptr' 'an32Coef_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%an32Coef_addr_10 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 0" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 55 'getelementptr' 'an32Coef_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%n32XferCnt_0 = phi i31 [ 0, %0 ], [ %add_ln22, %XFER_LOOP_end ]" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 57 'phi' 'n32XferCnt_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln22 = icmp ult i31 %n32XferCnt_0, %tmp_1" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 58 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.52ns)   --->   "%add_ln22 = add i31 %n32XferCnt_0, 1" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 59 'add' 'add_ln22' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %XFER_LOOP_begin, label %.loopexit" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%an32Coef_load = load i32* %an32Coef_addr, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 61 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 62 [1/2] (2.32ns)   --->   "%an32Coef_load = load i32* %an32Coef_addr, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 62 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 63 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32* @an32ShiftReg_9, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 64 'load' 'an32ShiftReg_9_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (8.51ns)   --->   "%mul_ln35 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 65 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 66 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 67 [2/2] (2.32ns)   --->   "%an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 67 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32* @an32ShiftReg_7, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 68 'load' 'an32ShiftReg_7_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (8.51ns)   --->   "%mul_ln35_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 69 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/2] (2.32ns)   --->   "%an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 70 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 71 [2/2] (2.32ns)   --->   "%an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 71 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32* @an32ShiftReg_6, align 8" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 72 'load' 'an32ShiftReg_6_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_6_load, i32* @an32ShiftReg_7, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 73 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (8.51ns)   --->   "%mul_ln35_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 74 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (2.32ns)   --->   "%an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 75 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 76 [2/2] (2.32ns)   --->   "%an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 76 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln35_4 = add i32 %mul_ln35, %mul_ln35_2" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 77 'add' 'add_ln35_4' <Predicate = (icmp_ln22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 78 [2/2] (2.32ns)   --->   "%an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 78 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32* @an32ShiftReg_5, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 79 'load' 'an32ShiftReg_5_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_5_load, i32* @an32ShiftReg_6, align 8" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 80 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (8.51ns)   --->   "%mul_ln35_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 81 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/2] (2.32ns)   --->   "%an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 82 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_4 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %pstrmInput_V_data_V, i4* %pstrmInput_V_keep_V, i4* %pstrmInput_V_strb_V, i1* %pstrmInput_V_user_V, i1* %pstrmInput_V_last_V, i1* %pstrmInput_V_id_V, i1* %pstrmInput_V_dest_V)" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 83 'read' 'empty_4' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 0" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 84 'extractvalue' 'tmp_data_V_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 1" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 85 'extractvalue' 'tmp_keep_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 2" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 86 'extractvalue' 'tmp_strb_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 3" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 87 'extractvalue' 'tmp_user_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 4" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 88 'extractvalue' 'tmp_last_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 5" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 89 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 6" [lab2-1.vivado_hls/FIR.cpp:24]   --->   Operation 90 'extractvalue' 'tmp_dest_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 91 [1/2] (2.32ns)   --->   "%an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 91 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 92 [2/2] (2.32ns)   --->   "%an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 92 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 93 [1/1] (8.51ns)   --->   "%mul_ln35_10 = mul nsw i32 %tmp_data_V_1, %an32Coef_load_10" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 93 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32* @an32ShiftReg_8, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 94 'load' 'an32ShiftReg_8_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_8_load, i32* @an32ShiftReg_9, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 95 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (8.51ns)   --->   "%mul_ln35_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 96 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_7_load, i32* @an32ShiftReg_8, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 97 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 98 [1/2] (2.32ns)   --->   "%an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 98 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 99 [2/2] (2.32ns)   --->   "%an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 99 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_6 = add i32 %mul_ln35_3, %mul_ln35_10" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 100 'add' 'add_ln35_6' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 101 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_7 = add i32 %add_ln35_6, %mul_ln35_4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 101 'add' 'add_ln35_7' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32* @an32ShiftReg_4, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 102 'load' 'an32ShiftReg_4_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_4_load, i32* @an32ShiftReg_5, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 103 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (8.51ns)   --->   "%mul_ln35_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 104 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/2] (2.32ns)   --->   "%an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 105 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 106 [2/2] (2.32ns)   --->   "%an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 106 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i32 %add_ln35_4, %mul_ln35_1" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 107 'add' 'add_ln35_5' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_8 = add i32 %add_ln35_7, %add_ln35_5" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 108 'add' 'add_ln35_8' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32* @an32ShiftReg_3, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 109 'load' 'an32ShiftReg_3_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_3_load, i32* @an32ShiftReg_4, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 110 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (8.51ns)   --->   "%mul_ln35_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 111 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/2] (2.32ns)   --->   "%an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 112 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 113 [2/2] (2.32ns)   --->   "%an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 113 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32* @an32ShiftReg_2, align 8" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 114 'load' 'an32ShiftReg_2_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_2_load, i32* @an32ShiftReg_3, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 115 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (8.51ns)   --->   "%mul_ln35_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 116 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/2] (2.32ns)   --->   "%an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 117 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 118 [2/2] (2.32ns)   --->   "%an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 118 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 13 <SV = 12> <Delay = 8.51>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32* @an32ShiftReg_1, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 119 'load' 'an32ShiftReg_1_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_1_load, i32* @an32ShiftReg_2, align 8" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 120 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (8.51ns)   --->   "%mul_ln35_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 121 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/2] (2.32ns)   --->   "%an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 122 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i32 %mul_ln35_6, %mul_ln35_5" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 123 'add' 'add_ln35_1' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 124 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i32 %add_ln35_1, %mul_ln35_7" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 124 'add' 'add_ln35_2' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 8.51>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32* @an32ShiftReg_0, align 16" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 125 'load' 'an32ShiftReg_0_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_0_load, i32* @an32ShiftReg_1, align 4" [lab2-1.vivado_hls/FIR.cpp:32]   --->   Operation 126 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (8.51ns)   --->   "%mul_ln35_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 127 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "store i32 %tmp_data_V_1, i32* @an32ShiftReg_0, align 16" [lab2-1.vivado_hls/FIR.cpp:29]   --->   Operation 128 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.92>
ST_15 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %mul_ln35_8, %mul_ln35_9" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 129 'add' 'add_ln35' <Predicate = (icmp_ln22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i32 %add_ln35_2, %add_ln35" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 130 'add' 'add_ln35_3' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 131 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_data_V = add nsw i32 %add_ln35_8, %add_ln35_3" [lab2-1.vivado_hls/FIR.cpp:35]   --->   Operation 131 'add' 'tmp_data_V' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 132 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %pstrmOutput_V_data_V, i4* %pstrmOutput_V_keep_V, i4* %pstrmOutput_V_strb_V, i1* %pstrmOutput_V_user_V, i1* %pstrmOutput_V_last_V, i1* %pstrmOutput_V_id_V, i1* %pstrmOutput_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [lab2-1.vivado_hls/FIR.cpp:38]   --->   Operation 132 'write' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %XFER_LOOP_end" [lab2-1.vivado_hls/FIR.cpp:39]   --->   Operation 133 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 134 'specloopname' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 135 'specregionbegin' 'tmp' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 600, i32 300, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:23]   --->   Operation 136 'speclooptripcount' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2-1.vivado_hls/FIR.cpp:23]   --->   Operation 137 'specpipeline' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_16 : Operation 138 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %pstrmOutput_V_data_V, i4* %pstrmOutput_V_keep_V, i4* %pstrmOutput_V_strb_V, i1* %pstrmOutput_V_user_V, i1* %pstrmOutput_V_last_V, i1* %pstrmOutput_V_id_V, i1* %pstrmOutput_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [lab2-1.vivado_hls/FIR.cpp:38]   --->   Operation 138 'write' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp)" [lab2-1.vivado_hls/FIR.cpp:40]   --->   Operation 139 'specregionend' 'empty_5' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "br label %1" [lab2-1.vivado_hls/FIR.cpp:22]   --->   Operation 140 'br' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "ret void" [lab2-1.vivado_hls/FIR.cpp:42]   --->   Operation 141 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.55ns
The critical path consists of the following:
	s_axi read on port 'regXferLeng_V' [45]  (1 ns)
	'add' operation ('ret.V', lab2-1.vivado_hls/FIR.cpp:20) [53]  (2.55 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln22', lab2-1.vivado_hls/FIR.cpp:22) [69]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('an32Coef_load', lab2-1.vivado_hls/FIR.cpp:35) on array 'an32Coef' [86]  (2.32 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_9_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_9' [85]  (0 ns)
	'mul' operation ('mul_ln35', lab2-1.vivado_hls/FIR.cpp:35) [87]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_7_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_7' [92]  (0 ns)
	'mul' operation ('mul_ln35_2', lab2-1.vivado_hls/FIR.cpp:35) [95]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_6_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_6' [96]  (0 ns)
	'mul' operation ('mul_ln35_3', lab2-1.vivado_hls/FIR.cpp:35) [99]  (8.51 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_5_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_5' [100]  (0 ns)
	'mul' operation ('mul_ln35_4', lab2-1.vivado_hls/FIR.cpp:35) [103]  (8.51 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	axis read on port 'pstrmInput_V_data_V' (lab2-1.vivado_hls/FIR.cpp:24) [77]  (0 ns)
	'mul' operation ('mul_ln35_10', lab2-1.vivado_hls/FIR.cpp:35) [126]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_8_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_8' [88]  (0 ns)
	'mul' operation ('mul_ln35_1', lab2-1.vivado_hls/FIR.cpp:35) [91]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_4_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_4' [104]  (0 ns)
	'mul' operation ('mul_ln35_5', lab2-1.vivado_hls/FIR.cpp:35) [107]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_3_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_3' [108]  (0 ns)
	'mul' operation ('mul_ln35_6', lab2-1.vivado_hls/FIR.cpp:35) [111]  (8.51 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_2_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_2' [112]  (0 ns)
	'mul' operation ('mul_ln35_7', lab2-1.vivado_hls/FIR.cpp:35) [115]  (8.51 ns)

 <State 13>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_1_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_1' [116]  (0 ns)
	'mul' operation ('mul_ln35_8', lab2-1.vivado_hls/FIR.cpp:35) [119]  (8.51 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_0_load', lab2-1.vivado_hls/FIR.cpp:32) on static variable 'an32ShiftReg_0' [120]  (0 ns)
	'mul' operation ('mul_ln35_9', lab2-1.vivado_hls/FIR.cpp:35) [123]  (8.51 ns)

 <State 15>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln35', lab2-1.vivado_hls/FIR.cpp:35) [127]  (2.55 ns)
	'add' operation ('add_ln35_3', lab2-1.vivado_hls/FIR.cpp:35) [130]  (0 ns)
	'add' operation ('tmp.data.V', lab2-1.vivado_hls/FIR.cpp:35) [136]  (4.37 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
