// Seed: 1567467194
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd57,
    parameter id_8 = 32'd24
) (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    input supply1 _id_7,
    input tri0 _id_8,
    output wor id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wire id_13
);
  always @(*) release id_9[id_8 : id_7];
  module_0(
      id_10, id_2, id_6, id_3, id_1
  );
endmodule
