<module name="CLK3_STATCOLL_LAT1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_STCOL_STDHOSTHDR_COREREG" acronym="L3_STCOL_STDHOSTHDR_COREREG" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_CORECODE" width="6" begin="21" end="16" resetval="0x3A" description="The Core Code field is a constant reporting a vendor-specific core generator code. Type: Constant. Reset value: 0x3A." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_VENDORCODE" width="1" begin="0" end="0" resetval="1" description="The Vendor Code field is a constant reporting the core generator vendor code. Type: Constant. Reset value: 0x1." range="" rwaccess="R">
      <bitenum value="0" id="0" token="STDHOSTHDR_COREREG_VENDORCODE_0_r" description="Third-party vendor."/>
      <bitenum value="1" id="1" token="STDHOSTHDR_COREREG_VENDORCODE_1_r" description=""/>
    </bitfield>
  </register>
  <register id="L3_STCOL_STDHOSTHDR_VERSIONREG" acronym="L3_STCOL_STDHOSTHDR_VERSIONREG" offset="0x4" width="32" description="">
    <bitfield id="STDHOSTHDR_VERSIONREG_REVISIONID" width="8" begin="31" end="24" resetval="0x00" description="The Revision Identifier field is a constant reporting the core generator revision number. Type: Constant. Reset value: 0x0." range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM" width="24" begin="23" end="0" resetval="0x000000" description="Reserved. Type: Reserved. Reset value: Reserved." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_EN" acronym="L3_STCOL_EN" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable performance monitoring, this will also shut down the clock if En = 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_SOFTEN" acronym="L3_STCOL_SOFTEN" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOFTEN" width="1" begin="0" end="0" resetval="0" description="Software enable for performance monitoring Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_TRIGEN" acronym="L3_STCOL_TRIGEN" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIGEN" width="1" begin="0" end="0" resetval="0" description="TrigEn when set, it enable the external trigger start and stop Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_REQEVT" acronym="L3_STCOL_REQEVT" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQEVT" width="4" begin="3" end="0" resetval="0x0" description="Req event select Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="REQEVT_0" description="Collect is disabled default value"/>
      <bitenum value="1" id="1" token="REQEVT_1" description="Collect all event: hit always (cycle)"/>
      <bitenum value="2" id="2" token="REQEVT_2" description="Collect transfers: actually used cycle for transferring aN NTTP word"/>
      <bitenum value="3" id="3" token="REQEVT_3" description="Collect wait cycle: transfer has been delayed by source"/>
      <bitenum value="4" id="4" token="REQEVT_4" description="Collect busy: transfer has been delayed by destination"/>
      <bitenum value="5" id="5" token="REQEVT_5" description="Collect packet: new packet start"/>
      <bitenum value="6" id="6" token="REQEVT_6" description="Collect data: data cycle transfer, write for requests, read for responses"/>
      <bitenum value="7" id="7" token="REQEVT_7" description="Collect idles: transfer is not initiated by source"/>
      <bitenum value="8" id="8" token="REQEVT_8" description="Collect latency: hit when actually detecting debug bit on response links"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_RSPEVT" acronym="L3_STCOL_RSPEVT" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RSPEVT" width="4" begin="3" end="0" resetval="0x0" description="Rsp event select Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RSPEVT_0" description="Collect is disabled default value"/>
      <bitenum value="1" id="1" token="RSPEVT_1" description="Collect all event: hit always (cycle)"/>
      <bitenum value="2" id="2" token="RSPEVT_2" description="Collect transfers: actually used cycle for transferring a NTTP word"/>
      <bitenum value="3" id="3" token="RSPEVT_3" description="Collect wait cycle: transfer has been delayed by source"/>
      <bitenum value="4" id="4" token="RSPEVT_4" description="Collect busy: transfer has been delayed by destination"/>
      <bitenum value="5" id="5" token="RSPEVT_5" description="Collect packet: new packet start"/>
      <bitenum value="6" id="6" token="RSPEVT_6" description="Collect data: data cycle transfer, write for requests, read for responses"/>
      <bitenum value="7" id="7" token="RSPEVT_7" description="Collect idles: transfer is not initiated by source"/>
      <bitenum value="8" id="8" token="RSPEVT_8" description="Collect latency: hit when actually detecting debug bit on response links"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL0" acronym="L3_STCOL_EVTMUX_SEL0" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL0" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL1" acronym="L3_STCOL_EVTMUX_SEL1" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL1" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 1 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL2" acronym="L3_STCOL_EVTMUX_SEL2" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL2" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 2 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_EVTMUX_SEL3" acronym="L3_STCOL_EVTMUX_SEL3" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EVTMUX_SEL3" width="3" begin="2" end="0" resetval="0x0" description="The select of the mux 3 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_IDENTIFIER" acronym="L3_STCOL_DUMP_IDENTIFIER" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_IDENTIFIER" width="2" begin="1" end="0" resetval="0x0" description="Probe identifier Type: Control. Reset value: 0x0." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_COLLECTTIME" acronym="L3_STCOL_DUMP_COLLECTTIME" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_COLLECTTIME" width="16" begin="15" end="0" resetval="0x0000" description="Number of cycle to wait between two statistics frame Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_SLVADDR" acronym="L3_STCOL_DUMP_SLVADDR" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_SLVADDR" width="5" begin="4" end="0" resetval="0x19" description="Dump slave address Type: Control. Reset value: 0x19." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_MSTADDR" acronym="L3_STCOL_DUMP_MSTADDR" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_MSTADDR" width="8" begin="7" end="0" resetval="0xE0" description="Dump master address Type: Control. Reset value: 0xE0." range="" rwaccess="R"/>
  </register>
  <register id="L3_STCOL_DUMP_SLVOFS" acronym="L3_STCOL_DUMP_SLVOFS" offset="0x3C" width="32" description="">
    <bitfield id="DUMP_SLVOFS" width="32" begin="31" end="0" resetval="0x0000 0800" description="Dump slave offset Type: Control. Reset value: 0x800." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_MANUAL" acronym="L3_STCOL_DUMP_MANUAL" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_MANUAL" width="1" begin="0" end="0" resetval="0" description="Define the dump mode: if != 0 the dump is controlled by the Send register. Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_DUMP_SEND" acronym="L3_STCOL_DUMP_SEND" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMP_SEND" width="1" begin="0" end="0" resetval="0" description="In manual mode, is used to send the dump content and initialize the counters. Type: Give_AutoCleared. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_GLOBALEN" acronym="L3_STCOL_FILTER_i_GLOBALEN" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_GLOBALEN" width="1" begin="0" end="0" resetval="0" description="Filter global enable Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_EN_k" acronym="L3_STCOL_FILTER_i_EN_k" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_EN0" width="1" begin="0" end="0" resetval="0" description="Enable filter stage 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_MSTADDR" acronym="L3_STCOL_FILTER_i_MASK_m_MSTADDR" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_RD" acronym="L3_STCOL_FILTER_i_MASK_m_RD" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_WR" acronym="L3_STCOL_FILTER_i_MASK_m_WR" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MASK_m_ERR" acronym="L3_STCOL_FILTER_i_MASK_m_ERR" offset="0x64" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MASK_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_MSTADDR" acronym="L3_STCOL_FILTER_i_MATCH_m_MSTADDR" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_MSTADDR" width="8" begin="7" end="0" resetval="0x00" description="Mask/Match of MstAddr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_RD" acronym="L3_STCOL_FILTER_i_MATCH_m_RD" offset="0x78" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_RD" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Rd Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_WR" acronym="L3_STCOL_FILTER_i_MATCH_m_WR" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_WR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Wr Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_FILTER_i_MATCH_m_ERR" acronym="L3_STCOL_FILTER_i_MATCH_m_ERR" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FILTER_i_MATCH_m_ERR" width="1" begin="0" end="0" resetval="0" description="Mask/Match of Err Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MINVAL" acronym="L3_STCOL_OP_i_THRESHOLD_MINVAL" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MINVAL" width="12" begin="11" end="0" resetval="0x000" description="Min value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_THRESHOLD_MAXVAL" acronym="L3_STCOL_OP_i_THRESHOLD_MAXVAL" offset="0x8C" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_THRESHOLD_MAXVAL" width="12" begin="11" end="0" resetval="0x000" description="Max value Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_STCOL_OP_i_EVTINFOSEL" acronym="L3_STCOL_OP_i_EVTINFOSEL" offset="0x90" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_EVTINFOSEL" width="2" begin="1" end="0" resetval="0x0" description="Select event info data to add to counter (len/press or latency) Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OP_i_EVTINFOSEL_0" description="Select len from event info list"/>
      <bitenum value="1" id="1" token="OP_i_EVTINFOSEL_1" description="Select pressure if available from event info list"/>
      <bitenum value="2" id="2" token="OP_i_EVTINFOSEL_2" description="Select latency if available from event info list"/>
    </bitfield>
  </register>
  <register id="L3_STCOL_OP_i_SEL" acronym="L3_STCOL_OP_i_SEL" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OP_i_SEL" width="4" begin="3" end="0" resetval="0x0" description="Select logical operation Type: Control. Reset value: 0x0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OP_i_SEL_0" description="Increment counter on each mask/match filter hit"/>
      <bitenum value="1" id="1" token="OP_i_SEL_1" description="Increment counter on each min/max level hit"/>
      <bitenum value="2" id="2" token="OP_i_SEL_2" description="Add to counter the selected event info value (len/press or latency)"/>
      <bitenum value="3" id="3" token="OP_i_SEL_3" description="increment counter when all filter event hits (And(Fi))"/>
      <bitenum value="4" id="4" token="OP_i_SEL_4" description="Increment counter if any of filter event hits (Or(Fi))"/>
      <bitenum value="5" id="5" token="OP_i_SEL_5" description="Add to counter the number of current request event that hit"/>
      <bitenum value="6" id="6" token="OP_i_SEL_6" description="Add to counter the number of current response event that hit"/>
      <bitenum value="7" id="7" token="OP_i_SEL_7" description="Add to counter the number of all event that hit"/>
      <bitenum value="8" id="8" token="OP_i_SEL_8" description="Increment counter on each selected external event hit"/>
    </bitfield>
  </register>
</module>
