

================================================================
== Vivado HLS Report for 'SubBytes'
================================================================
* Date:           Tue Jul 15 22:53:40 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.089 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       56|       56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |       12|       12|         3|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 6 [1/1] (1.18ns)   --->   "br label %.loopexit" [AES_hls_cpp/aes_cipher.cpp:79]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %.loopexit.loopexit ]"   --->   Operation 7 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.86ns)   --->   "%icmp_ln79 = icmp eq i3 %r_0, -4" [AES_hls_cpp/aes_cipher.cpp:79]   --->   Operation 8 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.18ns)   --->   "%r = add i3 %r_0, 1" [AES_hls_cpp/aes_cipher.cpp:79]   --->   Operation 10 'add' 'r' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %2, label %.preheader.preheader" [AES_hls_cpp/aes_cipher.cpp:79]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %tmp to i6" [AES_hls_cpp/aes_cipher.cpp:80]   --->   Operation 13 'zext' 'zext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.18ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:80]   --->   Operation 14 'br' <Predicate = (!icmp_ln79)> <Delay = 1.18>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [AES_hls_cpp/aes_cipher.cpp:82]   --->   Operation 15 'ret' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ %c, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 16 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln80 = icmp eq i3 %c_0, -4" [AES_hls_cpp/aes_cipher.cpp:80]   --->   Operation 17 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 18 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.18ns)   --->   "%c = add i3 %c_0, 1" [AES_hls_cpp/aes_cipher.cpp:80]   --->   Operation 19 'add' 'c' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %.loopexit.loopexit, label %1" [AES_hls_cpp/aes_cipher.cpp:80]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i3 %c_0 to i6" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 21 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.36ns)   --->   "%add_ln544 = add i6 %zext_ln80, %zext_ln544_1" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 22 'add' 'add_ln544' <Predicate = (!icmp_ln80)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i6 %add_ln544 to i64" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 23 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln544_2" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 24 'getelementptr' 'state_V_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 25 'load' 'state_V_load' <Predicate = (!icmp_ln80)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 26 'br' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.08>
ST_4 : Operation 27 [1/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 27 'load' 'state_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %state_V_load to i64" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 28 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sbox_V_addr = getelementptr [256 x i8]* @sbox_V, i64 0, i64 %zext_ln544" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 29 'getelementptr' 'sbox_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (2.66ns)   --->   "%sbox_V_load = load i8* %sbox_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 30 'load' 'sbox_V_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 31 [1/2] (2.66ns)   --->   "%sbox_V_load = load i8* %sbox_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 31 'load' 'sbox_V_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 32 [1/1] (1.42ns)   --->   "store i8 %sbox_V_load, i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:81]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:80]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', AES_hls_cpp/aes_cipher.cpp:79) [6]  (1.18 ns)

 <State 2>: 1.18ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', AES_hls_cpp/aes_cipher.cpp:79) [6]  (0 ns)
	'add' operation ('r', AES_hls_cpp/aes_cipher.cpp:79) [9]  (1.18 ns)

 <State 3>: 2.79ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', AES_hls_cpp/aes_cipher.cpp:80) [16]  (0 ns)
	'add' operation ('add_ln544', AES_hls_cpp/aes_cipher.cpp:81) [23]  (1.37 ns)
	'getelementptr' operation ('state_V_addr', AES_hls_cpp/aes_cipher.cpp:81) [25]  (0 ns)
	'load' operation ('state_V_load', AES_hls_cpp/aes_cipher.cpp:81) on array 'state_V' [26]  (1.43 ns)

 <State 4>: 4.09ns
The critical path consists of the following:
	'load' operation ('state_V_load', AES_hls_cpp/aes_cipher.cpp:81) on array 'state_V' [26]  (1.43 ns)
	'getelementptr' operation ('sbox_V_addr', AES_hls_cpp/aes_cipher.cpp:81) [28]  (0 ns)
	'load' operation ('sbox_V_load', AES_hls_cpp/aes_cipher.cpp:81) on array 'sbox_V' [29]  (2.66 ns)

 <State 5>: 4.09ns
The critical path consists of the following:
	'load' operation ('sbox_V_load', AES_hls_cpp/aes_cipher.cpp:81) on array 'sbox_V' [29]  (2.66 ns)
	'store' operation ('store_ln81', AES_hls_cpp/aes_cipher.cpp:81) of variable 'sbox_V_load', AES_hls_cpp/aes_cipher.cpp:81 on array 'state_V' [30]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
