INFO-FLOW: Workspace C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1 opened at Tue May 07 17:58:32 -0700 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.319 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.465 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 4.553 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./receiver/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./receiver/solution1/directives.tcl
Execute     set_directive_top -name receiver receiver 
INFO: [HLS 200-1510] Running: set_directive_top -name receiver receiver 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.039 GB.
Execute       set_directive_top receiver -name=receiver 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'receiver.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling receiver.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang receiver.cpp -foptimization-record-file=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.cpp.clang.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/clang.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-4072] using directive refers to implicitly-defined namespace 'std' (./receiver.hpp:9:17)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.153 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.681 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.236 seconds; current allocated memory: 1.041 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.g.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.145 sec.
Execute       run_link_or_opt -opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.151 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.604 sec.
Execute       run_link_or_opt -opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=receiver -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=receiver -reflow-float-conversion -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.682 sec.
Execute       run_link_or_opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=receiver 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=receiver -mllvm -hls-db-dir -mllvm C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_264_22' (receiver.cpp:264:28) in function 'receiver' partially with a factor of 16 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_211_17' (receiver.cpp:211:21) in function 'receiver' partially with a factor of 2 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_201_16' (receiver.cpp:201:21) in function 'receiver' partially with a factor of 4 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_191_15' (receiver.cpp:191:21) in function 'receiver' partially with a factor of 8 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_181_14' (receiver.cpp:181:21) in function 'receiver' partially with a factor of 8 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_171_13' (receiver.cpp:171:21) in function 'receiver' partially with a factor of 32 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_161_12' (receiver.cpp:161:21) in function 'receiver' partially with a factor of 32 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_149_11' (receiver.cpp:149:21) in function 'receiver' partially with a factor of 64 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_132_10' (receiver.cpp:132:24) in function 'receiver' partially with a factor of 32 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_95_5' (receiver.cpp:95:19) in function 'receiver' partially with a factor of 8 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_84_4' (receiver.cpp:84:19) in function 'receiver' partially with a factor of 8 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_75_3' (receiver.cpp:75:19) in function 'receiver' partially with a factor of 8 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_63_2' (receiver.cpp:63:19) in function 'receiver' partially with a factor of 8 (receiver.cpp:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (receiver.cpp:52:22) in function 'receiver' partially with a factor of 32 (receiver.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'delay_line_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'delay_line_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'matched_Q': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'matched_I': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to 'samples_Q': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'samples_I': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to 'filt_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:71:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:72:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_1_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:80:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_1_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:81:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_2_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:91:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_2_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:92:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_I': Cyclic partitioning with factor 64 on dimension 1. (receiver.cpp:145:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_Q': Cyclic partitioning with factor 64 on dimension 1. (receiver.cpp:146:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_1_I': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:156:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_1_Q': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:157:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_2_I': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:166:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_2_Q': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:167:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_3_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:176:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_3_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:177:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_4_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:186:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_4_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:187:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_5_I': Cyclic partitioning with factor 4 on dimension 1. (receiver.cpp:196:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_5_Q': Cyclic partitioning with factor 4 on dimension 1. (receiver.cpp:197:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_6_I': Cyclic partitioning with factor 2 on dimension 1. (receiver.cpp:206:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_6_Q': Cyclic partitioning with factor 2 on dimension 1. (receiver.cpp:207:21)
INFO: [HLS 214-248] Applying array_partition to 'result_I': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'result_Q': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:30:0)
WARNING: [HLS 214-167] The program may have out of bound array access (receiver.cpp:268:14)
WARNING: [HLS 214-167] The program may have out of bound array access (receiver.cpp:269:25)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.365 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.043 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top receiver -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.0.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.884 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.1.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.796 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] receiver.cpp:257: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.857 seconds; current allocated memory: 1.072 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.1.bc to C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_1' (receiver.cpp:52) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_2' (receiver.cpp:63) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (receiver.cpp:75) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_4' (receiver.cpp:84) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_5' (receiver.cpp:95) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_6' (receiver.cpp:102) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_7' (receiver.cpp:108) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_8' (receiver.cpp:114) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_9' (receiver.cpp:120) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_132_10' (receiver.cpp:132) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_149_11' (receiver.cpp:149) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_12' (receiver.cpp:161) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_13' (receiver.cpp:171) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_14' (receiver.cpp:181) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_15' (receiver.cpp:191) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_16' (receiver.cpp:201) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_17' (receiver.cpp:211) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_18' (receiver.cpp:219) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_228_19' (receiver.cpp:228) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_20' (receiver.cpp:237) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_21' (receiver.cpp:244) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_22' (receiver.cpp:264) in function 'receiver' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 241 to 240 for loop 'VITIS_LOOP_52_1' (receiver.cpp:52:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 241 to 240 for loop 'VITIS_LOOP_52_1' (receiver.cpp:52:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 25 to 24 for loop 'VITIS_LOOP_75_3' (receiver.cpp:75:28) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 25 to 24 for loop 'VITIS_LOOP_75_3' (receiver.cpp:75:28) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 241 to 240 for loop 'VITIS_LOOP_132_10' (receiver.cpp:132:32) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 241 to 240 for loop 'VITIS_LOOP_132_10' (receiver.cpp:132:32) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 17 for loop 'VITIS_LOOP_171_13' (receiver.cpp:171:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 18 to 17 for loop 'VITIS_LOOP_171_13' (receiver.cpp:171:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 17 for loop 'VITIS_LOOP_191_15' (receiver.cpp:191:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 18 to 17 for loop 'VITIS_LOOP_191_15' (receiver.cpp:191:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 17 for loop 'VITIS_LOOP_201_16' (receiver.cpp:201:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 18 to 17 for loop 'VITIS_LOOP_201_16' (receiver.cpp:201:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 17 for loop 'VITIS_LOOP_211_17' (receiver.cpp:211:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 18 to 17 for loop 'VITIS_LOOP_211_17' (receiver.cpp:211:30) in function 'receiver'.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_6_I' (receiver.cpp:118) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_6_Q' (receiver.cpp:119) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_9_I' (receiver.cpp:234) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_9_Q' (receiver.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_10_I' (receiver.cpp:241) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_10_Q' (receiver.cpp:242) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'filt_6_I' (receiver.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_6_Q' (receiver.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_9_I' (receiver.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_9_Q' (receiver.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_10_I' (receiver.cpp:241) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_10_Q' (receiver.cpp:242) in dimension 1 completely.
Command         transform done; 2.502 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:249:20) to (receiver.cpp:261:33) in function 'receiver'... converting 10 basic blocks.
Command         transform done; 0.349 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.855 seconds; current allocated memory: 1.111 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.2.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 1.832 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.833 seconds; current allocated memory: 1.305 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.481 sec.
Command     elaborate done; 24.114 sec.
Execute     ap_eval exec zip -j C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.152 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'receiver' ...
Execute       ap_set_top_model receiver 
Execute       get_model_list receiver -filter all-wo-channel -topdown 
Execute       preproc_iomode -model receiver 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_264_22 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_244_21 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_237_20 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_228_19 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_219_18 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_211_17 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_201_16 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_191_15 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_181_14 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_171_13 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_161_12 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_149_11 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_132_10 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_120_9 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_114_8 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_108_7 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_102_6 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_95_5 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_84_4 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_75_3 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_63_2 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_52_1 
Execute       get_model_list receiver -filter all-wo-channel 
INFO-FLOW: Model list for configure: receiver_Pipeline_VITIS_LOOP_52_1 receiver_Pipeline_VITIS_LOOP_63_2 receiver_Pipeline_VITIS_LOOP_75_3 receiver_Pipeline_VITIS_LOOP_84_4 receiver_Pipeline_VITIS_LOOP_95_5 receiver_Pipeline_VITIS_LOOP_102_6 receiver_Pipeline_VITIS_LOOP_108_7 receiver_Pipeline_VITIS_LOOP_114_8 receiver_Pipeline_VITIS_LOOP_120_9 receiver_Pipeline_VITIS_LOOP_132_10 receiver_Pipeline_VITIS_LOOP_149_11 receiver_Pipeline_VITIS_LOOP_161_12 receiver_Pipeline_VITIS_LOOP_171_13 receiver_Pipeline_VITIS_LOOP_181_14 receiver_Pipeline_VITIS_LOOP_191_15 receiver_Pipeline_VITIS_LOOP_201_16 receiver_Pipeline_VITIS_LOOP_211_17 receiver_Pipeline_VITIS_LOOP_219_18 receiver_Pipeline_VITIS_LOOP_228_19 receiver_Pipeline_VITIS_LOOP_237_20 receiver_Pipeline_VITIS_LOOP_244_21 receiver_Pipeline_VITIS_LOOP_264_22 receiver
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_52_1 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_52_1 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_52_1 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_63_2 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_63_2 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_63_2 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_75_3 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_75_3 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_75_3 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_84_4 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_84_4 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_84_4 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_95_5 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_95_5 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_95_5 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_102_6 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_102_6 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_102_6 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_108_7 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_108_7 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_108_7 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_114_8 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_114_8 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_114_8 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_120_9 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_120_9 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_120_9 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_132_10 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_132_10 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_132_10 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_149_11 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_149_11 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_149_11 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_161_12 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_161_12 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_161_12 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_171_13 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_171_13 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_171_13 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_181_14 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_181_14 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_181_14 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_191_15 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_191_15 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_191_15 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_201_16 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_201_16 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_201_16 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_211_17 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_211_17 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_211_17 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_219_18 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_219_18 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_219_18 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_228_19 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_228_19 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_228_19 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_237_20 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_237_20 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_237_20 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_244_21 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_21 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_244_21 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_264_22 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_264_22 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_264_22 
INFO-FLOW: Configuring Module : receiver ...
Execute       set_default_model receiver 
Execute       apply_spec_resource_limit receiver 
INFO-FLOW: Model list for preprocess: receiver_Pipeline_VITIS_LOOP_52_1 receiver_Pipeline_VITIS_LOOP_63_2 receiver_Pipeline_VITIS_LOOP_75_3 receiver_Pipeline_VITIS_LOOP_84_4 receiver_Pipeline_VITIS_LOOP_95_5 receiver_Pipeline_VITIS_LOOP_102_6 receiver_Pipeline_VITIS_LOOP_108_7 receiver_Pipeline_VITIS_LOOP_114_8 receiver_Pipeline_VITIS_LOOP_120_9 receiver_Pipeline_VITIS_LOOP_132_10 receiver_Pipeline_VITIS_LOOP_149_11 receiver_Pipeline_VITIS_LOOP_161_12 receiver_Pipeline_VITIS_LOOP_171_13 receiver_Pipeline_VITIS_LOOP_181_14 receiver_Pipeline_VITIS_LOOP_191_15 receiver_Pipeline_VITIS_LOOP_201_16 receiver_Pipeline_VITIS_LOOP_211_17 receiver_Pipeline_VITIS_LOOP_219_18 receiver_Pipeline_VITIS_LOOP_228_19 receiver_Pipeline_VITIS_LOOP_237_20 receiver_Pipeline_VITIS_LOOP_244_21 receiver_Pipeline_VITIS_LOOP_264_22 receiver
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_52_1 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_52_1 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_52_1 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_52_1 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_63_2 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_63_2 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_63_2 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_63_2 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_75_3 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_75_3 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_75_3 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_75_3 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_84_4 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_84_4 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_84_4 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_84_4 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_95_5 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_95_5 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_95_5 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_95_5 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_102_6 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_102_6 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_102_6 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_102_6 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_108_7 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_108_7 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_108_7 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_108_7 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_114_8 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_114_8 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_114_8 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_114_8 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_120_9 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_120_9 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_120_9 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_120_9 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_132_10 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_132_10 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_132_10 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_132_10 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_149_11 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_149_11 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_149_11 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_149_11 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_161_12 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_161_12 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_161_12 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_161_12 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_171_13 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_171_13 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_171_13 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_171_13 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_181_14 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_181_14 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_181_14 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_181_14 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_191_15 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_191_15 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_191_15 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_191_15 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_201_16 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_201_16 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_201_16 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_201_16 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_211_17 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_211_17 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_211_17 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_211_17 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_219_18 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_219_18 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_219_18 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_219_18 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_228_19 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_228_19 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_228_19 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_228_19 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_237_20 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_237_20 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_237_20 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_237_20 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_244_21 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_21 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_244_21 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_244_21 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_264_22 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_264_22 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_264_22 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_264_22 
INFO-FLOW: Preprocessing Module: receiver ...
Execute       set_default_model receiver 
Execute       cdfg_preprocess -model receiver 
Execute       rtl_gen_preprocess receiver 
INFO-FLOW: Model list for synthesis: receiver_Pipeline_VITIS_LOOP_52_1 receiver_Pipeline_VITIS_LOOP_63_2 receiver_Pipeline_VITIS_LOOP_75_3 receiver_Pipeline_VITIS_LOOP_84_4 receiver_Pipeline_VITIS_LOOP_95_5 receiver_Pipeline_VITIS_LOOP_102_6 receiver_Pipeline_VITIS_LOOP_108_7 receiver_Pipeline_VITIS_LOOP_114_8 receiver_Pipeline_VITIS_LOOP_120_9 receiver_Pipeline_VITIS_LOOP_132_10 receiver_Pipeline_VITIS_LOOP_149_11 receiver_Pipeline_VITIS_LOOP_161_12 receiver_Pipeline_VITIS_LOOP_171_13 receiver_Pipeline_VITIS_LOOP_181_14 receiver_Pipeline_VITIS_LOOP_191_15 receiver_Pipeline_VITIS_LOOP_201_16 receiver_Pipeline_VITIS_LOOP_211_17 receiver_Pipeline_VITIS_LOOP_219_18 receiver_Pipeline_VITIS_LOOP_228_19 receiver_Pipeline_VITIS_LOOP_237_20 receiver_Pipeline_VITIS_LOOP_244_21 receiver_Pipeline_VITIS_LOOP_264_22 receiver
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_52_1 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_52_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.225 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.312 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_52_1.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_52_1 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_52_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.313 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_52_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_63_2 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_63_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.228 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.315 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_63_2.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_63_2 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_63_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.315 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_63_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_75_3 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_75_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_75_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.316 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_75_3.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_75_3 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_75_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.316 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_75_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_84_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_84_4 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_84_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.206 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.317 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_84_4.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_84_4 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_84_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.317 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_84_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_95_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_95_5 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_95_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.318 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_95_5.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_95_5 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_95_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_95_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_102_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_102_6 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_102_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_102_6.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_102_6 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_102_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.319 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_102_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_108_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_108_7 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_108_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.320 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_108_7.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_108_7 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_108_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.320 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_108_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_114_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_114_8 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_114_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.320 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_114_8.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_114_8 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_114_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.320 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_114_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_120_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_120_9 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_120_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.321 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_120_9.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_120_9 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_120_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.321 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_120_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_132_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_132_10 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_132_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_132_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.182 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.323 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_132_10.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_132_10 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_132_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.323 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_132_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_149_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_149_11 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_149_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_11'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.568 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.668 seconds; current allocated memory: 1.335 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.sched.adb -f 
Command       db_write done; 0.191 sec.
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_149_11.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_149_11 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_149_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.181 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.335 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.133 sec.
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.bind.adb -f 
Command       db_write done; 0.258 sec.
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_149_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_161_12 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_161_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.864 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.291 seconds; current allocated memory: 1.338 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_161_12.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_161_12 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_161_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.338 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_161_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_171_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_171_13 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_171_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_13'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.849 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_171_13.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_171_13 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_171_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.343 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.bind.adb -f 
Command       db_write done; 0.108 sec.
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_171_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_181_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_181_14 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_181_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.345 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_181_14.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_181_14 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_181_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.346 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_181_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_191_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_191_15 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_191_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.235 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.347 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_191_15.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_191_15 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_191_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.347 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_191_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_201_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_201_16 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_201_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_201_16'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.348 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_201_16.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_201_16 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_201_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.348 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_201_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_211_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_211_17 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_211_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_211_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_211_17'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.348 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_211_17.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_211_17 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_211_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.348 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_211_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_219_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_219_18 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_219_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_219_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.348 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_219_18.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_219_18 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_219_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.349 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_219_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_228_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_228_19 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_228_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_228_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_228_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.349 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_228_19.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_228_19 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_228_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.349 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_228_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_237_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_237_20 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_237_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_237_20'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.350 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_237_20.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_237_20 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_237_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.350 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_237_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_244_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_21 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_244_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_244_21'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.350 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_244_21.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_21 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_244_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.350 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_244_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_264_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_264_22 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_264_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln268_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_264_22'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_264_22' (loop 'VITIS_LOOP_264_22'): Unable to schedule 'load' operation ('matched_I_12_load_1', receiver.cpp:268) on array 'matched_I_12' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_264_22' (loop 'VITIS_LOOP_264_22'): Unable to schedule 'load' operation ('matched_I_12_load_3', receiver.cpp:268) on array 'matched_I_12' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_264_22' (loop 'VITIS_LOOP_264_22'): Unable to schedule 'load' operation ('matched_I_12_load_5', receiver.cpp:268) on array 'matched_I_12' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_264_22' (loop 'VITIS_LOOP_264_22'): Unable to schedule 'load' operation ('matched_I_12_load_7', receiver.cpp:268) on array 'matched_I_12' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_264_22' (loop 'VITIS_LOOP_264_22'): Unable to schedule 'load' operation ('matched_I_12_load_13', receiver.cpp:268) on array 'matched_I_12' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 12, loop 'VITIS_LOOP_264_22'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.357 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.429 seconds; current allocated memory: 1.353 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.133 sec.
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_264_22.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_264_22 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_264_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.354 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_264_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver 
Execute       schedule -model receiver 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.063 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.238 seconds; current allocated memory: 1.358 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.348 sec.
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.sched.adb -f 
INFO-FLOW: Finish scheduling receiver.
Execute       set_default_model receiver 
Execute       bind -model receiver 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.479 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.919 seconds; current allocated memory: 1.360 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.344 sec.
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.bind.adb -f 
Command       db_write done; 0.132 sec.
INFO-FLOW: Finish binding receiver.
Execute       get_model_list receiver -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_52_1 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_63_2 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_75_3 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_84_4 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_95_5 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_102_6 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_108_7 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_114_8 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_120_9 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_132_10 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_149_11 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_161_12 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_171_13 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_181_14 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_191_15 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_201_16 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_211_17 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_219_18 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_228_19 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_237_20 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_244_21 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_264_22 
Execute       rtl_gen_preprocess receiver 
INFO-FLOW: Model list for RTL generation: receiver_Pipeline_VITIS_LOOP_52_1 receiver_Pipeline_VITIS_LOOP_63_2 receiver_Pipeline_VITIS_LOOP_75_3 receiver_Pipeline_VITIS_LOOP_84_4 receiver_Pipeline_VITIS_LOOP_95_5 receiver_Pipeline_VITIS_LOOP_102_6 receiver_Pipeline_VITIS_LOOP_108_7 receiver_Pipeline_VITIS_LOOP_114_8 receiver_Pipeline_VITIS_LOOP_120_9 receiver_Pipeline_VITIS_LOOP_132_10 receiver_Pipeline_VITIS_LOOP_149_11 receiver_Pipeline_VITIS_LOOP_161_12 receiver_Pipeline_VITIS_LOOP_171_13 receiver_Pipeline_VITIS_LOOP_181_14 receiver_Pipeline_VITIS_LOOP_191_15 receiver_Pipeline_VITIS_LOOP_201_16 receiver_Pipeline_VITIS_LOOP_211_17 receiver_Pipeline_VITIS_LOOP_219_18 receiver_Pipeline_VITIS_LOOP_228_19 receiver_Pipeline_VITIS_LOOP_237_20 receiver_Pipeline_VITIS_LOOP_244_21 receiver_Pipeline_VITIS_LOOP_264_22 receiver
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_52_1 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_52_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_52_1' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_52_1'.
INFO: [RTMG 210-278] Implementing memory 'receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.127 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 1.364 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_52_1 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_52_1 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_52_1 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_52_1 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_52_1 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_52_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_52_1 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_52_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_52_1 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_52_1 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_52_1 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_52_1 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_63_2 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_63_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.370 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_63_2 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_63_2 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_63_2 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_63_2 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_63_2 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_63_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_63_2 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_63_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_63_2 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_63_2 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_63_2 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_63_2 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_75_3 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_75_3' pipeline 'VITIS_LOOP_75_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15s_18s_33_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_15s_33_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_75_3'.
INFO: [RTMG 210-279] Implementing memory 'receiver_receiver_Pipeline_VITIS_LOOP_75_3_h_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.375 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_75_3 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_75_3 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_75_3 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_75_3 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_75_3 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_75_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_75_3 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_75_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_75_3 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_75_3 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_75_3 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_75_3 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_84_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_84_4 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_84_4' pipeline 'VITIS_LOOP_84_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_84_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.379 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_84_4 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_84_4 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_84_4 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_84_4 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_84_4 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_84_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_84_4 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_84_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_84_4 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_84_4 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_84_4 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_84_4 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_95_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_95_5 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_95_5' pipeline 'VITIS_LOOP_95_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_95_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.587 seconds; current allocated memory: 1.382 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_95_5 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_95_5 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_95_5 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_95_5 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_95_5 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_95_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_95_5 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_95_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_95_5 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_95_5 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_95_5 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_95_5 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_102_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_102_6 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_102_6' pipeline 'VITIS_LOOP_102_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_18_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_102_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.385 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_102_6 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_102_6 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_102_6 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_102_6 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_102_6 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_102_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_102_6 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_102_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_102_6 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_102_6 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_102_6 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_102_6 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_108_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_108_7 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_108_7' pipeline 'VITIS_LOOP_108_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_108_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.387 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_108_7 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_108_7 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_108_7 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_108_7 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_108_7 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_108_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_108_7 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_108_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_108_7 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_108_7 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_108_7 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_108_7 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_114_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_114_8 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_114_8' pipeline 'VITIS_LOOP_114_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_114_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.388 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_114_8 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_114_8 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_114_8 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_114_8 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_114_8 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_114_8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_114_8 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_114_8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_114_8 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_114_8 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_114_8 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_114_8 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_120_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_120_9 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_120_9' pipeline 'VITIS_LOOP_120_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_120_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.388 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_120_9 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_120_9 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_120_9 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_120_9 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_120_9 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_120_9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_120_9 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_120_9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_120_9 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_120_9 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_120_9 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_120_9 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_132_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_132_10 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_132_10' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_132_10' pipeline 'VITIS_LOOP_132_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_132_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.391 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_132_10 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_132_10 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_132_10 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_132_10 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_132_10 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_132_10_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_132_10 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_132_10_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_132_10 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_132_10 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_132_10 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_132_10 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_149_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_149_11 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_149_11' pipeline 'VITIS_LOOP_149_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_18s_34_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_16s_34_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_149_11'.
INFO: [RTMG 210-279] Implementing memory 'receiver_receiver_Pipeline_VITIS_LOOP_149_11_preamble_upsampled_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.357 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.414 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_149_11 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_149_11 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_149_11 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_149_11 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_149_11 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_149_11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.437 sec.
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_149_11 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_149_11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.189 sec.
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_149_11 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.391 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_149_11 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.adb 
Command       db_write done; 0.481 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_149_11 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_149_11 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_161_12 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_161_12' pipeline 'VITIS_LOOP_161_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_161_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.435 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_161_12 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_161_12 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_161_12 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_161_12 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_161_12 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_161_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_161_12 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_161_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_161_12 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_161_12 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_161_12 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_161_12 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_171_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_171_13 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_171_13' pipeline 'VITIS_LOOP_171_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_171_13'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.444 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_171_13 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_171_13 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_171_13 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_171_13 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_171_13 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_171_13_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.139 sec.
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_171_13 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_171_13_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_171_13 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.186 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_171_13 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.adb 
Command       db_write done; 0.212 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_171_13 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_171_13 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_181_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_181_14 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_181_14' pipeline 'VITIS_LOOP_181_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_181_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.622 seconds; current allocated memory: 1.456 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_181_14 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_181_14 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_181_14 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_181_14 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_181_14 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_181_14_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_181_14 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_181_14_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_181_14 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_181_14 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_181_14 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_181_14 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_191_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_191_15 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_191_15' pipeline 'VITIS_LOOP_191_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_191_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_191_15 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_191_15 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_191_15 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_191_15 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_191_15 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_191_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_191_15 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_191_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_191_15 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_191_15 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_191_15 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_191_15 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_201_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_201_16 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_201_16' pipeline 'VITIS_LOOP_201_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_201_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.464 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_201_16 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_201_16 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_201_16 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_201_16 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_201_16 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_201_16_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_201_16 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_201_16_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_201_16 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_201_16 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_201_16 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_201_16 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_211_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_211_17 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_211_17' pipeline 'VITIS_LOOP_211_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_211_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.466 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_211_17 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_211_17 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_211_17 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_211_17 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_211_17 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_211_17_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_211_17 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_211_17_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_211_17 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_211_17 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_211_17 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_211_17 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_219_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_219_18 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_219_18' pipeline 'VITIS_LOOP_219_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_219_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.468 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_219_18 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_219_18 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_219_18 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_219_18 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_219_18 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_219_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_219_18 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_219_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_219_18 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_219_18 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_219_18 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_219_18 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_228_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_228_19 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_228_19' pipeline 'VITIS_LOOP_228_19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_228_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.469 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_228_19 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_228_19 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_228_19 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_228_19 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_228_19 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_228_19_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_228_19 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_228_19_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_228_19 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_228_19 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_228_19 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_228_19 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_237_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_237_20 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_237_20' pipeline 'VITIS_LOOP_237_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_237_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.470 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_237_20 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_237_20 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_237_20 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_237_20 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_237_20 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_237_20_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_237_20 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_237_20_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_237_20 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_237_20 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_237_20 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_237_20 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_244_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_244_21 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_244_21' pipeline 'VITIS_LOOP_244_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_244_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.471 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_244_21 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_244_21 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_244_21 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_244_21 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_244_21 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_244_21_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_244_21 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_244_21_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_244_21 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_244_21 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_244_21 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_244_21 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_264_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_264_22 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_264_22' pipeline 'VITIS_LOOP_264_22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_24s_18s_40s_40_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_24s_18s_40s_40_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_18s_40_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_264_22'.
Command       create_rtl_model done; 0.146 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.475 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_264_22 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_264_22 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_264_22 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_264_22 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_264_22 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_264_22_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_264_22 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_264_22_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_264_22 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_264_22 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_264_22 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_264_22 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver -top_prefix  -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_I_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/result_Q_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/new_sample' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'receiver' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'carrier_pos_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'corr_I' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'corr_Q' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'corr_abs_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_18s_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_18s_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver'.
INFO: [RTMG 210-279] Implementing memory 'receiver_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'receiver_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_delay_line_I_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_matched_I_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_1_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_2_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_3_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_5_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_1_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_2_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_3_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_4_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_5_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_6_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_7_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_8_I_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.769 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.593 seconds; current allocated memory: 1.515 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver -istop -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver 
Command       gen_rtl done; 0.513 sec.
Execute       gen_rtl receiver -istop -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver 
Command       gen_rtl done; 0.196 sec.
Execute       syn_report -csynth -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.205 sec.
Execute       syn_report -rtlxml -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.175 sec.
Execute       syn_report -verbosereport -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.887 sec.
Execute       db_write -model receiver -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.adb 
Command       db_write done; 0.375 sec.
Execute       db_write -model receiver -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver 
Execute       export_constraint_db -f -tool general -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.constraint.tcl 
Execute       syn_report -designview -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.design.xml 
Command       syn_report done; 1.336 sec.
Execute       syn_report -csynthDesign -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/csynth.rpt -MHOut C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.protoinst 
Execute       sc_get_clocks receiver 
Execute       sc_get_portdomain receiver 
INFO-FLOW: Model list for RTL component generation: receiver_Pipeline_VITIS_LOOP_52_1 receiver_Pipeline_VITIS_LOOP_63_2 receiver_Pipeline_VITIS_LOOP_75_3 receiver_Pipeline_VITIS_LOOP_84_4 receiver_Pipeline_VITIS_LOOP_95_5 receiver_Pipeline_VITIS_LOOP_102_6 receiver_Pipeline_VITIS_LOOP_108_7 receiver_Pipeline_VITIS_LOOP_114_8 receiver_Pipeline_VITIS_LOOP_120_9 receiver_Pipeline_VITIS_LOOP_132_10 receiver_Pipeline_VITIS_LOOP_149_11 receiver_Pipeline_VITIS_LOOP_161_12 receiver_Pipeline_VITIS_LOOP_171_13 receiver_Pipeline_VITIS_LOOP_181_14 receiver_Pipeline_VITIS_LOOP_191_15 receiver_Pipeline_VITIS_LOOP_201_16 receiver_Pipeline_VITIS_LOOP_211_17 receiver_Pipeline_VITIS_LOOP_219_18 receiver_Pipeline_VITIS_LOOP_228_19 receiver_Pipeline_VITIS_LOOP_237_20 receiver_Pipeline_VITIS_LOOP_244_21 receiver_Pipeline_VITIS_LOOP_264_22 receiver
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_52_1] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.compgen.tcl 
INFO-FLOW: Found component receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_63_2] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_75_3] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.compgen.tcl 
INFO-FLOW: Found component receiver_mul_15s_18s_33_1_1.
INFO-FLOW: Append model receiver_mul_15s_18s_33_1_1
INFO-FLOW: Found component receiver_mul_18s_15s_33_1_1.
INFO-FLOW: Append model receiver_mul_18s_15s_33_1_1
INFO-FLOW: Found component receiver_receiver_Pipeline_VITIS_LOOP_75_3_h_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_receiver_Pipeline_VITIS_LOOP_75_3_h_ROM_AUTO_1R
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_84_4] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_95_5] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_102_6] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.compgen.tcl 
INFO-FLOW: Found component receiver_mux_7_3_18_1_1.
INFO-FLOW: Append model receiver_mux_7_3_18_1_1
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_108_7] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_114_8] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_120_9] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_132_10] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_149_11] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.compgen.tcl 
INFO-FLOW: Found component receiver_mul_16s_18s_34_1_1.
INFO-FLOW: Append model receiver_mul_16s_18s_34_1_1
INFO-FLOW: Found component receiver_mul_18s_16s_34_1_1.
INFO-FLOW: Append model receiver_mul_18s_16s_34_1_1
INFO-FLOW: Found component receiver_receiver_Pipeline_VITIS_LOOP_149_11_preamble_upsampled_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_receiver_Pipeline_VITIS_LOOP_149_11_preamble_upsampled_ROM_AUTO_1R
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_161_12] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_171_13] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_181_14] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_191_15] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_201_16] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_211_17] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_219_18] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_228_19] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_237_20] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_244_21] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_264_22] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.compgen.tcl 
INFO-FLOW: Found component receiver_mul_24s_18s_40_1_1.
INFO-FLOW: Append model receiver_mul_24s_18s_40_1_1
INFO-FLOW: Found component receiver_mac_mulsub_24s_18s_40s_40_4_1.
INFO-FLOW: Append model receiver_mac_mulsub_24s_18s_40s_40_4_1
INFO-FLOW: Found component receiver_mac_muladd_24s_18s_40s_40_4_1.
INFO-FLOW: Append model receiver_mac_muladd_24s_18s_40s_40_4_1
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.tcl 
INFO-FLOW: Found component receiver_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model receiver_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component receiver_mul_24s_24s_48_1_1.
INFO-FLOW: Append model receiver_mul_24s_24s_48_1_1
INFO-FLOW: Found component receiver_mul_18s_18s_34_1_1.
INFO-FLOW: Append model receiver_mul_18s_18s_34_1_1
INFO-FLOW: Found component receiver_mul_17s_18s_34_1_1.
INFO-FLOW: Append model receiver_mul_17s_18s_34_1_1
INFO-FLOW: Found component receiver_cos_coefficients_table_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_cos_coefficients_table_ROM_AUTO_1R
INFO-FLOW: Found component receiver_sin_coefficients_table_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_sin_coefficients_table_ROM_AUTO_1R
INFO-FLOW: Found component receiver_delay_line_I_7_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_delay_line_I_7_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_matched_I_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_matched_I_1_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_1_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_1_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_2_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_2_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_3_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_3_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_5_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_5_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_1_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_1_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_2_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_2_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_3_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_3_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_4_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_4_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_5_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_5_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_6_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_6_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_7_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_7_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_8_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_8_I_RAM_AUTO_1R1W
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_52_1
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_63_2
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_75_3
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_84_4
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_95_5
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_102_6
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_108_7
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_114_8
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_120_9
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_132_10
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_149_11
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_161_12
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_171_13
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_181_14
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_191_15
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_201_16
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_211_17
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_219_18
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_228_19
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_237_20
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_244_21
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_264_22
INFO-FLOW: Append model receiver
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mul_15s_18s_33_1_1 receiver_mul_18s_15s_33_1_1 receiver_receiver_Pipeline_VITIS_LOOP_75_3_h_ROM_AUTO_1R receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mux_7_3_18_1_1 receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mul_16s_18s_34_1_1 receiver_mul_18s_16s_34_1_1 receiver_receiver_Pipeline_VITIS_LOOP_149_11_preamble_upsampled_ROM_AUTO_1R receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mul_24s_18s_40_1_1 receiver_mac_mulsub_24s_18s_40s_40_4_1 receiver_mac_muladd_24s_18s_40s_40_4_1 receiver_flow_control_loop_pipe_sequential_init receiver_fcmp_32ns_32ns_1_2_no_dsp_1 receiver_mul_24s_24s_48_1_1 receiver_mul_18s_18s_34_1_1 receiver_mul_17s_18s_34_1_1 receiver_cos_coefficients_table_ROM_AUTO_1R receiver_sin_coefficients_table_ROM_AUTO_1R receiver_delay_line_I_7_RAM_AUTO_1R1W receiver_matched_I_1_RAM_AUTO_1R1W receiver_filt_I_RAM_AUTO_1R1W receiver_filt_1_I_RAM_AUTO_1R1W receiver_filt_2_I_RAM_AUTO_1R1W receiver_filt_3_I_RAM_AUTO_1R1W receiver_filt_5_I_RAM_AUTO_1R1W receiver_arr_I_RAM_AUTO_1R1W receiver_arr_1_I_RAM_AUTO_1R1W receiver_arr_2_I_RAM_AUTO_1R1W receiver_arr_3_I_RAM_AUTO_1R1W receiver_arr_4_I_RAM_AUTO_1R1W receiver_arr_5_I_RAM_AUTO_1R1W receiver_arr_6_I_RAM_AUTO_1R1W receiver_arr_7_I_RAM_AUTO_1R1W receiver_arr_8_I_RAM_AUTO_1R1W receiver_Pipeline_VITIS_LOOP_52_1 receiver_Pipeline_VITIS_LOOP_63_2 receiver_Pipeline_VITIS_LOOP_75_3 receiver_Pipeline_VITIS_LOOP_84_4 receiver_Pipeline_VITIS_LOOP_95_5 receiver_Pipeline_VITIS_LOOP_102_6 receiver_Pipeline_VITIS_LOOP_108_7 receiver_Pipeline_VITIS_LOOP_114_8 receiver_Pipeline_VITIS_LOOP_120_9 receiver_Pipeline_VITIS_LOOP_132_10 receiver_Pipeline_VITIS_LOOP_149_11 receiver_Pipeline_VITIS_LOOP_161_12 receiver_Pipeline_VITIS_LOOP_171_13 receiver_Pipeline_VITIS_LOOP_181_14 receiver_Pipeline_VITIS_LOOP_191_15 receiver_Pipeline_VITIS_LOOP_201_16 receiver_Pipeline_VITIS_LOOP_211_17 receiver_Pipeline_VITIS_LOOP_219_18 receiver_Pipeline_VITIS_LOOP_228_19 receiver_Pipeline_VITIS_LOOP_237_20 receiver_Pipeline_VITIS_LOOP_244_21 receiver_Pipeline_VITIS_LOOP_264_22 receiver
INFO-FLOW: Generating C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mul_15s_18s_33_1_1
INFO-FLOW: To file: write model receiver_mul_18s_15s_33_1_1
INFO-FLOW: To file: write model receiver_receiver_Pipeline_VITIS_LOOP_75_3_h_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mux_7_3_18_1_1
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mul_16s_18s_34_1_1
INFO-FLOW: To file: write model receiver_mul_18s_16s_34_1_1
INFO-FLOW: To file: write model receiver_receiver_Pipeline_VITIS_LOOP_149_11_preamble_upsampled_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mul_24s_18s_40_1_1
INFO-FLOW: To file: write model receiver_mac_mulsub_24s_18s_40s_40_4_1
INFO-FLOW: To file: write model receiver_mac_muladd_24s_18s_40s_40_4_1
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model receiver_mul_24s_24s_48_1_1
INFO-FLOW: To file: write model receiver_mul_18s_18s_34_1_1
INFO-FLOW: To file: write model receiver_mul_17s_18s_34_1_1
INFO-FLOW: To file: write model receiver_cos_coefficients_table_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_sin_coefficients_table_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_delay_line_I_7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_matched_I_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_1_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_2_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_3_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_5_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_1_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_2_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_3_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_4_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_5_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_6_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_7_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_8_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_52_1
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_63_2
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_75_3
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_84_4
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_95_5
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_102_6
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_108_7
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_114_8
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_120_9
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_132_10
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_149_11
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_161_12
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_171_13
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_181_14
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_191_15
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_201_16
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_211_17
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_219_18
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_228_19
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_237_20
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_244_21
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_264_22
INFO-FLOW: To file: write model receiver
INFO-FLOW: Generating C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/vlog' tclDir='C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db' modelList='receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_15s_18s_33_1_1
receiver_mul_18s_15s_33_1_1
receiver_receiver_Pipeline_VITIS_LOOP_75_3_h_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_7_3_18_1_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_16s_18s_34_1_1
receiver_mul_18s_16s_34_1_1
receiver_receiver_Pipeline_VITIS_LOOP_149_11_preamble_upsampled_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_24s_18s_40_1_1
receiver_mac_mulsub_24s_18s_40s_40_4_1
receiver_mac_muladd_24s_18s_40s_40_4_1
receiver_flow_control_loop_pipe_sequential_init
receiver_fcmp_32ns_32ns_1_2_no_dsp_1
receiver_mul_24s_24s_48_1_1
receiver_mul_18s_18s_34_1_1
receiver_mul_17s_18s_34_1_1
receiver_cos_coefficients_table_ROM_AUTO_1R
receiver_sin_coefficients_table_ROM_AUTO_1R
receiver_delay_line_I_7_RAM_AUTO_1R1W
receiver_matched_I_1_RAM_AUTO_1R1W
receiver_filt_I_RAM_AUTO_1R1W
receiver_filt_1_I_RAM_AUTO_1R1W
receiver_filt_2_I_RAM_AUTO_1R1W
receiver_filt_3_I_RAM_AUTO_1R1W
receiver_filt_5_I_RAM_AUTO_1R1W
receiver_arr_I_RAM_AUTO_1R1W
receiver_arr_1_I_RAM_AUTO_1R1W
receiver_arr_2_I_RAM_AUTO_1R1W
receiver_arr_3_I_RAM_AUTO_1R1W
receiver_arr_4_I_RAM_AUTO_1R1W
receiver_arr_5_I_RAM_AUTO_1R1W
receiver_arr_6_I_RAM_AUTO_1R1W
receiver_arr_7_I_RAM_AUTO_1R1W
receiver_arr_8_I_RAM_AUTO_1R1W
receiver_Pipeline_VITIS_LOOP_52_1
receiver_Pipeline_VITIS_LOOP_63_2
receiver_Pipeline_VITIS_LOOP_75_3
receiver_Pipeline_VITIS_LOOP_84_4
receiver_Pipeline_VITIS_LOOP_95_5
receiver_Pipeline_VITIS_LOOP_102_6
receiver_Pipeline_VITIS_LOOP_108_7
receiver_Pipeline_VITIS_LOOP_114_8
receiver_Pipeline_VITIS_LOOP_120_9
receiver_Pipeline_VITIS_LOOP_132_10
receiver_Pipeline_VITIS_LOOP_149_11
receiver_Pipeline_VITIS_LOOP_161_12
receiver_Pipeline_VITIS_LOOP_171_13
receiver_Pipeline_VITIS_LOOP_181_14
receiver_Pipeline_VITIS_LOOP_191_15
receiver_Pipeline_VITIS_LOOP_201_16
receiver_Pipeline_VITIS_LOOP_211_17
receiver_Pipeline_VITIS_LOOP_219_18
receiver_Pipeline_VITIS_LOOP_228_19
receiver_Pipeline_VITIS_LOOP_237_20
receiver_Pipeline_VITIS_LOOP_244_21
receiver_Pipeline_VITIS_LOOP_264_22
receiver
' expOnly='0'
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.182 sec.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.927 seconds; current allocated memory: 1.543 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='receiver_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='receiver_receiver_Pipeline_VITIS_LOOP_52_1_samples_I_1_RAM_AUTO_1R1W
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_15s_18s_33_1_1
receiver_mul_18s_15s_33_1_1
receiver_receiver_Pipeline_VITIS_LOOP_75_3_h_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_7_3_18_1_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_16s_18s_34_1_1
receiver_mul_18s_16s_34_1_1
receiver_receiver_Pipeline_VITIS_LOOP_149_11_preamble_upsampled_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_24s_18s_40_1_1
receiver_mac_mulsub_24s_18s_40s_40_4_1
receiver_mac_muladd_24s_18s_40s_40_4_1
receiver_flow_control_loop_pipe_sequential_init
receiver_fcmp_32ns_32ns_1_2_no_dsp_1
receiver_mul_24s_24s_48_1_1
receiver_mul_18s_18s_34_1_1
receiver_mul_17s_18s_34_1_1
receiver_cos_coefficients_table_ROM_AUTO_1R
receiver_sin_coefficients_table_ROM_AUTO_1R
receiver_delay_line_I_7_RAM_AUTO_1R1W
receiver_matched_I_1_RAM_AUTO_1R1W
receiver_filt_I_RAM_AUTO_1R1W
receiver_filt_1_I_RAM_AUTO_1R1W
receiver_filt_2_I_RAM_AUTO_1R1W
receiver_filt_3_I_RAM_AUTO_1R1W
receiver_filt_5_I_RAM_AUTO_1R1W
receiver_arr_I_RAM_AUTO_1R1W
receiver_arr_1_I_RAM_AUTO_1R1W
receiver_arr_2_I_RAM_AUTO_1R1W
receiver_arr_3_I_RAM_AUTO_1R1W
receiver_arr_4_I_RAM_AUTO_1R1W
receiver_arr_5_I_RAM_AUTO_1R1W
receiver_arr_6_I_RAM_AUTO_1R1W
receiver_arr_7_I_RAM_AUTO_1R1W
receiver_arr_8_I_RAM_AUTO_1R1W
receiver_Pipeline_VITIS_LOOP_52_1
receiver_Pipeline_VITIS_LOOP_63_2
receiver_Pipeline_VITIS_LOOP_75_3
receiver_Pipeline_VITIS_LOOP_84_4
receiver_Pipeline_VITIS_LOOP_95_5
receiver_Pipeline_VITIS_LOOP_102_6
receiver_Pipeline_VITIS_LOOP_108_7
receiver_Pipeline_VITIS_LOOP_114_8
receiver_Pipeline_VITIS_LOOP_120_9
receiver_Pipeline_VITIS_LOOP_132_10
receiver_Pipeline_VITIS_LOOP_149_11
receiver_Pipeline_VITIS_LOOP_161_12
receiver_Pipeline_VITIS_LOOP_171_13
receiver_Pipeline_VITIS_LOOP_181_14
receiver_Pipeline_VITIS_LOOP_191_15
receiver_Pipeline_VITIS_LOOP_201_16
receiver_Pipeline_VITIS_LOOP_211_17
receiver_Pipeline_VITIS_LOOP_219_18
receiver_Pipeline_VITIS_LOOP_228_19
receiver_Pipeline_VITIS_LOOP_237_20
receiver_Pipeline_VITIS_LOOP_244_21
receiver_Pipeline_VITIS_LOOP_264_22
receiver
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_52_1.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_63_2.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_75_3.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_84_4.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_95_5.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_102_6.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_108_7.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_114_8.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_120_9.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_132_10.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_149_11.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_161_12.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_13.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_14.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_15.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_16.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_17.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_18.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_19.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_20.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_21.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_264_22.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.constraint.tcl 
Execute       sc_get_clocks receiver 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/impl/misc/receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST receiver MODULE2INSTS {receiver receiver receiver_Pipeline_VITIS_LOOP_52_1 grp_receiver_Pipeline_VITIS_LOOP_52_1_fu_2676 receiver_Pipeline_VITIS_LOOP_63_2 grp_receiver_Pipeline_VITIS_LOOP_63_2_fu_2808 receiver_Pipeline_VITIS_LOOP_132_10 grp_receiver_Pipeline_VITIS_LOOP_132_10_fu_2844 receiver_Pipeline_VITIS_LOOP_75_3 grp_receiver_Pipeline_VITIS_LOOP_75_3_fu_2976 receiver_Pipeline_VITIS_LOOP_84_4 grp_receiver_Pipeline_VITIS_LOOP_84_4_fu_3030 receiver_Pipeline_VITIS_LOOP_95_5 grp_receiver_Pipeline_VITIS_LOOP_95_5_fu_3066 receiver_Pipeline_VITIS_LOOP_102_6 grp_receiver_Pipeline_VITIS_LOOP_102_6_fu_3102 receiver_Pipeline_VITIS_LOOP_108_7 grp_receiver_Pipeline_VITIS_LOOP_108_7_fu_3124 receiver_Pipeline_VITIS_LOOP_114_8 grp_receiver_Pipeline_VITIS_LOOP_114_8_fu_3132 receiver_Pipeline_VITIS_LOOP_120_9 grp_receiver_Pipeline_VITIS_LOOP_120_9_fu_3140 receiver_Pipeline_VITIS_LOOP_149_11 grp_receiver_Pipeline_VITIS_LOOP_149_11_fu_3152 receiver_Pipeline_VITIS_LOOP_161_12 grp_receiver_Pipeline_VITIS_LOOP_161_12_fu_3414 receiver_Pipeline_VITIS_LOOP_171_13 grp_receiver_Pipeline_VITIS_LOOP_171_13_fu_3610 receiver_Pipeline_VITIS_LOOP_181_14 grp_receiver_Pipeline_VITIS_LOOP_181_14_fu_3742 receiver_Pipeline_VITIS_LOOP_191_15 grp_receiver_Pipeline_VITIS_LOOP_191_15_fu_3826 receiver_Pipeline_VITIS_LOOP_201_16 grp_receiver_Pipeline_VITIS_LOOP_201_16_fu_3862 receiver_Pipeline_VITIS_LOOP_211_17 grp_receiver_Pipeline_VITIS_LOOP_211_17_fu_3890 receiver_Pipeline_VITIS_LOOP_219_18 grp_receiver_Pipeline_VITIS_LOOP_219_18_fu_3906 receiver_Pipeline_VITIS_LOOP_228_19 grp_receiver_Pipeline_VITIS_LOOP_228_19_fu_3916 receiver_Pipeline_VITIS_LOOP_237_20 grp_receiver_Pipeline_VITIS_LOOP_237_20_fu_3924 receiver_Pipeline_VITIS_LOOP_244_21 grp_receiver_Pipeline_VITIS_LOOP_244_21_fu_3938 receiver_Pipeline_VITIS_LOOP_264_22 grp_receiver_Pipeline_VITIS_LOOP_264_22_fu_3954} INST2MODULE {receiver receiver grp_receiver_Pipeline_VITIS_LOOP_52_1_fu_2676 receiver_Pipeline_VITIS_LOOP_52_1 grp_receiver_Pipeline_VITIS_LOOP_63_2_fu_2808 receiver_Pipeline_VITIS_LOOP_63_2 grp_receiver_Pipeline_VITIS_LOOP_132_10_fu_2844 receiver_Pipeline_VITIS_LOOP_132_10 grp_receiver_Pipeline_VITIS_LOOP_75_3_fu_2976 receiver_Pipeline_VITIS_LOOP_75_3 grp_receiver_Pipeline_VITIS_LOOP_84_4_fu_3030 receiver_Pipeline_VITIS_LOOP_84_4 grp_receiver_Pipeline_VITIS_LOOP_95_5_fu_3066 receiver_Pipeline_VITIS_LOOP_95_5 grp_receiver_Pipeline_VITIS_LOOP_102_6_fu_3102 receiver_Pipeline_VITIS_LOOP_102_6 grp_receiver_Pipeline_VITIS_LOOP_108_7_fu_3124 receiver_Pipeline_VITIS_LOOP_108_7 grp_receiver_Pipeline_VITIS_LOOP_114_8_fu_3132 receiver_Pipeline_VITIS_LOOP_114_8 grp_receiver_Pipeline_VITIS_LOOP_120_9_fu_3140 receiver_Pipeline_VITIS_LOOP_120_9 grp_receiver_Pipeline_VITIS_LOOP_149_11_fu_3152 receiver_Pipeline_VITIS_LOOP_149_11 grp_receiver_Pipeline_VITIS_LOOP_161_12_fu_3414 receiver_Pipeline_VITIS_LOOP_161_12 grp_receiver_Pipeline_VITIS_LOOP_171_13_fu_3610 receiver_Pipeline_VITIS_LOOP_171_13 grp_receiver_Pipeline_VITIS_LOOP_181_14_fu_3742 receiver_Pipeline_VITIS_LOOP_181_14 grp_receiver_Pipeline_VITIS_LOOP_191_15_fu_3826 receiver_Pipeline_VITIS_LOOP_191_15 grp_receiver_Pipeline_VITIS_LOOP_201_16_fu_3862 receiver_Pipeline_VITIS_LOOP_201_16 grp_receiver_Pipeline_VITIS_LOOP_211_17_fu_3890 receiver_Pipeline_VITIS_LOOP_211_17 grp_receiver_Pipeline_VITIS_LOOP_219_18_fu_3906 receiver_Pipeline_VITIS_LOOP_219_18 grp_receiver_Pipeline_VITIS_LOOP_228_19_fu_3916 receiver_Pipeline_VITIS_LOOP_228_19 grp_receiver_Pipeline_VITIS_LOOP_237_20_fu_3924 receiver_Pipeline_VITIS_LOOP_237_20 grp_receiver_Pipeline_VITIS_LOOP_244_21_fu_3938 receiver_Pipeline_VITIS_LOOP_244_21 grp_receiver_Pipeline_VITIS_LOOP_264_22_fu_3954 receiver_Pipeline_VITIS_LOOP_264_22} INSTDATA {receiver {DEPTH 1 CHILDREN {grp_receiver_Pipeline_VITIS_LOOP_52_1_fu_2676 grp_receiver_Pipeline_VITIS_LOOP_63_2_fu_2808 grp_receiver_Pipeline_VITIS_LOOP_132_10_fu_2844 grp_receiver_Pipeline_VITIS_LOOP_75_3_fu_2976 grp_receiver_Pipeline_VITIS_LOOP_84_4_fu_3030 grp_receiver_Pipeline_VITIS_LOOP_95_5_fu_3066 grp_receiver_Pipeline_VITIS_LOOP_102_6_fu_3102 grp_receiver_Pipeline_VITIS_LOOP_108_7_fu_3124 grp_receiver_Pipeline_VITIS_LOOP_114_8_fu_3132 grp_receiver_Pipeline_VITIS_LOOP_120_9_fu_3140 grp_receiver_Pipeline_VITIS_LOOP_149_11_fu_3152 grp_receiver_Pipeline_VITIS_LOOP_161_12_fu_3414 grp_receiver_Pipeline_VITIS_LOOP_171_13_fu_3610 grp_receiver_Pipeline_VITIS_LOOP_181_14_fu_3742 grp_receiver_Pipeline_VITIS_LOOP_191_15_fu_3826 grp_receiver_Pipeline_VITIS_LOOP_201_16_fu_3862 grp_receiver_Pipeline_VITIS_LOOP_211_17_fu_3890 grp_receiver_Pipeline_VITIS_LOOP_219_18_fu_3906 grp_receiver_Pipeline_VITIS_LOOP_228_19_fu_3916 grp_receiver_Pipeline_VITIS_LOOP_237_20_fu_3924 grp_receiver_Pipeline_VITIS_LOOP_244_21_fu_3938 grp_receiver_Pipeline_VITIS_LOOP_264_22_fu_3954}} grp_receiver_Pipeline_VITIS_LOOP_52_1_fu_2676 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_63_2_fu_2808 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_132_10_fu_2844 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_75_3_fu_2976 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_84_4_fu_3030 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_95_5_fu_3066 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_102_6_fu_3102 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_108_7_fu_3124 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_114_8_fu_3132 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_120_9_fu_3140 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_149_11_fu_3152 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_161_12_fu_3414 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_171_13_fu_3610 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_181_14_fu_3742 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_191_15_fu_3826 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_201_16_fu_3862 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_211_17_fu_3890 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_219_18_fu_3906 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_228_19_fu_3916 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_237_20_fu_3924 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_244_21_fu_3938 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_264_22_fu_3954 {DEPTH 2 CHILDREN {}}} MODULEDATA {receiver_Pipeline_VITIS_LOOP_52_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_1432_p2 SOURCE receiver.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_1438_p2 SOURCE receiver.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_1_U SOURCE {} VARIABLE samples_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_2_U SOURCE {} VARIABLE samples_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_3_U SOURCE {} VARIABLE samples_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_4_U SOURCE {} VARIABLE samples_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_5_U SOURCE {} VARIABLE samples_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_6_U SOURCE {} VARIABLE samples_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_7_U SOURCE {} VARIABLE samples_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_8_U SOURCE {} VARIABLE samples_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_9_U SOURCE {} VARIABLE samples_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_10_U SOURCE {} VARIABLE samples_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_0_U SOURCE {} VARIABLE samples_I_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_1_U SOURCE {} VARIABLE samples_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_0_U SOURCE {} VARIABLE samples_Q_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_2_U SOURCE {} VARIABLE samples_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_3_U SOURCE {} VARIABLE samples_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_4_U SOURCE {} VARIABLE samples_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_5_U SOURCE {} VARIABLE samples_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_6_U SOURCE {} VARIABLE samples_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_7_U SOURCE {} VARIABLE samples_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_8_U SOURCE {} VARIABLE samples_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_9_U SOURCE {} VARIABLE samples_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_10_U SOURCE {} VARIABLE samples_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_12_U SOURCE {} VARIABLE samples_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_13_U SOURCE {} VARIABLE samples_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_14_U SOURCE {} VARIABLE samples_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_15_U SOURCE {} VARIABLE samples_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_16_U SOURCE {} VARIABLE samples_I_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_17_U SOURCE {} VARIABLE samples_I_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_18_U SOURCE {} VARIABLE samples_I_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_19_U SOURCE {} VARIABLE samples_I_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_20_U SOURCE {} VARIABLE samples_I_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_21_U SOURCE {} VARIABLE samples_I_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_22_U SOURCE {} VARIABLE samples_I_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_23_U SOURCE {} VARIABLE samples_I_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_24_U SOURCE {} VARIABLE samples_I_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_25_U SOURCE {} VARIABLE samples_I_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_26_U SOURCE {} VARIABLE samples_I_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_27_U SOURCE {} VARIABLE samples_I_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_28_U SOURCE {} VARIABLE samples_I_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_29_U SOURCE {} VARIABLE samples_I_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_30_U SOURCE {} VARIABLE samples_I_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_31_U SOURCE {} VARIABLE samples_I_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_12_U SOURCE {} VARIABLE samples_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_13_U SOURCE {} VARIABLE samples_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_14_U SOURCE {} VARIABLE samples_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_15_U SOURCE {} VARIABLE samples_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_16_U SOURCE {} VARIABLE samples_Q_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_17_U SOURCE {} VARIABLE samples_Q_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_18_U SOURCE {} VARIABLE samples_Q_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_19_U SOURCE {} VARIABLE samples_Q_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_20_U SOURCE {} VARIABLE samples_Q_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_21_U SOURCE {} VARIABLE samples_Q_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_22_U SOURCE {} VARIABLE samples_Q_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_23_U SOURCE {} VARIABLE samples_Q_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_24_U SOURCE {} VARIABLE samples_Q_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_25_U SOURCE {} VARIABLE samples_Q_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_26_U SOURCE {} VARIABLE samples_Q_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_27_U SOURCE {} VARIABLE samples_Q_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_28_U SOURCE {} VARIABLE samples_Q_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_29_U SOURCE {} VARIABLE samples_Q_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_30_U SOURCE {} VARIABLE samples_Q_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_31_U SOURCE {} VARIABLE samples_Q_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 62 URAM 0}} receiver_Pipeline_VITIS_LOOP_63_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_652_p2 SOURCE receiver.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_683_p2 SOURCE receiver.cpp:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_705_p2 SOURCE receiver.cpp:65 VARIABLE add_ln65_2 LOOP VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_727_p2 SOURCE receiver.cpp:65 VARIABLE add_ln65_3 LOOP VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_749_p2 SOURCE receiver.cpp:65 VARIABLE add_ln65_4 LOOP VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_771_p2 SOURCE receiver.cpp:65 VARIABLE add_ln65_5 LOOP VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_793_p2 SOURCE receiver.cpp:65 VARIABLE add_ln65_6 LOOP VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_815_p2 SOURCE receiver.cpp:65 VARIABLE add_ln65_7 LOOP VITIS_LOOP_63_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_75_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15s_18s_33_1_1_U20 SOURCE receiver.cpp:77 VARIABLE mul_ln77 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U21 SOURCE receiver.cpp:78 VARIABLE mul_ln78 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15s_18s_33_1_1_U22 SOURCE receiver.cpp:77 VARIABLE mul_ln77_1 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U23 SOURCE receiver.cpp:77 VARIABLE mul_ln77_2 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U24 SOURCE receiver.cpp:77 VARIABLE mul_ln77_3 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U25 SOURCE receiver.cpp:77 VARIABLE mul_ln77_4 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U26 SOURCE receiver.cpp:77 VARIABLE mul_ln77_5 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U27 SOURCE receiver.cpp:77 VARIABLE mul_ln77_6 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15s_18s_33_1_1_U28 SOURCE receiver.cpp:77 VARIABLE mul_ln77_7 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U29 SOURCE receiver.cpp:78 VARIABLE mul_ln78_1 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U30 SOURCE receiver.cpp:78 VARIABLE mul_ln78_2 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U31 SOURCE receiver.cpp:78 VARIABLE mul_ln78_3 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U32 SOURCE receiver.cpp:78 VARIABLE mul_ln78_4 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U33 SOURCE receiver.cpp:78 VARIABLE mul_ln78_5 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U34 SOURCE receiver.cpp:78 VARIABLE mul_ln78_6 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_15s_33_1_1_U35 SOURCE receiver.cpp:78 VARIABLE mul_ln78_7 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_761_p2 SOURCE receiver.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME h_U SOURCE {} VARIABLE h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 16 BRAM 4 URAM 0}} receiver_Pipeline_VITIS_LOOP_84_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_I_d0 SOURCE receiver.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_I_1_d0 SOURCE receiver.cpp:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_I_2_d0 SOURCE receiver.cpp:86 VARIABLE add_ln86_2 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_I_3_d0 SOURCE receiver.cpp:86 VARIABLE add_ln86_3 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_I_4_d0 SOURCE receiver.cpp:86 VARIABLE add_ln86_4 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_I_5_d0 SOURCE receiver.cpp:86 VARIABLE add_ln86_5 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_I_6_d0 SOURCE receiver.cpp:86 VARIABLE add_ln86_6 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_I_7_d0 SOURCE receiver.cpp:86 VARIABLE add_ln86_7 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_Q_d0 SOURCE receiver.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_Q_4_d0 SOURCE receiver.cpp:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_Q_1_d0 SOURCE receiver.cpp:87 VARIABLE add_ln87_2 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_Q_5_d0 SOURCE receiver.cpp:87 VARIABLE add_ln87_3 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_Q_2_d0 SOURCE receiver.cpp:87 VARIABLE add_ln87_4 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_Q_6_d0 SOURCE receiver.cpp:87 VARIABLE add_ln87_5 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_Q_3_d0 SOURCE receiver.cpp:87 VARIABLE add_ln87_6 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_1_Q_7_d0 SOURCE receiver.cpp:87 VARIABLE add_ln87_7 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_794_p2 SOURCE receiver.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_84_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_95_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_d0 SOURCE receiver.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_1_d0 SOURCE receiver.cpp:97 VARIABLE add_ln97_1 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_2_d0 SOURCE receiver.cpp:97 VARIABLE add_ln97_2 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_3_d0 SOURCE receiver.cpp:97 VARIABLE add_ln97_3 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_4_d0 SOURCE receiver.cpp:97 VARIABLE add_ln97_4 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_5_d0 SOURCE receiver.cpp:97 VARIABLE add_ln97_5 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_6_d0 SOURCE receiver.cpp:97 VARIABLE add_ln97_6 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_7_d0 SOURCE receiver.cpp:97 VARIABLE add_ln97_7 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_d0 SOURCE receiver.cpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_4_d0 SOURCE receiver.cpp:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_1_d0 SOURCE receiver.cpp:98 VARIABLE add_ln98_2 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_5_d0 SOURCE receiver.cpp:98 VARIABLE add_ln98_3 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_2_d0 SOURCE receiver.cpp:98 VARIABLE add_ln98_4 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_6_d0 SOURCE receiver.cpp:98 VARIABLE add_ln98_5 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_3_d0 SOURCE receiver.cpp:98 VARIABLE add_ln98_6 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_7_d0 SOURCE receiver.cpp:98 VARIABLE add_ln98_7 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_794_p2 SOURCE receiver.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_102_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_410_p2 SOURCE receiver.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_465_p2 SOURCE receiver.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_356_p2 SOURCE receiver.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_102_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_108_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_4_I_d0 SOURCE receiver.cpp:109 VARIABLE add_ln109 LOOP VITIS_LOOP_108_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_4_Q_d0 SOURCE receiver.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_108_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_162_p2 SOURCE receiver.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_108_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_114_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_5_I_d0 SOURCE receiver.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_114_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_5_Q_d0 SOURCE receiver.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_162_p2 SOURCE receiver.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_120_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_6_I_1_4_fu_239_p2 SOURCE receiver.cpp:121 VARIABLE filt_6_I_1_4 LOOP VITIS_LOOP_120_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_6_Q_1_4_fu_260_p2 SOURCE receiver.cpp:122 VARIABLE filt_6_Q_1_4 LOOP VITIS_LOOP_120_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_228_p2 SOURCE receiver.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_120_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_132_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_1432_p2 SOURCE receiver.cpp:134 VARIABLE add_ln134 LOOP VITIS_LOOP_132_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_1438_p2 SOURCE receiver.cpp:134 VARIABLE add_ln134_1 LOOP VITIS_LOOP_132_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_149_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_4749_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U238 SOURCE receiver.cpp:151 VARIABLE mul_ln151 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U239 SOURCE receiver.cpp:152 VARIABLE mul_ln152 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_1_fu_4770_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_1 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U240 SOURCE receiver.cpp:151 VARIABLE mul_ln151_1 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U241 SOURCE receiver.cpp:152 VARIABLE mul_ln152_1 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_2_fu_4791_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_2 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U242 SOURCE receiver.cpp:151 VARIABLE mul_ln151_2 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U243 SOURCE receiver.cpp:152 VARIABLE mul_ln152_2 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_3_fu_4812_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_3 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U244 SOURCE receiver.cpp:151 VARIABLE mul_ln151_3 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U245 SOURCE receiver.cpp:152 VARIABLE mul_ln152_3 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_4_fu_4833_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_4 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U246 SOURCE receiver.cpp:151 VARIABLE mul_ln151_4 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U247 SOURCE receiver.cpp:152 VARIABLE mul_ln152_4 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_5_fu_4854_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_5 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U248 SOURCE receiver.cpp:151 VARIABLE mul_ln151_5 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U249 SOURCE receiver.cpp:152 VARIABLE mul_ln152_5 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_6_fu_4875_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_6 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U250 SOURCE receiver.cpp:151 VARIABLE mul_ln151_6 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U251 SOURCE receiver.cpp:152 VARIABLE mul_ln152_6 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_7_fu_4896_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_7 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U252 SOURCE receiver.cpp:151 VARIABLE mul_ln151_7 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U253 SOURCE receiver.cpp:152 VARIABLE mul_ln152_7 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_8_fu_4917_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_8 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U254 SOURCE receiver.cpp:151 VARIABLE mul_ln151_8 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U255 SOURCE receiver.cpp:152 VARIABLE mul_ln152_8 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_9_fu_4938_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_9 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U256 SOURCE receiver.cpp:151 VARIABLE mul_ln151_9 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U257 SOURCE receiver.cpp:152 VARIABLE mul_ln152_9 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_10_fu_4959_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_10 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U258 SOURCE receiver.cpp:151 VARIABLE mul_ln151_10 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U259 SOURCE receiver.cpp:152 VARIABLE mul_ln152_10 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_11_fu_4980_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_11 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U260 SOURCE receiver.cpp:151 VARIABLE mul_ln151_11 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U261 SOURCE receiver.cpp:152 VARIABLE mul_ln152_11 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_12_fu_5001_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_12 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U262 SOURCE receiver.cpp:151 VARIABLE mul_ln151_12 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U263 SOURCE receiver.cpp:152 VARIABLE mul_ln152_12 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_13_fu_5022_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_13 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U264 SOURCE receiver.cpp:151 VARIABLE mul_ln151_13 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U265 SOURCE receiver.cpp:152 VARIABLE mul_ln152_13 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_14_fu_5043_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_14 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U266 SOURCE receiver.cpp:151 VARIABLE mul_ln151_14 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U267 SOURCE receiver.cpp:152 VARIABLE mul_ln152_14 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_15_fu_5064_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_15 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U268 SOURCE receiver.cpp:151 VARIABLE mul_ln151_15 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U269 SOURCE receiver.cpp:152 VARIABLE mul_ln152_15 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_16_fu_5085_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_16 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U270 SOURCE receiver.cpp:151 VARIABLE mul_ln151_16 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U271 SOURCE receiver.cpp:152 VARIABLE mul_ln152_16 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_17_fu_5106_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_17 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U272 SOURCE receiver.cpp:151 VARIABLE mul_ln151_17 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U273 SOURCE receiver.cpp:152 VARIABLE mul_ln152_17 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_18_fu_5127_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_18 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U274 SOURCE receiver.cpp:151 VARIABLE mul_ln151_18 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U275 SOURCE receiver.cpp:152 VARIABLE mul_ln152_18 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_19_fu_5148_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_19 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U276 SOURCE receiver.cpp:151 VARIABLE mul_ln151_19 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U277 SOURCE receiver.cpp:152 VARIABLE mul_ln152_19 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_5169_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_20_fu_5191_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_20 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U278 SOURCE receiver.cpp:151 VARIABLE mul_ln151_20 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U279 SOURCE receiver.cpp:152 VARIABLE mul_ln152_20 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_5212_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_21_fu_5234_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_21 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U280 SOURCE receiver.cpp:151 VARIABLE mul_ln151_21 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U281 SOURCE receiver.cpp:152 VARIABLE mul_ln152_21 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_2_fu_5255_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_2 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_22_fu_5277_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_22 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U282 SOURCE receiver.cpp:151 VARIABLE mul_ln151_22 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U283 SOURCE receiver.cpp:152 VARIABLE mul_ln152_22 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_3_fu_5298_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_3 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_23_fu_5320_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_23 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U284 SOURCE receiver.cpp:151 VARIABLE mul_ln151_23 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U285 SOURCE receiver.cpp:152 VARIABLE mul_ln152_23 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_4_fu_5341_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_4 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_24_fu_5363_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_24 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U286 SOURCE receiver.cpp:151 VARIABLE mul_ln151_24 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U287 SOURCE receiver.cpp:152 VARIABLE mul_ln152_24 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_5_fu_5384_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_5 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_25_fu_5406_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_25 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U288 SOURCE receiver.cpp:151 VARIABLE mul_ln151_25 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U289 SOURCE receiver.cpp:152 VARIABLE mul_ln152_25 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_6_fu_5427_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_6 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_26_fu_5449_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_26 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U290 SOURCE receiver.cpp:151 VARIABLE mul_ln151_26 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U291 SOURCE receiver.cpp:152 VARIABLE mul_ln152_26 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_7_fu_5470_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_7 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_27_fu_5492_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_27 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U292 SOURCE receiver.cpp:151 VARIABLE mul_ln151_27 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U293 SOURCE receiver.cpp:152 VARIABLE mul_ln152_27 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_8_fu_5513_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_8 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_28_fu_5535_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_28 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U294 SOURCE receiver.cpp:151 VARIABLE mul_ln151_28 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U295 SOURCE receiver.cpp:152 VARIABLE mul_ln152_28 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_9_fu_5556_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_9 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_29_fu_5578_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_29 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U296 SOURCE receiver.cpp:151 VARIABLE mul_ln151_29 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U297 SOURCE receiver.cpp:152 VARIABLE mul_ln152_29 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_10_fu_5599_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_10 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_30_fu_5621_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_30 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U298 SOURCE receiver.cpp:151 VARIABLE mul_ln151_30 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U299 SOURCE receiver.cpp:152 VARIABLE mul_ln152_30 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_11_fu_5642_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_11 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_31_fu_5664_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_31 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U300 SOURCE receiver.cpp:151 VARIABLE mul_ln151_31 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U301 SOURCE receiver.cpp:152 VARIABLE mul_ln152_31 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_32_fu_5685_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_32 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_33_fu_5697_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_33 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U302 SOURCE receiver.cpp:151 VARIABLE mul_ln151_32 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U303 SOURCE receiver.cpp:152 VARIABLE mul_ln152_32 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_12_fu_5718_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_12 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_34_fu_5740_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_34 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U304 SOURCE receiver.cpp:151 VARIABLE mul_ln151_33 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U305 SOURCE receiver.cpp:152 VARIABLE mul_ln152_33 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_13_fu_5761_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_13 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_35_fu_5783_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_35 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U306 SOURCE receiver.cpp:151 VARIABLE mul_ln151_34 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U307 SOURCE receiver.cpp:152 VARIABLE mul_ln152_34 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_14_fu_5804_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_14 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_36_fu_5826_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_36 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U308 SOURCE receiver.cpp:151 VARIABLE mul_ln151_35 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U309 SOURCE receiver.cpp:152 VARIABLE mul_ln152_35 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_15_fu_5847_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_15 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_37_fu_5869_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_37 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U310 SOURCE receiver.cpp:151 VARIABLE mul_ln151_36 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U311 SOURCE receiver.cpp:152 VARIABLE mul_ln152_36 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_16_fu_5890_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_16 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_38_fu_5912_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_38 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U312 SOURCE receiver.cpp:151 VARIABLE mul_ln151_37 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U313 SOURCE receiver.cpp:152 VARIABLE mul_ln152_37 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_17_fu_5933_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_17 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_39_fu_5955_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_39 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U314 SOURCE receiver.cpp:151 VARIABLE mul_ln151_38 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U315 SOURCE receiver.cpp:152 VARIABLE mul_ln152_38 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_18_fu_5976_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_18 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_40_fu_5998_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_40 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U316 SOURCE receiver.cpp:151 VARIABLE mul_ln151_39 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U317 SOURCE receiver.cpp:152 VARIABLE mul_ln152_39 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_19_fu_6019_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_19 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_41_fu_6041_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_41 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U318 SOURCE receiver.cpp:151 VARIABLE mul_ln151_40 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U319 SOURCE receiver.cpp:152 VARIABLE mul_ln152_40 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_20_fu_6062_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_20 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_42_fu_6084_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_42 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U320 SOURCE receiver.cpp:151 VARIABLE mul_ln151_41 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U321 SOURCE receiver.cpp:152 VARIABLE mul_ln152_41 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_21_fu_6105_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_21 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_43_fu_6127_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_43 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U322 SOURCE receiver.cpp:151 VARIABLE mul_ln151_42 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U323 SOURCE receiver.cpp:152 VARIABLE mul_ln152_42 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_22_fu_6148_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_22 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_44_fu_6170_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_44 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U324 SOURCE receiver.cpp:151 VARIABLE mul_ln151_43 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U325 SOURCE receiver.cpp:152 VARIABLE mul_ln152_43 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_23_fu_6191_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_23 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_45_fu_6213_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_45 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U326 SOURCE receiver.cpp:151 VARIABLE mul_ln151_44 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U327 SOURCE receiver.cpp:152 VARIABLE mul_ln152_44 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_24_fu_6234_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_24 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_46_fu_6256_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_46 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U328 SOURCE receiver.cpp:151 VARIABLE mul_ln151_45 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U329 SOURCE receiver.cpp:152 VARIABLE mul_ln152_45 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_25_fu_6277_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_25 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_47_fu_6299_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_47 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U330 SOURCE receiver.cpp:151 VARIABLE mul_ln151_46 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U331 SOURCE receiver.cpp:152 VARIABLE mul_ln152_46 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_26_fu_6320_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_26 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_48_fu_6342_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_48 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U332 SOURCE receiver.cpp:151 VARIABLE mul_ln151_47 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U333 SOURCE receiver.cpp:152 VARIABLE mul_ln152_47 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_27_fu_6363_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_27 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_49_fu_6385_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_49 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U334 SOURCE receiver.cpp:151 VARIABLE mul_ln151_48 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U335 SOURCE receiver.cpp:152 VARIABLE mul_ln152_48 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_28_fu_6406_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_28 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_50_fu_6428_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_50 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U336 SOURCE receiver.cpp:151 VARIABLE mul_ln151_49 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U337 SOURCE receiver.cpp:152 VARIABLE mul_ln152_49 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_29_fu_6449_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_29 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_51_fu_6471_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_51 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U338 SOURCE receiver.cpp:151 VARIABLE mul_ln151_50 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U339 SOURCE receiver.cpp:152 VARIABLE mul_ln152_50 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_30_fu_6492_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_30 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_52_fu_6514_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_52 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U340 SOURCE receiver.cpp:151 VARIABLE mul_ln151_51 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U341 SOURCE receiver.cpp:152 VARIABLE mul_ln152_51 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_31_fu_6535_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_31 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_53_fu_6557_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_53 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U342 SOURCE receiver.cpp:151 VARIABLE mul_ln151_52 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U343 SOURCE receiver.cpp:152 VARIABLE mul_ln152_52 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_32_fu_6578_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_32 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_54_fu_6600_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_54 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U344 SOURCE receiver.cpp:151 VARIABLE mul_ln151_53 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U345 SOURCE receiver.cpp:152 VARIABLE mul_ln152_53 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_33_fu_6621_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_33 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_55_fu_6643_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_55 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U346 SOURCE receiver.cpp:151 VARIABLE mul_ln151_54 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U347 SOURCE receiver.cpp:152 VARIABLE mul_ln152_54 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_34_fu_6664_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_34 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_56_fu_6686_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_56 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U348 SOURCE receiver.cpp:151 VARIABLE mul_ln151_55 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U349 SOURCE receiver.cpp:152 VARIABLE mul_ln152_55 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_35_fu_6707_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_35 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_57_fu_6729_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_57 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U350 SOURCE receiver.cpp:151 VARIABLE mul_ln151_56 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U351 SOURCE receiver.cpp:152 VARIABLE mul_ln152_56 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_36_fu_6750_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_36 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_58_fu_6772_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_58 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U352 SOURCE receiver.cpp:151 VARIABLE mul_ln151_57 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U353 SOURCE receiver.cpp:152 VARIABLE mul_ln152_57 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_37_fu_6793_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_37 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_59_fu_6815_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_59 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U354 SOURCE receiver.cpp:151 VARIABLE mul_ln151_58 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U355 SOURCE receiver.cpp:152 VARIABLE mul_ln152_58 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_38_fu_6836_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_38 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_60_fu_6858_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_60 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U356 SOURCE receiver.cpp:151 VARIABLE mul_ln151_59 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U357 SOURCE receiver.cpp:152 VARIABLE mul_ln152_59 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_39_fu_6879_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_39 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_61_fu_6901_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_61 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U358 SOURCE receiver.cpp:151 VARIABLE mul_ln151_60 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U359 SOURCE receiver.cpp:152 VARIABLE mul_ln152_60 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_40_fu_6922_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_40 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_62_fu_6944_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_62 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U360 SOURCE receiver.cpp:151 VARIABLE mul_ln151_61 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U361 SOURCE receiver.cpp:152 VARIABLE mul_ln152_61 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_41_fu_6965_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_41 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_63_fu_6987_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_63 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U362 SOURCE receiver.cpp:151 VARIABLE mul_ln151_62 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U363 SOURCE receiver.cpp:152 VARIABLE mul_ln152_62 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_42_fu_7008_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_42 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_64_fu_7030_p2 SOURCE receiver.cpp:151 VARIABLE add_ln151_64 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U364 SOURCE receiver.cpp:151 VARIABLE mul_ln151_63 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U365 SOURCE receiver.cpp:152 VARIABLE mul_ln152_63 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_43_fu_7051_p2 SOURCE receiver.cpp:149 VARIABLE add_ln149_43 LOOP VITIS_LOOP_149_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME preamble_upsampled_U SOURCE {} VARIABLE preamble_upsampled LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 128 BRAM 128 URAM 0}} receiver_Pipeline_VITIS_LOOP_161_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_1_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_1 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_2_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_2 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_3_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_3 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_4_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_4 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_5_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_5 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_6_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_6 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_7_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_7 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_8_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_8 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_9_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_9 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_10_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_10 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_11_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_11 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_12_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_12 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_13_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_13 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_14_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_14 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_15_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_15 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_16_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_16 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_17_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_17 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_18_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_18 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_19_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_19 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_20_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_20 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_21_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_21 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_22_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_22 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_23_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_23 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_24_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_24 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_25_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_25 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_26_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_26 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_27_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_27 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_28_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_28 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_29_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_29 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_30_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_30 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_I_31_d0 SOURCE receiver.cpp:163 VARIABLE add_ln163_31 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_1_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_1 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_2_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_2 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_3_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_3 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_4_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_4 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_5_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_5 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_6_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_6 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_7_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_7 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_8_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_8 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_9_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_9 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_10_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_10 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_11_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_11 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_12_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_12 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_13_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_13 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_14_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_14 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_15_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_15 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_16_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_16 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_17_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_17 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_18_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_18 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_19_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_19 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_20_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_20 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_21_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_21 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_22_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_22 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_23_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_23 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_24_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_24 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_25_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_25 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_26_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_26 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_27_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_27 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_28_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_28 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_29_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_29 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_30_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_30 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_1_Q_31_d0 SOURCE receiver.cpp:164 VARIABLE add_ln164_31 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_3072_p2 SOURCE receiver.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_171_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_2937_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_3027_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_2_fu_3050_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_2 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_3_fu_3073_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_3 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_4_fu_3096_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_4 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_5_fu_3119_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_5 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_6_fu_3142_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_6 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_7_fu_3165_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_7 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_8_fu_3188_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_8 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_9_fu_3211_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_9 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_10_fu_3234_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_10 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_11_fu_3257_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_11 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_12_fu_3280_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_12 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_13_fu_3303_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_13 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_14_fu_3326_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_14 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_15_fu_3349_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_15 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_3372_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_1_fu_3395_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_1 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_2_fu_3418_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_2 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_3_fu_3441_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_3 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_4_fu_3464_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_4 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_5_fu_3487_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_5 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_6_fu_3510_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_6 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_7_fu_3533_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_7 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_8_fu_3556_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_8 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_9_fu_3579_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_9 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_10_fu_3602_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_10 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_11_fu_3625_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_11 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_12_fu_3648_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_12 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_13_fu_3671_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_13 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_14_fu_3694_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_14 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_15_fu_3717_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_15 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_16_fu_3740_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_16 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_17_fu_3763_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_17 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_18_fu_3786_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_18 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_19_fu_3809_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_19 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_20_fu_3832_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_20 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_21_fu_3855_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_21 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_22_fu_3878_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_22 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_23_fu_3901_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_23 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_24_fu_3924_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_24 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_25_fu_3947_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_25 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_26_fu_3970_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_26 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_27_fu_3993_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_27 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_28_fu_4016_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_28 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_29_fu_4039_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_29 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_30_fu_4062_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_30 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_31_fu_4085_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_31 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_16_fu_4108_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_16 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_17_fu_4131_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_17 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_18_fu_4154_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_18 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_19_fu_4177_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_19 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_20_fu_4200_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_20 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_21_fu_4223_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_21 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_22_fu_4246_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_22 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_23_fu_4269_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_23 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_24_fu_4292_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_24 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_25_fu_4315_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_25 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_26_fu_4338_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_26 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_27_fu_4361_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_27 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_28_fu_4384_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_28 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_29_fu_4407_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_29 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_30_fu_4430_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_30 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_31_fu_4453_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_31 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_2918_p2 SOURCE receiver.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_181_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_I_d0 SOURCE receiver.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_I_1_d0 SOURCE receiver.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_I_2_d0 SOURCE receiver.cpp:183 VARIABLE add_ln183_2 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_I_3_d0 SOURCE receiver.cpp:183 VARIABLE add_ln183_3 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_I_4_d0 SOURCE receiver.cpp:183 VARIABLE add_ln183_4 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_I_5_d0 SOURCE receiver.cpp:183 VARIABLE add_ln183_5 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_I_6_d0 SOURCE receiver.cpp:183 VARIABLE add_ln183_6 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_I_7_d0 SOURCE receiver.cpp:183 VARIABLE add_ln183_7 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_Q_d0 SOURCE receiver.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_Q_1_d0 SOURCE receiver.cpp:184 VARIABLE add_ln184_1 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_Q_2_d0 SOURCE receiver.cpp:184 VARIABLE add_ln184_2 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_Q_3_d0 SOURCE receiver.cpp:184 VARIABLE add_ln184_3 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_Q_4_d0 SOURCE receiver.cpp:184 VARIABLE add_ln184_4 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_Q_5_d0 SOURCE receiver.cpp:184 VARIABLE add_ln184_5 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_Q_6_d0 SOURCE receiver.cpp:184 VARIABLE add_ln184_6 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_3_Q_7_d0 SOURCE receiver.cpp:184 VARIABLE add_ln184_7 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1354_p2 SOURCE receiver.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_191_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_I_d0 SOURCE receiver.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_I_1_d0 SOURCE receiver.cpp:193 VARIABLE add_ln193_1 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_I_2_d0 SOURCE receiver.cpp:193 VARIABLE add_ln193_2 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_I_3_d0 SOURCE receiver.cpp:193 VARIABLE add_ln193_3 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_Q_d0 SOURCE receiver.cpp:194 VARIABLE add_ln194 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_Q_1_d0 SOURCE receiver.cpp:194 VARIABLE add_ln194_1 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_Q_2_d0 SOURCE receiver.cpp:194 VARIABLE add_ln194_2 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_Q_3_d0 SOURCE receiver.cpp:194 VARIABLE add_ln194_3 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_I_4_d0 SOURCE receiver.cpp:193 VARIABLE add_ln193_4 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_I_5_d0 SOURCE receiver.cpp:193 VARIABLE add_ln193_5 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_I_6_d0 SOURCE receiver.cpp:193 VARIABLE add_ln193_6 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_I_7_d0 SOURCE receiver.cpp:193 VARIABLE add_ln193_7 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_Q_4_d0 SOURCE receiver.cpp:194 VARIABLE add_ln194_4 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_Q_5_d0 SOURCE receiver.cpp:194 VARIABLE add_ln194_5 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_Q_6_d0 SOURCE receiver.cpp:194 VARIABLE add_ln194_6 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_4_Q_7_d0 SOURCE receiver.cpp:194 VARIABLE add_ln194_7 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_802_p2 SOURCE receiver.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_201_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_5_I_d0 SOURCE receiver.cpp:203 VARIABLE add_ln203 LOOP VITIS_LOOP_201_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_5_I_1_d0 SOURCE receiver.cpp:203 VARIABLE add_ln203_1 LOOP VITIS_LOOP_201_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_5_Q_d0 SOURCE receiver.cpp:204 VARIABLE add_ln204 LOOP VITIS_LOOP_201_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_5_Q_1_d0 SOURCE receiver.cpp:204 VARIABLE add_ln204_1 LOOP VITIS_LOOP_201_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_5_I_2_d0 SOURCE receiver.cpp:203 VARIABLE add_ln203_2 LOOP VITIS_LOOP_201_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_5_I_3_d0 SOURCE receiver.cpp:203 VARIABLE add_ln203_3 LOOP VITIS_LOOP_201_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_5_Q_2_d0 SOURCE receiver.cpp:204 VARIABLE add_ln204_2 LOOP VITIS_LOOP_201_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_5_Q_3_d0 SOURCE receiver.cpp:204 VARIABLE add_ln204_3 LOOP VITIS_LOOP_201_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_448_p2 SOURCE receiver.cpp:201 VARIABLE add_ln201 LOOP VITIS_LOOP_201_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_211_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_6_I_d0 SOURCE receiver.cpp:213 VARIABLE add_ln213 LOOP VITIS_LOOP_211_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_6_Q_d0 SOURCE receiver.cpp:214 VARIABLE add_ln214 LOOP VITIS_LOOP_211_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_6_I_1_d0 SOURCE receiver.cpp:213 VARIABLE add_ln213_1 LOOP VITIS_LOOP_211_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_6_Q_1_d0 SOURCE receiver.cpp:214 VARIABLE add_ln214_1 LOOP VITIS_LOOP_211_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_260_p2 SOURCE receiver.cpp:211 VARIABLE add_ln211 LOOP VITIS_LOOP_211_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_219_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_7_I_d0 SOURCE receiver.cpp:220 VARIABLE add_ln220 LOOP VITIS_LOOP_219_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_7_Q_d0 SOURCE receiver.cpp:221 VARIABLE add_ln221 LOOP VITIS_LOOP_219_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_156_p2 SOURCE receiver.cpp:219 VARIABLE add_ln219 LOOP VITIS_LOOP_219_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_228_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_8_I_d0 SOURCE receiver.cpp:229 VARIABLE add_ln229 LOOP VITIS_LOOP_228_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_8_Q_d0 SOURCE receiver.cpp:230 VARIABLE add_ln230 LOOP VITIS_LOOP_228_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_170_p2 SOURCE receiver.cpp:228 VARIABLE add_ln228 LOOP VITIS_LOOP_228_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_237_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_289_p2 SOURCE receiver.cpp:238 VARIABLE add_ln238 LOOP VITIS_LOOP_237_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_333_p2 SOURCE receiver.cpp:239 VARIABLE add_ln239 LOOP VITIS_LOOP_237_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_270_p2 SOURCE receiver.cpp:237 VARIABLE add_ln237 LOOP VITIS_LOOP_237_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_244_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_10_I_0_fu_228_p2 SOURCE receiver.cpp:245 VARIABLE arr_10_I_0 LOOP VITIS_LOOP_244_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_10_Q_0_fu_270_p2 SOURCE receiver.cpp:246 VARIABLE arr_10_Q_0 LOOP VITIS_LOOP_244_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_292_p2 SOURCE receiver.cpp:244 VARIABLE add_ln244 LOOP VITIS_LOOP_244_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_264_22 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1061 SOURCE receiver.cpp:268 VARIABLE mul_ln268 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1093 SOURCE receiver.cpp:268 VARIABLE mul_ln268_1 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1093 SOURCE receiver.cpp:268 VARIABLE sub_ln268 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1094 SOURCE receiver.cpp:269 VARIABLE mul_ln269 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1062 SOURCE receiver.cpp:269 VARIABLE mul_ln269_1 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1094 SOURCE receiver.cpp:269 VARIABLE add_ln269 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_fu_912_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_1_fu_932_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_1 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_2_fu_943_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_2 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_3_fu_970_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_3 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_4_fu_981_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_4 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_5_fu_1016_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_5 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_6_fu_1027_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_6 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_7_fu_1105_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_7 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_8_fu_1116_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_8 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_9_fu_1179_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_9 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_10_fu_1190_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_10 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_11_fu_1273_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_11 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_12_fu_1284_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_12 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_13_fu_1367_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_13 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_14_fu_1378_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_14 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1063 SOURCE receiver.cpp:269 VARIABLE mul_ln269_2 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1095 SOURCE receiver.cpp:268 VARIABLE mul_ln268_2 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1065 SOURCE receiver.cpp:269 VARIABLE mul_ln269_3 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1097 SOURCE receiver.cpp:268 VARIABLE mul_ln268_3 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1066 SOURCE receiver.cpp:269 VARIABLE mul_ln269_4 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1098 SOURCE receiver.cpp:268 VARIABLE mul_ln268_4 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1069 SOURCE receiver.cpp:269 VARIABLE mul_ln269_5 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1101 SOURCE receiver.cpp:268 VARIABLE mul_ln268_5 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1070 SOURCE receiver.cpp:269 VARIABLE mul_ln269_6 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1102 SOURCE receiver.cpp:268 VARIABLE mul_ln268_6 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1073 SOURCE receiver.cpp:269 VARIABLE mul_ln269_7 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1105 SOURCE receiver.cpp:268 VARIABLE mul_ln268_7 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1074 SOURCE receiver.cpp:269 VARIABLE mul_ln269_8 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1106 SOURCE receiver.cpp:268 VARIABLE mul_ln268_8 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1077 SOURCE receiver.cpp:269 VARIABLE mul_ln269_9 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1109 SOURCE receiver.cpp:268 VARIABLE mul_ln268_9 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1078 SOURCE receiver.cpp:269 VARIABLE mul_ln269_10 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1110 SOURCE receiver.cpp:268 VARIABLE mul_ln268_10 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1081 SOURCE receiver.cpp:269 VARIABLE mul_ln269_11 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1113 SOURCE receiver.cpp:268 VARIABLE mul_ln268_11 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1082 SOURCE receiver.cpp:269 VARIABLE mul_ln269_12 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1114 SOURCE receiver.cpp:268 VARIABLE mul_ln268_12 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1085 SOURCE receiver.cpp:269 VARIABLE mul_ln269_13 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1117 SOURCE receiver.cpp:268 VARIABLE mul_ln268_13 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1086 SOURCE receiver.cpp:269 VARIABLE mul_ln269_14 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1118 SOURCE receiver.cpp:268 VARIABLE mul_ln268_14 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1089 SOURCE receiver.cpp:269 VARIABLE mul_ln269_15 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1121 SOURCE receiver.cpp:268 VARIABLE mul_ln268_15 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1096 SOURCE receiver.cpp:268 VARIABLE mul_ln268_16 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1096 SOURCE receiver.cpp:268 VARIABLE sub_ln268_1 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1064 SOURCE receiver.cpp:269 VARIABLE mul_ln269_16 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1095 SOURCE receiver.cpp:269 VARIABLE add_ln269_1 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1099 SOURCE receiver.cpp:268 VARIABLE mul_ln268_17 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1099 SOURCE receiver.cpp:268 VARIABLE sub_ln268_2 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1067 SOURCE receiver.cpp:269 VARIABLE mul_ln269_17 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1097 SOURCE receiver.cpp:269 VARIABLE add_ln269_2 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1100 SOURCE receiver.cpp:268 VARIABLE mul_ln268_18 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1100 SOURCE receiver.cpp:268 VARIABLE sub_ln268_3 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1068 SOURCE receiver.cpp:269 VARIABLE mul_ln269_18 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1098 SOURCE receiver.cpp:269 VARIABLE add_ln269_3 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1103 SOURCE receiver.cpp:268 VARIABLE mul_ln268_19 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1103 SOURCE receiver.cpp:268 VARIABLE sub_ln268_4 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1071 SOURCE receiver.cpp:269 VARIABLE mul_ln269_19 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1101 SOURCE receiver.cpp:269 VARIABLE add_ln269_4 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1104 SOURCE receiver.cpp:268 VARIABLE mul_ln268_20 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1104 SOURCE receiver.cpp:268 VARIABLE sub_ln268_5 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1072 SOURCE receiver.cpp:269 VARIABLE mul_ln269_20 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1102 SOURCE receiver.cpp:269 VARIABLE add_ln269_5 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1107 SOURCE receiver.cpp:268 VARIABLE mul_ln268_21 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1107 SOURCE receiver.cpp:268 VARIABLE sub_ln268_6 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1075 SOURCE receiver.cpp:269 VARIABLE mul_ln269_21 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1105 SOURCE receiver.cpp:269 VARIABLE add_ln269_6 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1108 SOURCE receiver.cpp:268 VARIABLE mul_ln268_22 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1108 SOURCE receiver.cpp:268 VARIABLE sub_ln268_7 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1076 SOURCE receiver.cpp:269 VARIABLE mul_ln269_22 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1106 SOURCE receiver.cpp:269 VARIABLE add_ln269_7 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1111 SOURCE receiver.cpp:268 VARIABLE mul_ln268_23 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1111 SOURCE receiver.cpp:268 VARIABLE sub_ln268_8 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1079 SOURCE receiver.cpp:269 VARIABLE mul_ln269_23 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1109 SOURCE receiver.cpp:269 VARIABLE add_ln269_8 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1112 SOURCE receiver.cpp:268 VARIABLE mul_ln268_24 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1112 SOURCE receiver.cpp:268 VARIABLE sub_ln268_9 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1080 SOURCE receiver.cpp:269 VARIABLE mul_ln269_24 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1110 SOURCE receiver.cpp:269 VARIABLE add_ln269_9 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1115 SOURCE receiver.cpp:268 VARIABLE mul_ln268_25 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1115 SOURCE receiver.cpp:268 VARIABLE sub_ln268_10 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1083 SOURCE receiver.cpp:269 VARIABLE mul_ln269_25 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1113 SOURCE receiver.cpp:269 VARIABLE add_ln269_10 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1116 SOURCE receiver.cpp:268 VARIABLE mul_ln268_26 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1116 SOURCE receiver.cpp:268 VARIABLE sub_ln268_11 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1084 SOURCE receiver.cpp:269 VARIABLE mul_ln269_26 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1114 SOURCE receiver.cpp:269 VARIABLE add_ln269_11 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1119 SOURCE receiver.cpp:268 VARIABLE mul_ln268_27 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1119 SOURCE receiver.cpp:268 VARIABLE sub_ln268_12 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1087 SOURCE receiver.cpp:269 VARIABLE mul_ln269_27 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1117 SOURCE receiver.cpp:269 VARIABLE add_ln269_12 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1120 SOURCE receiver.cpp:268 VARIABLE mul_ln268_28 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1120 SOURCE receiver.cpp:268 VARIABLE sub_ln268_13 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1088 SOURCE receiver.cpp:269 VARIABLE mul_ln269_28 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1118 SOURCE receiver.cpp:269 VARIABLE add_ln269_13 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1122 SOURCE receiver.cpp:268 VARIABLE mul_ln268_29 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1122 SOURCE receiver.cpp:268 VARIABLE sub_ln268_14 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1090 SOURCE receiver.cpp:269 VARIABLE mul_ln269_29 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1121 SOURCE receiver.cpp:269 VARIABLE add_ln269_14 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1091 SOURCE receiver.cpp:268 VARIABLE mul_ln268_30 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1123 SOURCE receiver.cpp:268 VARIABLE mul_ln268_31 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1123 SOURCE receiver.cpp:268 VARIABLE sub_ln268_15 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1124 SOURCE receiver.cpp:269 VARIABLE mul_ln269_30 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_1_1_U1092 SOURCE receiver.cpp:269 VARIABLE mul_ln269_31 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1124 SOURCE receiver.cpp:269 VARIABLE add_ln269_15 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_fu_1461_p2 SOURCE receiver.cpp:270 VARIABLE add_ln270 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_15_fu_1466_p2 SOURCE receiver.cpp:264 VARIABLE add_ln264_15 LOOP VITIS_LOOP_264_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} receiver {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_U SOURCE receiver.cpp:71 VARIABLE filt_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_1_U SOURCE receiver.cpp:71 VARIABLE filt_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_2_U SOURCE receiver.cpp:71 VARIABLE filt_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_3_U SOURCE receiver.cpp:71 VARIABLE filt_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_4_U SOURCE receiver.cpp:71 VARIABLE filt_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_5_U SOURCE receiver.cpp:71 VARIABLE filt_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_6_U SOURCE receiver.cpp:71 VARIABLE filt_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_7_U SOURCE receiver.cpp:71 VARIABLE filt_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_U SOURCE receiver.cpp:72 VARIABLE filt_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_1_U SOURCE receiver.cpp:72 VARIABLE filt_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_2_U SOURCE receiver.cpp:72 VARIABLE filt_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_3_U SOURCE receiver.cpp:72 VARIABLE filt_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_4_U SOURCE receiver.cpp:72 VARIABLE filt_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_5_U SOURCE receiver.cpp:72 VARIABLE filt_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_6_U SOURCE receiver.cpp:72 VARIABLE filt_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_7_U SOURCE receiver.cpp:72 VARIABLE filt_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_U SOURCE receiver.cpp:80 VARIABLE filt_1_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_1_U SOURCE receiver.cpp:80 VARIABLE filt_1_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_2_U SOURCE receiver.cpp:80 VARIABLE filt_1_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_3_U SOURCE receiver.cpp:80 VARIABLE filt_1_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_4_U SOURCE receiver.cpp:80 VARIABLE filt_1_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_5_U SOURCE receiver.cpp:80 VARIABLE filt_1_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_6_U SOURCE receiver.cpp:80 VARIABLE filt_1_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_7_U SOURCE receiver.cpp:80 VARIABLE filt_1_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_U SOURCE receiver.cpp:81 VARIABLE filt_1_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_1_U SOURCE receiver.cpp:81 VARIABLE filt_1_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_2_U SOURCE receiver.cpp:81 VARIABLE filt_1_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_3_U SOURCE receiver.cpp:81 VARIABLE filt_1_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_4_U SOURCE receiver.cpp:81 VARIABLE filt_1_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_5_U SOURCE receiver.cpp:81 VARIABLE filt_1_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_6_U SOURCE receiver.cpp:81 VARIABLE filt_1_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_7_U SOURCE receiver.cpp:81 VARIABLE filt_1_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_U SOURCE receiver.cpp:91 VARIABLE filt_2_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_1_U SOURCE receiver.cpp:91 VARIABLE filt_2_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_2_U SOURCE receiver.cpp:91 VARIABLE filt_2_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_3_U SOURCE receiver.cpp:91 VARIABLE filt_2_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_4_U SOURCE receiver.cpp:91 VARIABLE filt_2_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_5_U SOURCE receiver.cpp:91 VARIABLE filt_2_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_6_U SOURCE receiver.cpp:91 VARIABLE filt_2_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_7_U SOURCE receiver.cpp:91 VARIABLE filt_2_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_U SOURCE receiver.cpp:92 VARIABLE filt_2_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_1_U SOURCE receiver.cpp:92 VARIABLE filt_2_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_2_U SOURCE receiver.cpp:92 VARIABLE filt_2_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_3_U SOURCE receiver.cpp:92 VARIABLE filt_2_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_4_U SOURCE receiver.cpp:92 VARIABLE filt_2_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_5_U SOURCE receiver.cpp:92 VARIABLE filt_2_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_6_U SOURCE receiver.cpp:92 VARIABLE filt_2_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_7_U SOURCE receiver.cpp:92 VARIABLE filt_2_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_3_I_U SOURCE receiver.cpp:100 VARIABLE filt_3_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_3_Q_U SOURCE receiver.cpp:101 VARIABLE filt_3_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_4_I_U SOURCE receiver.cpp:106 VARIABLE filt_4_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_4_Q_U SOURCE receiver.cpp:107 VARIABLE filt_4_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_5_I_U SOURCE receiver.cpp:112 VARIABLE filt_5_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_5_Q_U SOURCE receiver.cpp:113 VARIABLE filt_5_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_U SOURCE receiver.cpp:145 VARIABLE arr_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_1_U SOURCE receiver.cpp:145 VARIABLE arr_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_2_U SOURCE receiver.cpp:145 VARIABLE arr_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_3_U SOURCE receiver.cpp:145 VARIABLE arr_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_4_U SOURCE receiver.cpp:145 VARIABLE arr_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_5_U SOURCE receiver.cpp:145 VARIABLE arr_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_6_U SOURCE receiver.cpp:145 VARIABLE arr_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_7_U SOURCE receiver.cpp:145 VARIABLE arr_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_8_U SOURCE receiver.cpp:145 VARIABLE arr_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_9_U SOURCE receiver.cpp:145 VARIABLE arr_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_10_U SOURCE receiver.cpp:145 VARIABLE arr_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_11_U SOURCE receiver.cpp:145 VARIABLE arr_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_12_U SOURCE receiver.cpp:145 VARIABLE arr_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_13_U SOURCE receiver.cpp:145 VARIABLE arr_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_14_U SOURCE receiver.cpp:145 VARIABLE arr_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_15_U SOURCE receiver.cpp:145 VARIABLE arr_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_16_U SOURCE receiver.cpp:145 VARIABLE arr_I_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_17_U SOURCE receiver.cpp:145 VARIABLE arr_I_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_18_U SOURCE receiver.cpp:145 VARIABLE arr_I_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_19_U SOURCE receiver.cpp:145 VARIABLE arr_I_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_20_U SOURCE receiver.cpp:145 VARIABLE arr_I_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_21_U SOURCE receiver.cpp:145 VARIABLE arr_I_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_22_U SOURCE receiver.cpp:145 VARIABLE arr_I_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_23_U SOURCE receiver.cpp:145 VARIABLE arr_I_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_24_U SOURCE receiver.cpp:145 VARIABLE arr_I_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_25_U SOURCE receiver.cpp:145 VARIABLE arr_I_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_26_U SOURCE receiver.cpp:145 VARIABLE arr_I_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_27_U SOURCE receiver.cpp:145 VARIABLE arr_I_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_28_U SOURCE receiver.cpp:145 VARIABLE arr_I_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_29_U SOURCE receiver.cpp:145 VARIABLE arr_I_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_30_U SOURCE receiver.cpp:145 VARIABLE arr_I_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_31_U SOURCE receiver.cpp:145 VARIABLE arr_I_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_32_U SOURCE receiver.cpp:145 VARIABLE arr_I_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_33_U SOURCE receiver.cpp:145 VARIABLE arr_I_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_34_U SOURCE receiver.cpp:145 VARIABLE arr_I_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_35_U SOURCE receiver.cpp:145 VARIABLE arr_I_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_36_U SOURCE receiver.cpp:145 VARIABLE arr_I_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_37_U SOURCE receiver.cpp:145 VARIABLE arr_I_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_38_U SOURCE receiver.cpp:145 VARIABLE arr_I_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_39_U SOURCE receiver.cpp:145 VARIABLE arr_I_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_40_U SOURCE receiver.cpp:145 VARIABLE arr_I_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_41_U SOURCE receiver.cpp:145 VARIABLE arr_I_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_42_U SOURCE receiver.cpp:145 VARIABLE arr_I_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_43_U SOURCE receiver.cpp:145 VARIABLE arr_I_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_44_U SOURCE receiver.cpp:145 VARIABLE arr_I_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_45_U SOURCE receiver.cpp:145 VARIABLE arr_I_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_46_U SOURCE receiver.cpp:145 VARIABLE arr_I_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_47_U SOURCE receiver.cpp:145 VARIABLE arr_I_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_48_U SOURCE receiver.cpp:145 VARIABLE arr_I_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_49_U SOURCE receiver.cpp:145 VARIABLE arr_I_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_50_U SOURCE receiver.cpp:145 VARIABLE arr_I_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_51_U SOURCE receiver.cpp:145 VARIABLE arr_I_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_52_U SOURCE receiver.cpp:145 VARIABLE arr_I_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_53_U SOURCE receiver.cpp:145 VARIABLE arr_I_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_54_U SOURCE receiver.cpp:145 VARIABLE arr_I_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_55_U SOURCE receiver.cpp:145 VARIABLE arr_I_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_56_U SOURCE receiver.cpp:145 VARIABLE arr_I_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_57_U SOURCE receiver.cpp:145 VARIABLE arr_I_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_58_U SOURCE receiver.cpp:145 VARIABLE arr_I_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_59_U SOURCE receiver.cpp:145 VARIABLE arr_I_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_60_U SOURCE receiver.cpp:145 VARIABLE arr_I_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_61_U SOURCE receiver.cpp:145 VARIABLE arr_I_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_62_U SOURCE receiver.cpp:145 VARIABLE arr_I_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_63_U SOURCE receiver.cpp:145 VARIABLE arr_I_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_U SOURCE receiver.cpp:146 VARIABLE arr_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_1_U SOURCE receiver.cpp:146 VARIABLE arr_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_2_U SOURCE receiver.cpp:146 VARIABLE arr_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_3_U SOURCE receiver.cpp:146 VARIABLE arr_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_4_U SOURCE receiver.cpp:146 VARIABLE arr_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_5_U SOURCE receiver.cpp:146 VARIABLE arr_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_6_U SOURCE receiver.cpp:146 VARIABLE arr_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_7_U SOURCE receiver.cpp:146 VARIABLE arr_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_8_U SOURCE receiver.cpp:146 VARIABLE arr_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_9_U SOURCE receiver.cpp:146 VARIABLE arr_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_10_U SOURCE receiver.cpp:146 VARIABLE arr_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_11_U SOURCE receiver.cpp:146 VARIABLE arr_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_12_U SOURCE receiver.cpp:146 VARIABLE arr_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_13_U SOURCE receiver.cpp:146 VARIABLE arr_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_14_U SOURCE receiver.cpp:146 VARIABLE arr_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_15_U SOURCE receiver.cpp:146 VARIABLE arr_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_16_U SOURCE receiver.cpp:146 VARIABLE arr_Q_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_17_U SOURCE receiver.cpp:146 VARIABLE arr_Q_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_18_U SOURCE receiver.cpp:146 VARIABLE arr_Q_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_19_U SOURCE receiver.cpp:146 VARIABLE arr_Q_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_20_U SOURCE receiver.cpp:146 VARIABLE arr_Q_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_21_U SOURCE receiver.cpp:146 VARIABLE arr_Q_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_22_U SOURCE receiver.cpp:146 VARIABLE arr_Q_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_23_U SOURCE receiver.cpp:146 VARIABLE arr_Q_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_24_U SOURCE receiver.cpp:146 VARIABLE arr_Q_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_25_U SOURCE receiver.cpp:146 VARIABLE arr_Q_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_26_U SOURCE receiver.cpp:146 VARIABLE arr_Q_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_27_U SOURCE receiver.cpp:146 VARIABLE arr_Q_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_28_U SOURCE receiver.cpp:146 VARIABLE arr_Q_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_29_U SOURCE receiver.cpp:146 VARIABLE arr_Q_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_30_U SOURCE receiver.cpp:146 VARIABLE arr_Q_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_31_U SOURCE receiver.cpp:146 VARIABLE arr_Q_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_32_U SOURCE receiver.cpp:146 VARIABLE arr_Q_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_33_U SOURCE receiver.cpp:146 VARIABLE arr_Q_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_34_U SOURCE receiver.cpp:146 VARIABLE arr_Q_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_35_U SOURCE receiver.cpp:146 VARIABLE arr_Q_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_36_U SOURCE receiver.cpp:146 VARIABLE arr_Q_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_37_U SOURCE receiver.cpp:146 VARIABLE arr_Q_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_38_U SOURCE receiver.cpp:146 VARIABLE arr_Q_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_39_U SOURCE receiver.cpp:146 VARIABLE arr_Q_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_40_U SOURCE receiver.cpp:146 VARIABLE arr_Q_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_41_U SOURCE receiver.cpp:146 VARIABLE arr_Q_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_42_U SOURCE receiver.cpp:146 VARIABLE arr_Q_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_43_U SOURCE receiver.cpp:146 VARIABLE arr_Q_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_44_U SOURCE receiver.cpp:146 VARIABLE arr_Q_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_45_U SOURCE receiver.cpp:146 VARIABLE arr_Q_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_46_U SOURCE receiver.cpp:146 VARIABLE arr_Q_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_47_U SOURCE receiver.cpp:146 VARIABLE arr_Q_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_48_U SOURCE receiver.cpp:146 VARIABLE arr_Q_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_49_U SOURCE receiver.cpp:146 VARIABLE arr_Q_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_50_U SOURCE receiver.cpp:146 VARIABLE arr_Q_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_51_U SOURCE receiver.cpp:146 VARIABLE arr_Q_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_52_U SOURCE receiver.cpp:146 VARIABLE arr_Q_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_53_U SOURCE receiver.cpp:146 VARIABLE arr_Q_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_54_U SOURCE receiver.cpp:146 VARIABLE arr_Q_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_55_U SOURCE receiver.cpp:146 VARIABLE arr_Q_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_56_U SOURCE receiver.cpp:146 VARIABLE arr_Q_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_57_U SOURCE receiver.cpp:146 VARIABLE arr_Q_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_58_U SOURCE receiver.cpp:146 VARIABLE arr_Q_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_59_U SOURCE receiver.cpp:146 VARIABLE arr_Q_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_60_U SOURCE receiver.cpp:146 VARIABLE arr_Q_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_61_U SOURCE receiver.cpp:146 VARIABLE arr_Q_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_62_U SOURCE receiver.cpp:146 VARIABLE arr_Q_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_63_U SOURCE receiver.cpp:146 VARIABLE arr_Q_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_U SOURCE receiver.cpp:156 VARIABLE arr_1_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_1_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_2_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_3_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_4_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_5_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_6_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_7_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_8_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_9_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_10_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_11_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_12_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_13_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_14_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_15_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_16_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_17_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_18_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_19_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_20_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_21_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_22_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_23_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_24_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_25_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_26_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_27_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_28_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_29_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_30_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_31_U SOURCE receiver.cpp:156 VARIABLE arr_1_I_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_1_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_2_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_3_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_4_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_5_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_6_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_7_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_8_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_9_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_10_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_11_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_12_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_13_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_14_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_15_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_16_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_17_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_18_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_19_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_20_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_21_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_22_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_23_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_24_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_25_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_26_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_27_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_28_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_29_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_30_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_31_U SOURCE receiver.cpp:157 VARIABLE arr_1_Q_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_U SOURCE receiver.cpp:166 VARIABLE arr_2_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_1_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_2_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_3_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_4_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_5_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_6_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_7_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_8_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_9_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_10_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_11_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_12_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_13_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_14_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_15_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_16_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_17_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_18_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_19_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_20_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_21_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_22_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_23_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_24_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_25_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_26_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_27_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_28_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_29_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_30_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_31_U SOURCE receiver.cpp:166 VARIABLE arr_2_I_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_1_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_2_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_3_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_4_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_5_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_6_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_7_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_8_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_9_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_10_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_11_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_12_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_13_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_14_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_15_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_16_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_17_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_18_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_19_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_20_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_21_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_22_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_23_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_24_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_25_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_26_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_27_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_28_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_29_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_30_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_31_U SOURCE receiver.cpp:167 VARIABLE arr_2_Q_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_U SOURCE receiver.cpp:176 VARIABLE arr_3_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_1_U SOURCE receiver.cpp:176 VARIABLE arr_3_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_2_U SOURCE receiver.cpp:176 VARIABLE arr_3_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_3_U SOURCE receiver.cpp:176 VARIABLE arr_3_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_4_U SOURCE receiver.cpp:176 VARIABLE arr_3_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_5_U SOURCE receiver.cpp:176 VARIABLE arr_3_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_6_U SOURCE receiver.cpp:176 VARIABLE arr_3_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_7_U SOURCE receiver.cpp:176 VARIABLE arr_3_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_U SOURCE receiver.cpp:177 VARIABLE arr_3_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_1_U SOURCE receiver.cpp:177 VARIABLE arr_3_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_2_U SOURCE receiver.cpp:177 VARIABLE arr_3_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_3_U SOURCE receiver.cpp:177 VARIABLE arr_3_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_4_U SOURCE receiver.cpp:177 VARIABLE arr_3_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_5_U SOURCE receiver.cpp:177 VARIABLE arr_3_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_6_U SOURCE receiver.cpp:177 VARIABLE arr_3_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_7_U SOURCE receiver.cpp:177 VARIABLE arr_3_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_U SOURCE receiver.cpp:186 VARIABLE arr_4_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_1_U SOURCE receiver.cpp:186 VARIABLE arr_4_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_2_U SOURCE receiver.cpp:186 VARIABLE arr_4_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_3_U SOURCE receiver.cpp:186 VARIABLE arr_4_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_4_U SOURCE receiver.cpp:186 VARIABLE arr_4_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_5_U SOURCE receiver.cpp:186 VARIABLE arr_4_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_6_U SOURCE receiver.cpp:186 VARIABLE arr_4_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_7_U SOURCE receiver.cpp:186 VARIABLE arr_4_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_U SOURCE receiver.cpp:187 VARIABLE arr_4_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_1_U SOURCE receiver.cpp:187 VARIABLE arr_4_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_2_U SOURCE receiver.cpp:187 VARIABLE arr_4_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_3_U SOURCE receiver.cpp:187 VARIABLE arr_4_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_4_U SOURCE receiver.cpp:187 VARIABLE arr_4_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_5_U SOURCE receiver.cpp:187 VARIABLE arr_4_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_6_U SOURCE receiver.cpp:187 VARIABLE arr_4_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_7_U SOURCE receiver.cpp:187 VARIABLE arr_4_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_U SOURCE receiver.cpp:196 VARIABLE arr_5_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_1_U SOURCE receiver.cpp:196 VARIABLE arr_5_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_2_U SOURCE receiver.cpp:196 VARIABLE arr_5_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_3_U SOURCE receiver.cpp:196 VARIABLE arr_5_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_U SOURCE receiver.cpp:197 VARIABLE arr_5_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_1_U SOURCE receiver.cpp:197 VARIABLE arr_5_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_2_U SOURCE receiver.cpp:197 VARIABLE arr_5_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_3_U SOURCE receiver.cpp:197 VARIABLE arr_5_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_6_I_U SOURCE receiver.cpp:206 VARIABLE arr_6_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_6_I_1_U SOURCE receiver.cpp:206 VARIABLE arr_6_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_6_Q_U SOURCE receiver.cpp:207 VARIABLE arr_6_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_6_Q_1_U SOURCE receiver.cpp:207 VARIABLE arr_6_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_7_I_U SOURCE receiver.cpp:216 VARIABLE arr_7_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_7_Q_U SOURCE receiver.cpp:217 VARIABLE arr_7_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_8_I_U SOURCE receiver.cpp:225 VARIABLE arr_8_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_8_Q_U SOURCE receiver.cpp:226 VARIABLE arr_8_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_18s_34_1_1_U1168 SOURCE receiver.cpp:44 VARIABLE mul_ln44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_17s_18s_34_1_1_U1169 SOURCE receiver.cpp:45 VARIABLE mul_ln45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_4055_p2 SOURCE receiver.cpp:46 VARIABLE add_ln46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_4127_p2 SOURCE receiver.cpp:89 VARIABLE add_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_4138_p2 SOURCE receiver.cpp:90 VARIABLE add_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_4193_p2 SOURCE receiver.cpp:223 VARIABLE add_ln223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_4204_p2 SOURCE receiver.cpp:224 VARIABLE add_ln224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_4214_p2 SOURCE receiver.cpp:232 VARIABLE add_ln232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_4224_p2 SOURCE receiver.cpp:233 VARIABLE add_ln233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME corr_accum_I_fu_4275_p2 SOURCE receiver.cpp:249 VARIABLE corr_accum_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME corr_accum_Q_fu_4281_p2 SOURCE receiver.cpp:250 VARIABLE corr_accum_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U1166 SOURCE receiver.cpp:257 VARIABLE mul_ln257 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_1_1_U1167 SOURCE receiver.cpp:257 VARIABLE mul_ln257_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_4303_p2 SOURCE receiver.cpp:257 VARIABLE add_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln257_fu_4347_p2 SOURCE receiver.cpp:257 VARIABLE sub_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_1_fu_4367_p2 SOURCE receiver.cpp:257 VARIABLE add_ln257_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln257_3_fu_4356_p2 SOURCE receiver.cpp:257 VARIABLE sub_ln257_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_2_fu_4461_p2 SOURCE receiver.cpp:257 VARIABLE add_ln257_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln257_1_fu_4475_p2 SOURCE receiver.cpp:257 VARIABLE sub_ln257_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_3_fu_4501_p2 SOURCE receiver.cpp:257 VARIABLE add_ln257_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cos_coefficients_table_U SOURCE {} VARIABLE cos_coefficients_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sin_coefficients_table_U SOURCE {} VARIABLE sin_coefficients_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_11_U SOURCE {} VARIABLE samples_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_11_U SOURCE {} VARIABLE samples_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_7_U SOURCE {} VARIABLE delay_line_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_6_U SOURCE {} VARIABLE delay_line_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_5_U SOURCE {} VARIABLE delay_line_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_4_U SOURCE {} VARIABLE delay_line_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_3_U SOURCE {} VARIABLE delay_line_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_2_U SOURCE {} VARIABLE delay_line_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_1_U SOURCE {} VARIABLE delay_line_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_0_U SOURCE {} VARIABLE delay_line_I_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_7_U SOURCE {} VARIABLE delay_line_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_6_U SOURCE {} VARIABLE delay_line_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_5_U SOURCE {} VARIABLE delay_line_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_4_U SOURCE {} VARIABLE delay_line_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_3_U SOURCE {} VARIABLE delay_line_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_2_U SOURCE {} VARIABLE delay_line_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_1_U SOURCE {} VARIABLE delay_line_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_0_U SOURCE {} VARIABLE delay_line_Q_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_1_U SOURCE {} VARIABLE matched_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_2_U SOURCE {} VARIABLE matched_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_3_U SOURCE {} VARIABLE matched_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_4_U SOURCE {} VARIABLE matched_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_5_U SOURCE {} VARIABLE matched_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_6_U SOURCE {} VARIABLE matched_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_7_U SOURCE {} VARIABLE matched_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_8_U SOURCE {} VARIABLE matched_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_9_U SOURCE {} VARIABLE matched_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_10_U SOURCE {} VARIABLE matched_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_11_U SOURCE {} VARIABLE matched_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_0_U SOURCE {} VARIABLE matched_I_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_11_U SOURCE {} VARIABLE matched_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_1_U SOURCE {} VARIABLE matched_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_0_U SOURCE {} VARIABLE matched_Q_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_2_U SOURCE {} VARIABLE matched_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_3_U SOURCE {} VARIABLE matched_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_4_U SOURCE {} VARIABLE matched_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_5_U SOURCE {} VARIABLE matched_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_6_U SOURCE {} VARIABLE matched_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_7_U SOURCE {} VARIABLE matched_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_8_U SOURCE {} VARIABLE matched_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_9_U SOURCE {} VARIABLE matched_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_10_U SOURCE {} VARIABLE matched_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_12_U SOURCE {} VARIABLE matched_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_13_U SOURCE {} VARIABLE matched_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_14_U SOURCE {} VARIABLE matched_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_15_U SOURCE {} VARIABLE matched_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_16_U SOURCE {} VARIABLE matched_I_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_17_U SOURCE {} VARIABLE matched_I_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_18_U SOURCE {} VARIABLE matched_I_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_19_U SOURCE {} VARIABLE matched_I_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_20_U SOURCE {} VARIABLE matched_I_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_21_U SOURCE {} VARIABLE matched_I_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_22_U SOURCE {} VARIABLE matched_I_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_23_U SOURCE {} VARIABLE matched_I_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_24_U SOURCE {} VARIABLE matched_I_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_25_U SOURCE {} VARIABLE matched_I_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_26_U SOURCE {} VARIABLE matched_I_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_27_U SOURCE {} VARIABLE matched_I_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_28_U SOURCE {} VARIABLE matched_I_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_29_U SOURCE {} VARIABLE matched_I_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_30_U SOURCE {} VARIABLE matched_I_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_31_U SOURCE {} VARIABLE matched_I_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_12_U SOURCE {} VARIABLE matched_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_13_U SOURCE {} VARIABLE matched_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_14_U SOURCE {} VARIABLE matched_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_15_U SOURCE {} VARIABLE matched_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_16_U SOURCE {} VARIABLE matched_Q_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_17_U SOURCE {} VARIABLE matched_Q_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_18_U SOURCE {} VARIABLE matched_Q_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_19_U SOURCE {} VARIABLE matched_Q_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_20_U SOURCE {} VARIABLE matched_Q_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_21_U SOURCE {} VARIABLE matched_Q_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_22_U SOURCE {} VARIABLE matched_Q_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_23_U SOURCE {} VARIABLE matched_Q_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_24_U SOURCE {} VARIABLE matched_Q_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_25_U SOURCE {} VARIABLE matched_Q_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_26_U SOURCE {} VARIABLE matched_Q_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_27_U SOURCE {} VARIABLE matched_Q_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_28_U SOURCE {} VARIABLE matched_Q_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_29_U SOURCE {} VARIABLE matched_Q_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_30_U SOURCE {} VARIABLE matched_Q_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_31_U SOURCE {} VARIABLE matched_Q_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 214 BRAM 260 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.819 seconds; current allocated memory: 1.569 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for receiver.
INFO: [VLOG 209-307] Generating Verilog RTL for receiver.
Execute       syn_report -model receiver -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.59 MHz
Command     autosyn done; 46.888 sec.
Command   csynth_design done; 71.247 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 3 seconds. Elapsed time: 71.247 seconds; current allocated memory: 543.035 MB.
Command ap_source done; 76.022 sec.
Execute cleanup_all 
Command cleanup_all done; 0.106 sec.
