INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece_exp2/statediagram/statediagram.srcs/sources_1/new/statediagram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statediagram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece_exp2/statediagram/statediagram.srcs/sim_1/new/statediagram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
