<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: chips/p10/procedures/xml/error_info/p10_cpu_set_frequency_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER EKB Project                                                  -->
<!--                                                                        -->
<!-- COPYRIGHT 2015,2021                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<!-- *HWP HW Owner: Brian Vanderpool <vanderp@us.ibm.com>                   -->
<!-- *HWP FW Owner: Amit Tendolkar <amit.tendolkar@in.ibm.com>              -->
<!-- *HWP Team: PM                                                          -->
<!-- *HWP Level: 3                                                          -->
<!-- *HWP Consumed by: FSP                                                  -->

<!-- Error definitions for p10_cpu_set_frequency procedure -->
<!-- ********************************************************************   -->
<hwpErrors>
  <hwpError>
    <rc>RC_PSTATE_PROTOCOL_DISABLE_FAIL</rc>
    <description>
      Pstate Protocol disable and quiesce timed out
    </description>
    <ffdc>TARGET</ffdc>
    <ffdc>TP_TPCHIP_OCC_OCI_OCB_OCCFLG2_RW_reg</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
        <target>TARGET</target>
        <priority>MEDIUM</priority>
    </callout>
  </hwpError>
  <hwpError>
    <rc>RC_DPLL_LOCK_FAIL</rc>
    <description>
      PLL failed to lock after frequency change was initiated.
    </description>
    <ffdc>DPLL_CNTL_NEST_REGS_STAT</ffdc>
    <ffdc>TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
        <target>TARGET</target>
        <priority>MEDIUM</priority>
    </callout>
  </hwpError>
</hwpErrors>
