#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar  4 21:19:29 2021
# Process ID: 8552
# Current directory: D:/CELab2/ARM-Pipeline-Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22560 D:\CELab2\ARM-Pipeline-Processor\ARM-Pipeline-Processor.xpr
# Log file: D:/CELab2/ARM-Pipeline-Processor/vivado.log
# Journal file: D:/CELab2/ARM-Pipeline-Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.xpr
update_compile_order -fileset sources_1
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/MEM_WB.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/MEM_WB.v
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/IF_ID.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/IF_ID.v
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/EX_MEM.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/EX_MEM.v
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/ID_EX.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/ID_EX.v
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
run .1 ms
run .1 ms
run 100 ns
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
add_bp {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/im.v} 15
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
remove_bps -file {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/im.v} -line 15
run all
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
