---
layout: default
title: Documentation Index
nav_order: 1
---

# ðŸ“š AITL Silicon Pathway â€” Documentation Index
Welcome to the official documentation site for **AITL Silicon Pathway**.  
This page serves as the root index for all chapters, diagrams, and reference materials.

---

## ðŸ”— Official Links

| Language | GitHub Pages ðŸŒ | GitHub ðŸ’» |
|----------|----------------|-----------|
| ðŸ‡ºðŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/aitl-silicon-pathway/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/aitl-silicon-pathway/tree/main) |

> âš  **Diagram Rendering Notice**  
>  
> The system pathway diagram above is written in **Mermaid**.  
> Due to current limitations of **GitHub Pages**, Mermaid diagrams are **not rendered** on this site.  
>  
> Please refer to the **GitHub repository view** (linked above) to see the diagram correctly rendered.

---

# ðŸ§­ Full System Pathway

```mermaid
flowchart TD
    PY[Python Baseline Model]
    SPEC[FSM Specification]
    RTL[Verilog RTL]
    OL[OpenLane Flow]
    GDS[GDSII Layout]
    EXT[RC Extraction]
    SPICE[SPICE Simulation]

    PY --> SPEC
    SPEC --> RTL
    RTL --> OL
    OL --> GDS
    GDS --> EXT
    EXT --> SPICE
```

The project explores the complete engineering pipeline:

**Python â†’ Verilog (RTL) â†’ OpenLane â†’ GDSII â†’ Magic RC Extraction â†’ SPICE Simulation**

---

# ðŸ“˜ Chapter Index

| Chapter | GitHub Pages | GitHub Source | Description |
|--------|--------------|---------------|-------------|
| **Chapter 1** | [docs/chapter1](/docs/chapter1/index.md) | [/chapter1_python_model](/chapter1_python_model/index.md) | Python baseline model (PID Ã— FSM Ã— LLM) |
| **Chapter 2** | [docs/chapter2](/docs/chapter2/index.md) |  *none*  | RTL design of FSM (Verilog) |
| **Chapter 3** | [docs/chapter3](/docs/chapter3/index.md) |  *none*  |  OpenLane ASIC flow (RTL â†’ GDSII) |
| **Chapter 4** | [docs/chapter4](/docs/chapter4/index.md)  | *none* | Magic extraction â†’ SPICE netlist |
| **Chapter 5** | [docs/chapter5](/docs/chapter5/index.md)  | *none* | Timing & waveform analysis using ngspice |

---

# ðŸ§© AITL Architecture Overview

```mermaid
flowchart TD
    R[Reference]
    E[Error]
    PID[PID Controller]
    FSM[FSM Supervisor]
    PLANT[Plant]
    Y[Output]
    LLM[LLM Meta Control]

    R --> E
    Y --> E
    E --> PID
    PID --> PLANT
    PLANT --> Y

    FSM --> PID
    FSM --> PLANT

    LLM -. tuning .-> PID
    LLM -. policy .-> FSM
```

The AITL architecture consists of:

- **PID Layer** â€” Numerical real-time control  
- **FSM Layer** â€” Supervisory logic (canonical model for RTL)  
- **LLM Layer** â€” Adaptive meta-controller  

---

# ðŸ“„ Detailed Documentation Structure

```
docs/
â”œâ”€ index.md 
â”œâ”€ chapter1/
â”‚  â”œâ”€ index.md
â”‚  â”œâ”€ overview.md
â”‚  â”œâ”€ python_model.md
â”‚  â”œâ”€ fsm.md
â”‚  â”œâ”€ api.md
â”‚  â”œâ”€ getting_started.md
â”‚  â””â”€ images/
â”‚     â”œâ”€ aitl_3layer.png
â”‚     â”œâ”€ fsm_state_diagram.png
â”‚     â”œâ”€ controller_data_flow.png
â”‚     â””â”€ step_response_timeline.png
â”œâ”€ chapter2/
â”œâ”€ chapter3/
â”œâ”€ chapter4/
â”œâ”€ chapter5/
â””â”€ README.md
```

---

# ðŸ”— Quick Navigation

- ðŸ‘‰ [Chapter 1 â€” Python Baseline](/docs/chapter1/index.md)  
- ðŸ‘‰ [Chapter 2 â€” FSM to Verilog](/docs/chapter2/index.md)  
- ðŸ‘‰ [Chapter 3 â€” OpenLane Flow](/docs/chapter3/index.md)  
- ðŸ‘‰ [Chapter 4 â€” Extraction & SPICE](/docs/chapter4/index.md)  
- ðŸ‘‰ [Chapter 5 â€” Timing Analysis](/docs/chapter5/index.md)

---

## ðŸ‘¤ Author

| ðŸ“Œ Item | Details |
|--------|---------|
| **Name** | Shinichi Samizo |
| **Education** | M.S. in Electrical and Electronic Engineering, Shinshu University |
| **Career** | Former Engineer at Seiko Epson Corporation (since 1997) |
| **Expertise** | Semiconductor devices (logic, memory, high-voltage mixed-signal)<br>Thin-film piezo actuators for inkjet systems<br>PrecisionCore printhead productization, BOM management, ISO training |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X (Twitter)** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

# ðŸ“„ License

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/aitl-silicon-pathway/#-license)

| Item | License | Description |
|------|---------|-------------|
| **Source Code** | MIT | Free to use, modify, redistribute |
| **Text Materials** | CC BY 4.0 / CC BY-SA 4.0 | Attribution & share-alike rules |
| **Figures & Diagrams** | CC BY-NC 4.0 | Non-commercial use |
| **External References** | Original license applies | Cite properly |

---

# ðŸ’¬ Feedback

> Feedback, ideas, and discussions are welcome.

[![ðŸ’¬ GitHub Discussions](https://img.shields.io/badge/ðŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/aitl-silicon-pathway/discussions)
