// Top module with DRR4 controller and AXI master interface
module top_wrapper (

    input  logic                                clk,
    input  logic                                rst,

    // DDR4
    input  logic                                c0_sys_clk_p,
    input  logic                                c0_sys_clk_n,
    output logic                                c0_ddr4_act_n,
    output logic [16:0]                         c0_ddr4_adr,
    output logic [1:0]                          c0_ddr4_ba,
    output logic [1:0]                          c0_ddr4_bg,
    output logic [0:0]                          c0_ddr4_cke,
    output logic [0:0]                          c0_ddr4_odt,
    output logic [0:0]                          c0_ddr4_cs_n,
    output logic [0:0]                          c0_ddr4_ck_t,
    output logic [0:0]                          c0_ddr4_ck_c,
    output logic                                c0_ddr4_reset_n,
    output logic                                c0_ddr4_parity,
    inout  logic [71:0]                         c0_ddr4_dq,
    inout  logic [17:0]                         c0_ddr4_dqs_t,
    inout  logic [17:0]                         c0_ddr4_dqs_c,
    output logic                                c0_init_calib_complete,
    output logic                                c0_data_compare_error

);

// ====================================================================================
// Declarations
// ====================================================================================

// AXI-L Register Programming Interface
logic [31 : 0]                 host_axil_awaddr;
logic [2 : 0]                  host_axil_awprot;
logic [0 : 0]                  host_axil_awvalid;
logic [0 : 0]                  host_axil_awready;
logic [31 : 0]                 host_axil_wdata;
logic [3 : 0]                  host_axil_wstrb;
logic [0 : 0]                  host_axil_wvalid;
logic [0 : 0]                  host_axil_bready;
logic [31 : 0]                 host_axil_araddr;
logic [2 : 0]                  host_axil_arprot;
logic [0 : 0]                  host_axil_arvalid;
logic [0 : 0]                  host_axil_rready;
logic [0 : 0]                  host_axil_wready;
logic [1 : 0]                  host_axil_bresp;
logic [0 : 0]                  host_axil_bvalid;
logic [0 : 0]                  host_axil_arready;
logic [31 : 0]                 host_axil_rdata;
logic [1 : 0]                  host_axil_rresp;
logic [0 : 0]                  host_axil_rvalid;

// AXI Master Interface
logic  [7:0]                   c0_ddr4_s_axi_awid;
logic  [33:0]                  c0_ddr4_s_axi_awaddr;
logic  [7:0]                   c0_ddr4_s_axi_awlen;
logic  [2:0]                   c0_ddr4_s_axi_awsize;
logic  [1:0]                   c0_ddr4_s_axi_awburst;
logic  [0:0]                   c0_ddr4_s_axi_awlock;
logic  [3:0]                   c0_ddr4_s_axi_awcache;
logic  [2:0]                   c0_ddr4_s_axi_awprot;
logic  [3:0]                   c0_ddr4_s_axi_awqos;
logic                          c0_ddr4_s_axi_awvalid;
logic                          c0_ddr4_s_axi_awready;
logic  [511:0]                 c0_ddr4_s_axi_wdata;
logic  [63:0]                  c0_ddr4_s_axi_wstrb;
logic                          c0_ddr4_s_axi_wlast;
logic                          c0_ddr4_s_axi_wvalid;
logic                          c0_ddr4_s_axi_wready;
logic [7:0]                    c0_ddr4_s_axi_bid;
logic [1:0]                    c0_ddr4_s_axi_bresp;
logic                          c0_ddr4_s_axi_bvalid;
logic                          c0_ddr4_s_axi_bready;
logic  [7:0]                   c0_ddr4_s_axi_arid;
logic  [33:0]                  c0_ddr4_s_axi_araddr;
logic  [7:0]                   c0_ddr4_s_axi_arlen;
logic  [2:0]                   c0_ddr4_s_axi_arsize;
logic  [1:0]                   c0_ddr4_s_axi_arburst;
logic  [0:0]                   c0_ddr4_s_axi_arlock;
logic  [3:0]                   c0_ddr4_s_axi_arcache;
logic  [2:0]                   c0_ddr4_s_axi_arprot;
logic  [3:0]                   c0_ddr4_s_axi_arqos;
logic                          c0_ddr4_s_axi_arvalid;
logic                          c0_ddr4_s_axi_arready;
logic [7:0]                    c0_ddr4_s_axi_rid;
logic [511:0]                  c0_ddr4_s_axi_rdata;
logic [1:0]                    c0_ddr4_s_axi_rresp;
logic                          c0_ddr4_s_axi_rlast;
logic                          c0_ddr4_s_axi_rvalid;
logic                          c0_ddr4_s_axi_rready;

logic c0_ddr4_aresetn;
logic c0_ddr4_reset_n_int;
logic c0_ddr4_clk;
logic c0_ddr4_rst;
logic dbg_clk;
logic [511:0]                         dbg_bus;

assign c0_ddr4_reset_n = c0_ddr4_reset_n_int;

// ====================================================================================
// TOP RTL
// ====================================================================================

top top_i
(
    .clk                                   (clk),
    .rst                                   (rst),

    .weight_prefetcher_req_valid                (weight_prefetcher_req_valid),
    .weight_prefetcher_req_ready                (weight_prefetcher_req_ready),
    .weight_prefetcher_req                      (weight_prefetcher_req),
    .weight_prefetcher_resp_valid               (weight_prefetcher_resp_valid),
    .weight_prefetcher_resp                     (weight_prefetcher_resp),

    .feature_prefetcher_req_valid               (feature_prefetcher_req_valid),
    .feature_prefetcher_req_ready               (feature_prefetcher_req_ready),
    .feature_prefetcher_req                     (feature_prefetcher_req),
    .feature_prefetcher_resp_valid              (feature_prefetcher_resp_valid),
    .feature_prefetcher_resp                    (feature_prefetcher_resp),

    .nsb_fte_req_valid                          (nsb_fte_req_valid),
    .nsb_fte_req_ready                          (nsb_fte_req_ready),
    .nsb_fte_req                                (nsb_fte_req),
    .nsb_fte_resp_valid                         (nsb_fte_resp_valid),
    .nsb_fte_resp                               (nsb_fte_resp),

    .layer_config_out_channel_count                 (layer_config_out_channel_count),
    .layer_config_out_features_count                (layer_config_out_features_count),
    .layer_config_out_features_address_msb_value    (layer_config_out_features_address_msb_value),
    .layer_config_out_features_address_lsb_value    (layer_config_out_features_address_lsb_value),
    .writeback_offset                               (writeback_offset),
    .layer_config_activation_function_value         (layer_config_activation_function_value),
    .layer_config_bias_value                        (layer_config_bias_value),

    // AXI Master -> DDR4 Interface
    .c0_ddr4_s_axi_awid                   (c0_ddr4_s_axi_awid),
    .c0_ddr4_s_axi_awaddr                 (c0_ddr4_s_axi_awaddr),
    .c0_ddr4_s_axi_awlen                  (c0_ddr4_s_axi_awlen),
    .c0_ddr4_s_axi_awsize                 (c0_ddr4_s_axi_awsize),
    .c0_ddr4_s_axi_awburst                (c0_ddr4_s_axi_awburst),
    .c0_ddr4_s_axi_awlock                 (c0_ddr4_s_axi_awlock),
    .c0_ddr4_s_axi_awcache                (c0_ddr4_s_axi_awcache),
    .c0_ddr4_s_axi_awprot                 (c0_ddr4_s_axi_awprot),
    .c0_ddr4_s_axi_awqos                  (c0_ddr4_s_axi_awqos),
    .c0_ddr4_s_axi_awvalid                (c0_ddr4_s_axi_awvalid),
    .c0_ddr4_s_axi_awready                (c0_ddr4_s_axi_awready),
    .c0_ddr4_s_axi_wdata                  (c0_ddr4_s_axi_wdata),
    .c0_ddr4_s_axi_wstrb                  (c0_ddr4_s_axi_wstrb),
    .c0_ddr4_s_axi_wlast                  (c0_ddr4_s_axi_wlast),
    .c0_ddr4_s_axi_wvalid                 (c0_ddr4_s_axi_wvalid),
    .c0_ddr4_s_axi_wready                 (c0_ddr4_s_axi_wready),
    .c0_ddr4_s_axi_bid                    (c0_ddr4_s_axi_bid),
    .c0_ddr4_s_axi_bresp                  (c0_ddr4_s_axi_bresp),
    .c0_ddr4_s_axi_bvalid                 (c0_ddr4_s_axi_bvalid),
    .c0_ddr4_s_axi_bready                 (c0_ddr4_s_axi_bready),
    .c0_ddr4_s_axi_arid                   (c0_ddr4_s_axi_arid),
    .c0_ddr4_s_axi_araddr                 (c0_ddr4_s_axi_araddr),
    .c0_ddr4_s_axi_arlen                  (c0_ddr4_s_axi_arlen),
    .c0_ddr4_s_axi_arsize                 (c0_ddr4_s_axi_arsize),
    .c0_ddr4_s_axi_arburst                (c0_ddr4_s_axi_arburst),
    .c0_ddr4_s_axi_arlock                 (c0_ddr4_s_axi_arlock),
    .c0_ddr4_s_axi_arcache                (c0_ddr4_s_axi_arcache),
    .c0_ddr4_s_axi_arprot                 (c0_ddr4_s_axi_arprot),
    .c0_ddr4_s_axi_arqos                  (c0_ddr4_s_axi_arqos),
    .c0_ddr4_s_axi_arvalid                (c0_ddr4_s_axi_arvalid),
    .c0_ddr4_s_axi_arready                (c0_ddr4_s_axi_arready),
    .c0_ddr4_s_axi_rid                    (c0_ddr4_s_axi_rid),
    .c0_ddr4_s_axi_rdata                  (c0_ddr4_s_axi_rdata),
    .c0_ddr4_s_axi_rresp                  (c0_ddr4_s_axi_rresp),
    .c0_ddr4_s_axi_rlast                  (c0_ddr4_s_axi_rlast),
    .c0_ddr4_s_axi_rvalid                 (c0_ddr4_s_axi_rvalid),
    .c0_ddr4_s_axi_rready                 (c0_ddr4_s_axi_rready)
);

// ====================================================================================
// DDR4 Controller
// ====================================================================================

ddr4_0 u_ddr4_0
(
    .sys_rst                          (rst),

    .c0_sys_clk_p                     (c0_sys_clk_p),
    .c0_sys_clk_n                     (c0_sys_clk_n),
    .c0_init_calib_complete           (c0_init_calib_complete),
    .c0_ddr4_act_n                    (c0_ddr4_act_n),
    .c0_ddr4_adr                      (c0_ddr4_adr),
    .c0_ddr4_ba                       (c0_ddr4_ba),
    .c0_ddr4_bg                       (c0_ddr4_bg),
    .c0_ddr4_cke                      (c0_ddr4_cke),
    .c0_ddr4_odt                      (c0_ddr4_odt),
    .c0_ddr4_cs_n                     (c0_ddr4_cs_n),
    .c0_ddr4_ck_t                     (c0_ddr4_ck_t),
    .c0_ddr4_ck_c                     (c0_ddr4_ck_c),
    .c0_ddr4_reset_n                  (c0_ddr4_reset_n_int),

    .c0_ddr4_parity                   (c0_ddr4_parity),
    .c0_ddr4_dq                       (c0_ddr4_dq),
    .c0_ddr4_dqs_c                    (c0_ddr4_dqs_c),
    .c0_ddr4_dqs_t                    (c0_ddr4_dqs_t),

    .c0_ddr4_ui_clk                   (c0_ddr4_clk),
    .c0_ddr4_ui_clk_sync_rst          (c0_ddr4_rst),
    .addn_ui_clkout1                  (),
    .dbg_clk                          (dbg_clk),

    // AXI CTRL port
    .c0_ddr4_s_axi_ctrl_awvalid       (1'b0),
    .c0_ddr4_s_axi_ctrl_awready       (),
    .c0_ddr4_s_axi_ctrl_awaddr        (32'b0),
    // Slave Interface Write Data Ports
    .c0_ddr4_s_axi_ctrl_wvalid        (1'b0),
    .c0_ddr4_s_axi_ctrl_wready        (),
    .c0_ddr4_s_axi_ctrl_wdata         (32'b0),
    // Slave Interface Write Response Ports
    .c0_ddr4_s_axi_ctrl_bvalid        (),
    .c0_ddr4_s_axi_ctrl_bready        (1'b1),
    .c0_ddr4_s_axi_ctrl_bresp         (),
    // Slave Interface Read Address Ports
    .c0_ddr4_s_axi_ctrl_arvalid       (1'b0),
    .c0_ddr4_s_axi_ctrl_arready       (),
    .c0_ddr4_s_axi_ctrl_araddr        (32'b0),
    // Slave Interface Read Data Ports
    .c0_ddr4_s_axi_ctrl_rvalid        (),
    .c0_ddr4_s_axi_ctrl_rready        (1'b1),
    .c0_ddr4_s_axi_ctrl_rdata         (),
    .c0_ddr4_s_axi_ctrl_rresp         (),


    // Interrupt output
    .c0_ddr4_interrupt                (),


    // Slave Interface AXI ports
    .c0_ddr4_aresetn                     (c0_ddr4_aresetn),
    .c0_ddr4_s_axi_awid                  (c0_ddr4_s_axi_awid),
    .c0_ddr4_s_axi_awaddr                (c0_ddr4_s_axi_awaddr),
    .c0_ddr4_s_axi_awlen                 (c0_ddr4_s_axi_awlen),
    .c0_ddr4_s_axi_awsize                (c0_ddr4_s_axi_awsize),
    .c0_ddr4_s_axi_awburst               (c0_ddr4_s_axi_awburst),
    .c0_ddr4_s_axi_awlock                (c0_ddr4_s_axi_awlock),
    .c0_ddr4_s_axi_awcache               (c0_ddr4_s_axi_awcache),
    .c0_ddr4_s_axi_awprot                (c0_ddr4_s_axi_awprot),
    .c0_ddr4_s_axi_awqos                 (c0_ddr4_s_axi_awqos),
    .c0_ddr4_s_axi_awvalid               (c0_ddr4_s_axi_awvalid),
    .c0_ddr4_s_axi_awready               (c0_ddr4_s_axi_awready),
    .c0_ddr4_s_axi_wdata                 (c0_ddr4_s_axi_wdata),
    .c0_ddr4_s_axi_wstrb                 (c0_ddr4_s_axi_wstrb),
    .c0_ddr4_s_axi_wlast                 (c0_ddr4_s_axi_wlast),
    .c0_ddr4_s_axi_wvalid                (c0_ddr4_s_axi_wvalid),
    .c0_ddr4_s_axi_wready                (c0_ddr4_s_axi_wready),
    .c0_ddr4_s_axi_bid                   (c0_ddr4_s_axi_bid),
    .c0_ddr4_s_axi_bresp                 (c0_ddr4_s_axi_bresp),
    .c0_ddr4_s_axi_bvalid                (c0_ddr4_s_axi_bvalid),
    .c0_ddr4_s_axi_bready                (c0_ddr4_s_axi_bready),
    .c0_ddr4_s_axi_arid                  (c0_ddr4_s_axi_arid),
    .c0_ddr4_s_axi_araddr                (c0_ddr4_s_axi_araddr),
    .c0_ddr4_s_axi_arlen                 (c0_ddr4_s_axi_arlen),
    .c0_ddr4_s_axi_arsize                (c0_ddr4_s_axi_arsize),
    .c0_ddr4_s_axi_arburst               (c0_ddr4_s_axi_arburst),
    .c0_ddr4_s_axi_arlock                (c0_ddr4_s_axi_arlock),
    .c0_ddr4_s_axi_arcache               (c0_ddr4_s_axi_arcache),
    .c0_ddr4_s_axi_arprot                (c0_ddr4_s_axi_arprot),
    .c0_ddr4_s_axi_arqos                 (c0_ddr4_s_axi_arqos),
    .c0_ddr4_s_axi_arvalid               (c0_ddr4_s_axi_arvalid),
    .c0_ddr4_s_axi_arready               (c0_ddr4_s_axi_arready),
    .c0_ddr4_s_axi_rid                   (c0_ddr4_s_axi_rid),
    .c0_ddr4_s_axi_rdata                 (c0_ddr4_s_axi_rdata),
    .c0_ddr4_s_axi_rresp                 (c0_ddr4_s_axi_rresp),
    .c0_ddr4_s_axi_rlast                 (c0_ddr4_s_axi_rlast),
    .c0_ddr4_s_axi_rvalid                (c0_ddr4_s_axi_rvalid),
    .c0_ddr4_s_axi_rready                (c0_ddr4_s_axi_rready),

    // Debug Port
    .dbg_bus         (dbg_bus)                                             

);



always @(posedge c0_ddr4_clk) begin
  c0_ddr4_aresetn <= ~c0_ddr4_rst;
end

endmodule