12:28:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
12:28:37 INFO  : Registering command handlers for Vitis TCF services
12:28:39 INFO  : XSCT server has started successfully.
12:28:39 INFO  : Successfully done setting XSCT server connection channel  
12:28:39 INFO  : plnx-install-location is set to ''
12:28:41 INFO  : Successfully done setting workspace for the tool. 
12:28:41 INFO  : Successfully done query RDI_DATADIR 
12:29:45 INFO  : Successfully done sdx_reload_mss "D:/Vivado_Project/dma_test/vitis/dma_1/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:29:45 INFO  : Successfully done sdx_reload_mss "D:/Vivado_Project/dma_test/vitis/dma_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:31:43 INFO  : Checking for BSP changes to sync application flags for project 'dma_sw'...
12:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:02 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:33:02 INFO  : 'jtag frequency' command is executed.
12:33:03 INFO  : Context for 'APU' is selected.
12:33:03 INFO  : System reset is completed.
12:33:06 INFO  : 'after 3000' command is executed.
12:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:33:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:33:08 INFO  : Context for 'APU' is selected.
12:33:08 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:08 INFO  : Context for 'APU' is selected.
12:33:08 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:33:09 INFO  : 'ps7_init' command is executed.
12:33:09 INFO  : 'ps7_post_config' command is executed.
12:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:10 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:10 INFO  : Memory regions updated for context APU
12:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:10 INFO  : 'con' command is executed.
12:33:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:10 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:33:32 INFO  : Disconnected from the channel tcfchan#3.
12:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:36 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:33:36 INFO  : 'jtag frequency' command is executed.
12:33:36 INFO  : Context for 'APU' is selected.
12:33:36 INFO  : System reset is completed.
12:33:39 INFO  : 'after 3000' command is executed.
12:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:33:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:33:41 INFO  : Context for 'APU' is selected.
12:33:41 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:41 INFO  : Context for 'APU' is selected.
12:33:41 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:33:41 INFO  : 'ps7_init' command is executed.
12:33:41 INFO  : 'ps7_post_config' command is executed.
12:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:41 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:41 INFO  : Memory regions updated for context APU
12:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:41 INFO  : 'con' command is executed.
12:33:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:33:41 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:35:07 INFO  : Disconnected from the channel tcfchan#4.
12:39:14 INFO  : Checking for BSP changes to sync application flags for project 'dma_sw'...
12:42:20 INFO  : Checking for BSP changes to sync application flags for project 'dma_sw'...
12:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:29 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:42:29 INFO  : 'jtag frequency' command is executed.
12:42:29 INFO  : Context for 'APU' is selected.
12:42:29 INFO  : System reset is completed.
12:42:32 INFO  : 'after 3000' command is executed.
12:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:42:33 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:42:33 INFO  : Context for 'APU' is selected.
12:42:33 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:33 INFO  : Context for 'APU' is selected.
12:42:33 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:42:34 INFO  : 'ps7_init' command is executed.
12:42:34 INFO  : 'ps7_post_config' command is executed.
12:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:34 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:34 INFO  : Memory regions updated for context APU
12:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:34 INFO  : 'con' command is executed.
12:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:42:34 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:44:04 INFO  : Disconnected from the channel tcfchan#5.
12:44:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:05 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:44:05 INFO  : 'jtag frequency' command is executed.
12:44:05 INFO  : Context for 'APU' is selected.
12:44:05 INFO  : System reset is completed.
12:44:08 INFO  : 'after 3000' command is executed.
12:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:44:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:44:10 INFO  : Context for 'APU' is selected.
12:44:10 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:10 INFO  : Context for 'APU' is selected.
12:44:10 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:44:10 INFO  : 'ps7_init' command is executed.
12:44:10 INFO  : 'ps7_post_config' command is executed.
12:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:10 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:10 INFO  : Memory regions updated for context APU
12:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:10 INFO  : 'con' command is executed.
12:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:44:10 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:45:12 INFO  : Disconnected from the channel tcfchan#6.
12:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:13 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:45:13 INFO  : 'jtag frequency' command is executed.
12:45:13 INFO  : Context for 'APU' is selected.
12:45:13 INFO  : System reset is completed.
12:45:16 INFO  : 'after 3000' command is executed.
12:45:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:45:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:45:18 INFO  : Context for 'APU' is selected.
12:45:18 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:45:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:18 INFO  : Context for 'APU' is selected.
12:45:18 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:45:18 INFO  : 'ps7_init' command is executed.
12:45:18 INFO  : 'ps7_post_config' command is executed.
12:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:18 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:18 INFO  : Memory regions updated for context APU
12:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:18 INFO  : 'con' command is executed.
12:45:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:18 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:45:21 INFO  : Checking for BSP changes to sync application flags for project 'dma_sw'...
12:45:24 INFO  : Disconnected from the channel tcfchan#7.
12:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:25 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:45:25 INFO  : 'jtag frequency' command is executed.
12:45:25 INFO  : Context for 'APU' is selected.
12:45:25 INFO  : System reset is completed.
12:45:28 INFO  : 'after 3000' command is executed.
12:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:45:30 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:45:30 INFO  : Context for 'APU' is selected.
12:45:30 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:30 INFO  : Context for 'APU' is selected.
12:45:30 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:45:30 INFO  : 'ps7_init' command is executed.
12:45:30 INFO  : 'ps7_post_config' command is executed.
12:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:30 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:30 INFO  : Memory regions updated for context APU
12:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:30 INFO  : 'con' command is executed.
12:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:30 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:45:40 INFO  : Checking for BSP changes to sync application flags for project 'dma_sw'...
12:45:47 INFO  : Disconnected from the channel tcfchan#8.
12:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:48 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:45:48 INFO  : 'jtag frequency' command is executed.
12:45:49 INFO  : Context for 'APU' is selected.
12:45:49 INFO  : System reset is completed.
12:45:52 INFO  : 'after 3000' command is executed.
12:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:45:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:45:53 INFO  : Context for 'APU' is selected.
12:45:53 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:53 INFO  : Context for 'APU' is selected.
12:45:53 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:45:53 INFO  : 'ps7_init' command is executed.
12:45:53 INFO  : 'ps7_post_config' command is executed.
12:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:54 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:54 INFO  : Memory regions updated for context APU
12:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:54 INFO  : 'con' command is executed.
12:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:54 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:46:28 INFO  : Checking for BSP changes to sync application flags for project 'dma_sw'...
12:46:29 INFO  : Disconnected from the channel tcfchan#9.
12:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:30 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:46:30 INFO  : 'jtag frequency' command is executed.
12:46:30 INFO  : Context for 'APU' is selected.
12:46:30 INFO  : System reset is completed.
12:46:33 INFO  : 'after 3000' command is executed.
12:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:46:35 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:46:35 INFO  : Context for 'APU' is selected.
12:46:35 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:46:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:35 INFO  : Context for 'APU' is selected.
12:46:35 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:46:35 INFO  : 'ps7_init' command is executed.
12:46:35 INFO  : 'ps7_post_config' command is executed.
12:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:35 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:35 INFO  : Memory regions updated for context APU
12:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:35 INFO  : 'con' command is executed.
12:46:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:35 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:48:08 INFO  : Disconnected from the channel tcfchan#10.
12:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:09 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:48:09 INFO  : 'jtag frequency' command is executed.
12:48:09 INFO  : Context for 'APU' is selected.
12:48:09 INFO  : System reset is completed.
12:48:12 INFO  : 'after 3000' command is executed.
12:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:48:14 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:48:14 INFO  : Context for 'APU' is selected.
12:48:14 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:48:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:14 INFO  : Context for 'APU' is selected.
12:48:14 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:48:14 INFO  : 'ps7_init' command is executed.
12:48:14 INFO  : 'ps7_post_config' command is executed.
12:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:14 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:14 INFO  : Memory regions updated for context APU
12:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:14 INFO  : 'con' command is executed.
12:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:14 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:50:31 INFO  : Disconnected from the channel tcfchan#11.
12:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:32 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:50:32 INFO  : 'jtag frequency' command is executed.
12:50:32 INFO  : Context for 'APU' is selected.
12:50:33 INFO  : System reset is completed.
12:50:36 INFO  : 'after 3000' command is executed.
12:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:50:37 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:50:37 INFO  : Context for 'APU' is selected.
12:50:37 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:37 INFO  : Context for 'APU' is selected.
12:50:37 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:50:37 INFO  : 'ps7_init' command is executed.
12:50:37 INFO  : 'ps7_post_config' command is executed.
12:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:37 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:38 INFO  : Memory regions updated for context APU
12:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:38 INFO  : 'con' command is executed.
12:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:50:38 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:51:27 INFO  : Disconnected from the channel tcfchan#12.
12:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:29 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:51:29 INFO  : 'jtag frequency' command is executed.
12:51:29 INFO  : Context for 'APU' is selected.
12:51:29 INFO  : System reset is completed.
12:51:32 INFO  : 'after 3000' command is executed.
12:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:51:33 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:51:33 INFO  : Context for 'APU' is selected.
12:51:33 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:33 INFO  : Context for 'APU' is selected.
12:51:33 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:51:33 INFO  : 'ps7_init' command is executed.
12:51:33 INFO  : 'ps7_post_config' command is executed.
12:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:34 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:34 INFO  : Memory regions updated for context APU
12:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:34 INFO  : 'con' command is executed.
12:51:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:51:34 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:56:53 INFO  : Disconnected from the channel tcfchan#13.
12:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:54 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:56:54 INFO  : 'jtag frequency' command is executed.
12:56:54 INFO  : Context for 'APU' is selected.
12:56:54 INFO  : System reset is completed.
12:56:57 INFO  : 'after 3000' command is executed.
12:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:56:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:56:58 INFO  : Context for 'APU' is selected.
12:56:58 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:56:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:59 INFO  : Context for 'APU' is selected.
12:56:59 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:56:59 INFO  : 'ps7_init' command is executed.
12:56:59 INFO  : 'ps7_post_config' command is executed.
12:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:59 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:59 INFO  : Memory regions updated for context APU
12:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:59 INFO  : 'con' command is executed.
12:56:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:59 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
12:57:48 INFO  : Disconnected from the channel tcfchan#14.
12:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:49 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:57:49 INFO  : 'jtag frequency' command is executed.
12:57:49 INFO  : Context for 'APU' is selected.
12:57:49 INFO  : System reset is completed.
12:57:52 INFO  : 'after 3000' command is executed.
12:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
12:57:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
12:57:53 INFO  : Context for 'APU' is selected.
12:57:53 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
12:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:54 INFO  : Context for 'APU' is selected.
12:57:54 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
12:57:54 INFO  : 'ps7_init' command is executed.
12:57:54 INFO  : 'ps7_post_config' command is executed.
12:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:54 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:54 INFO  : Memory regions updated for context APU
12:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:54 INFO  : 'con' command is executed.
12:57:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:54 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:07:55 INFO  : Disconnected from the channel tcfchan#15.
13:07:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:59 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:07:59 INFO  : 'jtag frequency' command is executed.
13:07:59 INFO  : Context for 'APU' is selected.
13:07:59 INFO  : System reset is completed.
13:08:02 INFO  : 'after 3000' command is executed.
13:08:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:08:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:08:03 INFO  : Context for 'APU' is selected.
13:08:03 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:08:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:03 INFO  : Context for 'APU' is selected.
13:08:03 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:08:03 INFO  : 'ps7_init' command is executed.
13:08:03 INFO  : 'ps7_post_config' command is executed.
13:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:04 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:04 INFO  : Memory regions updated for context APU
13:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:04 INFO  : 'con' command is executed.
13:08:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:04 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:09:43 INFO  : Disconnected from the channel tcfchan#16.
13:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:45 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:09:45 INFO  : 'jtag frequency' command is executed.
13:09:45 INFO  : Context for 'APU' is selected.
13:09:45 INFO  : System reset is completed.
13:09:48 INFO  : 'after 3000' command is executed.
13:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:09:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:09:49 INFO  : Context for 'APU' is selected.
13:09:49 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:09:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:49 INFO  : Context for 'APU' is selected.
13:09:49 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:09:49 INFO  : 'ps7_init' command is executed.
13:09:49 INFO  : 'ps7_post_config' command is executed.
13:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:49 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:50 INFO  : Memory regions updated for context APU
13:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:50 INFO  : 'con' command is executed.
13:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:50 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:10:59 INFO  : Disconnected from the channel tcfchan#17.
13:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:00 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:11:00 INFO  : 'jtag frequency' command is executed.
13:11:00 INFO  : Context for 'APU' is selected.
13:11:00 INFO  : System reset is completed.
13:11:03 INFO  : 'after 3000' command is executed.
13:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:11:05 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:11:05 INFO  : Context for 'APU' is selected.
13:11:05 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:05 INFO  : Context for 'APU' is selected.
13:11:05 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:11:05 INFO  : 'ps7_init' command is executed.
13:11:05 INFO  : 'ps7_post_config' command is executed.
13:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:05 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:05 INFO  : Memory regions updated for context APU
13:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:05 INFO  : 'con' command is executed.
13:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:05 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:11:52 INFO  : Disconnected from the channel tcfchan#18.
13:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:53 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:11:53 INFO  : 'jtag frequency' command is executed.
13:11:53 INFO  : Context for 'APU' is selected.
13:11:53 INFO  : System reset is completed.
13:11:56 INFO  : 'after 3000' command is executed.
13:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:11:57 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:11:57 INFO  : Context for 'APU' is selected.
13:11:57 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:57 INFO  : Context for 'APU' is selected.
13:11:57 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:11:58 INFO  : 'ps7_init' command is executed.
13:11:58 INFO  : 'ps7_post_config' command is executed.
13:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:58 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:58 INFO  : Memory regions updated for context APU
13:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:58 INFO  : 'con' command is executed.
13:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:58 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:12:16 INFO  : Disconnected from the channel tcfchan#19.
13:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:17 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:12:17 INFO  : 'jtag frequency' command is executed.
13:12:17 INFO  : Context for 'APU' is selected.
13:12:17 INFO  : System reset is completed.
13:12:20 INFO  : 'after 3000' command is executed.
13:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:12:22 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:12:22 INFO  : Context for 'APU' is selected.
13:12:22 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:22 INFO  : Context for 'APU' is selected.
13:12:22 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:12:22 INFO  : 'ps7_init' command is executed.
13:12:22 INFO  : 'ps7_post_config' command is executed.
13:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:22 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:22 INFO  : Memory regions updated for context APU
13:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:22 INFO  : 'con' command is executed.
13:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:22 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:13:57 INFO  : Disconnected from the channel tcfchan#20.
13:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:58 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:13:58 INFO  : 'jtag frequency' command is executed.
13:13:58 INFO  : Context for 'APU' is selected.
13:13:58 INFO  : System reset is completed.
13:14:01 INFO  : 'after 3000' command is executed.
13:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:14:02 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:14:02 INFO  : Context for 'APU' is selected.
13:14:02 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:14:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:02 INFO  : Context for 'APU' is selected.
13:14:02 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:14:03 INFO  : 'ps7_init' command is executed.
13:14:03 INFO  : 'ps7_post_config' command is executed.
13:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:03 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:03 INFO  : Memory regions updated for context APU
13:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:03 INFO  : 'con' command is executed.
13:14:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:14:03 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:16:04 INFO  : Disconnected from the channel tcfchan#21.
13:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:05 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:16:05 INFO  : 'jtag frequency' command is executed.
13:16:05 INFO  : Context for 'APU' is selected.
13:16:05 INFO  : System reset is completed.
13:16:08 INFO  : 'after 3000' command is executed.
13:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:16:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:16:10 INFO  : Context for 'APU' is selected.
13:16:10 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:16:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:10 INFO  : Context for 'APU' is selected.
13:16:10 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:16:10 INFO  : 'ps7_init' command is executed.
13:16:10 INFO  : 'ps7_post_config' command is executed.
13:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:10 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:10 INFO  : Memory regions updated for context APU
13:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:10 INFO  : 'con' command is executed.
13:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:11 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:16:25 INFO  : Disconnected from the channel tcfchan#22.
13:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:26 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:16:26 INFO  : 'jtag frequency' command is executed.
13:16:26 INFO  : Context for 'APU' is selected.
13:16:26 INFO  : System reset is completed.
13:16:29 INFO  : 'after 3000' command is executed.
13:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:16:30 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:16:30 INFO  : Context for 'APU' is selected.
13:16:30 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:16:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:30 INFO  : Context for 'APU' is selected.
13:16:30 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:16:31 INFO  : 'ps7_init' command is executed.
13:16:31 INFO  : 'ps7_post_config' command is executed.
13:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:31 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:31 INFO  : Memory regions updated for context APU
13:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:31 INFO  : 'con' command is executed.
13:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:31 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:17:53 INFO  : Disconnected from the channel tcfchan#23.
13:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:54 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:17:54 INFO  : 'jtag frequency' command is executed.
13:17:54 INFO  : Context for 'APU' is selected.
13:17:55 INFO  : System reset is completed.
13:17:58 INFO  : 'after 3000' command is executed.
13:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:17:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:17:59 INFO  : Context for 'APU' is selected.
13:17:59 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:17:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:59 INFO  : Context for 'APU' is selected.
13:17:59 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:17:59 INFO  : 'ps7_init' command is executed.
13:17:59 INFO  : 'ps7_post_config' command is executed.
13:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:59 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:59 INFO  : Memory regions updated for context APU
13:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:00 INFO  : 'con' command is executed.
13:18:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:00 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:18:11 INFO  : Disconnected from the channel tcfchan#24.
13:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:12 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:18:12 INFO  : 'jtag frequency' command is executed.
13:18:12 INFO  : Context for 'APU' is selected.
13:18:12 INFO  : System reset is completed.
13:18:15 INFO  : 'after 3000' command is executed.
13:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:18:16 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:18:16 INFO  : Context for 'APU' is selected.
13:18:16 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:18:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:16 INFO  : Context for 'APU' is selected.
13:18:16 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:18:17 INFO  : 'ps7_init' command is executed.
13:18:17 INFO  : 'ps7_post_config' command is executed.
13:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:17 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:17 INFO  : Memory regions updated for context APU
13:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:17 INFO  : 'con' command is executed.
13:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:17 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:18:21 INFO  : Disconnected from the channel tcfchan#25.
13:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:22 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:18:22 INFO  : 'jtag frequency' command is executed.
13:18:22 INFO  : Context for 'APU' is selected.
13:18:22 INFO  : System reset is completed.
13:18:25 INFO  : 'after 3000' command is executed.
13:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:18:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:18:26 INFO  : Context for 'APU' is selected.
13:18:26 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:26 INFO  : Context for 'APU' is selected.
13:18:26 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:18:27 INFO  : 'ps7_init' command is executed.
13:18:27 INFO  : 'ps7_post_config' command is executed.
13:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:27 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:27 INFO  : Memory regions updated for context APU
13:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:27 INFO  : 'con' command is executed.
13:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:27 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:18:32 INFO  : Disconnected from the channel tcfchan#26.
13:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:33 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:18:33 INFO  : 'jtag frequency' command is executed.
13:18:33 INFO  : Context for 'APU' is selected.
13:18:34 INFO  : System reset is completed.
13:18:37 INFO  : 'after 3000' command is executed.
13:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:18:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:18:38 INFO  : Context for 'APU' is selected.
13:18:38 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:38 INFO  : Context for 'APU' is selected.
13:18:38 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:18:38 INFO  : 'ps7_init' command is executed.
13:18:38 INFO  : 'ps7_post_config' command is executed.
13:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:38 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:38 INFO  : Memory regions updated for context APU
13:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:39 INFO  : 'con' command is executed.
13:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:39 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:18:46 INFO  : Disconnected from the channel tcfchan#27.
13:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:47 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:18:47 INFO  : 'jtag frequency' command is executed.
13:18:47 INFO  : Context for 'APU' is selected.
13:18:47 INFO  : System reset is completed.
13:18:50 INFO  : 'after 3000' command is executed.
13:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:18:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:18:51 INFO  : Context for 'APU' is selected.
13:18:51 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:51 INFO  : Context for 'APU' is selected.
13:18:51 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:18:51 INFO  : 'ps7_init' command is executed.
13:18:52 INFO  : 'ps7_post_config' command is executed.
13:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:52 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:52 INFO  : Memory regions updated for context APU
13:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:52 INFO  : 'con' command is executed.
13:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:52 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:18:55 INFO  : Disconnected from the channel tcfchan#28.
13:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:56 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:18:56 INFO  : 'jtag frequency' command is executed.
13:18:56 INFO  : Context for 'APU' is selected.
13:18:56 INFO  : System reset is completed.
13:18:59 INFO  : 'after 3000' command is executed.
13:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:19:01 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:19:01 INFO  : Context for 'APU' is selected.
13:19:01 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:19:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:01 INFO  : Context for 'APU' is selected.
13:19:01 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:19:01 INFO  : 'ps7_init' command is executed.
13:19:01 INFO  : 'ps7_post_config' command is executed.
13:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:01 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:01 INFO  : Memory regions updated for context APU
13:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:01 INFO  : 'con' command is executed.
13:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:01 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:19:11 INFO  : Disconnected from the channel tcfchan#29.
13:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:13 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:19:13 INFO  : 'jtag frequency' command is executed.
13:19:13 INFO  : Context for 'APU' is selected.
13:19:13 INFO  : System reset is completed.
13:19:16 INFO  : 'after 3000' command is executed.
13:19:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:19:17 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:19:17 INFO  : Context for 'APU' is selected.
13:19:17 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:17 INFO  : Context for 'APU' is selected.
13:19:17 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:19:17 INFO  : 'ps7_init' command is executed.
13:19:17 INFO  : 'ps7_post_config' command is executed.
13:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:18 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:18 INFO  : Memory regions updated for context APU
13:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:18 INFO  : 'con' command is executed.
13:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:18 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:19:22 INFO  : Disconnected from the channel tcfchan#30.
13:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:23 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:19:23 INFO  : 'jtag frequency' command is executed.
13:19:23 INFO  : Context for 'APU' is selected.
13:19:23 INFO  : System reset is completed.
13:19:26 INFO  : 'after 3000' command is executed.
13:19:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:19:27 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:19:27 INFO  : Context for 'APU' is selected.
13:19:27 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:27 INFO  : Context for 'APU' is selected.
13:19:27 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:19:28 INFO  : 'ps7_init' command is executed.
13:19:28 INFO  : 'ps7_post_config' command is executed.
13:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:28 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:28 INFO  : Memory regions updated for context APU
13:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:28 INFO  : 'con' command is executed.
13:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:28 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:19:42 INFO  : Disconnected from the channel tcfchan#31.
13:19:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:43 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:19:43 INFO  : 'jtag frequency' command is executed.
13:19:43 INFO  : Context for 'APU' is selected.
13:19:43 INFO  : System reset is completed.
13:19:46 INFO  : 'after 3000' command is executed.
13:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:19:47 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:19:48 INFO  : Context for 'APU' is selected.
13:19:48 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:19:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:48 INFO  : Context for 'APU' is selected.
13:19:48 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:19:48 INFO  : 'ps7_init' command is executed.
13:19:48 INFO  : 'ps7_post_config' command is executed.
13:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:48 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:48 INFO  : Memory regions updated for context APU
13:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:48 INFO  : 'con' command is executed.
13:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:48 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:19:54 INFO  : Disconnected from the channel tcfchan#32.
13:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:56 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:19:56 INFO  : 'jtag frequency' command is executed.
13:19:56 INFO  : Context for 'APU' is selected.
13:19:56 INFO  : System reset is completed.
13:19:59 INFO  : 'after 3000' command is executed.
13:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:20:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:20:00 INFO  : Context for 'APU' is selected.
13:20:00 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:00 INFO  : Context for 'APU' is selected.
13:20:00 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:20:00 INFO  : 'ps7_init' command is executed.
13:20:00 INFO  : 'ps7_post_config' command is executed.
13:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:00 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:01 INFO  : Memory regions updated for context APU
13:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:01 INFO  : 'con' command is executed.
13:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:20:01 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:20:07 INFO  : Disconnected from the channel tcfchan#33.
13:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:08 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:20:08 INFO  : 'jtag frequency' command is executed.
13:20:08 INFO  : Context for 'APU' is selected.
13:20:08 INFO  : System reset is completed.
13:20:11 INFO  : 'after 3000' command is executed.
13:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1' command is executed.
13:20:12 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit"
13:20:12 INFO  : Context for 'APU' is selected.
13:20:12 INFO  : Hardware design information is loaded from 'D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa'.
13:20:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:12 INFO  : Context for 'APU' is selected.
13:20:12 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl' is done.
13:20:13 INFO  : 'ps7_init' command is executed.
13:20:13 INFO  : 'ps7_post_config' command is executed.
13:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:13 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0} -index 1
fpga -file D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/dma_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/dma_sw/Debug/dma_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:13 INFO  : Memory regions updated for context APU
13:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:13 INFO  : 'con' command is executed.
13:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:20:13 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_dma_sw-default.tcl'
13:44:39 INFO  : Disconnected from the channel tcfchan#34.
12:53:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
12:53:21 INFO  : XSCT server has started successfully.
12:53:21 INFO  : Successfully done setting XSCT server connection channel  
12:53:21 INFO  : plnx-install-location is set to ''
12:53:21 INFO  : Successfully done setting workspace for the tool. 
12:53:23 INFO  : Platform repository initialization has completed.
12:53:24 INFO  : Registering command handlers for Vitis TCF services
12:53:26 INFO  : Successfully done query RDI_DATADIR 
12:55:18 INFO  : Result from executing command 'getProjects': HW1
12:55:18 INFO  : Result from executing command 'getPlatforms': dma_1|D:/Vivado_Project/dma_test/vitis/dma_1/export/dma_1/dma_1.xpfm
12:56:00 INFO  : Result from executing command 'getProjects': HW1
12:56:00 INFO  : Result from executing command 'getPlatforms': HW1|D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/HW1.xpfm
13:12:03 INFO  : Checking for BSP changes to sync application flags for project 'APP1'...
13:12:09 INFO  : Checking for BSP changes to sync application flags for project 'APP1'...
13:12:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:35 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:12:35 INFO  : 'jtag frequency' command is executed.
13:12:35 INFO  : Context for 'APU' is selected.
13:12:35 INFO  : System reset is completed.
13:12:38 INFO  : 'after 3000' command is executed.
13:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:12:40 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit"
13:12:40 INFO  : Context for 'APU' is selected.
13:12:40 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa'.
13:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:40 INFO  : Context for 'APU' is selected.
13:12:40 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl' is done.
13:12:40 INFO  : 'ps7_init' command is executed.
13:12:40 INFO  : 'ps7_post_config' command is executed.
13:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:40 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:41 INFO  : 'con' command is executed.
13:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:41 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
13:13:35 INFO  : Checking for BSP changes to sync application flags for project 'APP1'...
13:13:38 INFO  : Disconnected from the channel tcfchan#2.
13:13:44 INFO  : Checking for BSP changes to sync application flags for project 'APP1'...
13:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:49 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:13:49 INFO  : 'jtag frequency' command is executed.
13:13:49 INFO  : Context for 'APU' is selected.
13:13:49 INFO  : System reset is completed.
13:13:52 INFO  : 'after 3000' command is executed.
13:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:13:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit"
13:13:53 INFO  : Context for 'APU' is selected.
13:13:53 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa'.
13:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:53 INFO  : Context for 'APU' is selected.
13:13:53 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl' is done.
13:13:54 INFO  : 'ps7_init' command is executed.
13:13:54 INFO  : 'ps7_post_config' command is executed.
13:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:54 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:54 INFO  : 'con' command is executed.
13:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:13:54 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
13:37:14 INFO  : Checking for BSP changes to sync application flags for project 'APP1'...
13:37:18 INFO  : Disconnected from the channel tcfchan#3.
13:37:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:19 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:37:19 INFO  : 'jtag frequency' command is executed.
13:37:19 INFO  : Context for 'APU' is selected.
13:37:19 INFO  : System reset is completed.
13:37:22 INFO  : 'after 3000' command is executed.
13:37:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:37:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit"
13:37:24 INFO  : Context for 'APU' is selected.
13:37:24 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa'.
13:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:24 INFO  : Context for 'APU' is selected.
13:37:24 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl' is done.
13:37:24 INFO  : 'ps7_init' command is executed.
13:37:24 INFO  : 'ps7_post_config' command is executed.
13:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:24 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:24 INFO  : 'con' command is executed.
13:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:37:24 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
13:38:27 INFO  : Disconnected from the channel tcfchan#4.
13:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:37 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:38:37 INFO  : 'jtag frequency' command is executed.
13:38:37 INFO  : Context for 'APU' is selected.
13:38:38 INFO  : System reset is completed.
13:38:41 INFO  : 'after 3000' command is executed.
13:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:38:42 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit"
13:38:43 INFO  : Context for 'APU' is selected.
13:38:43 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa'.
13:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:43 INFO  : Context for 'APU' is selected.
13:38:43 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl' is done.
13:38:44 INFO  : 'ps7_init' command is executed.
13:38:44 INFO  : 'ps7_post_config' command is executed.
13:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:44 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:44 INFO  : 'con' command is executed.
13:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:44 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
13:41:56 INFO  : Disconnected from the channel tcfchan#5.
13:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:00 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:42:00 INFO  : 'jtag frequency' command is executed.
13:42:00 INFO  : Context for 'APU' is selected.
13:42:00 INFO  : System reset is completed.
13:42:03 INFO  : 'after 3000' command is executed.
13:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:42:05 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit"
13:42:05 INFO  : Context for 'APU' is selected.
13:42:05 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa'.
13:42:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:05 INFO  : Context for 'APU' is selected.
13:42:05 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl' is done.
13:42:05 INFO  : 'ps7_init' command is executed.
13:42:05 INFO  : 'ps7_post_config' command is executed.
13:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:05 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:05 INFO  : 'con' command is executed.
13:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:05 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
21:44:12 INFO  : Disconnected from the channel tcfchan#6.
11:03:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
11:03:16 INFO  : XSCT server has started successfully.
11:03:16 INFO  : plnx-install-location is set to ''
11:03:16 INFO  : Successfully done setting XSCT server connection channel  
11:03:16 INFO  : Successfully done setting workspace for the tool. 
11:03:19 INFO  : Platform repository initialization has completed.
11:03:19 INFO  : Registering command handlers for Vitis TCF services
11:03:22 INFO  : Successfully done query RDI_DATADIR 
11:25:57 INFO  : Checking for BSP changes to sync application flags for project 'APP1'...
11:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:15 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
11:26:15 INFO  : 'jtag frequency' command is executed.
11:26:15 INFO  : Context for 'APU' is selected.
11:26:15 INFO  : System reset is completed.
11:26:18 INFO  : 'after 3000' command is executed.
11:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:26:19 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit"
11:26:19 INFO  : Context for 'APU' is selected.
11:26:19 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa'.
11:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:19 INFO  : Context for 'APU' is selected.
11:26:19 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl' is done.
11:26:20 INFO  : 'ps7_init' command is executed.
11:26:20 INFO  : 'ps7_post_config' command is executed.
11:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:20 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:20 INFO  : 'con' command is executed.
11:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:20 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
11:26:39 INFO  : Disconnected from the channel tcfchan#1.
11:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:41 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
11:26:41 INFO  : 'jtag frequency' command is executed.
11:26:41 INFO  : Context for 'APU' is selected.
11:26:41 INFO  : System reset is completed.
11:26:44 INFO  : 'after 3000' command is executed.
11:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:26:45 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit"
11:26:45 INFO  : Context for 'APU' is selected.
11:26:49 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa'.
11:26:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:49 INFO  : Context for 'APU' is selected.
11:26:49 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl' is done.
11:26:49 INFO  : 'ps7_init' command is executed.
11:26:49 INFO  : 'ps7_post_config' command is executed.
11:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:49 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:49 INFO  : 'con' command is executed.
11:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:49 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
11:30:52 INFO  : Disconnected from the channel tcfchan#2.
11:30:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:54 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
11:30:54 INFO  : 'jtag frequency' command is executed.
11:30:54 INFO  : Context for 'APU' is selected.
11:30:54 INFO  : System reset is completed.
11:30:57 INFO  : 'after 3000' command is executed.
11:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:30:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit"
11:30:58 INFO  : Context for 'APU' is selected.
11:31:01 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa'.
11:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:01 INFO  : Context for 'APU' is selected.
11:31:01 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl' is done.
11:31:02 INFO  : 'ps7_init' command is executed.
11:31:02 INFO  : 'ps7_post_config' command is executed.
11:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:02 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:02 INFO  : 'con' command is executed.
11:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:31:02 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
11:34:17 INFO  : Disconnected from the channel tcfchan#3.
11:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:19 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
11:34:19 INFO  : 'jtag frequency' command is executed.
11:34:19 INFO  : Context for 'APU' is selected.
11:34:19 INFO  : System reset is completed.
11:34:22 INFO  : 'after 3000' command is executed.
11:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:34:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit"
11:34:23 INFO  : Context for 'APU' is selected.
11:34:26 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa'.
11:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:26 INFO  : Context for 'APU' is selected.
11:34:26 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl' is done.
11:34:26 INFO  : 'ps7_init' command is executed.
11:34:26 INFO  : 'ps7_post_config' command is executed.
11:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:27 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP1/Debug/APP1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:27 INFO  : 'con' command is executed.
11:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:34:27 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
11:57:09 INFO  : Hardware specification for platform project 'HW1' is updated.
11:57:17 INFO  : Result from executing command 'getProjects': HW1
11:57:17 INFO  : Result from executing command 'getPlatforms': HW1|D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/HW1.xpfm
11:57:20 INFO  : Checking for BSP changes to sync application flags for project 'APP1'...
11:57:23 INFO  : The hardware specfication used by project 'APP1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:57:23 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\APP1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
11:57:23 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\APP1\_ide\bitstream' in project 'APP1'.
11:57:23 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\APP1\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:57:28 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\APP1\_ide\psinit' in project 'APP1'.
11:57:38 INFO  : Disconnected from the channel tcfchan#4.
11:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:40 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
11:57:40 INFO  : 'jtag frequency' command is executed.
11:57:40 INFO  : Context for 'APU' is selected.
11:57:40 INFO  : System reset is completed.
11:57:43 INFO  : 'after 3000' command is executed.
11:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:57:43 ERROR : couldn't open "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit": no such file or directory
11:57:43 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit": no such file or directory
11:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

11:57:43 ERROR : couldn't open "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit": no such file or directory
11:58:04 INFO  : Checking for BSP changes to sync application flags for project 'APP1'...
11:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:58:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper_1.bit"
11:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:59:33 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper_1.bit"
12:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:00:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper_1.bit"
12:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:00:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper_1.bit"
12:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:00 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:01:00 INFO  : 'jtag frequency' command is executed.
12:01:00 INFO  : Context for 'APU' is selected.
12:01:00 INFO  : System reset is completed.
12:01:03 INFO  : 'after 3000' command is executed.
12:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:01:03 ERROR : couldn't open "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit": no such file or directory
12:01:03 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit": no such file or directory
12:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:01:03 ERROR : couldn't open "D:/Vivado_Project/dma_test/vitis/APP1/_ide/bitstream/design_1_wrapper.bit": no such file or directory
12:02:02 INFO  : Checking for BSP changes to sync application flags for project 'APP2'...
12:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:02:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP2/_ide/bitstream/design_1_wrapper_1.bit"
12:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:23 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:02:23 INFO  : 'jtag frequency' command is executed.
12:02:23 INFO  : Context for 'APU' is selected.
12:02:23 INFO  : System reset is completed.
12:02:26 INFO  : 'after 3000' command is executed.
12:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:02:27 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP2/_ide/bitstream/design_1_wrapper_1.bit"
12:02:27 INFO  : Context for 'APU' is selected.
12:02:27 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper_1.xsa'.
12:02:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:27 INFO  : Context for 'APU' is selected.
12:02:27 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP2/_ide/psinit/ps7_init.tcl' is done.
12:02:27 INFO  : 'ps7_init' command is executed.
12:02:27 INFO  : 'ps7_post_config' command is executed.
12:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:28 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP2/Debug/APP2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP2/_ide/bitstream/design_1_wrapper_1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP2/Debug/APP2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:28 INFO  : 'con' command is executed.
12:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:28 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app2-default.tcl'
12:04:06 INFO  : Disconnected from the channel tcfchan#7.
12:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:11 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:04:11 INFO  : 'jtag frequency' command is executed.
12:04:11 INFO  : Context for 'APU' is selected.
12:04:11 INFO  : System reset is completed.
12:04:14 INFO  : 'after 3000' command is executed.
12:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:04:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/APP2/_ide/bitstream/design_1_wrapper_1.bit"
12:04:15 INFO  : Context for 'APU' is selected.
12:04:15 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper_1.xsa'.
12:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:15 INFO  : Context for 'APU' is selected.
12:04:15 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/APP2/_ide/psinit/ps7_init.tcl' is done.
12:04:16 INFO  : 'ps7_init' command is executed.
12:04:16 INFO  : 'ps7_post_config' command is executed.
12:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:16 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/APP2/Debug/APP2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/APP2/_ide/bitstream/design_1_wrapper_1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/hw/design_1_wrapper_1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/APP2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/APP2/Debug/APP2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:16 INFO  : 'con' command is executed.
12:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:04:16 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app2-default.tcl'
10:06:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
10:06:08 INFO  : XSCT server has started successfully.
10:06:08 INFO  : Successfully done setting XSCT server connection channel  
10:06:08 INFO  : plnx-install-location is set to ''
10:06:08 INFO  : Successfully done setting workspace for the tool. 
10:06:10 INFO  : Platform repository initialization has completed.
10:06:11 INFO  : Registering command handlers for Vitis TCF services
10:06:13 INFO  : Successfully done query RDI_DATADIR 
11:38:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
11:38:05 INFO  : XSCT server has started successfully.
11:38:05 INFO  : plnx-install-location is set to ''
11:38:05 INFO  : Successfully done setting XSCT server connection channel  
11:38:05 INFO  : Successfully done setting workspace for the tool. 
11:38:07 INFO  : Platform repository initialization has completed.
11:38:08 INFO  : Registering command handlers for Vitis TCF services
11:38:10 INFO  : Successfully done query RDI_DATADIR 
11:53:28 INFO  : Result from executing command 'getProjects': HW1;Hw2WithAcc
11:53:28 INFO  : Result from executing command 'getPlatforms': HW1|D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/HW1.xpfm
11:58:51 INFO  : Result from executing command 'getProjects': HW1;Hw2WithAcc
11:58:51 INFO  : Result from executing command 'getPlatforms': HW1|D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/HW1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm
12:07:14 ERROR : (XSDB Server)Unexpected arguments: HW1, should be "platform clean"

12:07:41 ERROR : (XSDB Server)name or hw is empty

12:07:53 ERROR : (XSDB Server)name or hw is empty

12:08:08 ERROR : (XSDB Server)arm-none-eabi-ar: creating ../../../lib/libxil.a

12:08:14 ERROR : (XSDB Server)In file included from usleep.c:34:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:15 ERROR : (XSDB Server)In file included from xil_sleeptimer.c:32:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:16 ERROR : (XSDB Server)In file included from xtime_l.c:27:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:16 ERROR : (XSDB Server)In file included from sleep.c:31:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:21 ERROR : (XSDB Server)In file included from main.c:115:
zynq_fsbl_bsp/ps7_cortexa9_0/include/xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:22 ERROR : (XSDB Server)In file included from pcap.c:78:
zynq_fsbl_bsp/ps7_cortexa9_0/include/xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:24 ERROR : (XSDB Server)arm-none-eabi-ar: creating ../../../lib/libxil.a

12:08:30 ERROR : (XSDB Server)In file included from usleep.c:34:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:31 ERROR : (XSDB Server)In file included from xil_sleeptimer.c:32:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:31 ERROR : (XSDB Server)In file included from xtime_l.c:27:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:31 ERROR : (XSDB Server)In file included from sleep.c:31:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:08:35 INFO  : Result from executing command 'getProjects': HW1;Hw2WithAcc
12:08:35 INFO  : Result from executing command 'getPlatforms': HW1|D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/HW1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm
12:09:23 INFO  : Result from executing command 'getProjects': HW1;Hw2WithAcc
12:09:23 INFO  : Result from executing command 'getPlatforms': HW1|D:/Vivado_Project/dma_test/vitis/HW1/export/HW1/HW1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm
12:10:28 INFO  : Result from executing command 'getProjects': Hw2WithAcc
12:10:28 INFO  : Result from executing command 'getPlatforms': Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm
12:10:50 ERROR : (XSDB Server)In file included from usleep.c:34:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:10:51 ERROR : (XSDB Server)In file included from xil_sleeptimer.c:32:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:10:51 ERROR : (XSDB Server)In file included from xtime_l.c:27:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:10:51 ERROR : (XSDB Server)In file included from sleep.c:31:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:10:55 INFO  : Result from executing command 'getProjects': Hw2WithAcc
12:10:55 INFO  : Result from executing command 'getPlatforms': Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm
13:20:24 INFO  : Result from executing command 'getProjects': Hw2WithAcc
13:20:24 INFO  : Result from executing command 'getPlatforms': Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm
13:20:25 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:20:43 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:25:28 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:26:08 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:26:14 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:27:37 INFO  : Result from executing command 'getProjects': Hw2WithAcc
13:27:37 INFO  : Result from executing command 'getPlatforms': Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm
13:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:28:44 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
13:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:53 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:28:53 INFO  : 'jtag frequency' command is executed.
13:28:53 INFO  : Context for 'APU' is selected.
13:28:53 INFO  : System reset is completed.
13:28:56 INFO  : 'after 3000' command is executed.
13:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:28:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
13:28:58 INFO  : Context for 'APU' is selected.
13:28:58 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
13:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:58 INFO  : Context for 'APU' is selected.
13:28:58 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
13:28:58 INFO  : 'ps7_init' command is executed.
13:28:58 INFO  : 'ps7_post_config' command is executed.
13:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:58 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:58 INFO  : 'con' command is executed.
13:28:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:58 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
13:29:54 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:30:03 INFO  : Disconnected from the channel tcfchan#8.
13:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:04 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:30:04 INFO  : 'jtag frequency' command is executed.
13:30:04 INFO  : Context for 'APU' is selected.
13:30:04 INFO  : System reset is completed.
13:30:07 INFO  : 'after 3000' command is executed.
13:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:30:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
13:30:08 INFO  : Context for 'APU' is selected.
13:30:09 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
13:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:09 INFO  : Context for 'APU' is selected.
13:30:09 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
13:30:09 INFO  : 'ps7_init' command is executed.
13:30:09 INFO  : 'ps7_post_config' command is executed.
13:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:09 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:09 INFO  : 'con' command is executed.
13:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:09 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
13:34:38 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:34:49 INFO  : Disconnected from the channel tcfchan#10.
13:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:51 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:34:51 INFO  : 'jtag frequency' command is executed.
13:34:51 INFO  : Context for 'APU' is selected.
13:34:51 INFO  : System reset is completed.
13:34:54 INFO  : 'after 3000' command is executed.
13:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:34:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
13:34:55 INFO  : Context for 'APU' is selected.
13:34:55 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
13:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:55 INFO  : Context for 'APU' is selected.
13:34:55 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
13:34:55 INFO  : 'ps7_init' command is executed.
13:34:55 INFO  : 'ps7_post_config' command is executed.
13:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:56 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:56 INFO  : 'con' command is executed.
13:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:34:56 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
13:35:03 INFO  : Disconnected from the channel tcfchan#12.
13:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:07 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:35:07 INFO  : 'jtag frequency' command is executed.
13:35:07 INFO  : Context for 'APU' is selected.
13:35:07 INFO  : System reset is completed.
13:35:10 INFO  : 'after 3000' command is executed.
13:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:35:12 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
13:35:12 INFO  : Context for 'APU' is selected.
13:35:12 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
13:35:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:12 INFO  : Context for 'APU' is selected.
13:35:12 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
13:35:13 INFO  : 'ps7_init' command is executed.
13:35:13 INFO  : 'ps7_post_config' command is executed.
13:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:13 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:14 INFO  : 'con' command is executed.
13:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:14 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
13:43:46 INFO  : Disconnected from the channel tcfchan#13.
13:43:48 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:04 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:44:04 INFO  : 'jtag frequency' command is executed.
13:44:04 INFO  : Context for 'APU' is selected.
13:44:04 INFO  : System reset is completed.
13:44:08 INFO  : 'after 3000' command is executed.
13:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:44:09 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
13:44:10 INFO  : Context for 'APU' is selected.
13:44:10 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
13:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:10 INFO  : Context for 'APU' is selected.
13:44:10 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
13:44:11 INFO  : 'ps7_init' command is executed.
13:44:11 INFO  : 'ps7_post_config' command is executed.
13:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:12 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:12 INFO  : 'con' command is executed.
13:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:44:12 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
13:47:18 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:47:24 INFO  : Disconnected from the channel tcfchan#14.
13:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:25 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:47:25 INFO  : 'jtag frequency' command is executed.
13:47:25 INFO  : Context for 'APU' is selected.
13:47:25 INFO  : System reset is completed.
13:47:28 INFO  : 'after 3000' command is executed.
13:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:47:30 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
13:47:30 INFO  : Context for 'APU' is selected.
13:47:30 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
13:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:30 INFO  : Context for 'APU' is selected.
13:47:30 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
13:47:30 INFO  : 'ps7_init' command is executed.
13:47:30 INFO  : 'ps7_post_config' command is executed.
13:47:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:30 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:30 INFO  : 'con' command is executed.
13:47:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:47:30 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
13:53:23 INFO  : Disconnected from the channel tcfchan#15.
13:53:29 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
13:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:41 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:53:41 INFO  : 'jtag frequency' command is executed.
13:53:42 INFO  : Context for 'APU' is selected.
13:53:42 INFO  : System reset is completed.
13:53:45 INFO  : 'after 3000' command is executed.
13:53:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:53:47 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
13:53:47 INFO  : Context for 'APU' is selected.
13:53:47 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
13:53:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:47 INFO  : Context for 'APU' is selected.
13:53:47 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
13:53:48 INFO  : 'ps7_init' command is executed.
13:53:48 INFO  : 'ps7_post_config' command is executed.
13:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:49 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:49 INFO  : 'con' command is executed.
13:53:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:49 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
14:01:27 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
14:01:50 INFO  : Disconnected from the channel tcfchan#17.
14:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:51 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
14:01:51 INFO  : 'jtag frequency' command is executed.
14:01:51 INFO  : Context for 'APU' is selected.
14:01:51 INFO  : System reset is completed.
14:01:54 INFO  : 'after 3000' command is executed.
14:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
14:01:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
14:01:55 INFO  : Context for 'APU' is selected.
14:01:55 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
14:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:55 INFO  : Context for 'APU' is selected.
14:01:55 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
14:01:56 INFO  : 'ps7_init' command is executed.
14:01:56 INFO  : 'ps7_post_config' command is executed.
14:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:56 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:56 INFO  : 'con' command is executed.
14:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:56 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
14:04:24 INFO  : Disconnected from the channel tcfchan#19.
14:04:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:26 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
14:04:26 INFO  : 'jtag frequency' command is executed.
14:04:26 INFO  : Context for 'APU' is selected.
14:04:26 INFO  : System reset is completed.
14:04:29 INFO  : 'after 3000' command is executed.
14:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
14:04:30 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
14:04:30 INFO  : Context for 'APU' is selected.
14:04:30 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
14:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:30 INFO  : Context for 'APU' is selected.
14:04:30 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
14:04:30 INFO  : 'ps7_init' command is executed.
14:04:30 INFO  : 'ps7_post_config' command is executed.
14:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:30 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:31 INFO  : 'con' command is executed.
14:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:04:31 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
14:05:15 INFO  : Disconnected from the channel tcfchan#20.
14:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:16 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
14:05:16 INFO  : 'jtag frequency' command is executed.
14:05:16 INFO  : Context for 'APU' is selected.
14:05:16 INFO  : System reset is completed.
14:05:19 INFO  : 'after 3000' command is executed.
14:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
14:05:20 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
14:05:20 INFO  : Context for 'APU' is selected.
14:05:20 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
14:05:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:20 INFO  : Context for 'APU' is selected.
14:05:20 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
14:05:21 INFO  : 'ps7_init' command is executed.
14:05:21 INFO  : 'ps7_post_config' command is executed.
14:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:21 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:21 INFO  : 'con' command is executed.
14:05:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:21 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
14:06:51 INFO  : Checking for BSP changes to sync application flags for project 'App0'...
14:07:02 INFO  : Disconnected from the channel tcfchan#21.
14:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:03 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
14:07:03 INFO  : 'jtag frequency' command is executed.
14:07:03 INFO  : Context for 'APU' is selected.
14:07:03 INFO  : System reset is completed.
14:07:06 INFO  : 'after 3000' command is executed.
14:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
14:07:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
14:07:08 INFO  : Context for 'APU' is selected.
14:07:08 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
14:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:08 INFO  : Context for 'APU' is selected.
14:07:08 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
14:07:08 INFO  : 'ps7_init' command is executed.
14:07:08 INFO  : 'ps7_post_config' command is executed.
14:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:08 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:08 INFO  : 'con' command is executed.
14:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:08 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
14:11:30 INFO  : Disconnected from the channel tcfchan#23.
14:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:32 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
14:11:32 INFO  : 'jtag frequency' command is executed.
14:11:32 INFO  : Context for 'APU' is selected.
14:11:32 INFO  : System reset is completed.
14:11:35 INFO  : 'after 3000' command is executed.
14:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
14:11:36 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit"
14:11:36 INFO  : Context for 'APU' is selected.
14:11:36 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa'.
14:11:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:36 INFO  : Context for 'APU' is selected.
14:11:36 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl' is done.
14:11:37 INFO  : 'ps7_init' command is executed.
14:11:37 INFO  : 'ps7_post_config' command is executed.
14:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:37 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App0/Debug/App0.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:37 INFO  : 'con' command is executed.
14:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:11:37 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app0-default.tcl'
14:23:19 INFO  : Result from executing command 'getProjects': Hw2WithAcc;HwWithAcc
14:23:19 INFO  : Result from executing command 'getPlatforms': Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm
18:21:47 ERROR : An unexpected exception occurred in the module 'reading platform'
18:22:23 INFO  : Result from executing command 'getProjects': HwWithAcc
18:22:23 INFO  : Result from executing command 'getPlatforms': HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:25:01 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:25:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:20 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:25:21 INFO  : 'jtag frequency' command is executed.
18:25:21 INFO  : Context for 'APU' is selected.
18:25:21 INFO  : System reset is completed.
18:25:24 INFO  : 'after 3000' command is executed.
18:25:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:25:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:25:26 INFO  : Context for 'APU' is selected.
18:25:26 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa'.
18:25:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:26 INFO  : Context for 'APU' is selected.
18:25:26 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:25:27 INFO  : 'ps7_init' command is executed.
18:25:27 INFO  : 'ps7_post_config' command is executed.
18:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:27 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:27 INFO  : 'con' command is executed.
18:25:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:27 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:27:51 INFO  : Disconnected from the channel tcfchan#24.
18:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:52 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:27:52 INFO  : 'jtag frequency' command is executed.
18:27:52 INFO  : Context for 'APU' is selected.
18:27:52 INFO  : System reset is completed.
18:27:55 INFO  : 'after 3000' command is executed.
18:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:27:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:27:56 INFO  : Context for 'APU' is selected.
18:27:56 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa'.
18:27:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:56 INFO  : Context for 'APU' is selected.
18:27:57 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:27:57 INFO  : 'ps7_init' command is executed.
18:27:57 INFO  : 'ps7_post_config' command is executed.
18:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:57 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:57 INFO  : 'con' command is executed.
18:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:57 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:30:26 INFO  : Disconnected from the channel tcfchan#27.
18:30:30 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:51 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:30:51 INFO  : 'jtag frequency' command is executed.
18:30:51 INFO  : Context for 'APU' is selected.
18:30:51 INFO  : System reset is completed.
18:30:54 INFO  : 'after 3000' command is executed.
18:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:30:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:30:55 INFO  : Context for 'APU' is selected.
18:30:55 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa'.
18:30:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:55 INFO  : Context for 'APU' is selected.
18:30:55 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:30:56 INFO  : 'ps7_init' command is executed.
18:30:56 INFO  : 'ps7_post_config' command is executed.
18:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:56 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:56 INFO  : 'con' command is executed.
18:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:30:56 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:31:34 INFO  : Disconnected from the channel tcfchan#28.
18:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:36 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:31:36 INFO  : 'jtag frequency' command is executed.
18:31:36 INFO  : Context for 'APU' is selected.
18:31:36 INFO  : System reset is completed.
18:31:39 INFO  : 'after 3000' command is executed.
18:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:31:40 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:31:40 INFO  : Context for 'APU' is selected.
18:31:40 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa'.
18:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:40 INFO  : Context for 'APU' is selected.
18:31:40 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:31:41 INFO  : 'ps7_init' command is executed.
18:31:41 INFO  : 'ps7_post_config' command is executed.
18:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:41 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:41 INFO  : 'con' command is executed.
18:31:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:41 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:32:23 INFO  : Disconnected from the channel tcfchan#29.
18:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:24 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:32:24 INFO  : 'jtag frequency' command is executed.
18:32:24 INFO  : Context for 'APU' is selected.
18:32:24 INFO  : System reset is completed.
18:32:27 INFO  : 'after 3000' command is executed.
18:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:32:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:32:29 INFO  : Context for 'APU' is selected.
18:32:29 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa'.
18:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:29 INFO  : Context for 'APU' is selected.
18:32:29 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:32:29 INFO  : 'ps7_init' command is executed.
18:32:29 INFO  : 'ps7_post_config' command is executed.
18:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:29 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:29 INFO  : 'con' command is executed.
18:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:29 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:33:35 INFO  : Disconnected from the channel tcfchan#30.
18:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:36 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:33:36 INFO  : 'jtag frequency' command is executed.
18:33:36 INFO  : Context for 'APU' is selected.
18:33:36 INFO  : System reset is completed.
18:33:39 INFO  : 'after 3000' command is executed.
18:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:33:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:33:41 INFO  : Context for 'APU' is selected.
18:33:41 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa'.
18:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:41 INFO  : Context for 'APU' is selected.
18:33:41 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:33:41 INFO  : 'ps7_init' command is executed.
18:33:41 INFO  : 'ps7_post_config' command is executed.
18:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:41 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:41 INFO  : 'con' command is executed.
18:33:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:41 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:43:12 INFO  : Result from executing command 'getProjects': HwWithAcc;HwWithAcc1
18:43:12 INFO  : Result from executing command 'getPlatforms': HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:43:39 INFO  : The hardware specfication used by project 'App1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:43:42 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:43:42 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App1\_ide\bitstream' in project 'App1'.
18:43:42 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App1\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:43:48 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App1\_ide\psinit' in project 'App1'.
18:44:27 INFO  : Result from executing command 'getProjects': HwWithAcc;HwWithAcc1
18:44:27 INFO  : Result from executing command 'getPlatforms': HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:44:36 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:44:47 INFO  : Disconnected from the channel tcfchan#31.
18:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:49 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:44:49 INFO  : 'jtag frequency' command is executed.
18:44:49 INFO  : Context for 'APU' is selected.
18:44:49 INFO  : System reset is completed.
18:44:52 INFO  : 'after 3000' command is executed.
18:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:44:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:44:53 INFO  : Context for 'APU' is selected.
18:44:54 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:54 INFO  : Context for 'APU' is selected.
18:44:54 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:44:54 INFO  : 'ps7_init' command is executed.
18:44:54 INFO  : 'ps7_post_config' command is executed.
18:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:54 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:54 INFO  : 'con' command is executed.
18:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:54 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:45:55 INFO  : Disconnected from the channel tcfchan#34.
18:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:56 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:45:56 INFO  : 'jtag frequency' command is executed.
18:45:56 INFO  : Context for 'APU' is selected.
18:45:56 INFO  : System reset is completed.
18:45:59 INFO  : 'after 3000' command is executed.
18:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:46:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:46:00 INFO  : Context for 'APU' is selected.
18:46:00 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:46:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:00 INFO  : Context for 'APU' is selected.
18:46:00 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:46:01 INFO  : 'ps7_init' command is executed.
18:46:01 INFO  : 'ps7_post_config' command is executed.
18:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:01 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:01 INFO  : 'con' command is executed.
18:46:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:01 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:56:59 INFO  : Hardware specification for platform project 'HwWithAcc1' is updated.
18:57:45 INFO  : Result from executing command 'getProjects': HwWithAcc1
18:57:45 INFO  : Result from executing command 'getPlatforms': HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:58:05 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:58:06 INFO  : The hardware specfication used by project 'App1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:58:06 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:58:06 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App1\_ide\bitstream' in project 'App1'.
18:58:06 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App1\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:58:13 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App1\_ide\psinit' in project 'App1'.
18:58:36 INFO  : Disconnected from the channel tcfchan#35.
18:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:38 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:58:38 INFO  : 'jtag frequency' command is executed.
18:58:38 INFO  : Context for 'APU' is selected.
18:58:38 INFO  : System reset is completed.
18:58:41 INFO  : 'after 3000' command is executed.
18:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:58:42 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:58:42 INFO  : Context for 'APU' is selected.
18:58:43 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:43 INFO  : Context for 'APU' is selected.
18:58:43 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:58:43 INFO  : 'ps7_init' command is executed.
18:58:43 INFO  : 'ps7_post_config' command is executed.
18:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:43 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:43 INFO  : 'con' command is executed.
18:58:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:43 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
19:00:53 WARN  : channel "tcfchan#24" closed
19:00:53 INFO  : Disconnected from the channel tcfchan#39.
16:58:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
16:58:20 INFO  : XSCT server has started successfully.
16:58:20 INFO  : Successfully done setting XSCT server connection channel  
16:58:20 INFO  : plnx-install-location is set to ''
16:58:20 INFO  : Successfully done setting workspace for the tool. 
16:58:23 INFO  : Platform repository initialization has completed.
16:58:23 INFO  : Registering command handlers for Vitis TCF services
16:58:25 INFO  : Successfully done query RDI_DATADIR 
17:30:06 INFO  : Result from executing command 'getProjects': HwWithAcc1;HwWithAcc2
17:30:06 INFO  : Result from executing command 'getPlatforms': HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
17:31:10 INFO  : Result from executing command 'getProjects': HwWithAcc1;HwWithAcc2
17:31:10 INFO  : Result from executing command 'getPlatforms': HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
17:32:36 INFO  : Checking for BSP changes to sync application flags for project 'App2'...
17:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:18 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
17:34:18 INFO  : 'jtag frequency' command is executed.
17:34:18 INFO  : Context for 'APU' is selected.
17:34:18 INFO  : System reset is completed.
17:34:21 INFO  : 'after 3000' command is executed.
17:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
17:34:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit"
17:34:24 INFO  : Context for 'APU' is selected.
17:34:24 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa'.
17:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:25 INFO  : Context for 'APU' is selected.
17:34:25 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl' is done.
17:34:25 INFO  : 'ps7_init' command is executed.
17:34:25 INFO  : 'ps7_post_config' command is executed.
17:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:26 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:26 INFO  : 'con' command is executed.
17:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:26 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app2-default.tcl'
17:38:47 INFO  : Disconnected from the channel tcfchan#3.
17:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:48 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
17:38:48 INFO  : 'jtag frequency' command is executed.
17:38:48 INFO  : Context for 'APU' is selected.
17:38:49 INFO  : System reset is completed.
17:38:52 INFO  : 'after 3000' command is executed.
17:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
17:38:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit"
17:38:53 INFO  : Context for 'APU' is selected.
17:38:53 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa'.
17:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:53 INFO  : Context for 'APU' is selected.
17:38:53 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl' is done.
17:38:53 INFO  : 'ps7_init' command is executed.
17:38:53 INFO  : 'ps7_post_config' command is executed.
17:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:54 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:54 INFO  : 'con' command is executed.
17:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:54 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app2-default.tcl'
17:40:09 INFO  : Disconnected from the channel tcfchan#4.
17:40:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:11 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
17:40:11 INFO  : 'jtag frequency' command is executed.
17:40:11 INFO  : Context for 'APU' is selected.
17:40:11 INFO  : System reset is completed.
17:40:14 INFO  : 'after 3000' command is executed.
17:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
17:40:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit"
17:40:15 INFO  : Context for 'APU' is selected.
17:40:15 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa'.
17:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:15 INFO  : Context for 'APU' is selected.
17:40:15 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl' is done.
17:40:15 INFO  : 'ps7_init' command is executed.
17:40:15 INFO  : 'ps7_post_config' command is executed.
17:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:16 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:16 INFO  : 'con' command is executed.
17:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:16 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app2-default.tcl'
17:41:37 INFO  : Disconnected from the channel tcfchan#5.
17:41:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:39 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
17:41:39 INFO  : 'jtag frequency' command is executed.
17:41:39 INFO  : Context for 'APU' is selected.
17:41:39 INFO  : System reset is completed.
17:41:42 INFO  : 'after 3000' command is executed.
17:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
17:41:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit"
17:41:43 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa'.
17:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:43 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl' is done.
17:41:43 INFO  : 'ps7_init' command is executed.
17:41:43 INFO  : 'ps7_post_config' command is executed.
17:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:44 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:44 INFO  : 'con' command is executed.
17:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:44 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app2-default.tcl'
17:43:46 INFO  : Disconnected from the channel tcfchan#6.
17:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:47 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
17:43:47 INFO  : 'jtag frequency' command is executed.
17:43:47 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : System reset is completed.
17:43:50 INFO  : 'after 3000' command is executed.
17:43:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
17:43:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit"
17:43:52 INFO  : Context for 'APU' is selected.
17:43:52 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa'.
17:43:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:52 INFO  : Context for 'APU' is selected.
17:43:52 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl' is done.
17:43:52 INFO  : 'ps7_init' command is executed.
17:43:52 INFO  : 'ps7_post_config' command is executed.
17:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:52 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:52 INFO  : 'con' command is executed.
17:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:52 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app2-default.tcl'
17:44:37 INFO  : Disconnected from the channel tcfchan#7.
17:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:38 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
17:44:38 INFO  : 'jtag frequency' command is executed.
17:44:38 INFO  : Context for 'APU' is selected.
17:44:38 INFO  : System reset is completed.
17:44:41 INFO  : 'after 3000' command is executed.
17:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
17:44:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit"
17:44:43 INFO  : Context for 'APU' is selected.
17:44:43 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa'.
17:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:43 INFO  : Context for 'APU' is selected.
17:44:43 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl' is done.
17:44:43 INFO  : 'ps7_init' command is executed.
17:44:43 INFO  : 'ps7_post_config' command is executed.
17:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:43 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App2/Debug/App2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:43 INFO  : 'con' command is executed.
17:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:43 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app2-default.tcl'
18:01:22 INFO  : Hardware specification for platform project 'HwWithAcc1' is updated.
18:02:12 INFO  : Result from executing command 'getProjects': HwWithAcc1;HwWithAcc2
18:02:12 INFO  : Result from executing command 'getPlatforms': HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:02:13 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:02:16 INFO  : The hardware specfication used by project 'App1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:02:16 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:02:16 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App1\_ide\bitstream' in project 'App1'.
18:02:16 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App1\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:02:22 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App1\_ide\psinit' in project 'App1'.
18:02:32 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:03:18 INFO  : Result from executing command 'getProjects': HwWithAcc1;HwWithAcc2
18:03:18 INFO  : Result from executing command 'getPlatforms': HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:03:19 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:03:37 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:03:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:03:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:04:03 INFO  : Disconnected from the channel tcfchan#8.
18:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:04 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:04:04 INFO  : 'jtag frequency' command is executed.
18:04:04 INFO  : Context for 'APU' is selected.
18:04:04 INFO  : System reset is completed.
18:04:07 INFO  : 'after 3000' command is executed.
18:04:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:04:09 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:04:09 INFO  : Context for 'APU' is selected.
18:04:09 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:04:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:09 INFO  : Context for 'APU' is selected.
18:04:09 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:04:09 INFO  : 'ps7_init' command is executed.
18:04:09 INFO  : 'ps7_post_config' command is executed.
18:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:09 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:09 INFO  : 'con' command is executed.
18:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:09 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:05:45 INFO  : Disconnected from the channel tcfchan#16.
18:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:47 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:05:47 INFO  : 'jtag frequency' command is executed.
18:05:47 INFO  : Context for 'APU' is selected.
18:05:47 INFO  : System reset is completed.
18:05:50 INFO  : 'after 3000' command is executed.
18:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:05:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:05:51 INFO  : Context for 'APU' is selected.
18:05:51 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:51 INFO  : Context for 'APU' is selected.
18:05:51 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:05:52 INFO  : 'ps7_init' command is executed.
18:05:52 INFO  : 'ps7_post_config' command is executed.
18:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:52 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:52 INFO  : 'con' command is executed.
18:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:52 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:06:51 INFO  : Disconnected from the channel tcfchan#17.
18:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:52 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:06:52 INFO  : 'jtag frequency' command is executed.
18:06:52 INFO  : Context for 'APU' is selected.
18:06:53 INFO  : System reset is completed.
18:06:56 INFO  : 'after 3000' command is executed.
18:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:06:57 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:06:57 INFO  : Context for 'APU' is selected.
18:06:57 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:57 INFO  : Context for 'APU' is selected.
18:06:57 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:06:57 INFO  : 'ps7_init' command is executed.
18:06:57 INFO  : 'ps7_post_config' command is executed.
18:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:58 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:58 INFO  : 'con' command is executed.
18:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:58 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:09:35 INFO  : Result from executing command 'getProjects': Hw0;HwWithAcc1;HwWithAcc2
18:09:35 INFO  : Result from executing command 'getPlatforms': HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:10:19 INFO  : Result from executing command 'getProjects': Hw0;HwWithAcc1;HwWithAcc2
18:10:19 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:11:16 INFO  : Checking for BSP changes to sync application flags for project 'App3'...
18:12:15 INFO  : Disconnected from the channel tcfchan#18.
18:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:17 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:12:17 INFO  : 'jtag frequency' command is executed.
18:12:17 INFO  : Context for 'APU' is selected.
18:12:17 INFO  : System reset is completed.
18:12:20 INFO  : 'after 3000' command is executed.
18:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:12:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit"
18:12:21 INFO  : Context for 'APU' is selected.
18:12:21 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa'.
18:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:21 INFO  : Context for 'APU' is selected.
18:12:21 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl' is done.
18:12:22 INFO  : 'ps7_init' command is executed.
18:12:22 INFO  : 'ps7_post_config' command is executed.
18:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:22 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:22 INFO  : 'con' command is executed.
18:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:22 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app3-default.tcl'
18:13:53 INFO  : Disconnected from the channel tcfchan#21.
18:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:54 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:13:54 INFO  : 'jtag frequency' command is executed.
18:13:54 INFO  : Context for 'APU' is selected.
18:13:55 INFO  : System reset is completed.
18:13:58 INFO  : 'after 3000' command is executed.
18:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:13:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit"
18:13:59 INFO  : Context for 'APU' is selected.
18:13:59 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa'.
18:13:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:59 INFO  : Context for 'APU' is selected.
18:13:59 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl' is done.
18:13:59 INFO  : 'ps7_init' command is executed.
18:13:59 INFO  : 'ps7_post_config' command is executed.
18:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:59 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:00 INFO  : 'con' command is executed.
18:14:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:00 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app3-default.tcl'
18:25:48 INFO  : Disconnected from the channel tcfchan#22.
18:25:56 INFO  : Checking for BSP changes to sync application flags for project 'App3'...
18:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:27 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:26:27 INFO  : 'jtag frequency' command is executed.
18:26:27 INFO  : Context for 'APU' is selected.
18:26:27 INFO  : System reset is completed.
18:26:30 INFO  : 'after 3000' command is executed.
18:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:26:32 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit"
18:26:33 INFO  : Context for 'APU' is selected.
18:26:33 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa'.
18:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:33 INFO  : Context for 'APU' is selected.
18:26:33 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl' is done.
18:26:34 INFO  : 'ps7_init' command is executed.
18:26:34 INFO  : 'ps7_post_config' command is executed.
18:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:34 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:35 INFO  : 'con' command is executed.
18:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:35 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app3-default.tcl'
18:34:55 INFO  : Result from executing command 'getProjects': Hw0;Hw1;HwWithAcc1;HwWithAcc2
18:34:55 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:35:38 INFO  : Result from executing command 'getProjects': Hw0;Hw1;HwWithAcc1;HwWithAcc2
18:35:38 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:37:15 INFO  : Checking for BSP changes to sync application flags for project 'App4'...
18:37:36 INFO  : Disconnected from the channel tcfchan#24.
18:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:39 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:37:39 INFO  : 'jtag frequency' command is executed.
18:37:39 INFO  : Context for 'APU' is selected.
18:37:39 INFO  : System reset is completed.
18:37:42 INFO  : 'after 3000' command is executed.
18:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:37:44 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App4/_ide/bitstream/design_1_wrapper.bit"
18:37:44 INFO  : Context for 'APU' is selected.
18:37:44 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/hw/design_1_wrapper.xsa'.
18:37:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:44 INFO  : Context for 'APU' is selected.
18:37:44 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App4/_ide/psinit/ps7_init.tcl' is done.
18:37:44 INFO  : 'ps7_init' command is executed.
18:37:44 INFO  : 'ps7_post_config' command is executed.
18:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:44 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App4/Debug/App4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App4/Debug/App4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:44 INFO  : 'con' command is executed.
18:37:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:37:44 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_app4_system_standalone.tcl'
18:38:00 INFO  : Disconnected from the channel tcfchan#26.
18:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:01 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:38:01 INFO  : 'jtag frequency' command is executed.
18:38:01 INFO  : Context for 'APU' is selected.
18:38:01 INFO  : System reset is completed.
18:38:04 INFO  : 'after 3000' command is executed.
18:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:38:05 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App4/_ide/bitstream/design_1_wrapper.bit"
18:38:05 INFO  : Context for 'APU' is selected.
18:38:05 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/hw/design_1_wrapper.xsa'.
18:38:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:05 INFO  : Context for 'APU' is selected.
18:38:05 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App4/_ide/psinit/ps7_init.tcl' is done.
18:38:06 INFO  : 'ps7_init' command is executed.
18:38:06 INFO  : 'ps7_post_config' command is executed.
18:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:06 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App4/Debug/App4.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App4/Debug/App4.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:06 INFO  : 'con' command is executed.
18:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:06 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_app4_system_standalone.tcl'
18:38:47 INFO  : Hardware specification for platform project 'Hw0' is updated.
18:39:29 INFO  : Result from executing command 'getProjects': Hw0;Hw1;HwWithAcc1;HwWithAcc2
18:39:29 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:39:40 INFO  : Checking for BSP changes to sync application flags for project 'App3'...
18:39:41 INFO  : The hardware specfication used by project 'App3' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:39:41 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App3\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:39:41 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App3\_ide\bitstream' in project 'App3'.
18:39:41 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App3\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:39:48 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App3\_ide\psinit' in project 'App3'.
18:40:00 INFO  : Disconnected from the channel tcfchan#27.
18:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:01 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:40:01 INFO  : 'jtag frequency' command is executed.
18:40:01 INFO  : Context for 'APU' is selected.
18:40:01 INFO  : System reset is completed.
18:40:04 INFO  : 'after 3000' command is executed.
18:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:40:06 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit"
18:40:06 INFO  : Context for 'APU' is selected.
18:40:06 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa'.
18:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:06 INFO  : Context for 'APU' is selected.
18:40:06 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl' is done.
18:40:06 INFO  : 'ps7_init' command is executed.
18:40:06 INFO  : 'ps7_post_config' command is executed.
18:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:06 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:06 INFO  : 'con' command is executed.
18:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:40:06 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app3-default.tcl'
18:40:17 INFO  : Disconnected from the channel tcfchan#31.
18:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:30 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:40:30 INFO  : 'jtag frequency' command is executed.
18:40:30 INFO  : Context for 'APU' is selected.
18:40:30 INFO  : System reset is completed.
18:40:33 INFO  : 'after 3000' command is executed.
18:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:40:34 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit"
18:40:34 INFO  : Context for 'APU' is selected.
18:40:34 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa'.
18:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:35 INFO  : Context for 'APU' is selected.
18:40:35 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl' is done.
18:40:35 INFO  : 'ps7_init' command is executed.
18:40:35 INFO  : 'ps7_post_config' command is executed.
18:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:35 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App3/Debug/App3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:35 INFO  : 'con' command is executed.
18:40:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:40:35 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app3-default.tcl'
18:45:42 INFO  : Hardware specification for platform project 'HwWithAcc1' is updated.
18:46:29 INFO  : Result from executing command 'getProjects': Hw0;Hw1;HwWithAcc1;HwWithAcc2
18:46:29 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:49:06 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:50:53 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:51:01 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:51:02 INFO  : The hardware specfication used by project 'App1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:51:02 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:51:02 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App1\_ide\bitstream' in project 'App1'.
18:51:02 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App1\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:51:08 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App1\_ide\psinit' in project 'App1'.
18:51:54 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:51:58 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:52:35 INFO  : Disconnected from the channel tcfchan#32.
18:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:36 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:52:36 INFO  : 'jtag frequency' command is executed.
18:52:36 INFO  : Context for 'APU' is selected.
18:52:36 INFO  : System reset is completed.
18:52:40 INFO  : 'after 3000' command is executed.
18:52:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:52:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:52:41 INFO  : Context for 'APU' is selected.
18:52:41 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:41 INFO  : Context for 'APU' is selected.
18:52:41 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:52:41 INFO  : 'ps7_init' command is executed.
18:52:41 INFO  : 'ps7_post_config' command is executed.
18:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:42 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:42 INFO  : 'con' command is executed.
18:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:42 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:53:06 INFO  : Disconnected from the channel tcfchan#37.
18:53:23 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:32 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:53:32 INFO  : 'jtag frequency' command is executed.
18:53:32 INFO  : Context for 'APU' is selected.
18:53:32 INFO  : System reset is completed.
18:53:35 INFO  : 'after 3000' command is executed.
18:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:53:37 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:53:37 INFO  : Context for 'APU' is selected.
18:53:37 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:53:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:37 INFO  : Context for 'APU' is selected.
18:53:37 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:53:37 INFO  : 'ps7_init' command is executed.
18:53:37 INFO  : 'ps7_post_config' command is executed.
18:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:37 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:38 INFO  : 'con' command is executed.
18:53:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:38 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:54:15 INFO  : Disconnected from the channel tcfchan#39.
18:54:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:18 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:54:18 INFO  : 'jtag frequency' command is executed.
18:54:18 INFO  : Context for 'APU' is selected.
18:54:18 INFO  : System reset is completed.
18:54:21 INFO  : 'after 3000' command is executed.
18:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:54:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:54:23 INFO  : Context for 'APU' is selected.
18:54:23 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:23 INFO  : Context for 'APU' is selected.
18:54:23 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:54:23 INFO  : 'ps7_init' command is executed.
18:54:23 INFO  : 'ps7_post_config' command is executed.
18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:23 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:23 INFO  : 'con' command is executed.
18:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:23 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:56:06 INFO  : Hardware specification for platform project 'HwWithAcc1' is updated.
18:56:44 INFO  : Result from executing command 'getProjects': Hw0;Hw1;HwWithAcc1;HwWithAcc2
18:56:44 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:56:45 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
18:57:09 INFO  : Disconnected from the channel tcfchan#40.
18:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:10 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:57:10 INFO  : 'jtag frequency' command is executed.
18:57:10 INFO  : Context for 'APU' is selected.
18:57:11 INFO  : System reset is completed.
18:57:14 INFO  : 'after 3000' command is executed.
18:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:57:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
18:57:15 INFO  : Context for 'APU' is selected.
18:57:15 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
18:57:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:15 INFO  : Context for 'APU' is selected.
18:57:15 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
18:57:15 INFO  : 'ps7_init' command is executed.
18:57:15 INFO  : 'ps7_post_config' command is executed.
18:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:15 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:16 INFO  : 'con' command is executed.
18:57:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:16 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
18:59:16 INFO  : Disconnected from the channel tcfchan#45.
19:00:02 INFO  : Result from executing command 'getProjects': Hw0;Hw1;HwWithAcc1;HwWithAcc2
19:00:02 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:00:02 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
19:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:32 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:00:32 INFO  : 'jtag frequency' command is executed.
19:00:32 INFO  : Context for 'APU' is selected.
19:00:32 INFO  : System reset is completed.
19:00:35 INFO  : 'after 3000' command is executed.
19:00:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:00:36 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
19:00:36 INFO  : Context for 'APU' is selected.
19:00:36 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
19:00:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:36 INFO  : Context for 'APU' is selected.
19:00:36 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
19:00:37 INFO  : 'ps7_init' command is executed.
19:00:37 INFO  : 'ps7_post_config' command is executed.
19:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:37 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:37 INFO  : 'con' command is executed.
19:00:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:37 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
19:01:09 INFO  : Disconnected from the channel tcfchan#49.
19:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:16 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:01:16 INFO  : 'jtag frequency' command is executed.
19:01:16 INFO  : Context for 'APU' is selected.
19:01:16 INFO  : System reset is completed.
19:01:19 INFO  : 'after 3000' command is executed.
19:01:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:01:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
19:01:21 INFO  : Context for 'APU' is selected.
19:01:21 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
19:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:21 INFO  : Context for 'APU' is selected.
19:01:21 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
19:01:21 INFO  : 'ps7_init' command is executed.
19:01:21 INFO  : 'ps7_post_config' command is executed.
19:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:21 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:21 INFO  : 'con' command is executed.
19:01:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:21 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
19:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:01:40 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
19:01:48 INFO  : Disconnected from the channel tcfchan#50.
19:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:50 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:01:50 INFO  : 'jtag frequency' command is executed.
19:01:50 INFO  : Context for 'APU' is selected.
19:01:50 INFO  : System reset is completed.
19:01:53 INFO  : 'after 3000' command is executed.
19:01:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:01:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
19:01:54 INFO  : Context for 'APU' is selected.
19:01:54 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
19:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:54 INFO  : Context for 'APU' is selected.
19:01:54 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
19:01:55 INFO  : 'ps7_init' command is executed.
19:01:55 INFO  : 'ps7_post_config' command is executed.
19:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:55 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:55 INFO  : 'con' command is executed.
19:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:55 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
19:03:21 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
19:03:42 INFO  : Checking for BSP changes to sync application flags for project 'App1'...
19:03:46 INFO  : Disconnected from the channel tcfchan#51.
19:03:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:47 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:03:47 INFO  : 'jtag frequency' command is executed.
19:03:48 INFO  : Context for 'APU' is selected.
19:03:48 INFO  : System reset is completed.
19:03:51 INFO  : 'after 3000' command is executed.
19:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:03:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit"
19:03:52 INFO  : Context for 'APU' is selected.
19:03:52 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa'.
19:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:52 INFO  : Context for 'APU' is selected.
19:03:52 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl' is done.
19:03:52 INFO  : 'ps7_init' command is executed.
19:03:52 INFO  : 'ps7_post_config' command is executed.
19:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:53 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App1/Debug/App1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:53 INFO  : 'con' command is executed.
19:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:03:53 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app1-default.tcl'
19:05:08 INFO  : Result from executing command 'getProjects': Hw0;Hw1;Hw2;HwWithAcc1;HwWithAcc2
19:05:08 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:08:30 INFO  : Result from executing command 'getProjects': Hw2
19:08:30 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:12:35 INFO  : Checking for BSP changes to sync application flags for project 'App5'...
19:12:45 INFO  : Disconnected from the channel tcfchan#53.
19:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:47 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:12:47 INFO  : 'jtag frequency' command is executed.
19:12:47 INFO  : Context for 'APU' is selected.
19:12:47 INFO  : System reset is completed.
19:12:50 INFO  : 'after 3000' command is executed.
19:12:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:12:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit"
19:12:51 INFO  : Context for 'APU' is selected.
19:12:51 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa'.
19:12:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:51 INFO  : Context for 'APU' is selected.
19:12:51 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl' is done.
19:12:52 INFO  : 'ps7_init' command is executed.
19:12:52 INFO  : 'ps7_post_config' command is executed.
19:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:52 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:52 INFO  : 'con' command is executed.
19:12:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:52 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app5-default.tcl'
19:18:04 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
19:18:11 INFO  : Disconnected from the channel tcfchan#55.
19:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:12 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:18:12 INFO  : 'jtag frequency' command is executed.
19:18:12 INFO  : Context for 'APU' is selected.
19:18:12 INFO  : System reset is completed.
19:18:15 INFO  : 'after 3000' command is executed.
19:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:18:16 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit"
19:18:16 INFO  : Context for 'APU' is selected.
19:18:16 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa'.
19:18:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:16 INFO  : Context for 'APU' is selected.
19:18:16 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl' is done.
19:18:17 INFO  : 'ps7_init' command is executed.
19:18:17 INFO  : 'ps7_post_config' command is executed.
19:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:17 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:17 INFO  : 'con' command is executed.
19:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:17 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app5-default.tcl'
19:24:14 INFO  : Checking for BSP changes to sync application flags for project 'App5'...
19:24:40 INFO  : Disconnected from the channel tcfchan#56.
19:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:41 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:24:41 INFO  : 'jtag frequency' command is executed.
19:24:41 INFO  : Context for 'APU' is selected.
19:24:42 INFO  : System reset is completed.
19:24:45 INFO  : 'after 3000' command is executed.
19:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:24:46 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit"
19:24:46 INFO  : Context for 'APU' is selected.
19:24:46 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa'.
19:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:46 INFO  : Context for 'APU' is selected.
19:24:46 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl' is done.
19:24:46 INFO  : 'ps7_init' command is executed.
19:24:46 INFO  : 'ps7_post_config' command is executed.
19:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:46 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:47 INFO  : 'con' command is executed.
19:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:24:47 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app5-default.tcl'
19:35:41 INFO  : Checking for BSP changes to sync application flags for project 'App5'...
19:35:55 INFO  : Disconnected from the channel tcfchan#58.
19:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:57 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:35:57 INFO  : 'jtag frequency' command is executed.
19:35:57 INFO  : Context for 'APU' is selected.
19:35:57 INFO  : System reset is completed.
19:36:00 INFO  : 'after 3000' command is executed.
19:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:36:01 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit"
19:36:01 INFO  : Context for 'APU' is selected.
19:36:01 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa'.
19:36:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:01 INFO  : Context for 'APU' is selected.
19:36:01 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl' is done.
19:36:01 INFO  : 'ps7_init' command is executed.
19:36:01 INFO  : 'ps7_post_config' command is executed.
19:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:02 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:02 INFO  : 'con' command is executed.
19:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:02 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app5-default.tcl'
19:37:38 INFO  : Checking for BSP changes to sync application flags for project 'App5'...
19:37:49 INFO  : Disconnected from the channel tcfchan#60.
19:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:50 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:37:50 INFO  : 'jtag frequency' command is executed.
19:37:50 INFO  : Context for 'APU' is selected.
19:37:50 INFO  : System reset is completed.
19:37:53 INFO  : 'after 3000' command is executed.
19:37:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:37:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit"
19:37:54 INFO  : Context for 'APU' is selected.
19:37:54 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa'.
19:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:54 INFO  : Context for 'APU' is selected.
19:37:54 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl' is done.
19:37:55 INFO  : 'ps7_init' command is executed.
19:37:55 INFO  : 'ps7_post_config' command is executed.
19:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:55 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:55 INFO  : 'con' command is executed.
19:37:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:55 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app5-default.tcl'
19:42:45 INFO  : Disconnected from the channel tcfchan#62.
19:42:49 INFO  : Checking for BSP changes to sync application flags for project 'App5'...
19:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:05 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:43:05 INFO  : 'jtag frequency' command is executed.
19:43:05 INFO  : Context for 'APU' is selected.
19:43:05 INFO  : System reset is completed.
19:43:08 INFO  : 'after 3000' command is executed.
19:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:43:09 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit"
19:43:09 INFO  : Context for 'APU' is selected.
19:43:09 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa'.
19:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:09 INFO  : Context for 'APU' is selected.
19:43:09 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl' is done.
19:43:10 INFO  : 'ps7_init' command is executed.
19:43:10 INFO  : 'ps7_post_config' command is executed.
19:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:10 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App5/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App5/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App5/Debug/App5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:10 INFO  : 'con' command is executed.
19:43:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:10 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app5-default.tcl'
20:11:41 INFO  : Disconnected from the channel tcfchan#64.
13:34:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
13:34:33 INFO  : XSCT server has started successfully.
13:34:33 INFO  : plnx-install-location is set to ''
13:34:33 INFO  : Successfully done setting XSCT server connection channel  
13:34:33 INFO  : Successfully done setting workspace for the tool. 
13:34:35 INFO  : Platform repository initialization has completed.
13:34:36 INFO  : Registering command handlers for Vitis TCF services
13:34:38 INFO  : Successfully done query RDI_DATADIR 
13:38:09 INFO  : Result from executing command 'getProjects': Hw2;Hw3
13:38:09 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
13:39:03 INFO  : Result from executing command 'getProjects': Hw2;Hw3
13:39:04 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
13:45:28 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
13:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:20 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:46:20 INFO  : 'jtag frequency' command is executed.
13:46:20 INFO  : Context for 'APU' is selected.
13:46:20 INFO  : System reset is completed.
13:46:23 INFO  : 'after 3000' command is executed.
13:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:46:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
13:46:24 INFO  : Context for 'APU' is selected.
13:46:24 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa'.
13:46:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:24 INFO  : Context for 'APU' is selected.
13:46:24 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
13:46:25 INFO  : 'ps7_init' command is executed.
13:46:25 INFO  : 'ps7_post_config' command is executed.
13:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:25 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:25 INFO  : 'con' command is executed.
13:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:25 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
14:00:55 INFO  : Disconnected from the channel tcfchan#3.
14:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:56 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
14:00:56 INFO  : 'jtag frequency' command is executed.
14:00:56 INFO  : Context for 'APU' is selected.
14:00:56 INFO  : System reset is completed.
14:00:59 INFO  : 'after 3000' command is executed.
14:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
14:01:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
14:01:01 INFO  : Context for 'APU' is selected.
14:01:01 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa'.
14:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:01 INFO  : Context for 'APU' is selected.
14:01:01 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
14:01:01 INFO  : 'ps7_init' command is executed.
14:01:01 INFO  : 'ps7_post_config' command is executed.
14:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:01 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:01 INFO  : 'con' command is executed.
14:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:01 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
19:51:02 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
20:00:55 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
20:01:12 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
20:01:32 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
20:01:39 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
20:02:02 INFO  : Disconnected from the channel tcfchan#4.
20:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:03 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
20:02:03 INFO  : 'jtag frequency' command is executed.
20:02:03 INFO  : Context for 'APU' is selected.
20:02:03 INFO  : System reset is completed.
20:02:06 INFO  : 'after 3000' command is executed.
20:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
20:02:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
20:02:08 INFO  : Context for 'APU' is selected.
20:02:08 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa'.
20:02:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:08 INFO  : Context for 'APU' is selected.
20:02:08 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
20:02:08 INFO  : 'ps7_init' command is executed.
20:02:08 INFO  : 'ps7_post_config' command is executed.
20:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:08 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:08 INFO  : 'con' command is executed.
20:02:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:08 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
20:03:56 INFO  : Disconnected from the channel tcfchan#9.
20:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:57 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
20:03:58 INFO  : 'jtag frequency' command is executed.
20:03:58 INFO  : Context for 'APU' is selected.
20:03:58 INFO  : System reset is completed.
20:04:01 INFO  : 'after 3000' command is executed.
20:04:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
20:04:02 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
20:04:02 INFO  : Context for 'APU' is selected.
20:04:02 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa'.
20:04:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:02 INFO  : Context for 'APU' is selected.
20:04:02 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
20:04:02 INFO  : 'ps7_init' command is executed.
20:04:02 INFO  : 'ps7_post_config' command is executed.
20:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:02 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:03 INFO  : 'con' command is executed.
20:04:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:03 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
20:04:34 INFO  : Disconnected from the channel tcfchan#10.
20:04:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:37 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
20:04:37 INFO  : 'jtag frequency' command is executed.
20:04:37 INFO  : Context for 'APU' is selected.
20:04:37 INFO  : System reset is completed.
20:04:40 INFO  : 'after 3000' command is executed.
20:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
20:04:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
20:04:42 INFO  : Context for 'APU' is selected.
20:04:42 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa'.
20:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:43 INFO  : Context for 'APU' is selected.
20:04:43 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
20:04:43 INFO  : 'ps7_init' command is executed.
20:04:43 INFO  : 'ps7_post_config' command is executed.
20:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:44 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:44 INFO  : 'con' command is executed.
20:04:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:44 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
20:34:16 INFO  : Disconnected from the channel tcfchan#11.
20:34:50 INFO  : Hardware specification for platform project 'Hw3' is updated.
20:35:40 INFO  : Result from executing command 'getProjects': Hw2;Hw3
20:35:40 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
10:09:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
10:09:58 INFO  : XSCT server has started successfully.
10:09:58 INFO  : plnx-install-location is set to ''
10:09:58 INFO  : Successfully done setting XSCT server connection channel  
10:09:58 INFO  : Successfully done setting workspace for the tool. 
10:10:00 INFO  : Platform repository initialization has completed.
10:10:01 INFO  : Registering command handlers for Vitis TCF services
10:10:03 INFO  : Successfully done query RDI_DATADIR 
10:15:25 INFO  : Hardware specification for platform project 'Hw3' is updated.
10:18:48 INFO  : Result from executing command 'getProjects': Hw2;Hw3
10:18:48 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
10:19:37 INFO  : Result from executing command 'getProjects': Hw2;Hw3
10:19:37 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
10:19:37 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
10:19:38 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:19:38 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:19:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
10:19:39 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:19:44 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
10:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:20:16 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
10:20:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:29 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
10:20:29 INFO  : 'jtag frequency' command is executed.
10:20:29 INFO  : Context for 'APU' is selected.
10:20:29 INFO  : System reset is completed.
10:20:32 INFO  : 'after 3000' command is executed.
10:20:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:20:33 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
10:20:33 INFO  : Context for 'APU' is selected.
10:20:34 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa'.
10:20:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:34 INFO  : Context for 'APU' is selected.
10:20:34 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
10:20:34 INFO  : 'ps7_init' command is executed.
10:20:34 INFO  : 'ps7_post_config' command is executed.
10:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:34 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:34 INFO  : 'con' command is executed.
10:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:20:34 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
11:31:11 INFO  : Disconnected from the channel tcfchan#6.
11:32:04 INFO  : Hardware specification for platform project 'Hw3' is updated.
11:32:12 ERROR : An unexpected exception occurred in the module 'updating project references'
11:32:12 ERROR : An unexpected exception occurred in the module 'updating project references'
11:32:12 ERROR : An unexpected exception occurred in the module 'updating project references'
11:32:12 ERROR : An unexpected exception occurred in the module 'updating project references'
11:32:54 INFO  : Result from executing command 'getProjects': Hw3
11:32:54 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
11:34:39 INFO  : Result from executing command 'getProjects': Hw3
11:34:39 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
11:34:39 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
11:34:40 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:34:40 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
11:34:40 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
11:34:40 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:34:47 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
11:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:11 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
11:35:11 INFO  : 'jtag frequency' command is executed.
11:35:11 INFO  : Context for 'APU' is selected.
11:35:11 INFO  : System reset is completed.
11:35:14 INFO  : 'after 3000' command is executed.
11:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:35:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
11:35:15 INFO  : Context for 'APU' is selected.
11:35:15 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa'.
11:35:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:15 INFO  : Context for 'APU' is selected.
11:35:15 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
11:35:16 INFO  : 'ps7_init' command is executed.
11:35:16 INFO  : 'ps7_post_config' command is executed.
11:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:16 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:16 INFO  : 'con' command is executed.
11:35:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:16 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
11:50:09 INFO  : Disconnected from the channel tcfchan#12.
11:50:32 INFO  : Hardware specification for platform project 'Hw3' is updated.
11:51:15 INFO  : Result from executing command 'getProjects': Hw3
11:51:15 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
11:54:47 ERROR : Failed to openhw "D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

11:55:28 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
11:55:28 ERROR : Failed to get platform details for the project 'App6'. Cannot sync application flags.
11:55:28 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:55:31 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
11:55:31 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
11:55:31 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:55:37 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
12:02:24 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:02:24 ERROR : Failed to get platform details for the project 'App6'. Cannot sync application flags.
12:12:08 ERROR : An unexpected exception occurred in the module 'updating project references'
12:12:08 ERROR : An unexpected exception occurred in the module 'updating project references'
12:12:08 ERROR : An unexpected exception occurred in the module 'updating project references'
12:12:08 ERROR : An unexpected exception occurred in the module 'updating project references'
12:12:19 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:55 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:12:55 INFO  : 'jtag frequency' command is executed.
12:12:55 INFO  : Context for 'APU' is selected.
12:12:55 INFO  : System reset is completed.
12:12:58 INFO  : 'after 3000' command is executed.
12:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:13:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
12:13:01 INFO  : Context for 'APU' is selected.
12:13:01 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa'.
12:13:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:02 INFO  : Context for 'APU' is selected.
12:13:02 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
12:13:02 INFO  : 'ps7_init' command is executed.
12:13:02 INFO  : 'ps7_post_config' command is executed.
12:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:03 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:03 INFO  : 'con' command is executed.
12:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:13:03 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
12:21:34 INFO  : Disconnected from the channel tcfchan#24.
12:21:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
12:21:58 INFO  : XSCT server has started successfully.
12:21:58 INFO  : plnx-install-location is set to ''
12:21:58 INFO  : Successfully done setting XSCT server connection channel  
12:21:59 INFO  : Successfully done setting workspace for the tool. 
12:22:01 INFO  : Successfully done query RDI_DATADIR 
12:22:01 INFO  : Platform repository initialization has completed.
12:22:02 INFO  : Registering command handlers for Vitis TCF services
12:22:41 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

12:23:31 ERROR : (XSDB Server)Invalid arguments, specify name of the application

12:23:38 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:26:34 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

12:27:42 ERROR : (XSDB Server)No such host is known. 

12:27:47 ERROR : (XSDB Server)No such host is known. 

12:28:31 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

12:29:04 ERROR : (XSDB Server)couldn't open "D:/Vivado_Projectdma_testitisApp6Debug": no such file or directory

12:29:30 ERROR : (XSDB Server)couldn't open "D:/Vivado_Projectdma_testitisApp6DebugApp6.elf": no such file or directory

12:29:58 ERROR : (XSDB Server)Memory write error at 0x100000. Cannot access DDR: the controller is held in reset

12:32:16 ERROR : (XSDB Server)couldn't open "D:Vivado_Projectdma_testitisApp6_ideitstreamdesign_1_wrapper.bit": no such file or directory

12:33:59 ERROR : (XSDB Server)bad option '-tcp': -host -port -url -path -set -list -peers -redirect -new -xvc-url -server -symbols -help

12:35:31 ERROR : (XSDB Server)wrong # args: should be "source ?-encoding name? fileName"

12:35:55 ERROR : (XSDB Server)couldn't read file "D:Vivado_Projectdma_testitis.tcl": no such file or directory

12:36:53 ERROR : (XSDB Server)unexpected arguments: tcfchan#0

12:37:12 ERROR : (XSDB Server)unexpected arguments: tcfchan#0

12:37:36 ERROR : (XSDB Server)No such host is known. 

12:37:36 ERROR : (XSDB Server)no channel specified

12:38:18 ERROR : (XSDB Server)no channel specified

12:38:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
12:38:40 INFO  : XSCT server has started successfully.
12:38:40 INFO  : plnx-install-location is set to ''
12:38:40 INFO  : Successfully done setting XSCT server connection channel  
12:38:40 INFO  : Successfully done setting workspace for the tool. 
12:38:42 INFO  : Successfully done query RDI_DATADIR 
12:38:42 INFO  : Platform repository initialization has completed.
12:38:43 INFO  : Registering command handlers for Vitis TCF services
12:39:07 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

12:48:36 ERROR : (XSDB Server)couldn't open "D:Vivado_Projectdma_testdma_test.runsimpl_1design_1_wrapper.bit": no such file or directory

12:49:00 ERROR : (XSDB Server)couldn't open "D:Vivado_Projectdma_testdma_test.runsimpl_1design_1_wrapper.bit": no such file or directory

12:49:43 ERROR : (XSDB Server)extra characters after close-quote

12:50:00 ERROR : (XSDB Server)couldn't read file "vitis.tcl": no such file or directory

12:50:13 ERROR : (XSDB Server)couldn't read file "D:Vivado_Projectdma_testitis.tcl": no such file or directory

12:50:18 ERROR : (XSDB Server)couldn't read file "D:Vivado_Projectdma_testitis.tcl": no such file or directory

12:50:31 ERROR : (XSDB Server)couldn't read file "D:Vivado_Projectdma_testitis.tcl": no such file or directory

12:50:35 ERROR : (XSDB Server)couldn't read file "D:Vivado_Projectdma_testitis.tcl": no such file or directory

12:50:45 ERROR : (XSDB Server)couldn't open "D:Vivado_Projectdma_testdma_test.runsimpl_1design_1_wrapper.bit": no such file or directory

12:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:20 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:53:20 INFO  : 'jtag frequency' command is executed.
12:53:20 INFO  : Context for 'APU' is selected.
12:53:20 INFO  : System reset is completed.
12:53:23 INFO  : 'after 3000' command is executed.
12:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:53:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
12:53:24 INFO  : Context for 'APU' is selected.
12:53:25 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa'.
12:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:25 INFO  : Context for 'APU' is selected.
12:53:25 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
12:53:25 INFO  : 'ps7_init' command is executed.
12:53:25 INFO  : 'ps7_post_config' command is executed.
12:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:25 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:25 INFO  : 'con' command is executed.
12:53:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:25 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
12:54:38 INFO  : Disconnected from the channel tcfchan#1.
12:54:43 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

12:54:58 ERROR : (XSDB Server)couldn't read file "D:Vivado_Projectdma_testitis.tcl": no such file or directory

12:56:07 ERROR : (XSDB Server)timeout: target has not halted

12:56:08 ERROR : (XSDB Server)Already running

13:02:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
13:02:59 INFO  : XSCT server has started successfully.
13:02:59 INFO  : Successfully done setting XSCT server connection channel  
13:02:59 INFO  : plnx-install-location is set to ''
13:02:59 INFO  : Successfully done setting workspace for the tool. 
13:03:02 INFO  : Successfully done query RDI_DATADIR 
13:03:02 INFO  : Platform repository initialization has completed.
13:03:02 INFO  : Registering command handlers for Vitis TCF services
13:04:49 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
13:04:49 ERROR : Failed to get platform details for the project 'App6'. Cannot sync application flags.
13:06:20 INFO  : Hardware specification for platform project 'Hw4' is updated.
13:06:29 INFO  : Result from executing command 'getProjects': Hw3;Hw4
13:06:29 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
13:10:10 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
13:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:03 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:11:03 INFO  : 'jtag frequency' command is executed.
13:11:03 INFO  : Context for 'APU' is selected.
13:11:03 INFO  : System reset is completed.
13:11:06 INFO  : 'after 3000' command is executed.
13:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:11:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
13:11:07 INFO  : Context for 'APU' is selected.
13:11:07 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa'.
13:11:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:07 INFO  : Context for 'APU' is selected.
13:11:07 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
13:11:08 INFO  : 'ps7_init' command is executed.
13:11:08 INFO  : 'ps7_post_config' command is executed.
13:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:08 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:08 INFO  : 'con' command is executed.
13:11:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:08 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
13:18:21 INFO  : Disconnected from the channel tcfchan#6.
13:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:23 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
13:18:23 INFO  : 'jtag frequency' command is executed.
13:18:23 INFO  : Context for 'APU' is selected.
13:18:23 INFO  : System reset is completed.
13:18:26 INFO  : 'after 3000' command is executed.
13:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
13:18:27 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
13:18:27 INFO  : Context for 'APU' is selected.
13:18:27 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa'.
13:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:27 INFO  : Context for 'APU' is selected.
13:18:27 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
13:18:28 INFO  : 'ps7_init' command is executed.
13:18:28 INFO  : 'ps7_post_config' command is executed.
13:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:28 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:28 INFO  : 'con' command is executed.
13:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:28 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
18:53:41 INFO  : Disconnected from the channel tcfchan#7.
18:54:07 INFO  : Hardware specification for platform project 'Hw4' is updated.
18:55:22 INFO  : Result from executing command 'getProjects': Hw3;Hw4
18:55:22 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
18:56:39 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
18:56:39 ERROR : Failed to get platform details for the project 'App6'. Cannot sync application flags.
18:56:39 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:56:39 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:56:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
18:56:42 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:56:47 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
19:03:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
19:03:51 INFO  : XSCT server has started successfully.
19:03:51 INFO  : plnx-install-location is set to ''
19:03:51 INFO  : Successfully done setting XSCT server connection channel  
19:03:51 INFO  : Successfully done setting workspace for the tool. 
19:03:54 INFO  : Platform repository initialization has completed.
19:03:54 INFO  : Successfully done query RDI_DATADIR 
19:03:54 INFO  : Registering command handlers for Vitis TCF services
19:04:14 ERROR : (XSDB Server)Specify name of the platform

19:04:22 ERROR : (XSDB Server)The hw specification given "D:Vivado_Projectdma_testdesign_1_wrapper.xsa" does not exist.

19:04:34 ERROR : (XSDB Server)Specify name of the platform

19:07:42 INFO  : Result from executing command 'getProjects': Hw3;Hw4;Hw5;Hw6
19:07:42 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:07:42 ERROR : Error encountered while adding 'D:\Vivado_Project\dma_test\vitis\Hw6\export\Hw6' to custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:08:05 INFO  : Result from executing command 'getProjects': Hw3;Hw4;Hw5;Hw6;Hw7
19:08:05 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:08:05 ERROR : Error encountered while adding 'D:\Vivado_Project\dma_test\vitis\Hw7\export\Hw7' to custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:08:42 ERROR : Error encountered while removing 'D:\Vivado_Project\dma_test\vitis\Hw7\export\Hw7' from custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:08:42 ERROR : An unexpected exception occurred in the module 'updating project references'
19:08:42 ERROR : An unexpected exception occurred in the module 'updating project references'
19:08:42 ERROR : An unexpected exception occurred in the module 'updating project references'
19:08:42 ERROR : An unexpected exception occurred in the module 'updating project references'
19:08:56 ERROR : An unexpected exception occurred in the module 'reading platform'
19:08:56 ERROR : An unexpected exception occurred in the module 'updating project references'
19:08:56 ERROR : An unexpected exception occurred in the module 'updating project references'
19:08:56 ERROR : An unexpected exception occurred in the module 'updating project references'
19:08:56 ERROR : An unexpected exception occurred in the module 'updating project references'
19:10:33 INFO  : Result from executing command 'getProjects': Hw3;Hw4;Hw5;Hw6;Hw7
19:10:33 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:10:33 ERROR : Error encountered while adding 'D:\Vivado_Project\dma_test\vitis\Hw7\export\Hw7' to custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:11:08 ERROR : (XSDB Server)name or hw is empty

19:11:17 ERROR : (XSDB Server)bad option '-name': -extra-compiler-flags -extra-linker-flags -reset-extra-user-flags -reset-user-defined-flags -report -help

19:13:47 ERROR : Error encountered while removing 'D:\Vivado_Project\dma_test\vitis\Hw7\export\Hw7' from custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:13:47 ERROR : An unexpected exception occurred in the module 'updating project references'
19:13:47 ERROR : An unexpected exception occurred in the module 'updating project references'
19:13:47 ERROR : An unexpected exception occurred in the module 'updating project references'
19:13:47 ERROR : An unexpected exception occurred in the module 'updating project references'
19:14:10 ERROR : An unexpected exception occurred in the module 'reading platform'
19:14:10 ERROR : An unexpected exception occurred in the module 'updating project references'
19:14:10 ERROR : An unexpected exception occurred in the module 'updating project references'
19:14:10 ERROR : An unexpected exception occurred in the module 'updating project references'
19:14:10 ERROR : An unexpected exception occurred in the module 'updating project references'
19:14:16 ERROR : An unexpected exception occurred in the module 'reading platform'
19:14:16 ERROR : An unexpected exception occurred in the module 'updating project references'
19:14:16 ERROR : An unexpected exception occurred in the module 'updating project references'
19:14:16 ERROR : An unexpected exception occurred in the module 'updating project references'
19:14:16 ERROR : An unexpected exception occurred in the module 'updating project references'
19:14:32 INFO  : Result from executing command 'getProjects': Hw3;Hw4;Hw6
19:14:32 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:14:32 ERROR : Error encountered while adding 'D:\Vivado_Project\dma_test\vitis\Hw6\export\Hw6' to custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:15:12 INFO  : Result from executing command 'getProjects': Hw3;Hw4;Hw6
19:15:12 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:15:12 ERROR : Error encountered while adding 'D:\Vivado_Project\dma_test\vitis\Hw6\export\Hw6' to custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:16:22 INFO  : Result from executing command 'getProjects': Hw3;Hw4;Hw6
19:16:22 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:16:23 ERROR : Error encountered while adding 'D:\Vivado_Project\dma_test\vitis\Hw6\export\Hw6' to custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:16:23 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
19:16:56 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

19:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:42 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
19:18:42 INFO  : 'jtag frequency' command is executed.
19:18:43 INFO  : Context for 'APU' is selected.
19:18:43 INFO  : System reset is completed.
19:18:46 INFO  : 'after 3000' command is executed.
19:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
19:18:48 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
19:18:48 INFO  : Context for 'APU' is selected.
19:18:48 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa'.
19:18:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:49 INFO  : Context for 'APU' is selected.
19:18:49 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
19:18:49 INFO  : 'ps7_init' command is executed.
19:18:49 INFO  : 'ps7_post_config' command is executed.
19:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:50 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:50 INFO  : 'con' command is executed.
19:18:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:50 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
19:55:53 INFO  : Disconnected from the channel tcfchan#6.
19:57:05 INFO  : Result from executing command 'getProjects': Hw3;Hw4;Hw6;Hw7
19:57:05 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:57:05 ERROR : Error encountered while adding 'D:\Vivado_Project\dma_test\vitis\Hw7\export\Hw7' to custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:58:04 INFO  : Result from executing command 'getProjects': Hw3;Hw4;Hw6;Hw7
19:58:04 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm;Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
19:58:05 ERROR : Error encountered while adding 'D:\Vivado_Project\dma_test\vitis\Hw7\export\Hw7' to custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:59:02 ERROR : Error encountered while removing 'D:\Vivado_Project\dma_test\vitis\Hw3\export\Hw3' from custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:59:02 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:02 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:02 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:02 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:03 ERROR : Error encountered while removing 'D:\Vivado_Project\dma_test\vitis\Hw4\export\Hw4' from custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:59:03 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:03 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:03 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:03 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:03 ERROR : Error encountered while removing 'D:\Vivado_Project\dma_test\vitis\Hw6\export\Hw6' from custom repository paths
Reason: Error parsing software platform file: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/sw/Hw5.spfm
Line number:12. Unexpected empty element

Encountered Errors while parsing software platform for: D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm. Unable to load platform.


19:59:03 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:03 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:03 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:03 ERROR : An unexpected exception occurred in the module 'updating project references'
19:59:33 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:59:36 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:59:36 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
19:59:36 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:59:43 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
20:00:43 INFO  : Result from executing command 'getProjects': Hw7
20:00:43 INFO  : Result from executing command 'getPlatforms': Hw0|D:/Vivado_Project/dma_test/vitis/Hw0/export/Hw0/Hw0.xpfm;Hw1|D:/Vivado_Project/dma_test/vitis/Hw1/export/Hw1/Hw1.xpfm;Hw2WithAcc|D:/Vivado_Project/dma_test/vitis/Hw2WithAcc/export/Hw2WithAcc/Hw2WithAcc.xpfm;Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm;HwWithAcc1|D:/Vivado_Project/dma_test/vitis/HwWithAcc1/export/HwWithAcc1/HwWithAcc1.xpfm;HwWithAcc2|D:/Vivado_Project/dma_test/vitis/HwWithAcc2/export/HwWithAcc2/HwWithAcc2.xpfm;HwWithAcc|D:/Vivado_Project/dma_test/vitis/HwWithAcc/export/HwWithAcc/HwWithAcc.xpfm
20:00:44 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
20:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:31 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
20:01:31 INFO  : 'jtag frequency' command is executed.
20:01:31 INFO  : Context for 'APU' is selected.
20:01:31 INFO  : System reset is completed.
20:01:34 INFO  : 'after 3000' command is executed.
20:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
20:01:36 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
20:01:37 INFO  : Context for 'APU' is selected.
20:01:37 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa'.
20:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:37 INFO  : Context for 'APU' is selected.
20:01:37 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
20:01:38 INFO  : 'ps7_init' command is executed.
20:01:38 INFO  : 'ps7_post_config' command is executed.
20:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:39 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:39 INFO  : 'con' command is executed.
20:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:01:39 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
20:03:58 INFO  : Disconnected from the channel tcfchan#11.
20:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:00 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
20:04:00 INFO  : 'jtag frequency' command is executed.
20:04:00 INFO  : Context for 'APU' is selected.
20:04:00 INFO  : System reset is completed.
20:04:03 INFO  : 'after 3000' command is executed.
20:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
20:04:04 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
20:04:04 INFO  : Context for 'APU' is selected.
20:04:04 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa'.
20:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:04 INFO  : Context for 'APU' is selected.
20:04:04 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
20:04:05 INFO  : 'ps7_init' command is executed.
20:04:05 INFO  : 'ps7_post_config' command is executed.
20:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:05 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:05 INFO  : 'con' command is executed.
20:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:05 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
20:05:47 INFO  : Disconnected from the channel tcfchan#12.
20:05:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:54 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
20:05:54 INFO  : 'jtag frequency' command is executed.
20:05:54 INFO  : Context for 'APU' is selected.
20:05:54 INFO  : System reset is completed.
20:05:57 INFO  : 'after 3000' command is executed.
20:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
20:05:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
20:05:59 INFO  : Context for 'APU' is selected.
20:05:59 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa'.
20:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:59 INFO  : Context for 'APU' is selected.
20:05:59 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
20:05:59 INFO  : 'ps7_init' command is executed.
20:05:59 INFO  : 'ps7_post_config' command is executed.
20:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:59 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:59 INFO  : 'con' command is executed.
20:05:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:59 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
20:08:22 INFO  : Disconnected from the channel tcfchan#13.
20:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:23 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
20:08:23 INFO  : 'jtag frequency' command is executed.
20:08:23 INFO  : Context for 'APU' is selected.
20:08:24 INFO  : System reset is completed.
20:08:27 INFO  : 'after 3000' command is executed.
20:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
20:08:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
20:08:28 INFO  : Context for 'APU' is selected.
20:08:28 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa'.
20:08:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:28 INFO  : Context for 'APU' is selected.
20:08:28 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
20:08:28 INFO  : 'ps7_init' command is executed.
20:08:28 INFO  : 'ps7_post_config' command is executed.
20:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:28 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:29 INFO  : 'con' command is executed.
20:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:08:29 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
15:00:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
10:10:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
10:10:58 INFO  : XSCT server has started successfully.
10:10:58 INFO  : plnx-install-location is set to ''
10:10:58 INFO  : Successfully done setting XSCT server connection channel  
10:10:58 INFO  : Successfully done setting workspace for the tool. 
10:11:01 INFO  : Platform repository initialization has completed.
10:11:01 INFO  : Successfully done query RDI_DATADIR 
10:11:01 INFO  : Registering command handlers for Vitis TCF services
10:11:23 INFO  : Hardware specification for platform project 'Hw7' is updated.
10:12:03 INFO  : Result from executing command 'getProjects': Hw7
10:12:03 INFO  : Result from executing command 'getPlatforms': Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm
10:12:56 INFO  : Result from executing command 'getProjects': Hw7
10:12:56 INFO  : Result from executing command 'getPlatforms': Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm
10:12:56 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
10:12:57 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:12:57 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:12:57 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
10:12:57 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:13:02 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
10:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:31 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
10:13:31 INFO  : 'jtag frequency' command is executed.
10:13:31 INFO  : Context for 'APU' is selected.
10:13:31 INFO  : System reset is completed.
10:13:34 INFO  : 'after 3000' command is executed.
10:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:13:36 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
10:13:37 INFO  : Context for 'APU' is selected.
10:13:37 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa'.
10:13:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:38 INFO  : Context for 'APU' is selected.
10:13:38 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
10:13:38 INFO  : 'ps7_init' command is executed.
10:13:38 INFO  : 'ps7_post_config' command is executed.
10:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:39 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:40 INFO  : 'con' command is executed.
10:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:13:40 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
10:15:37 INFO  : Result from executing command 'getProjects': Hw7;Hw8
10:15:37 INFO  : Result from executing command 'getPlatforms': Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm
10:16:15 INFO  : Result from executing command 'getProjects': Hw7;Hw8
10:16:15 INFO  : Result from executing command 'getPlatforms': Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm;Hw8|D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/Hw8.xpfm
10:17:07 INFO  : Result from executing command 'getProjects': Hw7;Hw8
10:17:07 INFO  : Result from executing command 'getPlatforms': Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm;Hw8|D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/Hw8.xpfm
10:17:07 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
10:17:54 INFO  : Disconnected from the channel tcfchan#6.
10:17:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:55 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
10:17:55 INFO  : 'jtag frequency' command is executed.
10:17:56 INFO  : Context for 'APU' is selected.
10:17:56 INFO  : System reset is completed.
10:17:59 INFO  : 'after 3000' command is executed.
10:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:18:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
10:18:00 INFO  : Context for 'APU' is selected.
10:18:00 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/hw/design_1_wrapper.xsa'.
10:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:00 INFO  : Context for 'APU' is selected.
10:18:00 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
10:18:00 INFO  : 'ps7_init' command is executed.
10:18:00 INFO  : 'ps7_post_config' command is executed.
10:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:01 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:01 INFO  : 'con' command is executed.
10:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:18:01 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
10:18:42 INFO  : Disconnected from the channel tcfchan#11.
10:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:43 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
10:18:43 INFO  : 'jtag frequency' command is executed.
10:18:43 INFO  : Context for 'APU' is selected.
10:18:43 INFO  : System reset is completed.
10:18:46 INFO  : 'after 3000' command is executed.
10:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:18:47 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
10:18:47 INFO  : Context for 'APU' is selected.
10:18:47 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/hw/design_1_wrapper.xsa'.
10:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:47 INFO  : Context for 'APU' is selected.
10:18:47 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
10:18:48 INFO  : 'ps7_init' command is executed.
10:18:48 INFO  : 'ps7_post_config' command is executed.
10:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:48 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:48 INFO  : 'con' command is executed.
10:18:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:18:48 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
10:19:02 INFO  : Disconnected from the channel tcfchan#12.
10:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:03 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
10:19:03 INFO  : 'jtag frequency' command is executed.
10:19:03 INFO  : Context for 'APU' is selected.
10:19:03 INFO  : System reset is completed.
10:19:06 INFO  : 'after 3000' command is executed.
10:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:19:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
10:19:08 INFO  : Context for 'APU' is selected.
10:19:08 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/hw/design_1_wrapper.xsa'.
10:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:08 INFO  : Context for 'APU' is selected.
10:19:08 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
10:19:08 INFO  : 'ps7_init' command is executed.
10:19:08 INFO  : 'ps7_post_config' command is executed.
10:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:08 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:08 INFO  : 'con' command is executed.
10:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:19:08 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
10:20:29 INFO  : Disconnected from the channel tcfchan#13.
10:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:31 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
10:20:31 INFO  : 'jtag frequency' command is executed.
10:20:31 INFO  : Context for 'APU' is selected.
10:20:31 INFO  : System reset is completed.
10:20:34 INFO  : 'after 3000' command is executed.
10:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:20:35 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
10:20:35 INFO  : Context for 'APU' is selected.
10:20:36 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/hw/design_1_wrapper.xsa'.
10:20:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:36 INFO  : Context for 'APU' is selected.
10:20:36 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
10:20:36 INFO  : 'ps7_init' command is executed.
10:20:36 INFO  : 'ps7_post_config' command is executed.
10:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:36 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:36 INFO  : 'con' command is executed.
10:20:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:20:36 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
10:41:07 INFO  : Result from executing command 'getProjects': Hw2;Hw7;Hw8
10:41:07 INFO  : Result from executing command 'getPlatforms': Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm;Hw8|D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/Hw8.xpfm
10:41:47 INFO  : Result from executing command 'getProjects': Hw2;Hw7;Hw8
10:41:47 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm;Hw8|D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/Hw8.xpfm
10:41:56 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:41:59 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:41:59 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
10:41:59 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:42:05 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
10:42:42 INFO  : Result from executing command 'getProjects': Hw2;Hw7;Hw8
10:42:42 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw7|D:/Vivado_Project/dma_test/vitis/Hw7/export/Hw7/Hw7.xpfm;Hw8|D:/Vivado_Project/dma_test/vitis/Hw8/export/Hw8/Hw8.xpfm
10:42:42 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
10:42:56 ERROR : An unexpected exception occurred in the module 'updating project references'
10:42:56 ERROR : An unexpected exception occurred in the module 'updating project references'
10:42:56 ERROR : An unexpected exception occurred in the module 'updating project references'
10:42:56 ERROR : An unexpected exception occurred in the module 'updating project references'
10:42:56 ERROR : An unexpected exception occurred in the module 'updating project references'
10:42:56 ERROR : An unexpected exception occurred in the module 'updating project references'
10:42:56 ERROR : An unexpected exception occurred in the module 'updating project references'
10:42:56 ERROR : An unexpected exception occurred in the module 'updating project references'
10:43:03 INFO  : Disconnected from the channel tcfchan#14.
10:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:04 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
10:43:04 INFO  : 'jtag frequency' command is executed.
10:43:04 INFO  : Context for 'APU' is selected.
10:43:04 INFO  : System reset is completed.
10:43:07 INFO  : 'after 3000' command is executed.
10:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:43:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
10:43:08 INFO  : Context for 'APU' is selected.
10:43:09 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa'.
10:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:09 INFO  : Context for 'APU' is selected.
10:43:09 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
10:43:09 INFO  : 'ps7_init' command is executed.
10:43:09 INFO  : 'ps7_post_config' command is executed.
10:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:09 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:09 INFO  : 'con' command is executed.
10:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:43:09 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
14:49:23 INFO  : Disconnected from the channel tcfchan#19.
15:29:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
15:29:58 INFO  : XSCT server has started successfully.
15:29:58 INFO  : Successfully done setting XSCT server connection channel  
15:29:58 INFO  : plnx-install-location is set to ''
15:29:58 INFO  : Successfully done setting workspace for the tool. 
15:30:00 INFO  : Platform repository initialization has completed.
15:30:00 INFO  : Successfully done query RDI_DATADIR 
15:30:00 INFO  : Registering command handlers for Vitis TCF services
15:30:38 INFO  : Result from executing command 'getProjects': Hw2;Hw3
15:30:38 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm
15:31:31 INFO  : Result from executing command 'getProjects': Hw2;Hw3
15:31:31 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm
15:32:01 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:32:04 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
15:32:04 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
15:32:04 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:32:09 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
15:34:14 INFO  : Result from executing command 'getProjects': Hw2;Hw3
15:34:14 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm
15:34:14 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
15:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:06 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
15:35:06 INFO  : 'jtag frequency' command is executed.
15:35:07 INFO  : Context for 'APU' is selected.
15:35:07 INFO  : System reset is completed.
15:35:10 INFO  : 'after 3000' command is executed.
15:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
15:35:12 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
15:35:12 INFO  : Context for 'APU' is selected.
15:35:12 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa'.
15:35:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:12 INFO  : Context for 'APU' is selected.
15:35:12 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
15:35:13 INFO  : 'ps7_init' command is executed.
15:35:13 INFO  : 'ps7_post_config' command is executed.
15:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:14 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:14 INFO  : 'con' command is executed.
15:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:14 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
16:49:15 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4
16:49:15 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm
16:50:07 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4
16:50:07 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm
16:50:44 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:50:47 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:50:47 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
16:50:47 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:50:53 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
16:52:51 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4
16:52:51 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm
16:52:52 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
16:53:32 INFO  : Disconnected from the channel tcfchan#5.
16:53:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:33 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
16:53:33 INFO  : 'jtag frequency' command is executed.
16:53:33 INFO  : Context for 'APU' is selected.
16:53:34 INFO  : System reset is completed.
16:53:37 INFO  : 'after 3000' command is executed.
16:53:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
16:53:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
16:53:38 INFO  : Context for 'APU' is selected.
16:53:38 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa'.
16:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:38 INFO  : Context for 'APU' is selected.
16:53:38 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
16:53:38 INFO  : 'ps7_init' command is executed.
16:53:38 INFO  : 'ps7_post_config' command is executed.
16:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:38 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:38 INFO  : 'con' command is executed.
16:53:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:38 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
16:53:54 INFO  : Disconnected from the channel tcfchan#10.
16:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:55 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
16:53:55 INFO  : 'jtag frequency' command is executed.
16:53:55 INFO  : Context for 'APU' is selected.
16:53:55 INFO  : System reset is completed.
16:53:58 INFO  : 'after 3000' command is executed.
16:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
16:54:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
16:54:00 INFO  : Context for 'APU' is selected.
16:54:00 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa'.
16:54:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:00 INFO  : Context for 'APU' is selected.
16:54:00 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
16:54:00 INFO  : 'ps7_init' command is executed.
16:54:00 INFO  : 'ps7_post_config' command is executed.
16:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:00 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:00 INFO  : 'con' command is executed.
16:54:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:00 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
17:04:16 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5
17:04:16 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm
17:05:16 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5
17:05:16 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw5|D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm
17:05:36 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:05:39 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:05:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
17:05:39 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:05:45 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
17:07:46 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5
17:07:46 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw5|D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm
17:07:46 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
17:10:00 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5
17:10:00 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw5|D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm
17:10:01 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
17:11:06 INFO  : Disconnected from the channel tcfchan#11.
17:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:07 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
17:11:07 INFO  : 'jtag frequency' command is executed.
17:11:07 INFO  : Context for 'APU' is selected.
17:11:07 INFO  : System reset is completed.
17:11:10 INFO  : 'after 3000' command is executed.
17:11:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
17:11:11 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
17:11:11 INFO  : Context for 'APU' is selected.
17:11:11 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa'.
17:11:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:11 INFO  : Context for 'APU' is selected.
17:11:11 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
17:11:12 INFO  : 'ps7_init' command is executed.
17:11:12 INFO  : 'ps7_post_config' command is executed.
17:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:12 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:12 INFO  : 'con' command is executed.
17:11:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:12 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
17:11:23 INFO  : Disconnected from the channel tcfchan#20.
17:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:24 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
17:11:24 INFO  : 'jtag frequency' command is executed.
17:11:24 INFO  : Context for 'APU' is selected.
17:11:24 INFO  : System reset is completed.
17:11:27 INFO  : 'after 3000' command is executed.
17:11:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
17:11:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
17:11:29 INFO  : Context for 'APU' is selected.
17:11:29 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa'.
17:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:29 INFO  : Context for 'APU' is selected.
17:11:29 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
17:11:29 INFO  : 'ps7_init' command is executed.
17:11:29 INFO  : 'ps7_post_config' command is executed.
17:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:29 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:29 INFO  : 'con' command is executed.
17:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:29 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
17:16:27 INFO  : Disconnected from the channel tcfchan#21.
11:41:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\dma_test\vitis\temp_xsdb_launch_script.tcl
11:41:14 INFO  : XSCT server has started successfully.
11:41:14 INFO  : plnx-install-location is set to ''
11:41:14 INFO  : Successfully done setting XSCT server connection channel  
11:41:14 INFO  : Successfully done setting workspace for the tool. 
11:41:18 INFO  : Successfully done query RDI_DATADIR 
11:41:18 INFO  : Platform repository initialization has completed.
11:41:18 INFO  : Registering command handlers for Vitis TCF services
11:41:32 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
11:41:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:52 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
11:41:52 INFO  : 'jtag frequency' command is executed.
11:41:52 INFO  : Context for 'APU' is selected.
11:41:52 INFO  : System reset is completed.
11:41:55 INFO  : 'after 3000' command is executed.
11:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:41:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
11:41:58 INFO  : Context for 'APU' is selected.
11:41:58 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa'.
11:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:58 INFO  : Context for 'APU' is selected.
11:41:58 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
11:41:59 INFO  : 'ps7_init' command is executed.
11:41:59 INFO  : 'ps7_post_config' command is executed.
11:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:00 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:00 INFO  : 'con' command is executed.
11:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:00 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
11:46:45 INFO  : Disconnected from the channel tcfchan#1.
11:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:46 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
11:46:46 INFO  : 'jtag frequency' command is executed.
11:46:46 INFO  : Context for 'APU' is selected.
11:46:46 INFO  : System reset is completed.
11:46:49 INFO  : 'after 3000' command is executed.
11:46:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:46:50 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
11:46:50 INFO  : Context for 'APU' is selected.
11:46:53 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa'.
11:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:53 INFO  : Context for 'APU' is selected.
11:46:53 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
11:46:53 INFO  : 'ps7_init' command is executed.
11:46:53 INFO  : 'ps7_post_config' command is executed.
11:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:54 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:54 INFO  : 'con' command is executed.
11:46:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:46:54 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
11:48:26 INFO  : Disconnected from the channel tcfchan#2.
11:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:27 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
11:48:27 INFO  : 'jtag frequency' command is executed.
11:48:27 INFO  : Context for 'APU' is selected.
11:48:27 INFO  : System reset is completed.
11:48:30 INFO  : 'after 3000' command is executed.
11:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
11:48:31 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
11:48:31 INFO  : Context for 'APU' is selected.
11:48:34 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa'.
11:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:34 INFO  : Context for 'APU' is selected.
11:48:34 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
11:48:34 INFO  : 'ps7_init' command is executed.
11:48:34 INFO  : 'ps7_post_config' command is executed.
11:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:34 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:34 INFO  : 'con' command is executed.
11:48:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:34 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
12:00:15 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5;Hw6
12:00:15 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw5|D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm
12:01:16 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5;Hw6
12:01:16 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw5|D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm
12:01:33 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:01:36 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
12:01:36 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
12:01:36 INFO  : The file 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:01:41 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
12:02:44 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5;Hw6
12:02:44 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw5|D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm
12:02:45 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:04:03 INFO  : Disconnected from the channel tcfchan#3.
12:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:04 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:04:04 INFO  : 'jtag frequency' command is executed.
12:04:04 INFO  : Context for 'APU' is selected.
12:04:04 INFO  : System reset is completed.
12:04:07 INFO  : 'after 3000' command is executed.
12:04:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:04:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
12:04:08 INFO  : Context for 'APU' is selected.
12:04:08 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa'.
12:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:08 INFO  : Context for 'APU' is selected.
12:04:08 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
12:04:09 INFO  : 'ps7_init' command is executed.
12:04:09 INFO  : 'ps7_post_config' command is executed.
12:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:09 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:09 INFO  : 'con' command is executed.
12:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:04:09 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
12:10:59 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:11:13 INFO  : Disconnected from the channel tcfchan#8.
12:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:14 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:11:14 INFO  : 'jtag frequency' command is executed.
12:11:15 INFO  : Context for 'APU' is selected.
12:11:15 INFO  : System reset is completed.
12:11:18 INFO  : 'after 3000' command is executed.
12:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:11:19 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
12:11:19 INFO  : Context for 'APU' is selected.
12:11:19 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa'.
12:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:19 INFO  : Context for 'APU' is selected.
12:11:19 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
12:11:19 INFO  : 'ps7_init' command is executed.
12:11:19 INFO  : 'ps7_post_config' command is executed.
12:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:19 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:19 INFO  : 'con' command is executed.
12:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:19 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
12:18:00 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5;Hw6
12:18:00 INFO  : Result from executing command 'getPlatforms': Hw2|D:/Vivado_Project/dma_test/vitis/Hw2/export/Hw2/Hw2.xpfm;Hw3|D:/Vivado_Project/dma_test/vitis/Hw3/export/Hw3/Hw3.xpfm;Hw4|D:/Vivado_Project/dma_test/vitis/Hw4/export/Hw4/Hw4.xpfm;Hw5|D:/Vivado_Project/dma_test/vitis/Hw5/export/Hw5/Hw5.xpfm;Hw6|D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm
12:18:01 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:18:44 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:19:02 INFO  : Disconnected from the channel tcfchan#10.
12:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:03 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:19:03 INFO  : 'jtag frequency' command is executed.
12:19:03 INFO  : Context for 'APU' is selected.
12:19:03 INFO  : System reset is completed.
12:19:06 INFO  : 'after 3000' command is executed.
12:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:19:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
12:19:08 INFO  : Context for 'APU' is selected.
12:19:08 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa'.
12:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:08 INFO  : Context for 'APU' is selected.
12:19:08 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
12:19:08 INFO  : 'ps7_init' command is executed.
12:19:08 INFO  : 'ps7_post_config' command is executed.
12:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:08 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:08 INFO  : 'con' command is executed.
12:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:19:08 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
12:29:08 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:29:23 INFO  : Disconnected from the channel tcfchan#15.
12:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:25 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:29:25 INFO  : 'jtag frequency' command is executed.
12:29:25 INFO  : Context for 'APU' is selected.
12:29:25 INFO  : System reset is completed.
12:29:28 INFO  : 'after 3000' command is executed.
12:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:29:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
12:29:29 INFO  : Context for 'APU' is selected.
12:29:29 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa'.
12:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:29 INFO  : Context for 'APU' is selected.
12:29:29 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
12:29:29 INFO  : 'ps7_init' command is executed.
12:29:29 INFO  : 'ps7_post_config' command is executed.
12:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:29 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:30 INFO  : 'con' command is executed.
12:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:30 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
12:32:30 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:32:46 INFO  : Disconnected from the channel tcfchan#17.
12:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:47 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:32:47 INFO  : 'jtag frequency' command is executed.
12:32:47 INFO  : Context for 'APU' is selected.
12:32:47 INFO  : System reset is completed.
12:32:50 INFO  : 'after 3000' command is executed.
12:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:32:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
12:32:52 INFO  : Context for 'APU' is selected.
12:32:52 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa'.
12:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:52 INFO  : Context for 'APU' is selected.
12:32:52 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
12:32:52 INFO  : 'ps7_init' command is executed.
12:32:52 INFO  : 'ps7_post_config' command is executed.
12:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:52 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:52 INFO  : 'con' command is executed.
12:32:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:52 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
12:35:42 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:35:48 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
12:35:57 INFO  : Disconnected from the channel tcfchan#19.
12:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:58 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:35:58 INFO  : 'jtag frequency' command is executed.
12:35:58 INFO  : Context for 'APU' is selected.
12:35:58 INFO  : System reset is completed.
12:36:01 INFO  : 'after 3000' command is executed.
12:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:36:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
12:36:03 INFO  : Context for 'APU' is selected.
12:36:03 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa'.
12:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:03 INFO  : Context for 'APU' is selected.
12:36:03 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
12:36:03 INFO  : 'ps7_init' command is executed.
12:36:03 INFO  : 'ps7_post_config' command is executed.
12:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:03 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:03 INFO  : 'con' command is executed.
12:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:36:03 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
12:37:56 INFO  : Disconnected from the channel tcfchan#21.
12:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:58 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:37:58 INFO  : 'jtag frequency' command is executed.
12:37:58 INFO  : Context for 'APU' is selected.
12:37:58 INFO  : System reset is completed.
12:38:01 INFO  : 'after 3000' command is executed.
12:38:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:38:02 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit"
12:38:02 INFO  : Context for 'APU' is selected.
12:38:02 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa'.
12:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:02 INFO  : Context for 'APU' is selected.
12:38:02 INFO  : Sourcing of 'D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl' is done.
12:38:02 INFO  : 'ps7_init' command is executed.
12:38:02 INFO  : 'ps7_post_config' command is executed.
12:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:03 INFO  : The application 'D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/dma_test/vitis/App6/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/dma_test/vitis/Hw6/export/Hw6/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/dma_test/vitis/App6/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/dma_test/vitis/App6/Debug/App6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:03 INFO  : 'con' command is executed.
12:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:03 INFO  : Launch script is exported to file 'D:\Vivado_Project\dma_test\vitis\.sdk\launch_scripts\single_application_debug\debugger_app6-default.tcl'
20:17:49 INFO  : Disconnected from the channel tcfchan#22.
17:15:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\dma_test\vitis\temp_xsdb_launch_script.tcl
17:15:33 INFO  : XSCT server has started successfully.
17:15:33 INFO  : Successfully done setting XSCT server connection channel  
17:15:33 INFO  : plnx-install-location is set to ''
17:15:33 INFO  : Successfully done setting workspace for the tool. 
17:15:36 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


17:15:36 INFO  : Platform repository initialization has completed.
17:15:36 INFO  : Registering command handlers for Vitis TCF services
17:15:38 INFO  : Successfully done query RDI_DATADIR 
18:14:47 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
18:14:47 ERROR : Failed to get platform details for the project 'App6'. Cannot sync application flags.
18:14:55 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
18:14:55 ERROR : Failed to get platform details for the project 'App6'. Cannot sync application flags.
18:15:21 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
18:15:21 ERROR : Failed to get platform details for the project 'App6'. Cannot sync application flags.
18:16:00 INFO  : Hardware specification for platform project 'Hw6' is updated.
18:16:24 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5;Hw6
18:16:24 INFO  : Result from executing command 'getPlatforms': 
18:16:33 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
18:16:33 INFO  : Updating application flags with new BSP settings...
18:16:33 INFO  : Successfully updated application flags for project App6.
18:16:35 INFO  : The hardware specfication used by project 'App6' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:16:35 INFO  : The file 'D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\dma_test\vitis\App6\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:16:35 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\dma_test\vitis\App6\_ide\bitstream' in project 'App6'.
18:16:35 INFO  : The file 'D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\dma_test\vitis\App6\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:16:40 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\dma_test\vitis\App6\_ide\psinit' in project 'App6'.
18:20:59 ERROR : (XSDB Server)In file included from usleep.c:34:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

18:21:20 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5;Hw6
18:21:34 INFO  : Result from executing command 'getPlatforms': Hw6|D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm
18:21:35 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
18:21:57 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
18:23:38 INFO  : Result from executing command 'getProjects': Hw2;Hw3;Hw4;Hw5;Hw6
18:23:38 INFO  : Result from executing command 'getPlatforms': Hw6|D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm
18:23:45 ERROR : An unexpected exception occurred in the module 'updating project references'
18:23:45 ERROR : An unexpected exception occurred in the module 'updating project references'
18:23:45 ERROR : An unexpected exception occurred in the module 'updating project references'
18:23:45 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:17 ERROR : An unexpected exception occurred in the module 'reading platform'
18:24:17 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:17 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:17 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:17 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\dma_test\vitis\temp_xsdb_launch_script.tcl
18:24:33 INFO  : XSCT server has started successfully.
18:24:33 INFO  : Successfully done setting XSCT server connection channel  
18:24:33 INFO  : plnx-install-location is set to ''
18:24:33 INFO  : Successfully done setting workspace for the tool. 
18:24:36 INFO  : Platform repository initialization has completed.
18:24:36 INFO  : Successfully done query RDI_DATADIR 
18:24:37 INFO  : Registering command handlers for Vitis TCF services
18:24:43 ERROR : An unexpected exception occurred in the module 'reading platform'
18:24:43 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:43 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:43 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:43 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:49 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:49 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:49 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:49 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:49 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:49 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:49 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:49 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:50 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:50 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:50 ERROR : An unexpected exception occurred in the module 'updating project references'
18:24:50 ERROR : An unexpected exception occurred in the module 'updating project references'
18:25:06 ERROR : An unexpected exception occurred in the module 'reading platform'
18:25:06 ERROR : An unexpected exception occurred in the module 'updating project references'
18:25:06 ERROR : An unexpected exception occurred in the module 'updating project references'
18:25:06 ERROR : An unexpected exception occurred in the module 'updating project references'
18:25:06 ERROR : An unexpected exception occurred in the module 'updating project references'
18:27:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\dma_test\vitis\temp_xsdb_launch_script.tcl
18:27:25 INFO  : XSCT server has started successfully.
18:27:25 INFO  : Successfully done setting XSCT server connection channel  
18:27:25 INFO  : plnx-install-location is set to ''
18:27:25 INFO  : Successfully done setting workspace for the tool. 
18:27:27 INFO  : Platform repository initialization has completed.
18:27:27 INFO  : Successfully done query RDI_DATADIR 
18:27:27 INFO  : Registering command handlers for Vitis TCF services
18:28:03 INFO  : Result from executing command 'getProjects': Hw6
18:28:03 INFO  : Result from executing command 'getPlatforms': Hw6|D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm
18:28:03 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
18:33:16 INFO  : Checking for BSP changes to sync application flags for project 'App6'...
18:33:36 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:35:04 INFO  : Result from executing command 'getProjects': Hw6
18:35:04 INFO  : Result from executing command 'getPlatforms': Hw6|D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/vitis/Hw6/export/Hw6/Hw6.xpfm
18:35:05 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:37:03 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:37:34 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:41:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\dma_test\vitis\temp_xsdb_launch_script.tcl
18:41:13 INFO  : XSCT server has started successfully.
18:41:13 INFO  : Successfully done setting XSCT server connection channel  
18:41:13 INFO  : plnx-install-location is set to ''
18:41:13 INFO  : Successfully done setting workspace for the tool. 
18:41:15 INFO  : Platform repository initialization has completed.
18:41:15 INFO  : Registering command handlers for Vitis TCF services
18:41:15 INFO  : Successfully done query RDI_DATADIR 
