/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sds_cwc.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/31/11 3:22p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue May 31 14:11:27 2011
 *                 MD5 Checksum         b0a0062767e487fe78d25d07b5b21b78
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_sds_cwc.h $
 * 
 * Hydra_Software_Devel/2   5/31/11 3:22p albertl
 * SW7344-40: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_SDS_CWC_H__
#define BCHP_SDS_CWC_H__

/***************************************************************************
 *SDS_CWC - SDS CW Canceller Register Set
 ***************************************************************************/
#define BCHP_SDS_CWC_CTRL1                       0x01100600 /* CWC Control 1 */
#define BCHP_SDS_CWC_CTRL2                       0x01100604 /* CWC Control 2 */
#define BCHP_SDS_CWC_LEAK                        0x01100608 /* CWC Leak Control */
#define BCHP_SDS_CWC_SPUR_FCW1                   0x01100610 /* CWC1 NCO frequency control word */
#define BCHP_SDS_CWC_SPUR_FCW2                   0x01100614 /* CWC2 NCO frequency control word */
#define BCHP_SDS_CWC_SPUR_FCW3                   0x01100618 /* CWC3 NCO frequency control word */
#define BCHP_SDS_CWC_SPUR_FCW4                   0x0110061c /* CWC4 NCO frequency control word */
#define BCHP_SDS_CWC_SPUR_FCW5                   0x01100620 /* CWC5 NCO frequency control word */
#define BCHP_SDS_CWC_SPUR_FCW6                   0x01100624 /* CWC6 NCO frequency control word */
#define BCHP_SDS_CWC_LFC1                        0x01100630 /* CWC1 Loop Filter Coefficients */
#define BCHP_SDS_CWC_LFC2                        0x01100634 /* CWC2 Loop Filter Coefficients */
#define BCHP_SDS_CWC_LFC3                        0x01100638 /* CWC3 Loop Filter Coefficients */
#define BCHP_SDS_CWC_LFC4                        0x0110063c /* CWC4 Loop Filter Coefficients */
#define BCHP_SDS_CWC_LFC5                        0x01100640 /* CWC5 Loop Filter Coefficients */
#define BCHP_SDS_CWC_LFC6                        0x01100644 /* CWC6 Loop Filter Coefficients */
#define BCHP_SDS_CWC_INT1                        0x01100650 /* CWC1 Loop Filter INtegrator */
#define BCHP_SDS_CWC_INT2                        0x01100654 /* CWC2 Loop Filter INtegrator */
#define BCHP_SDS_CWC_INT3                        0x01100658 /* CWC3 Loop Filter INtegrator */
#define BCHP_SDS_CWC_INT4                        0x0110065c /* CWC4 Loop Filter INtegrator */
#define BCHP_SDS_CWC_INT5                        0x01100660 /* CWC5 Loop Filter INtegrator */
#define BCHP_SDS_CWC_INT6                        0x01100664 /* CWC6 Loop Filter INtegrator */
#define BCHP_SDS_CWC_COEFF_RWCTRL                0x01100670 /* CWC Coefficient Read/Write Control */
#define BCHP_SDS_CWC_COEFF                       0x01100674 /* CWC Coefficients */
#define BCHP_SDS_CWC_FOFS1                       0x01100680 /* Frequency Offset for CWC1 */
#define BCHP_SDS_CWC_FOFS2                       0x01100684 /* Frequency Offset for CWC2 */
#define BCHP_SDS_CWC_FOFS3                       0x01100688 /* Frequency Offset for CWC3 */
#define BCHP_SDS_CWC_FOFS4                       0x0110068c /* Frequency Offset for CWC4 */
#define BCHP_SDS_CWC_FOFS5                       0x01100690 /* Frequency Offset for CWC5 */
#define BCHP_SDS_CWC_FOFS6                       0x01100694 /* Frequency Offset for CWC6 */

/***************************************************************************
 *CTRL1 - CWC Control 1
 ***************************************************************************/
/* SDS_CWC :: CTRL1 :: reserved0 [31:28] */
#define BCHP_SDS_CWC_CTRL1_reserved0_MASK                          0xf0000000
#define BCHP_SDS_CWC_CTRL1_reserved0_SHIFT                         28

/* SDS_CWC :: CTRL1 :: STEPSIZE6 [27:24] */
#define BCHP_SDS_CWC_CTRL1_STEPSIZE6_MASK                          0x0f000000
#define BCHP_SDS_CWC_CTRL1_STEPSIZE6_SHIFT                         24
#define BCHP_SDS_CWC_CTRL1_STEPSIZE6_DEFAULT                       2

/* SDS_CWC :: CTRL1 :: STEPSIZE5 [23:20] */
#define BCHP_SDS_CWC_CTRL1_STEPSIZE5_MASK                          0x00f00000
#define BCHP_SDS_CWC_CTRL1_STEPSIZE5_SHIFT                         20
#define BCHP_SDS_CWC_CTRL1_STEPSIZE5_DEFAULT                       2

/* SDS_CWC :: CTRL1 :: STEPSIZE4 [19:16] */
#define BCHP_SDS_CWC_CTRL1_STEPSIZE4_MASK                          0x000f0000
#define BCHP_SDS_CWC_CTRL1_STEPSIZE4_SHIFT                         16
#define BCHP_SDS_CWC_CTRL1_STEPSIZE4_DEFAULT                       2

/* SDS_CWC :: CTRL1 :: STEPSIZE3 [15:12] */
#define BCHP_SDS_CWC_CTRL1_STEPSIZE3_MASK                          0x0000f000
#define BCHP_SDS_CWC_CTRL1_STEPSIZE3_SHIFT                         12
#define BCHP_SDS_CWC_CTRL1_STEPSIZE3_DEFAULT                       2

/* SDS_CWC :: CTRL1 :: STEPSIZE2 [11:08] */
#define BCHP_SDS_CWC_CTRL1_STEPSIZE2_MASK                          0x00000f00
#define BCHP_SDS_CWC_CTRL1_STEPSIZE2_SHIFT                         8
#define BCHP_SDS_CWC_CTRL1_STEPSIZE2_DEFAULT                       2

/* SDS_CWC :: CTRL1 :: STEPSIZE1 [07:04] */
#define BCHP_SDS_CWC_CTRL1_STEPSIZE1_MASK                          0x000000f0
#define BCHP_SDS_CWC_CTRL1_STEPSIZE1_SHIFT                         4
#define BCHP_SDS_CWC_CTRL1_STEPSIZE1_DEFAULT                       2

/* SDS_CWC :: CTRL1 :: RESET [03:03] */
#define BCHP_SDS_CWC_CTRL1_RESET_MASK                              0x00000008
#define BCHP_SDS_CWC_CTRL1_RESET_SHIFT                             3
#define BCHP_SDS_CWC_CTRL1_RESET_DEFAULT                           0

/* SDS_CWC :: CTRL1 :: LENGTH [02:00] */
#define BCHP_SDS_CWC_CTRL1_LENGTH_MASK                             0x00000007
#define BCHP_SDS_CWC_CTRL1_LENGTH_SHIFT                            0
#define BCHP_SDS_CWC_CTRL1_LENGTH_DEFAULT                          0

/***************************************************************************
 *CTRL2 - CWC Control 2
 ***************************************************************************/
/* SDS_CWC :: CTRL2 :: reserved0 [31:30] */
#define BCHP_SDS_CWC_CTRL2_reserved0_MASK                          0xc0000000
#define BCHP_SDS_CWC_CTRL2_reserved0_SHIFT                         30

/* SDS_CWC :: CTRL2 :: TP_OUT_SEL [29:27] */
#define BCHP_SDS_CWC_CTRL2_TP_OUT_SEL_MASK                         0x38000000
#define BCHP_SDS_CWC_CTRL2_TP_OUT_SEL_SHIFT                        27
#define BCHP_SDS_CWC_CTRL2_TP_OUT_SEL_DEFAULT                      7

/* SDS_CWC :: CTRL2 :: TP_TAP_SEL [26:24] */
#define BCHP_SDS_CWC_CTRL2_TP_TAP_SEL_MASK                         0x07000000
#define BCHP_SDS_CWC_CTRL2_TP_TAP_SEL_SHIFT                        24
#define BCHP_SDS_CWC_CTRL2_TP_TAP_SEL_DEFAULT                      0

/* SDS_CWC :: CTRL2 :: FREEZE [23:18] */
#define BCHP_SDS_CWC_CTRL2_FREEZE_MASK                             0x00fc0000
#define BCHP_SDS_CWC_CTRL2_FREEZE_SHIFT                            18
#define BCHP_SDS_CWC_CTRL2_FREEZE_DEFAULT                          63

/* SDS_CWC :: CTRL2 :: LF_RESET [17:12] */
#define BCHP_SDS_CWC_CTRL2_LF_RESET_MASK                           0x0003f000
#define BCHP_SDS_CWC_CTRL2_LF_RESET_SHIFT                          12
#define BCHP_SDS_CWC_CTRL2_LF_RESET_DEFAULT                        0

/* SDS_CWC :: CTRL2 :: LF_FRZ [11:06] */
#define BCHP_SDS_CWC_CTRL2_LF_FRZ_MASK                             0x00000fc0
#define BCHP_SDS_CWC_CTRL2_LF_FRZ_SHIFT                            6
#define BCHP_SDS_CWC_CTRL2_LF_FRZ_DEFAULT                          0

/* SDS_CWC :: CTRL2 :: PLL_MODE [05:00] */
#define BCHP_SDS_CWC_CTRL2_PLL_MODE_MASK                           0x0000003f
#define BCHP_SDS_CWC_CTRL2_PLL_MODE_SHIFT                          0
#define BCHP_SDS_CWC_CTRL2_PLL_MODE_DEFAULT                        0

/***************************************************************************
 *LEAK - CWC Leak Control
 ***************************************************************************/
/* SDS_CWC :: LEAK :: reserved0 [31:24] */
#define BCHP_SDS_CWC_LEAK_reserved0_MASK                           0xff000000
#define BCHP_SDS_CWC_LEAK_reserved0_SHIFT                          24

/* SDS_CWC :: LEAK :: CWC_LEAK6 [23:20] */
#define BCHP_SDS_CWC_LEAK_CWC_LEAK6_MASK                           0x00f00000
#define BCHP_SDS_CWC_LEAK_CWC_LEAK6_SHIFT                          20

/* SDS_CWC :: LEAK :: CWC_LEAK5 [19:16] */
#define BCHP_SDS_CWC_LEAK_CWC_LEAK5_MASK                           0x000f0000
#define BCHP_SDS_CWC_LEAK_CWC_LEAK5_SHIFT                          16

/* SDS_CWC :: LEAK :: CWC_LEAK4 [15:12] */
#define BCHP_SDS_CWC_LEAK_CWC_LEAK4_MASK                           0x0000f000
#define BCHP_SDS_CWC_LEAK_CWC_LEAK4_SHIFT                          12

/* SDS_CWC :: LEAK :: CWC_LEAK3 [11:08] */
#define BCHP_SDS_CWC_LEAK_CWC_LEAK3_MASK                           0x00000f00
#define BCHP_SDS_CWC_LEAK_CWC_LEAK3_SHIFT                          8
#define BCHP_SDS_CWC_LEAK_CWC_LEAK3_DEFAULT                        0

/* SDS_CWC :: LEAK :: CWC_LEAK2 [07:04] */
#define BCHP_SDS_CWC_LEAK_CWC_LEAK2_MASK                           0x000000f0
#define BCHP_SDS_CWC_LEAK_CWC_LEAK2_SHIFT                          4
#define BCHP_SDS_CWC_LEAK_CWC_LEAK2_DEFAULT                        0

/* SDS_CWC :: LEAK :: CWC_LEAK1 [03:00] */
#define BCHP_SDS_CWC_LEAK_CWC_LEAK1_MASK                           0x0000000f
#define BCHP_SDS_CWC_LEAK_CWC_LEAK1_SHIFT                          0
#define BCHP_SDS_CWC_LEAK_CWC_LEAK1_DEFAULT                        0

/***************************************************************************
 *SPUR_FCW1 - CWC1 NCO frequency control word
 ***************************************************************************/
/* SDS_CWC :: SPUR_FCW1 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_SPUR_FCW1_reserved0_MASK                      0xe0000000
#define BCHP_SDS_CWC_SPUR_FCW1_reserved0_SHIFT                     29

/* SDS_CWC :: SPUR_FCW1 :: cwc_spur_fcw1 [28:00] */
#define BCHP_SDS_CWC_SPUR_FCW1_cwc_spur_fcw1_MASK                  0x1fffffff
#define BCHP_SDS_CWC_SPUR_FCW1_cwc_spur_fcw1_SHIFT                 0
#define BCHP_SDS_CWC_SPUR_FCW1_cwc_spur_fcw1_DEFAULT               0

/***************************************************************************
 *SPUR_FCW2 - CWC2 NCO frequency control word
 ***************************************************************************/
/* SDS_CWC :: SPUR_FCW2 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_SPUR_FCW2_reserved0_MASK                      0xe0000000
#define BCHP_SDS_CWC_SPUR_FCW2_reserved0_SHIFT                     29

/* SDS_CWC :: SPUR_FCW2 :: cwc_spur_fcw2 [28:00] */
#define BCHP_SDS_CWC_SPUR_FCW2_cwc_spur_fcw2_MASK                  0x1fffffff
#define BCHP_SDS_CWC_SPUR_FCW2_cwc_spur_fcw2_SHIFT                 0
#define BCHP_SDS_CWC_SPUR_FCW2_cwc_spur_fcw2_DEFAULT               0

/***************************************************************************
 *SPUR_FCW3 - CWC3 NCO frequency control word
 ***************************************************************************/
/* SDS_CWC :: SPUR_FCW3 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_SPUR_FCW3_reserved0_MASK                      0xe0000000
#define BCHP_SDS_CWC_SPUR_FCW3_reserved0_SHIFT                     29

/* SDS_CWC :: SPUR_FCW3 :: cwc_spur_fcw3 [28:00] */
#define BCHP_SDS_CWC_SPUR_FCW3_cwc_spur_fcw3_MASK                  0x1fffffff
#define BCHP_SDS_CWC_SPUR_FCW3_cwc_spur_fcw3_SHIFT                 0
#define BCHP_SDS_CWC_SPUR_FCW3_cwc_spur_fcw3_DEFAULT               0

/***************************************************************************
 *SPUR_FCW4 - CWC4 NCO frequency control word
 ***************************************************************************/
/* SDS_CWC :: SPUR_FCW4 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_SPUR_FCW4_reserved0_MASK                      0xe0000000
#define BCHP_SDS_CWC_SPUR_FCW4_reserved0_SHIFT                     29

/* SDS_CWC :: SPUR_FCW4 :: cwc_spur_fcw4 [28:00] */
#define BCHP_SDS_CWC_SPUR_FCW4_cwc_spur_fcw4_MASK                  0x1fffffff
#define BCHP_SDS_CWC_SPUR_FCW4_cwc_spur_fcw4_SHIFT                 0
#define BCHP_SDS_CWC_SPUR_FCW4_cwc_spur_fcw4_DEFAULT               0

/***************************************************************************
 *SPUR_FCW5 - CWC5 NCO frequency control word
 ***************************************************************************/
/* SDS_CWC :: SPUR_FCW5 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_SPUR_FCW5_reserved0_MASK                      0xe0000000
#define BCHP_SDS_CWC_SPUR_FCW5_reserved0_SHIFT                     29

/* SDS_CWC :: SPUR_FCW5 :: cwc_spur_fcw5 [28:00] */
#define BCHP_SDS_CWC_SPUR_FCW5_cwc_spur_fcw5_MASK                  0x1fffffff
#define BCHP_SDS_CWC_SPUR_FCW5_cwc_spur_fcw5_SHIFT                 0
#define BCHP_SDS_CWC_SPUR_FCW5_cwc_spur_fcw5_DEFAULT               0

/***************************************************************************
 *SPUR_FCW6 - CWC6 NCO frequency control word
 ***************************************************************************/
/* SDS_CWC :: SPUR_FCW6 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_SPUR_FCW6_reserved0_MASK                      0xe0000000
#define BCHP_SDS_CWC_SPUR_FCW6_reserved0_SHIFT                     29

/* SDS_CWC :: SPUR_FCW6 :: cwc_spur_fcw6 [28:00] */
#define BCHP_SDS_CWC_SPUR_FCW6_cwc_spur_fcw6_MASK                  0x1fffffff
#define BCHP_SDS_CWC_SPUR_FCW6_cwc_spur_fcw6_SHIFT                 0
#define BCHP_SDS_CWC_SPUR_FCW6_cwc_spur_fcw6_DEFAULT               0

/***************************************************************************
 *LFC1 - CWC1 Loop Filter Coefficients
 ***************************************************************************/
/* SDS_CWC :: LFC1 :: LF_CINT [31:16] */
#define BCHP_SDS_CWC_LFC1_LF_CINT_MASK                             0xffff0000
#define BCHP_SDS_CWC_LFC1_LF_CINT_SHIFT                            16
#define BCHP_SDS_CWC_LFC1_LF_CINT_DEFAULT                          0

/* SDS_CWC :: LFC1 :: LF_CLIN [15:00] */
#define BCHP_SDS_CWC_LFC1_LF_CLIN_MASK                             0x0000ffff
#define BCHP_SDS_CWC_LFC1_LF_CLIN_SHIFT                            0
#define BCHP_SDS_CWC_LFC1_LF_CLIN_DEFAULT                          0

/***************************************************************************
 *LFC2 - CWC2 Loop Filter Coefficients
 ***************************************************************************/
/* SDS_CWC :: LFC2 :: LF_CINT [31:16] */
#define BCHP_SDS_CWC_LFC2_LF_CINT_MASK                             0xffff0000
#define BCHP_SDS_CWC_LFC2_LF_CINT_SHIFT                            16
#define BCHP_SDS_CWC_LFC2_LF_CINT_DEFAULT                          0

/* SDS_CWC :: LFC2 :: LF_CLIN [15:00] */
#define BCHP_SDS_CWC_LFC2_LF_CLIN_MASK                             0x0000ffff
#define BCHP_SDS_CWC_LFC2_LF_CLIN_SHIFT                            0
#define BCHP_SDS_CWC_LFC2_LF_CLIN_DEFAULT                          0

/***************************************************************************
 *LFC3 - CWC3 Loop Filter Coefficients
 ***************************************************************************/
/* SDS_CWC :: LFC3 :: LF_CINT [31:16] */
#define BCHP_SDS_CWC_LFC3_LF_CINT_MASK                             0xffff0000
#define BCHP_SDS_CWC_LFC3_LF_CINT_SHIFT                            16
#define BCHP_SDS_CWC_LFC3_LF_CINT_DEFAULT                          0

/* SDS_CWC :: LFC3 :: LF_CLIN [15:00] */
#define BCHP_SDS_CWC_LFC3_LF_CLIN_MASK                             0x0000ffff
#define BCHP_SDS_CWC_LFC3_LF_CLIN_SHIFT                            0
#define BCHP_SDS_CWC_LFC3_LF_CLIN_DEFAULT                          0

/***************************************************************************
 *LFC4 - CWC4 Loop Filter Coefficients
 ***************************************************************************/
/* SDS_CWC :: LFC4 :: LF_CINT [31:16] */
#define BCHP_SDS_CWC_LFC4_LF_CINT_MASK                             0xffff0000
#define BCHP_SDS_CWC_LFC4_LF_CINT_SHIFT                            16
#define BCHP_SDS_CWC_LFC4_LF_CINT_DEFAULT                          0

/* SDS_CWC :: LFC4 :: LF_CLIN [15:00] */
#define BCHP_SDS_CWC_LFC4_LF_CLIN_MASK                             0x0000ffff
#define BCHP_SDS_CWC_LFC4_LF_CLIN_SHIFT                            0
#define BCHP_SDS_CWC_LFC4_LF_CLIN_DEFAULT                          0

/***************************************************************************
 *LFC5 - CWC5 Loop Filter Coefficients
 ***************************************************************************/
/* SDS_CWC :: LFC5 :: LF_CINT [31:16] */
#define BCHP_SDS_CWC_LFC5_LF_CINT_MASK                             0xffff0000
#define BCHP_SDS_CWC_LFC5_LF_CINT_SHIFT                            16
#define BCHP_SDS_CWC_LFC5_LF_CINT_DEFAULT                          0

/* SDS_CWC :: LFC5 :: LF_CLIN [15:00] */
#define BCHP_SDS_CWC_LFC5_LF_CLIN_MASK                             0x0000ffff
#define BCHP_SDS_CWC_LFC5_LF_CLIN_SHIFT                            0
#define BCHP_SDS_CWC_LFC5_LF_CLIN_DEFAULT                          0

/***************************************************************************
 *LFC6 - CWC6 Loop Filter Coefficients
 ***************************************************************************/
/* SDS_CWC :: LFC6 :: LF_CINT [31:16] */
#define BCHP_SDS_CWC_LFC6_LF_CINT_MASK                             0xffff0000
#define BCHP_SDS_CWC_LFC6_LF_CINT_SHIFT                            16
#define BCHP_SDS_CWC_LFC6_LF_CINT_DEFAULT                          0

/* SDS_CWC :: LFC6 :: LF_CLIN [15:00] */
#define BCHP_SDS_CWC_LFC6_LF_CLIN_MASK                             0x0000ffff
#define BCHP_SDS_CWC_LFC6_LF_CLIN_SHIFT                            0
#define BCHP_SDS_CWC_LFC6_LF_CLIN_DEFAULT                          0

/***************************************************************************
 *INT1 - CWC1 Loop Filter INtegrator
 ***************************************************************************/
/* SDS_CWC :: INT1 :: CWC_INT [31:00] */
#define BCHP_SDS_CWC_INT1_CWC_INT_MASK                             0xffffffff
#define BCHP_SDS_CWC_INT1_CWC_INT_SHIFT                            0
#define BCHP_SDS_CWC_INT1_CWC_INT_DEFAULT                          0

/***************************************************************************
 *INT2 - CWC2 Loop Filter INtegrator
 ***************************************************************************/
/* SDS_CWC :: INT2 :: CWC_INT [31:00] */
#define BCHP_SDS_CWC_INT2_CWC_INT_MASK                             0xffffffff
#define BCHP_SDS_CWC_INT2_CWC_INT_SHIFT                            0
#define BCHP_SDS_CWC_INT2_CWC_INT_DEFAULT                          0

/***************************************************************************
 *INT3 - CWC3 Loop Filter INtegrator
 ***************************************************************************/
/* SDS_CWC :: INT3 :: CWC_INT [31:00] */
#define BCHP_SDS_CWC_INT3_CWC_INT_MASK                             0xffffffff
#define BCHP_SDS_CWC_INT3_CWC_INT_SHIFT                            0
#define BCHP_SDS_CWC_INT3_CWC_INT_DEFAULT                          0

/***************************************************************************
 *INT4 - CWC4 Loop Filter INtegrator
 ***************************************************************************/
/* SDS_CWC :: INT4 :: CWC_INT [31:00] */
#define BCHP_SDS_CWC_INT4_CWC_INT_MASK                             0xffffffff
#define BCHP_SDS_CWC_INT4_CWC_INT_SHIFT                            0
#define BCHP_SDS_CWC_INT4_CWC_INT_DEFAULT                          0

/***************************************************************************
 *INT5 - CWC5 Loop Filter INtegrator
 ***************************************************************************/
/* SDS_CWC :: INT5 :: CWC_INT [31:00] */
#define BCHP_SDS_CWC_INT5_CWC_INT_MASK                             0xffffffff
#define BCHP_SDS_CWC_INT5_CWC_INT_SHIFT                            0
#define BCHP_SDS_CWC_INT5_CWC_INT_DEFAULT                          0

/***************************************************************************
 *INT6 - CWC6 Loop Filter INtegrator
 ***************************************************************************/
/* SDS_CWC :: INT6 :: CWC_INT [31:00] */
#define BCHP_SDS_CWC_INT6_CWC_INT_MASK                             0xffffffff
#define BCHP_SDS_CWC_INT6_CWC_INT_SHIFT                            0
#define BCHP_SDS_CWC_INT6_CWC_INT_DEFAULT                          0

/***************************************************************************
 *COEFF_RWCTRL - CWC Coefficient Read/Write Control
 ***************************************************************************/
/* SDS_CWC :: COEFF_RWCTRL :: reserved0 [31:06] */
#define BCHP_SDS_CWC_COEFF_RWCTRL_reserved0_MASK                   0xffffffc0
#define BCHP_SDS_CWC_COEFF_RWCTRL_reserved0_SHIFT                  6

/* SDS_CWC :: COEFF_RWCTRL :: reserved_for_eco1 [05:05] */
#define BCHP_SDS_CWC_COEFF_RWCTRL_reserved_for_eco1_MASK           0x00000020
#define BCHP_SDS_CWC_COEFF_RWCTRL_reserved_for_eco1_SHIFT          5
#define BCHP_SDS_CWC_COEFF_RWCTRL_reserved_for_eco1_DEFAULT        0

/* SDS_CWC :: COEFF_RWCTRL :: cwc_coeff_rw_en [04:04] */
#define BCHP_SDS_CWC_COEFF_RWCTRL_cwc_coeff_rw_en_MASK             0x00000010
#define BCHP_SDS_CWC_COEFF_RWCTRL_cwc_coeff_rw_en_SHIFT            4
#define BCHP_SDS_CWC_COEFF_RWCTRL_cwc_coeff_rw_en_DEFAULT          0

/* SDS_CWC :: COEFF_RWCTRL :: cwc_coeff_bytesel [03:03] */
#define BCHP_SDS_CWC_COEFF_RWCTRL_cwc_coeff_bytesel_MASK           0x00000008
#define BCHP_SDS_CWC_COEFF_RWCTRL_cwc_coeff_bytesel_SHIFT          3
#define BCHP_SDS_CWC_COEFF_RWCTRL_cwc_coeff_bytesel_DEFAULT        0

/* SDS_CWC :: COEFF_RWCTRL :: cwc_coeff_addr [02:00] */
#define BCHP_SDS_CWC_COEFF_RWCTRL_cwc_coeff_addr_MASK              0x00000007
#define BCHP_SDS_CWC_COEFF_RWCTRL_cwc_coeff_addr_SHIFT             0
#define BCHP_SDS_CWC_COEFF_RWCTRL_cwc_coeff_addr_DEFAULT           0

/***************************************************************************
 *COEFF - CWC Coefficients
 ***************************************************************************/
/* SDS_CWC :: COEFF :: cwc_coeff_i [31:16] */
#define BCHP_SDS_CWC_COEFF_cwc_coeff_i_MASK                        0xffff0000
#define BCHP_SDS_CWC_COEFF_cwc_coeff_i_SHIFT                       16
#define BCHP_SDS_CWC_COEFF_cwc_coeff_i_DEFAULT                     0

/* SDS_CWC :: COEFF :: cwc_coeff_q [15:00] */
#define BCHP_SDS_CWC_COEFF_cwc_coeff_q_MASK                        0x0000ffff
#define BCHP_SDS_CWC_COEFF_cwc_coeff_q_SHIFT                       0
#define BCHP_SDS_CWC_COEFF_cwc_coeff_q_DEFAULT                     0

/***************************************************************************
 *FOFS1 - Frequency Offset for CWC1
 ***************************************************************************/
/* SDS_CWC :: FOFS1 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_FOFS1_reserved0_MASK                          0xe0000000
#define BCHP_SDS_CWC_FOFS1_reserved0_SHIFT                         29

/* SDS_CWC :: FOFS1 :: cwc_foffset1 [28:00] */
#define BCHP_SDS_CWC_FOFS1_cwc_foffset1_MASK                       0x1fffffff
#define BCHP_SDS_CWC_FOFS1_cwc_foffset1_SHIFT                      0
#define BCHP_SDS_CWC_FOFS1_cwc_foffset1_DEFAULT                    0

/***************************************************************************
 *FOFS2 - Frequency Offset for CWC2
 ***************************************************************************/
/* SDS_CWC :: FOFS2 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_FOFS2_reserved0_MASK                          0xe0000000
#define BCHP_SDS_CWC_FOFS2_reserved0_SHIFT                         29

/* SDS_CWC :: FOFS2 :: cwc_foffset2 [28:00] */
#define BCHP_SDS_CWC_FOFS2_cwc_foffset2_MASK                       0x1fffffff
#define BCHP_SDS_CWC_FOFS2_cwc_foffset2_SHIFT                      0
#define BCHP_SDS_CWC_FOFS2_cwc_foffset2_DEFAULT                    0

/***************************************************************************
 *FOFS3 - Frequency Offset for CWC3
 ***************************************************************************/
/* SDS_CWC :: FOFS3 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_FOFS3_reserved0_MASK                          0xe0000000
#define BCHP_SDS_CWC_FOFS3_reserved0_SHIFT                         29

/* SDS_CWC :: FOFS3 :: cwc_foffset3 [28:00] */
#define BCHP_SDS_CWC_FOFS3_cwc_foffset3_MASK                       0x1fffffff
#define BCHP_SDS_CWC_FOFS3_cwc_foffset3_SHIFT                      0
#define BCHP_SDS_CWC_FOFS3_cwc_foffset3_DEFAULT                    0

/***************************************************************************
 *FOFS4 - Frequency Offset for CWC4
 ***************************************************************************/
/* SDS_CWC :: FOFS4 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_FOFS4_reserved0_MASK                          0xe0000000
#define BCHP_SDS_CWC_FOFS4_reserved0_SHIFT                         29

/* SDS_CWC :: FOFS4 :: cwc_foffset4 [28:00] */
#define BCHP_SDS_CWC_FOFS4_cwc_foffset4_MASK                       0x1fffffff
#define BCHP_SDS_CWC_FOFS4_cwc_foffset4_SHIFT                      0
#define BCHP_SDS_CWC_FOFS4_cwc_foffset4_DEFAULT                    0

/***************************************************************************
 *FOFS5 - Frequency Offset for CWC5
 ***************************************************************************/
/* SDS_CWC :: FOFS5 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_FOFS5_reserved0_MASK                          0xe0000000
#define BCHP_SDS_CWC_FOFS5_reserved0_SHIFT                         29

/* SDS_CWC :: FOFS5 :: cwc_foffset5 [28:00] */
#define BCHP_SDS_CWC_FOFS5_cwc_foffset5_MASK                       0x1fffffff
#define BCHP_SDS_CWC_FOFS5_cwc_foffset5_SHIFT                      0
#define BCHP_SDS_CWC_FOFS5_cwc_foffset5_DEFAULT                    0

/***************************************************************************
 *FOFS6 - Frequency Offset for CWC6
 ***************************************************************************/
/* SDS_CWC :: FOFS6 :: reserved0 [31:29] */
#define BCHP_SDS_CWC_FOFS6_reserved0_MASK                          0xe0000000
#define BCHP_SDS_CWC_FOFS6_reserved0_SHIFT                         29

/* SDS_CWC :: FOFS6 :: cwc_foffset6 [28:00] */
#define BCHP_SDS_CWC_FOFS6_cwc_foffset6_MASK                       0x1fffffff
#define BCHP_SDS_CWC_FOFS6_cwc_foffset6_SHIFT                      0
#define BCHP_SDS_CWC_FOFS6_cwc_foffset6_DEFAULT                    0

#endif /* #ifndef BCHP_SDS_CWC_H__ */

/* End of File */
