`timescale 1ns / 1ps
module tb(

    );
    reg [3:0]a;
    reg [1:0]s;
    wire out;
    reg clk;
    DAY19MUX DUT(a,s,out);
    always #5 clk=~clk;
    initial begin
    #5 clk=1'b0;
    #10 a=4'b0101; s=2'b00;
    #10 a=4'b1100; s=2'b11;
    #10 a=4'b0110; s=2'b01;
    #10 a=4'b0010; s=2'b10;
    #10 $finish;
    end
    initial begin
    $dumpfile("DAY19MUX.vcd");
    $dumpvars(0,tb);
    $monitor($time,"a:%b,s:%b,out:%b",a,s,out);
    end
endmodule
