

================================================================
== Vitis HLS Report for 'dma_master_test_Pipeline_VITIS_LOOP_120_2'
================================================================
* Date:           Thu Apr 27 23:04:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dma-master-test
* Solution:       dma-master-test (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      104|  60.000 ns|  1.040 us|    6|  104|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_120_2  |        4|      102|         5|          2|          1|  1 ~ 50|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    125|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|     262|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     262|    229|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_131_p2        |         +|   0|  0|  38|          31|           1|
    |and_ln122_fu_151_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln120_fu_120_p2       |      icmp|   0|  0|  17|          31|          31|
    |success_index_4_fu_169_p3  |    select|   0|  0|  32|           1|          32|
    |t_final_2_fu_157_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_fu_145_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 125|          67|         101|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_t_final_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_x                |   9|          2|   31|         62|
    |success_index_1_fu_56             |   9|          2|   31|         62|
    |success_index_fu_48               |   9|          2|   32|         64|
    |t_final_fu_52                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 104|         23|  164|        329|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln122_reg_244                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln120_reg_222                |   1|   0|    1|          0|
    |success_index_1_fu_56             |  31|   0|   31|          0|
    |success_index_fu_48               |  32|   0|   32|          0|
    |t_final_1_reg_231                 |  32|   0|   32|          0|
    |t_final_2_reg_249                 |  32|   0|   32|          0|
    |t_final_fu_52                     |  32|   0|   32|          0|
    |t_final_load_1_reg_238            |  32|   0|   32|          0|
    |x_reg_216                         |  31|   0|   31|          0|
    |x_reg_216_pp0_iter1_reg           |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 262|   0|  262|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1411_p_din0        |  out|   32|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1411_p_din1        |  out|   32|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1411_p_opcode      |  out|    5|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1411_p_dout0       |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1411_p_ce          |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1415_p_din0        |  out|   32|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1415_p_din1        |  out|   32|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1415_p_opcode      |  out|    5|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1415_p_dout0       |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|grp_fu_1415_p_ce          |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_VITIS_LOOP_120_2|  return value|
|trunc_ln1                 |   in|   31|     ap_none|                                  trunc_ln1|        scalar|
|t_finals_address0         |  out|    6|   ap_memory|                                   t_finals|         array|
|t_finals_ce0              |  out|    1|   ap_memory|                                   t_finals|         array|
|t_finals_q0               |   in|   32|   ap_memory|                                   t_finals|         array|
|t_final_out               |  out|   32|      ap_vld|                                t_final_out|       pointer|
|t_final_out_ap_vld        |  out|    1|      ap_vld|                                t_final_out|       pointer|
|success_index_out         |  out|   32|      ap_vld|                          success_index_out|       pointer|
|success_index_out_ap_vld  |  out|    1|      ap_vld|                          success_index_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------------------+--------------+

