#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x1576613a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1576756a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x1576748b0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x158050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1576b3d90_0 .net "in", 31 0, o0x158050010;  0 drivers
v0x1576be400_0 .var "out", 31 0;
S_0x1576a9b10 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1580500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576be4c0_0 .net "clk", 0 0, o0x1580500d0;  0 drivers
o0x158050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1576be560_0 .net "data_address", 31 0, o0x158050100;  0 drivers
o0x158050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576be610_0 .net "data_read", 0 0, o0x158050130;  0 drivers
v0x1576be6c0_0 .var "data_readdata", 31 0;
o0x158050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576be770_0 .net "data_write", 0 0, o0x158050190;  0 drivers
o0x1580501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1576be850_0 .net "data_writedata", 31 0, o0x1580501c0;  0 drivers
S_0x1576a88a0 .scope module, "multu_tb" "multu_tb" 6 1;
 .timescale 0 0;
v0x1576cb660_0 .net "active", 0 0, L_0x1576d43c0;  1 drivers
v0x1576cb710_0 .var "clk", 0 0;
v0x1576cb820_0 .var "clk_enable", 0 0;
v0x1576cb8b0_0 .net "data_address", 31 0, v0x1576c9440_0;  1 drivers
v0x1576cb940_0 .net "data_read", 0 0, L_0x1576d3b20;  1 drivers
v0x1576cb9d0_0 .var "data_readdata", 31 0;
v0x1576cba60_0 .net "data_write", 0 0, L_0x1576d34d0;  1 drivers
v0x1576cbaf0_0 .net "data_writedata", 31 0, v0x1576c20e0_0;  1 drivers
v0x1576cbbc0_0 .net "instr_address", 31 0, L_0x1576d44f0;  1 drivers
v0x1576cbcd0_0 .var "instr_readdata", 31 0;
v0x1576cbd60_0 .net "register_v0", 31 0, L_0x1576d1f40;  1 drivers
v0x1576cbe30_0 .var "reset", 0 0;
S_0x1576be990 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x1576a88a0;
 .timescale 0 0;
v0x1576beb60_0 .var "expected", 63 0;
v0x1576bec20_0 .var "funct", 5 0;
v0x1576becd0_0 .var "i", 4 0;
v0x1576bed90_0 .var "imm", 15 0;
v0x1576bee40_0 .var "imm_instr", 31 0;
v0x1576bef30_0 .var "opcode", 5 0;
v0x1576befe0_0 .var "r_instr", 31 0;
v0x1576bf090_0 .var "rd", 4 0;
v0x1576bf140_0 .var "rs", 4 0;
v0x1576bf250_0 .var "rt", 4 0;
v0x1576bf300_0 .var "shamt", 4 0;
v0x1576bf3b0_0 .var "test", 31 0;
E_0x157694920 .event posedge, v0x1576c2450_0;
S_0x1576bf460 .scope module, "dut" "mips_cpu_harvard" 6 135, 7 1 0, S_0x1576a88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1576cceb0 .functor OR 1, L_0x1576ccb60, L_0x1576ccd70, C4<0>, C4<0>;
L_0x1576ccfa0 .functor BUFZ 1, L_0x1576cc650, C4<0>, C4<0>, C4<0>;
L_0x1576cd330 .functor BUFZ 1, L_0x1576cc770, C4<0>, C4<0>, C4<0>;
L_0x1576cd480 .functor AND 1, L_0x1576cc650, L_0x1576cd5d0, C4<1>, C4<1>;
L_0x1576cd770 .functor OR 1, L_0x1576cd480, L_0x1576cd4f0, C4<0>, C4<0>;
L_0x1576cd8b0 .functor OR 1, L_0x1576cd770, L_0x1576cd250, C4<0>, C4<0>;
L_0x1576cd9a0 .functor OR 1, L_0x1576cd8b0, L_0x1576cec40, C4<0>, C4<0>;
L_0x1576cda90 .functor OR 1, L_0x1576cd9a0, L_0x1576ce720, C4<0>, C4<0>;
L_0x1576ce5e0 .functor AND 1, L_0x1576ce0f0, L_0x1576ce210, C4<1>, C4<1>;
L_0x1576ce720 .functor OR 1, L_0x1576cde90, L_0x1576ce5e0, C4<0>, C4<0>;
L_0x1576cec40 .functor AND 1, L_0x1576ce3c0, L_0x1576ce8b0, C4<1>, C4<1>;
L_0x1576cf1c0 .functor OR 1, L_0x1576ceae0, L_0x1576cee70, C4<0>, C4<0>;
L_0x1576cc400 .functor OR 1, L_0x1576cf550, L_0x1576cf800, C4<0>, C4<0>;
L_0x1576cfbe0 .functor AND 1, L_0x1576cd150, L_0x1576cc400, C4<1>, C4<1>;
L_0x1576cfd70 .functor OR 1, L_0x1576cf9c0, L_0x1576cfeb0, C4<0>, C4<0>;
L_0x1576cfb70 .functor OR 1, L_0x1576cfd70, L_0x1576d0160, C4<0>, C4<0>;
L_0x1576d02c0 .functor AND 1, L_0x1576cc650, L_0x1576cfb70, C4<1>, C4<1>;
L_0x1576cff90 .functor AND 1, L_0x1576cc650, L_0x1576d0480, C4<1>, C4<1>;
L_0x1576ce500 .functor AND 1, L_0x1576cc650, L_0x1576d0000, C4<1>, C4<1>;
L_0x1576d0ed0 .functor AND 1, v0x1576c9320_0, v0x1576cb360_0, C4<1>, C4<1>;
L_0x1576d0f40 .functor AND 1, L_0x1576d0ed0, L_0x1576cda90, C4<1>, C4<1>;
L_0x1576d1240 .functor OR 1, L_0x1576ce720, L_0x1576cec40, C4<0>, C4<0>;
L_0x1576d1fb0 .functor BUFZ 32, L_0x1576d1be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1576d2160 .functor BUFZ 32, L_0x1576d1e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1576d2e00 .functor AND 1, v0x1576cb820_0, L_0x1576d02c0, C4<1>, C4<1>;
L_0x1576d2f40 .functor AND 1, L_0x1576d2e00, v0x1576c9320_0, C4<1>, C4<1>;
L_0x1576d1900 .functor AND 1, L_0x1576d2f40, L_0x1576d3090, C4<1>, C4<1>;
L_0x1576d3460 .functor AND 1, v0x1576c9320_0, v0x1576cb360_0, C4<1>, C4<1>;
L_0x1576d34d0 .functor AND 1, L_0x1576d3460, L_0x1576cdc20, C4<1>, C4<1>;
L_0x1576d31b0 .functor OR 1, L_0x1576d3380, L_0x1576d3670, C4<0>, C4<0>;
L_0x1576d39b0 .functor AND 1, L_0x1576d31b0, L_0x1576d32a0, C4<1>, C4<1>;
L_0x1576d3b20 .functor OR 1, L_0x1576cd250, L_0x1576d39b0, C4<0>, C4<0>;
L_0x1576d43c0 .functor BUFZ 1, v0x1576c9320_0, C4<0>, C4<0>, C4<0>;
L_0x1576d44f0 .functor BUFZ 32, v0x1576c93b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1576c4490_0 .net *"_ivl_102", 31 0, L_0x1576ce810;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c4520_0 .net *"_ivl_105", 25 0, L_0x1580884d8;  1 drivers
L_0x158088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c45b0_0 .net/2u *"_ivl_106", 31 0, L_0x158088520;  1 drivers
v0x1576c4640_0 .net *"_ivl_108", 0 0, L_0x1576ce3c0;  1 drivers
v0x1576c46d0_0 .net *"_ivl_111", 5 0, L_0x1576cea40;  1 drivers
L_0x158088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1576c4770_0 .net/2u *"_ivl_112", 5 0, L_0x158088568;  1 drivers
v0x1576c4820_0 .net *"_ivl_114", 0 0, L_0x1576ce8b0;  1 drivers
v0x1576c48c0_0 .net *"_ivl_118", 31 0, L_0x1576cedd0;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1576c4970_0 .net/2u *"_ivl_12", 5 0, L_0x1580880a0;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c4a80_0 .net *"_ivl_121", 25 0, L_0x1580885b0;  1 drivers
L_0x1580885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1576c4b30_0 .net/2u *"_ivl_122", 31 0, L_0x1580885f8;  1 drivers
v0x1576c4be0_0 .net *"_ivl_124", 0 0, L_0x1576ceae0;  1 drivers
v0x1576c4c80_0 .net *"_ivl_126", 31 0, L_0x1576cefa0;  1 drivers
L_0x158088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c4d30_0 .net *"_ivl_129", 25 0, L_0x158088640;  1 drivers
L_0x158088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1576c4de0_0 .net/2u *"_ivl_130", 31 0, L_0x158088688;  1 drivers
v0x1576c4e90_0 .net *"_ivl_132", 0 0, L_0x1576cee70;  1 drivers
v0x1576c4f30_0 .net *"_ivl_136", 31 0, L_0x1576cf2b0;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c50c0_0 .net *"_ivl_139", 25 0, L_0x1580886d0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c5150_0 .net/2u *"_ivl_140", 31 0, L_0x158088718;  1 drivers
v0x1576c5200_0 .net *"_ivl_142", 0 0, L_0x1576cd150;  1 drivers
v0x1576c52a0_0 .net *"_ivl_145", 5 0, L_0x1576cf660;  1 drivers
L_0x158088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1576c5350_0 .net/2u *"_ivl_146", 5 0, L_0x158088760;  1 drivers
v0x1576c5400_0 .net *"_ivl_148", 0 0, L_0x1576cf550;  1 drivers
v0x1576c54a0_0 .net *"_ivl_151", 5 0, L_0x1576cf920;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1576c5550_0 .net/2u *"_ivl_152", 5 0, L_0x1580887a8;  1 drivers
v0x1576c5600_0 .net *"_ivl_154", 0 0, L_0x1576cf800;  1 drivers
v0x1576c56a0_0 .net *"_ivl_157", 0 0, L_0x1576cc400;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1576c5740_0 .net/2u *"_ivl_16", 5 0, L_0x1580880e8;  1 drivers
v0x1576c57f0_0 .net *"_ivl_161", 1 0, L_0x1576cfc90;  1 drivers
L_0x1580887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1576c58a0_0 .net/2u *"_ivl_162", 1 0, L_0x1580887f0;  1 drivers
v0x1576c5950_0 .net *"_ivl_164", 0 0, L_0x1576cf9c0;  1 drivers
L_0x158088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1576c59f0_0 .net/2u *"_ivl_166", 5 0, L_0x158088838;  1 drivers
v0x1576c5aa0_0 .net *"_ivl_168", 0 0, L_0x1576cfeb0;  1 drivers
v0x1576c4fd0_0 .net *"_ivl_171", 0 0, L_0x1576cfd70;  1 drivers
L_0x158088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1576c5d30_0 .net/2u *"_ivl_172", 5 0, L_0x158088880;  1 drivers
v0x1576c5dc0_0 .net *"_ivl_174", 0 0, L_0x1576d0160;  1 drivers
v0x1576c5e50_0 .net *"_ivl_177", 0 0, L_0x1576cfb70;  1 drivers
L_0x1580888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1576c5ee0_0 .net/2u *"_ivl_180", 5 0, L_0x1580888c8;  1 drivers
v0x1576c5f80_0 .net *"_ivl_182", 0 0, L_0x1576d0480;  1 drivers
L_0x158088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1576c6020_0 .net/2u *"_ivl_186", 5 0, L_0x158088910;  1 drivers
v0x1576c60d0_0 .net *"_ivl_188", 0 0, L_0x1576d0000;  1 drivers
L_0x158088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1576c6170_0 .net/2u *"_ivl_196", 4 0, L_0x158088958;  1 drivers
v0x1576c6220_0 .net *"_ivl_199", 4 0, L_0x1576d05c0;  1 drivers
v0x1576c62d0_0 .net *"_ivl_20", 31 0, L_0x1576cc9c0;  1 drivers
v0x1576c6380_0 .net *"_ivl_201", 4 0, L_0x1576d0b80;  1 drivers
v0x1576c6430_0 .net *"_ivl_202", 4 0, L_0x1576d0c20;  1 drivers
v0x1576c64e0_0 .net *"_ivl_207", 0 0, L_0x1576d0ed0;  1 drivers
v0x1576c6580_0 .net *"_ivl_211", 0 0, L_0x1576d1240;  1 drivers
L_0x1580889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1576c6620_0 .net/2u *"_ivl_212", 31 0, L_0x1580889a0;  1 drivers
v0x1576c66d0_0 .net *"_ivl_214", 31 0, L_0x1576d1330;  1 drivers
v0x1576c6780_0 .net *"_ivl_216", 31 0, L_0x1576d0cc0;  1 drivers
v0x1576c6830_0 .net *"_ivl_218", 31 0, L_0x1576d15d0;  1 drivers
v0x1576c68e0_0 .net *"_ivl_220", 31 0, L_0x1576d1490;  1 drivers
v0x1576c6990_0 .net *"_ivl_229", 0 0, L_0x1576d2e00;  1 drivers
L_0x158088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c6a30_0 .net *"_ivl_23", 25 0, L_0x158088130;  1 drivers
v0x1576c6ae0_0 .net *"_ivl_231", 0 0, L_0x1576d2f40;  1 drivers
v0x1576c6b80_0 .net *"_ivl_232", 31 0, L_0x1576d2fb0;  1 drivers
L_0x158088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c6c30_0 .net *"_ivl_235", 30 0, L_0x158088ac0;  1 drivers
L_0x158088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1576c6ce0_0 .net/2u *"_ivl_236", 31 0, L_0x158088b08;  1 drivers
v0x1576c6d90_0 .net *"_ivl_238", 0 0, L_0x1576d3090;  1 drivers
L_0x158088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1576c6e30_0 .net/2u *"_ivl_24", 31 0, L_0x158088178;  1 drivers
v0x1576c6ee0_0 .net *"_ivl_243", 0 0, L_0x1576d3460;  1 drivers
L_0x158088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1576c6f80_0 .net/2u *"_ivl_246", 5 0, L_0x158088b50;  1 drivers
L_0x158088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1576c7030_0 .net/2u *"_ivl_250", 5 0, L_0x158088b98;  1 drivers
v0x1576c70e0_0 .net *"_ivl_257", 0 0, L_0x1576d32a0;  1 drivers
v0x1576c5b40_0 .net *"_ivl_259", 0 0, L_0x1576d39b0;  1 drivers
v0x1576c5be0_0 .net *"_ivl_26", 0 0, L_0x1576ccb60;  1 drivers
L_0x158088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x1576c5c80_0 .net/2u *"_ivl_262", 5 0, L_0x158088be0;  1 drivers
L_0x158088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1576c7170_0 .net/2u *"_ivl_266", 5 0, L_0x158088c28;  1 drivers
v0x1576c7220_0 .net *"_ivl_271", 15 0, L_0x1576d4060;  1 drivers
v0x1576c72d0_0 .net *"_ivl_272", 17 0, L_0x1576d3c10;  1 drivers
L_0x158088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1576c7380_0 .net *"_ivl_275", 1 0, L_0x158088cb8;  1 drivers
v0x1576c7430_0 .net *"_ivl_278", 15 0, L_0x1576d4320;  1 drivers
v0x1576c74e0_0 .net *"_ivl_28", 31 0, L_0x1576ccc80;  1 drivers
L_0x158088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1576c7590_0 .net *"_ivl_280", 1 0, L_0x158088d00;  1 drivers
v0x1576c7640_0 .net *"_ivl_283", 0 0, L_0x1576d4240;  1 drivers
L_0x158088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1576c76f0_0 .net/2u *"_ivl_284", 13 0, L_0x158088d48;  1 drivers
L_0x158088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c77a0_0 .net/2u *"_ivl_286", 13 0, L_0x158088d90;  1 drivers
v0x1576c7850_0 .net *"_ivl_288", 13 0, L_0x1576d45e0;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c7900_0 .net *"_ivl_31", 25 0, L_0x1580881c0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1576c79b0_0 .net/2u *"_ivl_32", 31 0, L_0x158088208;  1 drivers
v0x1576c7a60_0 .net *"_ivl_34", 0 0, L_0x1576ccd70;  1 drivers
v0x1576c7b00_0 .net *"_ivl_4", 31 0, L_0x1576cc520;  1 drivers
v0x1576c7bb0_0 .net *"_ivl_41", 2 0, L_0x1576cd050;  1 drivers
L_0x158088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1576c7c60_0 .net/2u *"_ivl_42", 2 0, L_0x158088250;  1 drivers
v0x1576c7d10_0 .net *"_ivl_49", 2 0, L_0x1576cd3e0;  1 drivers
L_0x158088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1576c7dc0_0 .net/2u *"_ivl_50", 2 0, L_0x158088298;  1 drivers
v0x1576c7e70_0 .net *"_ivl_55", 0 0, L_0x1576cd5d0;  1 drivers
v0x1576c7f10_0 .net *"_ivl_57", 0 0, L_0x1576cd480;  1 drivers
v0x1576c7fb0_0 .net *"_ivl_59", 0 0, L_0x1576cd770;  1 drivers
v0x1576c8050_0 .net *"_ivl_61", 0 0, L_0x1576cd8b0;  1 drivers
v0x1576c80f0_0 .net *"_ivl_63", 0 0, L_0x1576cd9a0;  1 drivers
v0x1576c8190_0 .net *"_ivl_67", 2 0, L_0x1576cdb60;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1576c8240_0 .net/2u *"_ivl_68", 2 0, L_0x1580882e0;  1 drivers
L_0x158088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c82f0_0 .net *"_ivl_7", 25 0, L_0x158088010;  1 drivers
v0x1576c83a0_0 .net *"_ivl_72", 31 0, L_0x1576cddf0;  1 drivers
L_0x158088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c8450_0 .net *"_ivl_75", 25 0, L_0x158088328;  1 drivers
L_0x158088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1576c8500_0 .net/2u *"_ivl_76", 31 0, L_0x158088370;  1 drivers
v0x1576c85b0_0 .net *"_ivl_78", 0 0, L_0x1576cde90;  1 drivers
L_0x158088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c8650_0 .net/2u *"_ivl_8", 31 0, L_0x158088058;  1 drivers
v0x1576c8700_0 .net *"_ivl_80", 31 0, L_0x1576ce050;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c87b0_0 .net *"_ivl_83", 25 0, L_0x1580883b8;  1 drivers
L_0x158088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1576c8860_0 .net/2u *"_ivl_84", 31 0, L_0x158088400;  1 drivers
v0x1576c8910_0 .net *"_ivl_86", 0 0, L_0x1576ce0f0;  1 drivers
v0x1576c89b0_0 .net *"_ivl_89", 0 0, L_0x1576cdfb0;  1 drivers
v0x1576c8a60_0 .net *"_ivl_90", 31 0, L_0x1576ce2c0;  1 drivers
L_0x158088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576c8b10_0 .net *"_ivl_93", 30 0, L_0x158088448;  1 drivers
L_0x158088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1576c8bc0_0 .net/2u *"_ivl_94", 31 0, L_0x158088490;  1 drivers
v0x1576c8c70_0 .net *"_ivl_96", 0 0, L_0x1576ce210;  1 drivers
v0x1576c8d10_0 .net *"_ivl_99", 0 0, L_0x1576ce5e0;  1 drivers
v0x1576c8db0_0 .net "active", 0 0, L_0x1576d43c0;  alias, 1 drivers
v0x1576c8e50_0 .net "alu_op1", 31 0, L_0x1576d1fb0;  1 drivers
v0x1576c8ef0_0 .net "alu_op2", 31 0, L_0x1576d2160;  1 drivers
v0x1576c8f90_0 .net "alui_instr", 0 0, L_0x1576cd4f0;  1 drivers
v0x1576c9030_0 .net "b_flag", 0 0, v0x1576c00c0_0;  1 drivers
v0x1576c90e0_0 .net "b_imm", 17 0, L_0x1576d4120;  1 drivers
v0x1576c9170_0 .net "b_offset", 31 0, L_0x1576d4760;  1 drivers
v0x1576c9200_0 .net "clk", 0 0, v0x1576cb710_0;  1 drivers
v0x1576c9290_0 .net "clk_enable", 0 0, v0x1576cb820_0;  1 drivers
v0x1576c9320_0 .var "cpu_active", 0 0;
v0x1576c93b0_0 .var "curr_addr", 31 0;
v0x1576c9440_0 .var "data_address", 31 0;
v0x1576c94e0_0 .net "data_read", 0 0, L_0x1576d3b20;  alias, 1 drivers
v0x1576c9580_0 .net "data_readdata", 31 0, v0x1576cb9d0_0;  1 drivers
v0x1576c9660_0 .net "data_write", 0 0, L_0x1576d34d0;  alias, 1 drivers
v0x1576c9700_0 .net "data_writedata", 31 0, v0x1576c20e0_0;  alias, 1 drivers
v0x1576c97a0_0 .var "delay_slot", 31 0;
v0x1576c9840_0 .net "effective_addr", 31 0, v0x1576c0480_0;  1 drivers
v0x1576c98e0_0 .net "funct_code", 5 0, L_0x1576cc480;  1 drivers
v0x1576c9990_0 .net "hi_out", 31 0, v0x1576c24e0_0;  1 drivers
v0x1576c9a50_0 .net "hl_reg_enable", 0 0, L_0x1576d1900;  1 drivers
v0x1576c9b20_0 .net "instr_address", 31 0, L_0x1576d44f0;  alias, 1 drivers
v0x1576c9bc0_0 .net "instr_opcode", 5 0, L_0x1576cc320;  1 drivers
v0x1576c9c60_0 .net "instr_readdata", 31 0, v0x1576cbcd0_0;  1 drivers
v0x1576c9d30_0 .net "j_imm", 0 0, L_0x1576cf1c0;  1 drivers
v0x1576c9dd0_0 .net "j_reg", 0 0, L_0x1576cfbe0;  1 drivers
v0x1576c9e70_0 .net "link_const", 0 0, L_0x1576ce720;  1 drivers
v0x1576c9f10_0 .net "link_reg", 0 0, L_0x1576cec40;  1 drivers
v0x1576c9fb0_0 .net "lo_out", 31 0, v0x1576c2bf0_0;  1 drivers
v0x1576ca050_0 .net "load_data", 31 0, v0x1576c1530_0;  1 drivers
v0x1576ca100_0 .net "load_instr", 0 0, L_0x1576cd250;  1 drivers
v0x1576ca190_0 .net "lw", 0 0, L_0x1576cc770;  1 drivers
v0x1576ca230_0 .net "lwl", 0 0, L_0x1576d35c0;  1 drivers
v0x1576ca2d0_0 .net "lwr", 0 0, L_0x1576d3750;  1 drivers
v0x1576ca370_0 .net "mem_to_reg", 0 0, L_0x1576cd330;  1 drivers
v0x1576ca410_0 .net "mfhi", 0 0, L_0x1576cff90;  1 drivers
v0x1576ca4b0_0 .net "mflo", 0 0, L_0x1576ce500;  1 drivers
v0x1576ca550_0 .net "movefrom", 0 0, L_0x1576cceb0;  1 drivers
v0x1576ca5f0_0 .net "muldiv", 0 0, L_0x1576d02c0;  1 drivers
v0x1576ca690_0 .var "next_delay_slot", 31 0;
v0x1576ca740_0 .net "partial_store", 0 0, L_0x1576d31b0;  1 drivers
v0x1576ca7e0_0 .net "r_format", 0 0, L_0x1576cc650;  1 drivers
v0x1576ca880_0 .net "reg_a_read_data", 31 0, L_0x1576d1be0;  1 drivers
v0x1576ca940_0 .net "reg_a_read_index", 4 0, L_0x1576d0920;  1 drivers
v0x1576ca9f0_0 .net "reg_b_read_data", 31 0, L_0x1576d1e90;  1 drivers
v0x1576caac0_0 .net "reg_b_read_index", 4 0, L_0x1576d0520;  1 drivers
v0x1576cab60_0 .net "reg_dst", 0 0, L_0x1576ccfa0;  1 drivers
v0x1576cabf0_0 .net "reg_write", 0 0, L_0x1576cda90;  1 drivers
v0x1576cac90_0 .net "reg_write_data", 31 0, L_0x1576d1860;  1 drivers
v0x1576cad50_0 .net "reg_write_enable", 0 0, L_0x1576d0f40;  1 drivers
v0x1576cae00_0 .net "reg_write_index", 4 0, L_0x1576d0a80;  1 drivers
v0x1576caeb0_0 .net "register_v0", 31 0, L_0x1576d1f40;  alias, 1 drivers
v0x1576caf60_0 .net "reset", 0 0, v0x1576cbe30_0;  1 drivers
v0x1576caff0_0 .net "result", 31 0, v0x1576c08d0_0;  1 drivers
v0x1576cb0a0_0 .net "result_hi", 31 0, v0x1576c0270_0;  1 drivers
v0x1576cb170_0 .net "result_lo", 31 0, v0x1576c03d0_0;  1 drivers
v0x1576cb240_0 .net "sb", 0 0, L_0x1576d3380;  1 drivers
v0x1576cb2d0_0 .net "sh", 0 0, L_0x1576d3670;  1 drivers
v0x1576cb360_0 .var "state", 0 0;
v0x1576cb400_0 .net "store_instr", 0 0, L_0x1576cdc20;  1 drivers
v0x1576cb4a0_0 .net "sw", 0 0, L_0x1576cc8e0;  1 drivers
E_0x1576beed0/0 .event edge, v0x1576c00c0_0, v0x1576c97a0_0, v0x1576c9170_0, v0x1576c9d30_0;
E_0x1576beed0/1 .event edge, v0x1576c0320_0, v0x1576c9dd0_0, v0x1576c38b0_0, v0x1576c93b0_0;
E_0x1576beed0 .event/or E_0x1576beed0/0, E_0x1576beed0/1;
E_0x1576bf7f0 .event edge, v0x1576ca230_0, v0x1576ca2d0_0, v0x1576c1de0_0, v0x1576c0480_0;
L_0x1576cc320 .part v0x1576cbcd0_0, 26, 6;
L_0x1576cc480 .part v0x1576cbcd0_0, 0, 6;
L_0x1576cc520 .concat [ 6 26 0 0], L_0x1576cc320, L_0x158088010;
L_0x1576cc650 .cmp/eq 32, L_0x1576cc520, L_0x158088058;
L_0x1576cc770 .cmp/eq 6, L_0x1576cc320, L_0x1580880a0;
L_0x1576cc8e0 .cmp/eq 6, L_0x1576cc320, L_0x1580880e8;
L_0x1576cc9c0 .concat [ 6 26 0 0], L_0x1576cc320, L_0x158088130;
L_0x1576ccb60 .cmp/eq 32, L_0x1576cc9c0, L_0x158088178;
L_0x1576ccc80 .concat [ 6 26 0 0], L_0x1576cc320, L_0x1580881c0;
L_0x1576ccd70 .cmp/eq 32, L_0x1576ccc80, L_0x158088208;
L_0x1576cd050 .part L_0x1576cc320, 3, 3;
L_0x1576cd250 .cmp/eq 3, L_0x1576cd050, L_0x158088250;
L_0x1576cd3e0 .part L_0x1576cc320, 3, 3;
L_0x1576cd4f0 .cmp/eq 3, L_0x1576cd3e0, L_0x158088298;
L_0x1576cd5d0 .reduce/nor L_0x1576d02c0;
L_0x1576cdb60 .part L_0x1576cc320, 3, 3;
L_0x1576cdc20 .cmp/eq 3, L_0x1576cdb60, L_0x1580882e0;
L_0x1576cddf0 .concat [ 6 26 0 0], L_0x1576cc320, L_0x158088328;
L_0x1576cde90 .cmp/eq 32, L_0x1576cddf0, L_0x158088370;
L_0x1576ce050 .concat [ 6 26 0 0], L_0x1576cc320, L_0x1580883b8;
L_0x1576ce0f0 .cmp/eq 32, L_0x1576ce050, L_0x158088400;
L_0x1576cdfb0 .part v0x1576cbcd0_0, 20, 1;
L_0x1576ce2c0 .concat [ 1 31 0 0], L_0x1576cdfb0, L_0x158088448;
L_0x1576ce210 .cmp/eq 32, L_0x1576ce2c0, L_0x158088490;
L_0x1576ce810 .concat [ 6 26 0 0], L_0x1576cc320, L_0x1580884d8;
L_0x1576ce3c0 .cmp/eq 32, L_0x1576ce810, L_0x158088520;
L_0x1576cea40 .part v0x1576cbcd0_0, 0, 6;
L_0x1576ce8b0 .cmp/eq 6, L_0x1576cea40, L_0x158088568;
L_0x1576cedd0 .concat [ 6 26 0 0], L_0x1576cc320, L_0x1580885b0;
L_0x1576ceae0 .cmp/eq 32, L_0x1576cedd0, L_0x1580885f8;
L_0x1576cefa0 .concat [ 6 26 0 0], L_0x1576cc320, L_0x158088640;
L_0x1576cee70 .cmp/eq 32, L_0x1576cefa0, L_0x158088688;
L_0x1576cf2b0 .concat [ 6 26 0 0], L_0x1576cc320, L_0x1580886d0;
L_0x1576cd150 .cmp/eq 32, L_0x1576cf2b0, L_0x158088718;
L_0x1576cf660 .part v0x1576cbcd0_0, 0, 6;
L_0x1576cf550 .cmp/eq 6, L_0x1576cf660, L_0x158088760;
L_0x1576cf920 .part v0x1576cbcd0_0, 0, 6;
L_0x1576cf800 .cmp/eq 6, L_0x1576cf920, L_0x1580887a8;
L_0x1576cfc90 .part L_0x1576cc480, 3, 2;
L_0x1576cf9c0 .cmp/eq 2, L_0x1576cfc90, L_0x1580887f0;
L_0x1576cfeb0 .cmp/eq 6, L_0x1576cc480, L_0x158088838;
L_0x1576d0160 .cmp/eq 6, L_0x1576cc480, L_0x158088880;
L_0x1576d0480 .cmp/eq 6, L_0x1576cc480, L_0x1580888c8;
L_0x1576d0000 .cmp/eq 6, L_0x1576cc480, L_0x158088910;
L_0x1576d0920 .part v0x1576cbcd0_0, 21, 5;
L_0x1576d0520 .part v0x1576cbcd0_0, 16, 5;
L_0x1576d05c0 .part v0x1576cbcd0_0, 11, 5;
L_0x1576d0b80 .part v0x1576cbcd0_0, 16, 5;
L_0x1576d0c20 .functor MUXZ 5, L_0x1576d0b80, L_0x1576d05c0, L_0x1576ccfa0, C4<>;
L_0x1576d0a80 .functor MUXZ 5, L_0x1576d0c20, L_0x158088958, L_0x1576ce720, C4<>;
L_0x1576d1330 .arith/sum 32, v0x1576c97a0_0, L_0x1580889a0;
L_0x1576d0cc0 .functor MUXZ 32, v0x1576c08d0_0, v0x1576c1530_0, L_0x1576cd330, C4<>;
L_0x1576d15d0 .functor MUXZ 32, L_0x1576d0cc0, v0x1576c2bf0_0, L_0x1576ce500, C4<>;
L_0x1576d1490 .functor MUXZ 32, L_0x1576d15d0, v0x1576c24e0_0, L_0x1576cff90, C4<>;
L_0x1576d1860 .functor MUXZ 32, L_0x1576d1490, L_0x1576d1330, L_0x1576d1240, C4<>;
L_0x1576d2fb0 .concat [ 1 31 0 0], v0x1576cb360_0, L_0x158088ac0;
L_0x1576d3090 .cmp/eq 32, L_0x1576d2fb0, L_0x158088b08;
L_0x1576d3380 .cmp/eq 6, L_0x1576cc320, L_0x158088b50;
L_0x1576d3670 .cmp/eq 6, L_0x1576cc320, L_0x158088b98;
L_0x1576d32a0 .reduce/nor v0x1576cb360_0;
L_0x1576d35c0 .cmp/eq 6, L_0x1576cc320, L_0x158088be0;
L_0x1576d3750 .cmp/eq 6, L_0x1576cc320, L_0x158088c28;
L_0x1576d4060 .part v0x1576cbcd0_0, 0, 16;
L_0x1576d3c10 .concat [ 16 2 0 0], L_0x1576d4060, L_0x158088cb8;
L_0x1576d4320 .part L_0x1576d3c10, 0, 16;
L_0x1576d4120 .concat [ 2 16 0 0], L_0x158088d00, L_0x1576d4320;
L_0x1576d4240 .part L_0x1576d4120, 17, 1;
L_0x1576d45e0 .functor MUXZ 14, L_0x158088d90, L_0x158088d48, L_0x1576d4240, C4<>;
L_0x1576d4760 .concat [ 18 14 0 0], L_0x1576d4120, L_0x1576d45e0;
S_0x1576bf840 .scope module, "cpu_alu" "alu" 7 149, 8 1 0, S_0x1576bf460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1576bfb90_0 .net *"_ivl_10", 15 0, L_0x1576d2a40;  1 drivers
L_0x158088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1576bfc50_0 .net/2u *"_ivl_14", 15 0, L_0x158088a78;  1 drivers
v0x1576bfd00_0 .net *"_ivl_17", 15 0, L_0x1576d2b80;  1 drivers
v0x1576bfdc0_0 .net *"_ivl_5", 0 0, L_0x1576cf700;  1 drivers
v0x1576bfe70_0 .net *"_ivl_6", 15 0, L_0x1576d2590;  1 drivers
v0x1576bff60_0 .net *"_ivl_9", 15 0, L_0x1576d2740;  1 drivers
v0x1576c0010_0 .net "addr_rt", 4 0, L_0x1576d2d60;  1 drivers
v0x1576c00c0_0 .var "b_flag", 0 0;
v0x1576c0160_0 .net "funct", 5 0, L_0x1576d22f0;  1 drivers
v0x1576c0270_0 .var "hi", 31 0;
v0x1576c0320_0 .net "instructionword", 31 0, v0x1576cbcd0_0;  alias, 1 drivers
v0x1576c03d0_0 .var "lo", 31 0;
v0x1576c0480_0 .var "memaddroffset", 31 0;
v0x1576c0530_0 .var "multresult", 63 0;
v0x1576c05e0_0 .net "op1", 31 0, L_0x1576d1fb0;  alias, 1 drivers
v0x1576c0690_0 .net "op2", 31 0, L_0x1576d2160;  alias, 1 drivers
v0x1576c0740_0 .net "opcode", 5 0, L_0x1576d2250;  1 drivers
v0x1576c08d0_0 .var "result", 31 0;
v0x1576c0960_0 .net "shamt", 4 0, L_0x1576d2cc0;  1 drivers
v0x1576c0a10_0 .net/s "sign_op1", 31 0, L_0x1576d1fb0;  alias, 1 drivers
v0x1576c0ad0_0 .net/s "sign_op2", 31 0, L_0x1576d2160;  alias, 1 drivers
v0x1576c0b60_0 .net "simmediatedata", 31 0, L_0x1576d2ae0;  1 drivers
v0x1576c0bf0_0 .net "simmediatedatas", 31 0, L_0x1576d2ae0;  alias, 1 drivers
v0x1576c0c80_0 .net "uimmediatedata", 31 0, L_0x1576d2c20;  1 drivers
v0x1576c0d10_0 .net "unsign_op1", 31 0, L_0x1576d1fb0;  alias, 1 drivers
v0x1576c0de0_0 .net "unsign_op2", 31 0, L_0x1576d2160;  alias, 1 drivers
v0x1576c0ec0_0 .var "unsigned_result", 31 0;
E_0x1576bfb00/0 .event edge, v0x1576c0740_0, v0x1576c0160_0, v0x1576c0690_0, v0x1576c0960_0;
E_0x1576bfb00/1 .event edge, v0x1576c05e0_0, v0x1576c0530_0, v0x1576c0010_0, v0x1576c0b60_0;
E_0x1576bfb00/2 .event edge, v0x1576c0c80_0, v0x1576c0ec0_0;
E_0x1576bfb00 .event/or E_0x1576bfb00/0, E_0x1576bfb00/1, E_0x1576bfb00/2;
L_0x1576d2250 .part v0x1576cbcd0_0, 26, 6;
L_0x1576d22f0 .part v0x1576cbcd0_0, 0, 6;
L_0x1576cf700 .part v0x1576cbcd0_0, 15, 1;
LS_0x1576d2590_0_0 .concat [ 1 1 1 1], L_0x1576cf700, L_0x1576cf700, L_0x1576cf700, L_0x1576cf700;
LS_0x1576d2590_0_4 .concat [ 1 1 1 1], L_0x1576cf700, L_0x1576cf700, L_0x1576cf700, L_0x1576cf700;
LS_0x1576d2590_0_8 .concat [ 1 1 1 1], L_0x1576cf700, L_0x1576cf700, L_0x1576cf700, L_0x1576cf700;
LS_0x1576d2590_0_12 .concat [ 1 1 1 1], L_0x1576cf700, L_0x1576cf700, L_0x1576cf700, L_0x1576cf700;
L_0x1576d2590 .concat [ 4 4 4 4], LS_0x1576d2590_0_0, LS_0x1576d2590_0_4, LS_0x1576d2590_0_8, LS_0x1576d2590_0_12;
L_0x1576d2740 .part v0x1576cbcd0_0, 0, 16;
L_0x1576d2a40 .concat [ 16 0 0 0], L_0x1576d2740;
L_0x1576d2ae0 .concat [ 16 16 0 0], L_0x1576d2a40, L_0x1576d2590;
L_0x1576d2b80 .part v0x1576cbcd0_0, 0, 16;
L_0x1576d2c20 .concat [ 16 16 0 0], L_0x1576d2b80, L_0x158088a78;
L_0x1576d2cc0 .part v0x1576cbcd0_0, 6, 5;
L_0x1576d2d60 .part v0x1576cbcd0_0, 16, 5;
S_0x1576c1010 .scope module, "cpu_load_block" "load_block" 7 107, 9 1 0, S_0x1576bf460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x1576c1260_0 .net "address", 31 0, v0x1576c0480_0;  alias, 1 drivers
v0x1576c1320_0 .net "datafromMem", 31 0, v0x1576cb9d0_0;  alias, 1 drivers
v0x1576c13c0_0 .net "instr_word", 31 0, v0x1576cbcd0_0;  alias, 1 drivers
v0x1576c1490_0 .net "opcode", 5 0, L_0x1576d0880;  1 drivers
v0x1576c1530_0 .var "out_transformed", 31 0;
v0x1576c1620_0 .net "whichbyte", 1 0, L_0x1576d1120;  1 drivers
E_0x1576c1230 .event edge, v0x1576c1490_0, v0x1576c1320_0, v0x1576c1620_0, v0x1576c0320_0;
L_0x1576d0880 .part v0x1576cbcd0_0, 26, 6;
L_0x1576d1120 .part v0x1576c0480_0, 0, 2;
S_0x1576c1710 .scope module, "dut" "store_block" 7 216, 10 1 0, S_0x1576bf460;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1576c19e0_0 .net *"_ivl_1", 1 0, L_0x1576d3830;  1 drivers
L_0x158088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1576c1aa0_0 .net *"_ivl_5", 0 0, L_0x158088c70;  1 drivers
v0x1576c1b50_0 .net "bytenum", 2 0, L_0x1576d3e00;  1 drivers
v0x1576c1c10_0 .net "dataword", 31 0, v0x1576cb9d0_0;  alias, 1 drivers
v0x1576c1cd0_0 .net "eff_addr", 31 0, v0x1576c0480_0;  alias, 1 drivers
v0x1576c1de0_0 .net "opcode", 5 0, L_0x1576cc320;  alias, 1 drivers
v0x1576c1e70_0 .net "regbyte", 7 0, L_0x1576d3ee0;  1 drivers
v0x1576c1f20_0 .net "reghalfword", 15 0, L_0x1576d3fa0;  1 drivers
v0x1576c1fd0_0 .net "regword", 31 0, L_0x1576d1e90;  alias, 1 drivers
v0x1576c20e0_0 .var "storedata", 31 0;
E_0x1576c1980/0 .event edge, v0x1576c1de0_0, v0x1576c1fd0_0, v0x1576c1b50_0, v0x1576c1e70_0;
E_0x1576c1980/1 .event edge, v0x1576c1320_0, v0x1576c1f20_0;
E_0x1576c1980 .event/or E_0x1576c1980/0, E_0x1576c1980/1;
L_0x1576d3830 .part v0x1576c0480_0, 0, 2;
L_0x1576d3e00 .concat [ 2 1 0 0], L_0x1576d3830, L_0x158088c70;
L_0x1576d3ee0 .part L_0x1576d1e90, 0, 8;
L_0x1576d3fa0 .part L_0x1576d1e90, 0, 16;
S_0x1576c2210 .scope module, "hi" "hl_reg" 7 176, 11 1 0, S_0x1576bf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1576c2450_0 .net "clk", 0 0, v0x1576cb710_0;  alias, 1 drivers
v0x1576c24e0_0 .var "data", 31 0;
v0x1576c2570_0 .net "data_in", 31 0, v0x1576c0270_0;  alias, 1 drivers
v0x1576c2640_0 .net "data_out", 31 0, v0x1576c24e0_0;  alias, 1 drivers
v0x1576c26e0_0 .net "enable", 0 0, L_0x1576d1900;  alias, 1 drivers
v0x1576c27c0_0 .net "reset", 0 0, v0x1576cbe30_0;  alias, 1 drivers
S_0x1576c28e0 .scope module, "lo" "hl_reg" 7 168, 11 1 0, S_0x1576bf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1576c2b60_0 .net "clk", 0 0, v0x1576cb710_0;  alias, 1 drivers
v0x1576c2bf0_0 .var "data", 31 0;
v0x1576c2c80_0 .net "data_in", 31 0, v0x1576c03d0_0;  alias, 1 drivers
v0x1576c2d50_0 .net "data_out", 31 0, v0x1576c2bf0_0;  alias, 1 drivers
v0x1576c2df0_0 .net "enable", 0 0, L_0x1576d1900;  alias, 1 drivers
v0x1576c2ec0_0 .net "reset", 0 0, v0x1576cbe30_0;  alias, 1 drivers
S_0x1576c2fd0 .scope module, "register" "regfile" 7 120, 12 1 0, S_0x1576bf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1576d1be0 .functor BUFZ 32, L_0x1576d1770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1576d1e90 .functor BUFZ 32, L_0x1576d1cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1576c3c30_2 .array/port v0x1576c3c30, 2;
L_0x1576d1f40 .functor BUFZ 32, v0x1576c3c30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1576c3300_0 .net *"_ivl_0", 31 0, L_0x1576d1770;  1 drivers
v0x1576c33c0_0 .net *"_ivl_10", 6 0, L_0x1576d1d70;  1 drivers
L_0x158088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1576c3460_0 .net *"_ivl_13", 1 0, L_0x158088a30;  1 drivers
v0x1576c3500_0 .net *"_ivl_2", 6 0, L_0x1576d1ac0;  1 drivers
L_0x1580889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1576c35b0_0 .net *"_ivl_5", 1 0, L_0x1580889e8;  1 drivers
v0x1576c36a0_0 .net *"_ivl_8", 31 0, L_0x1576d1cd0;  1 drivers
v0x1576c3750_0 .net "r_clk", 0 0, v0x1576cb710_0;  alias, 1 drivers
v0x1576c3820_0 .net "r_clk_enable", 0 0, v0x1576cb820_0;  alias, 1 drivers
v0x1576c38b0_0 .net "read_data1", 31 0, L_0x1576d1be0;  alias, 1 drivers
v0x1576c39c0_0 .net "read_data2", 31 0, L_0x1576d1e90;  alias, 1 drivers
v0x1576c3a70_0 .net "read_reg1", 4 0, L_0x1576d0920;  alias, 1 drivers
v0x1576c3b00_0 .net "read_reg2", 4 0, L_0x1576d0520;  alias, 1 drivers
v0x1576c3b90_0 .net "register_v0", 31 0, L_0x1576d1f40;  alias, 1 drivers
v0x1576c3c30 .array "registers", 0 31, 31 0;
v0x1576c3fd0_0 .net "reset", 0 0, v0x1576cbe30_0;  alias, 1 drivers
v0x1576c40a0_0 .net "write_control", 0 0, L_0x1576d0f40;  alias, 1 drivers
v0x1576c4140_0 .net "write_data", 31 0, L_0x1576d1860;  alias, 1 drivers
v0x1576c42d0_0 .net "write_reg", 4 0, L_0x1576d0a80;  alias, 1 drivers
L_0x1576d1770 .array/port v0x1576c3c30, L_0x1576d1ac0;
L_0x1576d1ac0 .concat [ 5 2 0 0], L_0x1576d0920, L_0x1580889e8;
L_0x1576d1cd0 .array/port v0x1576c3c30, L_0x1576d1d70;
L_0x1576d1d70 .concat [ 5 2 0 0], L_0x1576d0520, L_0x158088a30;
S_0x15769a470 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x158053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576cbf40_0 .net "clk", 0 0, o0x158053a30;  0 drivers
v0x1576cbff0_0 .var "curr_addr", 31 0;
o0x158053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576cc090_0 .net "enable", 0 0, o0x158053a90;  0 drivers
o0x158053ac0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1576cc120_0 .net "next_addr", 31 0, o0x158053ac0;  0 drivers
o0x158053af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1576cc1c0_0 .net "reset", 0 0, o0x158053af0;  0 drivers
E_0x1576bf640 .event posedge, v0x1576cbf40_0;
    .scope S_0x1576c1010;
T_0 ;
    %wait E_0x1576c1230;
    %load/vec4 v0x1576c1490_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x1576c1620_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x1576c1320_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x1576c1320_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x1576c1320_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x1576c1320_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x1576c1620_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1576c1320_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x1576c1620_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x1576c1320_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1576c1320_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x1576c1320_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1576c1320_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x1576c1620_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1576c1320_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1576c1320_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x1576c13c0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1576c1530_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1576c2fd0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1576c3c30, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x1576c2fd0;
T_2 ;
    %wait E_0x157694920;
    %load/vec4 v0x1576c3fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1576c3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1576c40a0_0;
    %load/vec4 v0x1576c42d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x1576c4140_0;
    %load/vec4 v0x1576c42d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1576c3c30, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1576bf840;
T_3 ;
    %wait E_0x1576bfb00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
    %load/vec4 v0x1576c0740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x1576c0160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x1576c0ad0_0;
    %ix/getv 4, v0x1576c0960_0;
    %shiftl 4;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x1576c0ad0_0;
    %ix/getv 4, v0x1576c0960_0;
    %shiftr 4;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x1576c0ad0_0;
    %ix/getv 4, v0x1576c0960_0;
    %shiftr/s 4;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x1576c0ad0_0;
    %load/vec4 v0x1576c0d10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x1576c0ad0_0;
    %load/vec4 v0x1576c0d10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x1576c0ad0_0;
    %load/vec4 v0x1576c0d10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x1576c0a10_0;
    %pad/s 64;
    %load/vec4 v0x1576c0ad0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1576c0530_0, 0, 64;
    %load/vec4 v0x1576c0530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1576c0270_0, 0, 32;
    %load/vec4 v0x1576c0530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1576c03d0_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x1576c0d10_0;
    %pad/u 64;
    %load/vec4 v0x1576c0de0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1576c0530_0, 0, 64;
    %load/vec4 v0x1576c0530_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1576c0270_0, 0, 32;
    %load/vec4 v0x1576c0530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1576c03d0_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0ad0_0;
    %mod/s;
    %store/vec4 v0x1576c0270_0, 0, 32;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0ad0_0;
    %div/s;
    %store/vec4 v0x1576c03d0_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0de0_0;
    %mod;
    %store/vec4 v0x1576c0270_0, 0, 32;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0de0_0;
    %div;
    %store/vec4 v0x1576c03d0_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x1576c05e0_0;
    %store/vec4 v0x1576c0270_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x1576c05e0_0;
    %store/vec4 v0x1576c03d0_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0ad0_0;
    %add;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0de0_0;
    %add;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0de0_0;
    %sub;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0de0_0;
    %and;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0de0_0;
    %or;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0de0_0;
    %xor;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0de0_0;
    %or;
    %inv;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0ad0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0de0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x1576c0010_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x1576c0a10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x1576c0a10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x1576c0a10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x1576c0a10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0ad0_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0690_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x1576c0a10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x1576c0a10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576c00c0_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0bf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0c80_0;
    %and;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0c80_0;
    %or;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x1576c0d10_0;
    %load/vec4 v0x1576c0c80_0;
    %xor;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x1576c0c80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1576c0ec0_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0480_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0480_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0480_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0480_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0480_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0480_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0480_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x1576c0a10_0;
    %load/vec4 v0x1576c0b60_0;
    %add;
    %store/vec4 v0x1576c0480_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1576c0ec0_0;
    %store/vec4 v0x1576c08d0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1576c28e0;
T_4 ;
    %wait E_0x157694920;
    %load/vec4 v0x1576c2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1576c2bf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1576c2df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1576c2c80_0;
    %assign/vec4 v0x1576c2bf0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1576c2210;
T_5 ;
    %wait E_0x157694920;
    %load/vec4 v0x1576c27c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1576c24e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1576c26e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1576c2570_0;
    %assign/vec4 v0x1576c24e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1576c1710;
T_6 ;
    %wait E_0x1576c1980;
    %load/vec4 v0x1576c1de0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1576c1fd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c20e0_0, 4, 8;
    %load/vec4 v0x1576c1fd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c20e0_0, 4, 8;
    %load/vec4 v0x1576c1fd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c20e0_0, 4, 8;
    %load/vec4 v0x1576c1fd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1576c20e0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1576c1de0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1576c1b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1576c1e70_0;
    %load/vec4 v0x1576c1c10_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c20e0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1576c1c10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1576c1e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576c1c10_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1576c20e0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1576c1c10_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1576c1e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576c1c10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c20e0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1576c1c10_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1576c1e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c20e0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1576c1de0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x1576c1b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x1576c1f20_0;
    %load/vec4 v0x1576c1c10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c20e0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1576c1c10_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1576c1f20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576c20e0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1576bf460;
T_7 ;
    %wait E_0x1576bf7f0;
    %load/vec4 v0x1576ca230_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1576ca2d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1576c9bc0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1576c9840_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1576c9440_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1576bf460;
T_8 ;
    %wait E_0x1576beed0;
    %load/vec4 v0x1576c9030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1576c97a0_0;
    %load/vec4 v0x1576c9170_0;
    %add;
    %store/vec4 v0x1576ca690_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1576c9d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1576c97a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1576c9c60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1576ca690_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1576c9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1576ca880_0;
    %store/vec4 v0x1576ca690_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1576c93b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1576ca690_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1576bf460;
T_9 ;
    %wait E_0x157694920;
    %load/vec4 v0x1576c9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1576caf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1576c93b0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1576c97a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1576c9320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576cb360_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1576c9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1576cb360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1576cb360_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1576cb360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576cb360_0, 0;
    %load/vec4 v0x1576c97a0_0;
    %assign/vec4 v0x1576c93b0_0, 0;
    %load/vec4 v0x1576ca690_0;
    %assign/vec4 v0x1576c97a0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x1576c97a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1576c9320_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1576a88a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576cb710_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1576cb710_0;
    %inv;
    %store/vec4 v0x1576cb710_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x1576a88a0;
T_11 ;
    %fork t_1, S_0x1576be990;
    %jmp t_0;
    .scope S_0x1576be990;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576cbe30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1576cb820_0, 0, 1;
    %wait E_0x157694920;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576cbe30_0, 0, 1;
    %wait E_0x157694920;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1576becd0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1576cb9d0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1576bef30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1576bf140_0, 0, 5;
    %load/vec4 v0x1576becd0_0;
    %store/vec4 v0x1576bf250_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1576bed90_0, 0, 16;
    %load/vec4 v0x1576bef30_0;
    %load/vec4 v0x1576bf140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576bee40_0, 0, 32;
    %load/vec4 v0x1576bee40_0;
    %store/vec4 v0x1576cbcd0_0, 0, 32;
    %wait E_0x157694920;
    %delay 2, 0;
    %load/vec4 v0x1576cba60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 6 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1576cb940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x1576cb9d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1576cb9d0_0, 0, 32;
    %load/vec4 v0x1576becd0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1576becd0_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1576becd0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1576bf3b0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1576bef30_0, 0, 6;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x1576bec20_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1576bf300_0, 0, 5;
    %load/vec4 v0x1576becd0_0;
    %store/vec4 v0x1576bf140_0, 0, 5;
    %load/vec4 v0x1576becd0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1576bf250_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1576bf090_0, 0, 5;
    %load/vec4 v0x1576bef30_0;
    %load/vec4 v0x1576bf140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bec20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576befe0_0, 0, 32;
    %load/vec4 v0x1576befe0_0;
    %store/vec4 v0x1576cbcd0_0, 0, 32;
    %load/vec4 v0x1576bf3b0_0;
    %pad/u 64;
    %load/vec4 v0x1576bf3b0_0;
    %addi 3703181876, 0, 32;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1576beb60_0, 0, 64;
    %wait E_0x157694920;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1576bef30_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x1576bec20_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1576bf300_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1576bf140_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1576bf250_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1576bf090_0, 0, 5;
    %load/vec4 v0x1576bef30_0;
    %load/vec4 v0x1576bf140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bec20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576befe0_0, 0, 32;
    %load/vec4 v0x1576befe0_0;
    %store/vec4 v0x1576cbcd0_0, 0, 32;
    %wait E_0x157694920;
    %delay 2, 0;
    %load/vec4 v0x1576cbd60_0;
    %load/vec4 v0x1576beb60_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 6 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x1576beb60_0, 0, 32>, v0x1576cbd60_0 {0 0 0};
T_11.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1576bef30_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x1576bec20_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1576bf300_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1576bf140_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1576bf250_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1576bf090_0, 0, 5;
    %load/vec4 v0x1576bef30_0;
    %load/vec4 v0x1576bf140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bf300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1576bec20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1576befe0_0, 0, 32;
    %load/vec4 v0x1576befe0_0;
    %store/vec4 v0x1576cbcd0_0, 0, 32;
    %wait E_0x157694920;
    %delay 2, 0;
    %load/vec4 v0x1576cbd60_0;
    %load/vec4 v0x1576beb60_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 6 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x1576beb60_0, 32, 32>, v0x1576cbd60_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x1576bf3b0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1576bf3b0_0, 0, 32;
    %load/vec4 v0x1576becd0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1576becd0_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1576a88a0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x15769a470;
T_12 ;
    %wait E_0x1576bf640;
    %load/vec4 v0x1576cc1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1576cbff0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1576cc090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1576cc120_0;
    %assign/vec4 v0x1576cbff0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/multu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
