bias_ROM.v,verilog,xil_defaultlib,../../../../project_reconstruct.gen/sources_1/ip/bias_ROM/sim/bias_ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
