{
  "module_name": "gaudi2_blocks_linux_driver.h",
  "hash_id": "f26a98902d84b2e24e8a1c9b838bcf6a21711e5e85e76c95e3ea9203fe7821fd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/gaudi2_blocks_linux_driver.h",
  "human_readable_source": " \n\n \n\n#ifndef GAUDI2_BLOCKS_LINUX_DRIVER_H_\n#define GAUDI2_BLOCKS_LINUX_DRIVER_H_\n\n#define mmDCORE0_TPC0_ROM_TABLE_BASE 0x0ull\n#define DCORE0_TPC0_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_ROM_TABLE_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_SPMU_BASE 0x1000ull\n#define DCORE0_TPC0_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_SPMU_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_ETF_BASE 0x2000ull\n#define DCORE0_TPC0_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_ETF_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_STM_BASE 0x3000ull\n#define DCORE0_TPC0_EML_STM_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_STM_SECTION 0x2000\n#define mmDCORE0_TPC0_EML_CTI_BASE 0x5000ull\n#define DCORE0_TPC0_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_CTI_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_FUNNEL_BASE 0x6000ull\n#define DCORE0_TPC0_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_BUSMON_0_BASE 0x7000ull\n#define DCORE0_TPC0_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_BUSMON_1_BASE 0x8000ull\n#define DCORE0_TPC0_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_BUSMON_2_BASE 0x9000ull\n#define DCORE0_TPC0_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_BUSMON_3_BASE 0xA000ull\n#define DCORE0_TPC0_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE0_TPC0_QM_ARC_RTT_BASE 0xB000ull\n#define DCORE0_TPC0_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_TPC0_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE0_TPC0_EML_CFG_BASE 0x40000ull\n#define DCORE0_TPC0_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_CFG_SECTION 0xE800\n#define mmDCORE0_TPC0_EML_CFG_SPECIAL_BASE 0x40E80ull\n#define DCORE0_TPC0_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC0_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x41000ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC0_EML_TPC_CFG_BASE 0x41000ull\n#define DCORE0_TPC0_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x41050ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x410A0ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x410F0ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x41140ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x41190ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x411E0ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x41230ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x41280ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x412D0ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x41320ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x41370ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x413C0ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x41410ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x41460ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x414B0ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x41500ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_BASE 0x41508ull\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_0_BASE 0x415DCull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_1_BASE 0x4162Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_2_BASE 0x4167Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_3_BASE 0x416CCull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_4_BASE 0x4171Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_5_BASE 0x4176Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_6_BASE 0x417BCull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_7_BASE 0x4180Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_8_BASE 0x4185Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_9_BASE 0x418ACull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_10_BASE 0x418FCull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_11_BASE 0x4194Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_12_BASE 0x4199Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_13_BASE 0x419ECull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_14_BASE 0x41A3Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_15_BASE 0x41A8Cull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x41ADCull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_CFG_QM_BASE 0x41AE4ull\n#define DCORE0_TPC0_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC0_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC0_EML_TPC_CFG_AXUSER_BASE 0x41E00ull\n#define DCORE0_TPC0_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_CFG_SPECIAL_BASE 0x41E80ull\n#define DCORE0_TPC0_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC0_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC0_EML_QM_DCCM_BASE 0x42000ull\n#define DCORE0_TPC0_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC0_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_QM_ARCAUX_BASE 0x4A000ull\n#define DCORE0_TPC0_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE0_TPC0_EML_QM_ARCAUX_SPECIAL_BASE 0x4AE80ull\n#define DCORE0_TPC0_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC0_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC0_EML_TPC_QM_BASE 0x4C000ull\n#define DCORE0_TPC0_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x4C900ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x4C908ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x4C910ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x4C918ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x4C920ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x4C928ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x4C930ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x4C938ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x4C940ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x4C948ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x4C950ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x4C958ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x4C960ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x4C968ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x4C970ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x4C978ull\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC0_EML_TPC_QM_AXUSER_SECURED_BASE 0x4CB00ull\n#define DCORE0_TPC0_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x4CB80ull\n#define DCORE0_TPC0_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_DBG_HBW_BASE 0x4CC00ull\n#define DCORE0_TPC0_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC0_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC0_EML_TPC_QM_DBG_LBW_BASE 0x4CC80ull\n#define DCORE0_TPC0_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC0_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_TPC_QM_CGM_BASE 0x4CD80ull\n#define DCORE0_TPC0_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC0_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC0_EML_TPC_QM_SPECIAL_BASE 0x4CE80ull\n#define DCORE0_TPC0_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC0_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE0_TPC0_EML_CS_BASE 0x1FF000ull\n#define DCORE0_TPC0_EML_CS_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_EML_CS_SECTION 0x1000\n#define mmDCORE0_TPC1_ROM_TABLE_BASE 0x200000ull\n#define DCORE0_TPC1_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_ROM_TABLE_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_SPMU_BASE 0x201000ull\n#define DCORE0_TPC1_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_SPMU_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_ETF_BASE 0x202000ull\n#define DCORE0_TPC1_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_ETF_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_STM_BASE 0x203000ull\n#define DCORE0_TPC1_EML_STM_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_STM_SECTION 0x2000\n#define mmDCORE0_TPC1_EML_CTI_BASE 0x205000ull\n#define DCORE0_TPC1_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_CTI_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_FUNNEL_BASE 0x206000ull\n#define DCORE0_TPC1_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_BUSMON_0_BASE 0x207000ull\n#define DCORE0_TPC1_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_BUSMON_1_BASE 0x208000ull\n#define DCORE0_TPC1_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_BUSMON_2_BASE 0x209000ull\n#define DCORE0_TPC1_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_BUSMON_3_BASE 0x20A000ull\n#define DCORE0_TPC1_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE0_TPC1_QM_ARC_RTT_BASE 0x20B000ull\n#define DCORE0_TPC1_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_TPC1_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE0_TPC1_EML_CFG_BASE 0x240000ull\n#define DCORE0_TPC1_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_CFG_SECTION 0xE800\n#define mmDCORE0_TPC1_EML_CFG_SPECIAL_BASE 0x240E80ull\n#define DCORE0_TPC1_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC1_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x241000ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC1_EML_TPC_CFG_BASE 0x241000ull\n#define DCORE0_TPC1_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x241050ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x2410A0ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x2410F0ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x241140ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x241190ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x2411E0ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x241230ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x241280ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x2412D0ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x241320ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x241370ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x2413C0ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x241410ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x241460ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x2414B0ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x241500ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_BASE 0x241508ull\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_0_BASE 0x2415DCull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_1_BASE 0x24162Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_2_BASE 0x24167Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_3_BASE 0x2416CCull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_4_BASE 0x24171Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_5_BASE 0x24176Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_6_BASE 0x2417BCull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_7_BASE 0x24180Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_8_BASE 0x24185Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_9_BASE 0x2418ACull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_10_BASE 0x2418FCull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_11_BASE 0x24194Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_12_BASE 0x24199Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_13_BASE 0x2419ECull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_14_BASE 0x241A3Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_15_BASE 0x241A8Cull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x241ADCull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_CFG_QM_BASE 0x241AE4ull\n#define DCORE0_TPC1_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC1_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC1_EML_TPC_CFG_AXUSER_BASE 0x241E00ull\n#define DCORE0_TPC1_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_CFG_SPECIAL_BASE 0x241E80ull\n#define DCORE0_TPC1_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC1_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC1_EML_QM_DCCM_BASE 0x242000ull\n#define DCORE0_TPC1_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC1_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_QM_ARCAUX_BASE 0x24A000ull\n#define DCORE0_TPC1_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE0_TPC1_EML_QM_ARCAUX_SPECIAL_BASE 0x24AE80ull\n#define DCORE0_TPC1_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC1_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC1_EML_TPC_QM_BASE 0x24C000ull\n#define DCORE0_TPC1_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x24C900ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x24C908ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x24C910ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x24C918ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x24C920ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x24C928ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x24C930ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x24C938ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x24C940ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x24C948ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x24C950ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x24C958ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x24C960ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x24C968ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x24C970ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x24C978ull\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC1_EML_TPC_QM_AXUSER_SECURED_BASE 0x24CB00ull\n#define DCORE0_TPC1_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x24CB80ull\n#define DCORE0_TPC1_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_DBG_HBW_BASE 0x24CC00ull\n#define DCORE0_TPC1_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC1_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC1_EML_TPC_QM_DBG_LBW_BASE 0x24CC80ull\n#define DCORE0_TPC1_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC1_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_TPC_QM_CGM_BASE 0x24CD80ull\n#define DCORE0_TPC1_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC1_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC1_EML_TPC_QM_SPECIAL_BASE 0x24CE80ull\n#define DCORE0_TPC1_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC1_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE0_TPC1_EML_CS_BASE 0x3FF000ull\n#define DCORE0_TPC1_EML_CS_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_EML_CS_SECTION 0x1000\n#define mmDCORE0_TPC2_ROM_TABLE_BASE 0x400000ull\n#define DCORE0_TPC2_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_ROM_TABLE_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_SPMU_BASE 0x401000ull\n#define DCORE0_TPC2_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_SPMU_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_ETF_BASE 0x402000ull\n#define DCORE0_TPC2_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_ETF_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_STM_BASE 0x403000ull\n#define DCORE0_TPC2_EML_STM_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_STM_SECTION 0x2000\n#define mmDCORE0_TPC2_EML_CTI_BASE 0x405000ull\n#define DCORE0_TPC2_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_CTI_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_FUNNEL_BASE 0x406000ull\n#define DCORE0_TPC2_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_BUSMON_0_BASE 0x407000ull\n#define DCORE0_TPC2_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_BUSMON_1_BASE 0x408000ull\n#define DCORE0_TPC2_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_BUSMON_2_BASE 0x409000ull\n#define DCORE0_TPC2_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_BUSMON_3_BASE 0x40A000ull\n#define DCORE0_TPC2_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE0_TPC2_QM_ARC_RTT_BASE 0x40B000ull\n#define DCORE0_TPC2_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_TPC2_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE0_TPC2_EML_CFG_BASE 0x440000ull\n#define DCORE0_TPC2_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_CFG_SECTION 0xE800\n#define mmDCORE0_TPC2_EML_CFG_SPECIAL_BASE 0x440E80ull\n#define DCORE0_TPC2_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC2_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x441000ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC2_EML_TPC_CFG_BASE 0x441000ull\n#define DCORE0_TPC2_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x441050ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x4410A0ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x4410F0ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x441140ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x441190ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x4411E0ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x441230ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x441280ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x4412D0ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x441320ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x441370ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x4413C0ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x441410ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x441460ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x4414B0ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x441500ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_BASE 0x441508ull\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_0_BASE 0x4415DCull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_1_BASE 0x44162Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_2_BASE 0x44167Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_3_BASE 0x4416CCull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_4_BASE 0x44171Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_5_BASE 0x44176Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_6_BASE 0x4417BCull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_7_BASE 0x44180Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_8_BASE 0x44185Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_9_BASE 0x4418ACull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_10_BASE 0x4418FCull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_11_BASE 0x44194Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_12_BASE 0x44199Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_13_BASE 0x4419ECull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_14_BASE 0x441A3Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_15_BASE 0x441A8Cull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x441ADCull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_CFG_QM_BASE 0x441AE4ull\n#define DCORE0_TPC2_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC2_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC2_EML_TPC_CFG_AXUSER_BASE 0x441E00ull\n#define DCORE0_TPC2_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_CFG_SPECIAL_BASE 0x441E80ull\n#define DCORE0_TPC2_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC2_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC2_EML_QM_DCCM_BASE 0x442000ull\n#define DCORE0_TPC2_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC2_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_QM_ARCAUX_BASE 0x44A000ull\n#define DCORE0_TPC2_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE0_TPC2_EML_QM_ARCAUX_SPECIAL_BASE 0x44AE80ull\n#define DCORE0_TPC2_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC2_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC2_EML_TPC_QM_BASE 0x44C000ull\n#define DCORE0_TPC2_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x44C900ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x44C908ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x44C910ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x44C918ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x44C920ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x44C928ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x44C930ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x44C938ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x44C940ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x44C948ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x44C950ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x44C958ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x44C960ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x44C968ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x44C970ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x44C978ull\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC2_EML_TPC_QM_AXUSER_SECURED_BASE 0x44CB00ull\n#define DCORE0_TPC2_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x44CB80ull\n#define DCORE0_TPC2_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_DBG_HBW_BASE 0x44CC00ull\n#define DCORE0_TPC2_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC2_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC2_EML_TPC_QM_DBG_LBW_BASE 0x44CC80ull\n#define DCORE0_TPC2_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC2_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_TPC_QM_CGM_BASE 0x44CD80ull\n#define DCORE0_TPC2_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC2_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC2_EML_TPC_QM_SPECIAL_BASE 0x44CE80ull\n#define DCORE0_TPC2_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC2_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE0_TPC2_EML_CS_BASE 0x5FF000ull\n#define DCORE0_TPC2_EML_CS_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_EML_CS_SECTION 0x1000\n#define mmDCORE0_TPC3_ROM_TABLE_BASE 0x600000ull\n#define DCORE0_TPC3_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_ROM_TABLE_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_SPMU_BASE 0x601000ull\n#define DCORE0_TPC3_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_SPMU_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_ETF_BASE 0x602000ull\n#define DCORE0_TPC3_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_ETF_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_STM_BASE 0x603000ull\n#define DCORE0_TPC3_EML_STM_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_STM_SECTION 0x2000\n#define mmDCORE0_TPC3_EML_CTI_BASE 0x605000ull\n#define DCORE0_TPC3_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_CTI_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_FUNNEL_BASE 0x606000ull\n#define DCORE0_TPC3_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_BUSMON_0_BASE 0x607000ull\n#define DCORE0_TPC3_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_BUSMON_1_BASE 0x608000ull\n#define DCORE0_TPC3_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_BUSMON_2_BASE 0x609000ull\n#define DCORE0_TPC3_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_BUSMON_3_BASE 0x60A000ull\n#define DCORE0_TPC3_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE0_TPC3_QM_ARC_RTT_BASE 0x60B000ull\n#define DCORE0_TPC3_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_TPC3_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE0_TPC3_EML_CFG_BASE 0x640000ull\n#define DCORE0_TPC3_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_CFG_SECTION 0xE800\n#define mmDCORE0_TPC3_EML_CFG_SPECIAL_BASE 0x640E80ull\n#define DCORE0_TPC3_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC3_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x641000ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC3_EML_TPC_CFG_BASE 0x641000ull\n#define DCORE0_TPC3_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x641050ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x6410A0ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x6410F0ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x641140ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x641190ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x6411E0ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x641230ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x641280ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x6412D0ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x641320ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x641370ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x6413C0ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x641410ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x641460ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x6414B0ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x641500ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_BASE 0x641508ull\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_0_BASE 0x6415DCull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_1_BASE 0x64162Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_2_BASE 0x64167Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_3_BASE 0x6416CCull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_4_BASE 0x64171Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_5_BASE 0x64176Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_6_BASE 0x6417BCull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_7_BASE 0x64180Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_8_BASE 0x64185Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_9_BASE 0x6418ACull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_10_BASE 0x6418FCull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_11_BASE 0x64194Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_12_BASE 0x64199Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_13_BASE 0x6419ECull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_14_BASE 0x641A3Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_15_BASE 0x641A8Cull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x641ADCull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_CFG_QM_BASE 0x641AE4ull\n#define DCORE0_TPC3_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC3_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC3_EML_TPC_CFG_AXUSER_BASE 0x641E00ull\n#define DCORE0_TPC3_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_CFG_SPECIAL_BASE 0x641E80ull\n#define DCORE0_TPC3_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC3_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC3_EML_QM_DCCM_BASE 0x642000ull\n#define DCORE0_TPC3_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC3_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_QM_ARCAUX_BASE 0x64A000ull\n#define DCORE0_TPC3_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE0_TPC3_EML_QM_ARCAUX_SPECIAL_BASE 0x64AE80ull\n#define DCORE0_TPC3_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC3_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC3_EML_TPC_QM_BASE 0x64C000ull\n#define DCORE0_TPC3_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x64C900ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x64C908ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x64C910ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x64C918ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x64C920ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x64C928ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x64C930ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x64C938ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x64C940ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x64C948ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x64C950ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x64C958ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x64C960ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x64C968ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x64C970ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x64C978ull\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC3_EML_TPC_QM_AXUSER_SECURED_BASE 0x64CB00ull\n#define DCORE0_TPC3_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x64CB80ull\n#define DCORE0_TPC3_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_DBG_HBW_BASE 0x64CC00ull\n#define DCORE0_TPC3_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC3_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC3_EML_TPC_QM_DBG_LBW_BASE 0x64CC80ull\n#define DCORE0_TPC3_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC3_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_TPC_QM_CGM_BASE 0x64CD80ull\n#define DCORE0_TPC3_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC3_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC3_EML_TPC_QM_SPECIAL_BASE 0x64CE80ull\n#define DCORE0_TPC3_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC3_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE0_TPC3_EML_CS_BASE 0x7FF000ull\n#define DCORE0_TPC3_EML_CS_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_EML_CS_SECTION 0x1000\n#define mmDCORE0_TPC4_ROM_TABLE_BASE 0x800000ull\n#define DCORE0_TPC4_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_ROM_TABLE_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_SPMU_BASE 0x801000ull\n#define DCORE0_TPC4_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_SPMU_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_ETF_BASE 0x802000ull\n#define DCORE0_TPC4_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_ETF_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_STM_BASE 0x803000ull\n#define DCORE0_TPC4_EML_STM_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_STM_SECTION 0x2000\n#define mmDCORE0_TPC4_EML_CTI_BASE 0x805000ull\n#define DCORE0_TPC4_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_CTI_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_FUNNEL_BASE 0x806000ull\n#define DCORE0_TPC4_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_BUSMON_0_BASE 0x807000ull\n#define DCORE0_TPC4_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_BUSMON_1_BASE 0x808000ull\n#define DCORE0_TPC4_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_BUSMON_2_BASE 0x809000ull\n#define DCORE0_TPC4_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_BUSMON_3_BASE 0x80A000ull\n#define DCORE0_TPC4_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE0_TPC4_QM_ARC_RTT_BASE 0x80B000ull\n#define DCORE0_TPC4_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_TPC4_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE0_TPC4_EML_CFG_BASE 0x840000ull\n#define DCORE0_TPC4_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_CFG_SECTION 0xE800\n#define mmDCORE0_TPC4_EML_CFG_SPECIAL_BASE 0x840E80ull\n#define DCORE0_TPC4_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC4_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x841000ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC4_EML_TPC_CFG_BASE 0x841000ull\n#define DCORE0_TPC4_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x841050ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x8410A0ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x8410F0ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x841140ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x841190ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x8411E0ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x841230ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x841280ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x8412D0ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x841320ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x841370ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x8413C0ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x841410ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x841460ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x8414B0ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x841500ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_BASE 0x841508ull\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_0_BASE 0x8415DCull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_1_BASE 0x84162Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_2_BASE 0x84167Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_3_BASE 0x8416CCull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_4_BASE 0x84171Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_5_BASE 0x84176Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_6_BASE 0x8417BCull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_7_BASE 0x84180Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_8_BASE 0x84185Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_9_BASE 0x8418ACull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_10_BASE 0x8418FCull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_11_BASE 0x84194Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_12_BASE 0x84199Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_13_BASE 0x8419ECull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_14_BASE 0x841A3Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_15_BASE 0x841A8Cull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x841ADCull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_CFG_QM_BASE 0x841AE4ull\n#define DCORE0_TPC4_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC4_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC4_EML_TPC_CFG_AXUSER_BASE 0x841E00ull\n#define DCORE0_TPC4_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_CFG_SPECIAL_BASE 0x841E80ull\n#define DCORE0_TPC4_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC4_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC4_EML_QM_DCCM_BASE 0x842000ull\n#define DCORE0_TPC4_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC4_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_QM_ARCAUX_BASE 0x84A000ull\n#define DCORE0_TPC4_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE0_TPC4_EML_QM_ARCAUX_SPECIAL_BASE 0x84AE80ull\n#define DCORE0_TPC4_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC4_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC4_EML_TPC_QM_BASE 0x84C000ull\n#define DCORE0_TPC4_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x84C900ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x84C908ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x84C910ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x84C918ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x84C920ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x84C928ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x84C930ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x84C938ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x84C940ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x84C948ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x84C950ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x84C958ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x84C960ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x84C968ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x84C970ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x84C978ull\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC4_EML_TPC_QM_AXUSER_SECURED_BASE 0x84CB00ull\n#define DCORE0_TPC4_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x84CB80ull\n#define DCORE0_TPC4_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_DBG_HBW_BASE 0x84CC00ull\n#define DCORE0_TPC4_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC4_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC4_EML_TPC_QM_DBG_LBW_BASE 0x84CC80ull\n#define DCORE0_TPC4_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC4_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_TPC_QM_CGM_BASE 0x84CD80ull\n#define DCORE0_TPC4_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC4_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC4_EML_TPC_QM_SPECIAL_BASE 0x84CE80ull\n#define DCORE0_TPC4_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC4_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE0_TPC4_EML_CS_BASE 0x9FF000ull\n#define DCORE0_TPC4_EML_CS_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_EML_CS_SECTION 0x1000\n#define mmDCORE0_TPC5_ROM_TABLE_BASE 0xA00000ull\n#define DCORE0_TPC5_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_ROM_TABLE_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_SPMU_BASE 0xA01000ull\n#define DCORE0_TPC5_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_SPMU_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_ETF_BASE 0xA02000ull\n#define DCORE0_TPC5_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_ETF_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_STM_BASE 0xA03000ull\n#define DCORE0_TPC5_EML_STM_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_STM_SECTION 0x2000\n#define mmDCORE0_TPC5_EML_CTI_BASE 0xA05000ull\n#define DCORE0_TPC5_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_CTI_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_FUNNEL_BASE 0xA06000ull\n#define DCORE0_TPC5_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_BUSMON_0_BASE 0xA07000ull\n#define DCORE0_TPC5_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_BUSMON_1_BASE 0xA08000ull\n#define DCORE0_TPC5_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_BUSMON_2_BASE 0xA09000ull\n#define DCORE0_TPC5_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_BUSMON_3_BASE 0xA0A000ull\n#define DCORE0_TPC5_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE0_TPC5_QM_ARC_RTT_BASE 0xA0B000ull\n#define DCORE0_TPC5_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_TPC5_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE0_TPC5_EML_CFG_BASE 0xA40000ull\n#define DCORE0_TPC5_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_CFG_SECTION 0xE800\n#define mmDCORE0_TPC5_EML_CFG_SPECIAL_BASE 0xA40E80ull\n#define DCORE0_TPC5_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC5_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0xA41000ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC5_EML_TPC_CFG_BASE 0xA41000ull\n#define DCORE0_TPC5_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0xA41050ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0xA410A0ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0xA410F0ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0xA41140ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0xA41190ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0xA411E0ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0xA41230ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0xA41280ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0xA412D0ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0xA41320ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0xA41370ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0xA413C0ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0xA41410ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0xA41460ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0xA414B0ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0xA41500ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_BASE 0xA41508ull\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_0_BASE 0xA415DCull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_1_BASE 0xA4162Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_2_BASE 0xA4167Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_3_BASE 0xA416CCull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_4_BASE 0xA4171Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_5_BASE 0xA4176Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_6_BASE 0xA417BCull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_7_BASE 0xA4180Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_8_BASE 0xA4185Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_9_BASE 0xA418ACull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_10_BASE 0xA418FCull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_11_BASE 0xA4194Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_12_BASE 0xA4199Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_13_BASE 0xA419ECull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_14_BASE 0xA41A3Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_15_BASE 0xA41A8Cull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0xA41ADCull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_CFG_QM_BASE 0xA41AE4ull\n#define DCORE0_TPC5_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC5_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC5_EML_TPC_CFG_AXUSER_BASE 0xA41E00ull\n#define DCORE0_TPC5_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_CFG_SPECIAL_BASE 0xA41E80ull\n#define DCORE0_TPC5_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC5_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC5_EML_QM_DCCM_BASE 0xA42000ull\n#define DCORE0_TPC5_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC5_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_QM_ARCAUX_BASE 0xA4A000ull\n#define DCORE0_TPC5_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE0_TPC5_EML_QM_ARCAUX_SPECIAL_BASE 0xA4AE80ull\n#define DCORE0_TPC5_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC5_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC5_EML_TPC_QM_BASE 0xA4C000ull\n#define DCORE0_TPC5_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0xA4C900ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0xA4C908ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0xA4C910ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0xA4C918ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0xA4C920ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0xA4C928ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0xA4C930ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0xA4C938ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0xA4C940ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0xA4C948ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0xA4C950ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0xA4C958ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0xA4C960ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0xA4C968ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0xA4C970ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0xA4C978ull\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC5_EML_TPC_QM_AXUSER_SECURED_BASE 0xA4CB00ull\n#define DCORE0_TPC5_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_AXUSER_NONSECURED_BASE 0xA4CB80ull\n#define DCORE0_TPC5_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_DBG_HBW_BASE 0xA4CC00ull\n#define DCORE0_TPC5_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC5_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC5_EML_TPC_QM_DBG_LBW_BASE 0xA4CC80ull\n#define DCORE0_TPC5_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC5_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_TPC_QM_CGM_BASE 0xA4CD80ull\n#define DCORE0_TPC5_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC5_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC5_EML_TPC_QM_SPECIAL_BASE 0xA4CE80ull\n#define DCORE0_TPC5_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC5_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE0_TPC5_EML_CS_BASE 0xBFF000ull\n#define DCORE0_TPC5_EML_CS_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_EML_CS_SECTION 0x1000\n#define mmDCORE0_TPC6_ROM_TABLE_BASE 0xC00000ull\n#define DCORE0_TPC6_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_ROM_TABLE_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_SPMU_BASE 0xC01000ull\n#define DCORE0_TPC6_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_SPMU_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_ETF_BASE 0xC02000ull\n#define DCORE0_TPC6_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_ETF_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_STM_BASE 0xC03000ull\n#define DCORE0_TPC6_EML_STM_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_STM_SECTION 0x2000\n#define mmDCORE0_TPC6_EML_CTI_BASE 0xC05000ull\n#define DCORE0_TPC6_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_CTI_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_FUNNEL_BASE 0xC06000ull\n#define DCORE0_TPC6_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_BUSMON_0_BASE 0xC07000ull\n#define DCORE0_TPC6_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_BUSMON_1_BASE 0xC08000ull\n#define DCORE0_TPC6_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_BUSMON_2_BASE 0xC09000ull\n#define DCORE0_TPC6_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_BUSMON_3_BASE 0xC0A000ull\n#define DCORE0_TPC6_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE0_TPC6_QM_ARC_RTT_BASE 0xC0B000ull\n#define DCORE0_TPC6_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_TPC6_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE0_TPC6_EML_CFG_BASE 0xC40000ull\n#define DCORE0_TPC6_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_CFG_SECTION 0xE800\n#define mmDCORE0_TPC6_EML_CFG_SPECIAL_BASE 0xC40E80ull\n#define DCORE0_TPC6_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC6_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0xC41000ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC6_EML_TPC_CFG_BASE 0xC41000ull\n#define DCORE0_TPC6_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0xC41050ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0xC410A0ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0xC410F0ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0xC41140ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0xC41190ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0xC411E0ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0xC41230ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0xC41280ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0xC412D0ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0xC41320ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0xC41370ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0xC413C0ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0xC41410ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0xC41460ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0xC414B0ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0xC41500ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_BASE 0xC41508ull\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_0_BASE 0xC415DCull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_1_BASE 0xC4162Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_2_BASE 0xC4167Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_3_BASE 0xC416CCull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_4_BASE 0xC4171Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_5_BASE 0xC4176Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_6_BASE 0xC417BCull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_7_BASE 0xC4180Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_8_BASE 0xC4185Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_9_BASE 0xC418ACull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_10_BASE 0xC418FCull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_11_BASE 0xC4194Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_12_BASE 0xC4199Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_13_BASE 0xC419ECull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_14_BASE 0xC41A3Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_15_BASE 0xC41A8Cull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0xC41ADCull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_CFG_QM_BASE 0xC41AE4ull\n#define DCORE0_TPC6_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC6_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC6_EML_TPC_CFG_AXUSER_BASE 0xC41E00ull\n#define DCORE0_TPC6_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_CFG_SPECIAL_BASE 0xC41E80ull\n#define DCORE0_TPC6_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC6_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC6_EML_QM_DCCM_BASE 0xC42000ull\n#define DCORE0_TPC6_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC6_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_QM_ARCAUX_BASE 0xC4A000ull\n#define DCORE0_TPC6_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE0_TPC6_EML_QM_ARCAUX_SPECIAL_BASE 0xC4AE80ull\n#define DCORE0_TPC6_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC6_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC6_EML_TPC_QM_BASE 0xC4C000ull\n#define DCORE0_TPC6_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0xC4C900ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0xC4C908ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0xC4C910ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0xC4C918ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0xC4C920ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0xC4C928ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0xC4C930ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0xC4C938ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0xC4C940ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0xC4C948ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0xC4C950ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0xC4C958ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0xC4C960ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0xC4C968ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0xC4C970ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0xC4C978ull\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC6_EML_TPC_QM_AXUSER_SECURED_BASE 0xC4CB00ull\n#define DCORE0_TPC6_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_AXUSER_NONSECURED_BASE 0xC4CB80ull\n#define DCORE0_TPC6_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_DBG_HBW_BASE 0xC4CC00ull\n#define DCORE0_TPC6_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC6_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC6_EML_TPC_QM_DBG_LBW_BASE 0xC4CC80ull\n#define DCORE0_TPC6_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC6_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_TPC_QM_CGM_BASE 0xC4CD80ull\n#define DCORE0_TPC6_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC6_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC6_EML_TPC_QM_SPECIAL_BASE 0xC4CE80ull\n#define DCORE0_TPC6_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC6_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE0_TPC6_EML_CS_BASE 0xDFF000ull\n#define DCORE0_TPC6_EML_CS_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_EML_CS_SECTION 0x201000\n#define mmDCORE1_TPC0_ROM_TABLE_BASE 0x1000000ull\n#define DCORE1_TPC0_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_ROM_TABLE_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_SPMU_BASE 0x1001000ull\n#define DCORE1_TPC0_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_SPMU_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_ETF_BASE 0x1002000ull\n#define DCORE1_TPC0_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_ETF_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_STM_BASE 0x1003000ull\n#define DCORE1_TPC0_EML_STM_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_STM_SECTION 0x2000\n#define mmDCORE1_TPC0_EML_CTI_BASE 0x1005000ull\n#define DCORE1_TPC0_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_CTI_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_FUNNEL_BASE 0x1006000ull\n#define DCORE1_TPC0_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_BUSMON_0_BASE 0x1007000ull\n#define DCORE1_TPC0_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_BUSMON_1_BASE 0x1008000ull\n#define DCORE1_TPC0_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_BUSMON_2_BASE 0x1009000ull\n#define DCORE1_TPC0_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_BUSMON_3_BASE 0x100A000ull\n#define DCORE1_TPC0_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE1_TPC0_QM_ARC_RTT_BASE 0x100B000ull\n#define DCORE1_TPC0_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE1_TPC0_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE1_TPC0_EML_CFG_BASE 0x1040000ull\n#define DCORE1_TPC0_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_CFG_SECTION 0xE800\n#define mmDCORE1_TPC0_EML_CFG_SPECIAL_BASE 0x1040E80ull\n#define DCORE1_TPC0_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC0_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1041000ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC0_EML_TPC_CFG_BASE 0x1041000ull\n#define DCORE1_TPC0_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1041050ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x10410A0ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x10410F0ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1041140ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1041190ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x10411E0ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1041230ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1041280ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x10412D0ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1041320ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1041370ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x10413C0ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1041410ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1041460ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x10414B0ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1041500ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_BASE 0x1041508ull\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_0_BASE 0x10415DCull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_1_BASE 0x104162Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_2_BASE 0x104167Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_3_BASE 0x10416CCull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_4_BASE 0x104171Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_5_BASE 0x104176Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_6_BASE 0x10417BCull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_7_BASE 0x104180Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_8_BASE 0x104185Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_9_BASE 0x10418ACull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_10_BASE 0x10418FCull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_11_BASE 0x104194Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_12_BASE 0x104199Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_13_BASE 0x10419ECull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1041A3Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1041A8Cull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1041ADCull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_CFG_QM_BASE 0x1041AE4ull\n#define DCORE1_TPC0_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC0_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC0_EML_TPC_CFG_AXUSER_BASE 0x1041E00ull\n#define DCORE1_TPC0_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_CFG_SPECIAL_BASE 0x1041E80ull\n#define DCORE1_TPC0_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC0_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC0_EML_QM_DCCM_BASE 0x1042000ull\n#define DCORE1_TPC0_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC0_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_QM_ARCAUX_BASE 0x104A000ull\n#define DCORE1_TPC0_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE1_TPC0_EML_QM_ARCAUX_SPECIAL_BASE 0x104AE80ull\n#define DCORE1_TPC0_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC0_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC0_EML_TPC_QM_BASE 0x104C000ull\n#define DCORE1_TPC0_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x104C900ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x104C908ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x104C910ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x104C918ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x104C920ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x104C928ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x104C930ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x104C938ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x104C940ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x104C948ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x104C950ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x104C958ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x104C960ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x104C968ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x104C970ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x104C978ull\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC0_EML_TPC_QM_AXUSER_SECURED_BASE 0x104CB00ull\n#define DCORE1_TPC0_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x104CB80ull\n#define DCORE1_TPC0_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_DBG_HBW_BASE 0x104CC00ull\n#define DCORE1_TPC0_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC0_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC0_EML_TPC_QM_DBG_LBW_BASE 0x104CC80ull\n#define DCORE1_TPC0_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC0_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_TPC_QM_CGM_BASE 0x104CD80ull\n#define DCORE1_TPC0_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC0_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC0_EML_TPC_QM_SPECIAL_BASE 0x104CE80ull\n#define DCORE1_TPC0_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC0_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE1_TPC0_EML_CS_BASE 0x11FF000ull\n#define DCORE1_TPC0_EML_CS_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_EML_CS_SECTION 0x1000\n#define mmDCORE1_TPC1_ROM_TABLE_BASE 0x1200000ull\n#define DCORE1_TPC1_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_ROM_TABLE_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_SPMU_BASE 0x1201000ull\n#define DCORE1_TPC1_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_SPMU_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_ETF_BASE 0x1202000ull\n#define DCORE1_TPC1_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_ETF_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_STM_BASE 0x1203000ull\n#define DCORE1_TPC1_EML_STM_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_STM_SECTION 0x2000\n#define mmDCORE1_TPC1_EML_CTI_BASE 0x1205000ull\n#define DCORE1_TPC1_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_CTI_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_FUNNEL_BASE 0x1206000ull\n#define DCORE1_TPC1_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_BUSMON_0_BASE 0x1207000ull\n#define DCORE1_TPC1_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_BUSMON_1_BASE 0x1208000ull\n#define DCORE1_TPC1_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_BUSMON_2_BASE 0x1209000ull\n#define DCORE1_TPC1_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_BUSMON_3_BASE 0x120A000ull\n#define DCORE1_TPC1_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE1_TPC1_QM_ARC_RTT_BASE 0x120B000ull\n#define DCORE1_TPC1_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE1_TPC1_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE1_TPC1_EML_CFG_BASE 0x1240000ull\n#define DCORE1_TPC1_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_CFG_SECTION 0xE800\n#define mmDCORE1_TPC1_EML_CFG_SPECIAL_BASE 0x1240E80ull\n#define DCORE1_TPC1_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC1_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1241000ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC1_EML_TPC_CFG_BASE 0x1241000ull\n#define DCORE1_TPC1_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1241050ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x12410A0ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x12410F0ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1241140ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1241190ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x12411E0ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1241230ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1241280ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x12412D0ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1241320ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1241370ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x12413C0ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1241410ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1241460ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x12414B0ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1241500ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_BASE 0x1241508ull\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_0_BASE 0x12415DCull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_1_BASE 0x124162Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_2_BASE 0x124167Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_3_BASE 0x12416CCull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_4_BASE 0x124171Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_5_BASE 0x124176Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_6_BASE 0x12417BCull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_7_BASE 0x124180Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_8_BASE 0x124185Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_9_BASE 0x12418ACull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_10_BASE 0x12418FCull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_11_BASE 0x124194Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_12_BASE 0x124199Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_13_BASE 0x12419ECull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1241A3Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1241A8Cull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1241ADCull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_CFG_QM_BASE 0x1241AE4ull\n#define DCORE1_TPC1_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC1_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC1_EML_TPC_CFG_AXUSER_BASE 0x1241E00ull\n#define DCORE1_TPC1_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_CFG_SPECIAL_BASE 0x1241E80ull\n#define DCORE1_TPC1_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC1_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC1_EML_QM_DCCM_BASE 0x1242000ull\n#define DCORE1_TPC1_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC1_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_QM_ARCAUX_BASE 0x124A000ull\n#define DCORE1_TPC1_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE1_TPC1_EML_QM_ARCAUX_SPECIAL_BASE 0x124AE80ull\n#define DCORE1_TPC1_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC1_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC1_EML_TPC_QM_BASE 0x124C000ull\n#define DCORE1_TPC1_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x124C900ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x124C908ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x124C910ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x124C918ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x124C920ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x124C928ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x124C930ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x124C938ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x124C940ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x124C948ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x124C950ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x124C958ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x124C960ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x124C968ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x124C970ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x124C978ull\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC1_EML_TPC_QM_AXUSER_SECURED_BASE 0x124CB00ull\n#define DCORE1_TPC1_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x124CB80ull\n#define DCORE1_TPC1_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_DBG_HBW_BASE 0x124CC00ull\n#define DCORE1_TPC1_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC1_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC1_EML_TPC_QM_DBG_LBW_BASE 0x124CC80ull\n#define DCORE1_TPC1_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC1_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_TPC_QM_CGM_BASE 0x124CD80ull\n#define DCORE1_TPC1_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC1_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC1_EML_TPC_QM_SPECIAL_BASE 0x124CE80ull\n#define DCORE1_TPC1_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC1_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE1_TPC1_EML_CS_BASE 0x13FF000ull\n#define DCORE1_TPC1_EML_CS_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_EML_CS_SECTION 0x1000\n#define mmDCORE1_TPC2_ROM_TABLE_BASE 0x1400000ull\n#define DCORE1_TPC2_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_ROM_TABLE_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_SPMU_BASE 0x1401000ull\n#define DCORE1_TPC2_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_SPMU_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_ETF_BASE 0x1402000ull\n#define DCORE1_TPC2_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_ETF_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_STM_BASE 0x1403000ull\n#define DCORE1_TPC2_EML_STM_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_STM_SECTION 0x2000\n#define mmDCORE1_TPC2_EML_CTI_BASE 0x1405000ull\n#define DCORE1_TPC2_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_CTI_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_FUNNEL_BASE 0x1406000ull\n#define DCORE1_TPC2_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_BUSMON_0_BASE 0x1407000ull\n#define DCORE1_TPC2_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_BUSMON_1_BASE 0x1408000ull\n#define DCORE1_TPC2_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_BUSMON_2_BASE 0x1409000ull\n#define DCORE1_TPC2_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_BUSMON_3_BASE 0x140A000ull\n#define DCORE1_TPC2_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE1_TPC2_QM_ARC_RTT_BASE 0x140B000ull\n#define DCORE1_TPC2_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE1_TPC2_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE1_TPC2_EML_CFG_BASE 0x1440000ull\n#define DCORE1_TPC2_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_CFG_SECTION 0xE800\n#define mmDCORE1_TPC2_EML_CFG_SPECIAL_BASE 0x1440E80ull\n#define DCORE1_TPC2_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC2_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1441000ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC2_EML_TPC_CFG_BASE 0x1441000ull\n#define DCORE1_TPC2_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1441050ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x14410A0ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x14410F0ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1441140ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1441190ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x14411E0ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1441230ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1441280ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x14412D0ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1441320ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1441370ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x14413C0ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1441410ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1441460ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x14414B0ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1441500ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_BASE 0x1441508ull\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_0_BASE 0x14415DCull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_1_BASE 0x144162Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_2_BASE 0x144167Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_3_BASE 0x14416CCull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_4_BASE 0x144171Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_5_BASE 0x144176Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_6_BASE 0x14417BCull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_7_BASE 0x144180Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_8_BASE 0x144185Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_9_BASE 0x14418ACull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_10_BASE 0x14418FCull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_11_BASE 0x144194Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_12_BASE 0x144199Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_13_BASE 0x14419ECull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1441A3Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1441A8Cull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1441ADCull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_CFG_QM_BASE 0x1441AE4ull\n#define DCORE1_TPC2_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC2_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC2_EML_TPC_CFG_AXUSER_BASE 0x1441E00ull\n#define DCORE1_TPC2_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_CFG_SPECIAL_BASE 0x1441E80ull\n#define DCORE1_TPC2_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC2_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC2_EML_QM_DCCM_BASE 0x1442000ull\n#define DCORE1_TPC2_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC2_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_QM_ARCAUX_BASE 0x144A000ull\n#define DCORE1_TPC2_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE1_TPC2_EML_QM_ARCAUX_SPECIAL_BASE 0x144AE80ull\n#define DCORE1_TPC2_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC2_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC2_EML_TPC_QM_BASE 0x144C000ull\n#define DCORE1_TPC2_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x144C900ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x144C908ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x144C910ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x144C918ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x144C920ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x144C928ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x144C930ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x144C938ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x144C940ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x144C948ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x144C950ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x144C958ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x144C960ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x144C968ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x144C970ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x144C978ull\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC2_EML_TPC_QM_AXUSER_SECURED_BASE 0x144CB00ull\n#define DCORE1_TPC2_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x144CB80ull\n#define DCORE1_TPC2_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_DBG_HBW_BASE 0x144CC00ull\n#define DCORE1_TPC2_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC2_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC2_EML_TPC_QM_DBG_LBW_BASE 0x144CC80ull\n#define DCORE1_TPC2_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC2_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_TPC_QM_CGM_BASE 0x144CD80ull\n#define DCORE1_TPC2_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC2_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC2_EML_TPC_QM_SPECIAL_BASE 0x144CE80ull\n#define DCORE1_TPC2_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC2_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE1_TPC2_EML_CS_BASE 0x15FF000ull\n#define DCORE1_TPC2_EML_CS_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_EML_CS_SECTION 0x1000\n#define mmDCORE1_TPC3_ROM_TABLE_BASE 0x1600000ull\n#define DCORE1_TPC3_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_ROM_TABLE_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_SPMU_BASE 0x1601000ull\n#define DCORE1_TPC3_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_SPMU_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_ETF_BASE 0x1602000ull\n#define DCORE1_TPC3_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_ETF_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_STM_BASE 0x1603000ull\n#define DCORE1_TPC3_EML_STM_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_STM_SECTION 0x2000\n#define mmDCORE1_TPC3_EML_CTI_BASE 0x1605000ull\n#define DCORE1_TPC3_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_CTI_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_FUNNEL_BASE 0x1606000ull\n#define DCORE1_TPC3_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_BUSMON_0_BASE 0x1607000ull\n#define DCORE1_TPC3_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_BUSMON_1_BASE 0x1608000ull\n#define DCORE1_TPC3_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_BUSMON_2_BASE 0x1609000ull\n#define DCORE1_TPC3_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_BUSMON_3_BASE 0x160A000ull\n#define DCORE1_TPC3_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE1_TPC3_QM_ARC_RTT_BASE 0x160B000ull\n#define DCORE1_TPC3_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE1_TPC3_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE1_TPC3_EML_CFG_BASE 0x1640000ull\n#define DCORE1_TPC3_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_CFG_SECTION 0xE800\n#define mmDCORE1_TPC3_EML_CFG_SPECIAL_BASE 0x1640E80ull\n#define DCORE1_TPC3_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC3_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1641000ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC3_EML_TPC_CFG_BASE 0x1641000ull\n#define DCORE1_TPC3_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1641050ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x16410A0ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x16410F0ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1641140ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1641190ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x16411E0ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1641230ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1641280ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x16412D0ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1641320ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1641370ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x16413C0ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1641410ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1641460ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x16414B0ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1641500ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_BASE 0x1641508ull\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_0_BASE 0x16415DCull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_1_BASE 0x164162Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_2_BASE 0x164167Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_3_BASE 0x16416CCull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_4_BASE 0x164171Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_5_BASE 0x164176Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_6_BASE 0x16417BCull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_7_BASE 0x164180Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_8_BASE 0x164185Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_9_BASE 0x16418ACull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_10_BASE 0x16418FCull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_11_BASE 0x164194Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_12_BASE 0x164199Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_13_BASE 0x16419ECull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1641A3Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1641A8Cull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1641ADCull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_CFG_QM_BASE 0x1641AE4ull\n#define DCORE1_TPC3_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC3_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC3_EML_TPC_CFG_AXUSER_BASE 0x1641E00ull\n#define DCORE1_TPC3_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_CFG_SPECIAL_BASE 0x1641E80ull\n#define DCORE1_TPC3_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC3_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC3_EML_QM_DCCM_BASE 0x1642000ull\n#define DCORE1_TPC3_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC3_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_QM_ARCAUX_BASE 0x164A000ull\n#define DCORE1_TPC3_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE1_TPC3_EML_QM_ARCAUX_SPECIAL_BASE 0x164AE80ull\n#define DCORE1_TPC3_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC3_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC3_EML_TPC_QM_BASE 0x164C000ull\n#define DCORE1_TPC3_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x164C900ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x164C908ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x164C910ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x164C918ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x164C920ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x164C928ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x164C930ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x164C938ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x164C940ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x164C948ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x164C950ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x164C958ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x164C960ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x164C968ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x164C970ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x164C978ull\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC3_EML_TPC_QM_AXUSER_SECURED_BASE 0x164CB00ull\n#define DCORE1_TPC3_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x164CB80ull\n#define DCORE1_TPC3_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_DBG_HBW_BASE 0x164CC00ull\n#define DCORE1_TPC3_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC3_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC3_EML_TPC_QM_DBG_LBW_BASE 0x164CC80ull\n#define DCORE1_TPC3_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC3_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_TPC_QM_CGM_BASE 0x164CD80ull\n#define DCORE1_TPC3_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC3_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC3_EML_TPC_QM_SPECIAL_BASE 0x164CE80ull\n#define DCORE1_TPC3_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC3_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE1_TPC3_EML_CS_BASE 0x17FF000ull\n#define DCORE1_TPC3_EML_CS_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_EML_CS_SECTION 0x1000\n#define mmDCORE1_TPC4_ROM_TABLE_BASE 0x1800000ull\n#define DCORE1_TPC4_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_ROM_TABLE_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_SPMU_BASE 0x1801000ull\n#define DCORE1_TPC4_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_SPMU_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_ETF_BASE 0x1802000ull\n#define DCORE1_TPC4_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_ETF_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_STM_BASE 0x1803000ull\n#define DCORE1_TPC4_EML_STM_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_STM_SECTION 0x2000\n#define mmDCORE1_TPC4_EML_CTI_BASE 0x1805000ull\n#define DCORE1_TPC4_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_CTI_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_FUNNEL_BASE 0x1806000ull\n#define DCORE1_TPC4_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_BUSMON_0_BASE 0x1807000ull\n#define DCORE1_TPC4_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_BUSMON_1_BASE 0x1808000ull\n#define DCORE1_TPC4_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_BUSMON_2_BASE 0x1809000ull\n#define DCORE1_TPC4_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_BUSMON_3_BASE 0x180A000ull\n#define DCORE1_TPC4_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE1_TPC4_QM_ARC_RTT_BASE 0x180B000ull\n#define DCORE1_TPC4_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE1_TPC4_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE1_TPC4_EML_CFG_BASE 0x1840000ull\n#define DCORE1_TPC4_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_CFG_SECTION 0xE800\n#define mmDCORE1_TPC4_EML_CFG_SPECIAL_BASE 0x1840E80ull\n#define DCORE1_TPC4_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC4_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1841000ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC4_EML_TPC_CFG_BASE 0x1841000ull\n#define DCORE1_TPC4_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1841050ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x18410A0ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x18410F0ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1841140ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1841190ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x18411E0ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1841230ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1841280ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x18412D0ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1841320ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1841370ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x18413C0ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1841410ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1841460ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x18414B0ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1841500ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_BASE 0x1841508ull\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_0_BASE 0x18415DCull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_1_BASE 0x184162Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_2_BASE 0x184167Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_3_BASE 0x18416CCull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_4_BASE 0x184171Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_5_BASE 0x184176Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_6_BASE 0x18417BCull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_7_BASE 0x184180Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_8_BASE 0x184185Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_9_BASE 0x18418ACull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_10_BASE 0x18418FCull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_11_BASE 0x184194Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_12_BASE 0x184199Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_13_BASE 0x18419ECull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1841A3Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1841A8Cull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1841ADCull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_CFG_QM_BASE 0x1841AE4ull\n#define DCORE1_TPC4_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC4_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC4_EML_TPC_CFG_AXUSER_BASE 0x1841E00ull\n#define DCORE1_TPC4_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_CFG_SPECIAL_BASE 0x1841E80ull\n#define DCORE1_TPC4_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC4_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC4_EML_QM_DCCM_BASE 0x1842000ull\n#define DCORE1_TPC4_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC4_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_QM_ARCAUX_BASE 0x184A000ull\n#define DCORE1_TPC4_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE1_TPC4_EML_QM_ARCAUX_SPECIAL_BASE 0x184AE80ull\n#define DCORE1_TPC4_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC4_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC4_EML_TPC_QM_BASE 0x184C000ull\n#define DCORE1_TPC4_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x184C900ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x184C908ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x184C910ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x184C918ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x184C920ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x184C928ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x184C930ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x184C938ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x184C940ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x184C948ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x184C950ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x184C958ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x184C960ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x184C968ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x184C970ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x184C978ull\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC4_EML_TPC_QM_AXUSER_SECURED_BASE 0x184CB00ull\n#define DCORE1_TPC4_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x184CB80ull\n#define DCORE1_TPC4_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_DBG_HBW_BASE 0x184CC00ull\n#define DCORE1_TPC4_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC4_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC4_EML_TPC_QM_DBG_LBW_BASE 0x184CC80ull\n#define DCORE1_TPC4_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC4_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_TPC_QM_CGM_BASE 0x184CD80ull\n#define DCORE1_TPC4_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC4_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC4_EML_TPC_QM_SPECIAL_BASE 0x184CE80ull\n#define DCORE1_TPC4_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC4_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE1_TPC4_EML_CS_BASE 0x19FF000ull\n#define DCORE1_TPC4_EML_CS_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_EML_CS_SECTION 0x1000\n#define mmDCORE1_TPC5_ROM_TABLE_BASE 0x1A00000ull\n#define DCORE1_TPC5_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_ROM_TABLE_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_SPMU_BASE 0x1A01000ull\n#define DCORE1_TPC5_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_SPMU_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_ETF_BASE 0x1A02000ull\n#define DCORE1_TPC5_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_ETF_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_STM_BASE 0x1A03000ull\n#define DCORE1_TPC5_EML_STM_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_STM_SECTION 0x2000\n#define mmDCORE1_TPC5_EML_CTI_BASE 0x1A05000ull\n#define DCORE1_TPC5_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_CTI_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_FUNNEL_BASE 0x1A06000ull\n#define DCORE1_TPC5_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_BUSMON_0_BASE 0x1A07000ull\n#define DCORE1_TPC5_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_BUSMON_1_BASE 0x1A08000ull\n#define DCORE1_TPC5_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_BUSMON_2_BASE 0x1A09000ull\n#define DCORE1_TPC5_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_BUSMON_3_BASE 0x1A0A000ull\n#define DCORE1_TPC5_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE1_TPC5_QM_ARC_RTT_BASE 0x1A0B000ull\n#define DCORE1_TPC5_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE1_TPC5_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE1_TPC5_EML_CFG_BASE 0x1A40000ull\n#define DCORE1_TPC5_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_CFG_SECTION 0xE800\n#define mmDCORE1_TPC5_EML_CFG_SPECIAL_BASE 0x1A40E80ull\n#define DCORE1_TPC5_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC5_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1A41000ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC5_EML_TPC_CFG_BASE 0x1A41000ull\n#define DCORE1_TPC5_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1A41050ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1A410A0ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1A410F0ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1A41140ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1A41190ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1A411E0ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1A41230ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1A41280ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1A412D0ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1A41320ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1A41370ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1A413C0ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1A41410ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1A41460ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1A414B0ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1A41500ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_BASE 0x1A41508ull\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1A415DCull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1A4162Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1A4167Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1A416CCull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1A4171Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1A4176Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1A417BCull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1A4180Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1A4185Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1A418ACull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1A418FCull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1A4194Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1A4199Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1A419ECull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1A41A3Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1A41A8Cull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1A41ADCull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_CFG_QM_BASE 0x1A41AE4ull\n#define DCORE1_TPC5_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC5_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC5_EML_TPC_CFG_AXUSER_BASE 0x1A41E00ull\n#define DCORE1_TPC5_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_CFG_SPECIAL_BASE 0x1A41E80ull\n#define DCORE1_TPC5_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC5_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC5_EML_QM_DCCM_BASE 0x1A42000ull\n#define DCORE1_TPC5_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC5_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_QM_ARCAUX_BASE 0x1A4A000ull\n#define DCORE1_TPC5_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE1_TPC5_EML_QM_ARCAUX_SPECIAL_BASE 0x1A4AE80ull\n#define DCORE1_TPC5_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC5_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC5_EML_TPC_QM_BASE 0x1A4C000ull\n#define DCORE1_TPC5_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1A4C900ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1A4C908ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1A4C910ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1A4C918ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1A4C920ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1A4C928ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1A4C930ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1A4C938ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1A4C940ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1A4C948ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1A4C950ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1A4C958ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1A4C960ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1A4C968ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1A4C970ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1A4C978ull\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC5_EML_TPC_QM_AXUSER_SECURED_BASE 0x1A4CB00ull\n#define DCORE1_TPC5_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1A4CB80ull\n#define DCORE1_TPC5_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_DBG_HBW_BASE 0x1A4CC00ull\n#define DCORE1_TPC5_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC5_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC5_EML_TPC_QM_DBG_LBW_BASE 0x1A4CC80ull\n#define DCORE1_TPC5_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC5_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_TPC_QM_CGM_BASE 0x1A4CD80ull\n#define DCORE1_TPC5_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC5_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC5_EML_TPC_QM_SPECIAL_BASE 0x1A4CE80ull\n#define DCORE1_TPC5_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC5_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE1_TPC5_EML_CS_BASE 0x1BFF000ull\n#define DCORE1_TPC5_EML_CS_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_EML_CS_SECTION 0x401000\n#define mmDCORE2_TPC0_ROM_TABLE_BASE 0x2000000ull\n#define DCORE2_TPC0_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_ROM_TABLE_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_SPMU_BASE 0x2001000ull\n#define DCORE2_TPC0_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_SPMU_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_ETF_BASE 0x2002000ull\n#define DCORE2_TPC0_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_ETF_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_STM_BASE 0x2003000ull\n#define DCORE2_TPC0_EML_STM_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_STM_SECTION 0x2000\n#define mmDCORE2_TPC0_EML_CTI_BASE 0x2005000ull\n#define DCORE2_TPC0_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_CTI_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_FUNNEL_BASE 0x2006000ull\n#define DCORE2_TPC0_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_BUSMON_0_BASE 0x2007000ull\n#define DCORE2_TPC0_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_BUSMON_1_BASE 0x2008000ull\n#define DCORE2_TPC0_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_BUSMON_2_BASE 0x2009000ull\n#define DCORE2_TPC0_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_BUSMON_3_BASE 0x200A000ull\n#define DCORE2_TPC0_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE2_TPC0_QM_ARC_RTT_BASE 0x200B000ull\n#define DCORE2_TPC0_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE2_TPC0_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE2_TPC0_EML_CFG_BASE 0x2040000ull\n#define DCORE2_TPC0_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_CFG_SECTION 0xE800\n#define mmDCORE2_TPC0_EML_CFG_SPECIAL_BASE 0x2040E80ull\n#define DCORE2_TPC0_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC0_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x2041000ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC0_EML_TPC_CFG_BASE 0x2041000ull\n#define DCORE2_TPC0_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x2041050ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x20410A0ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x20410F0ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x2041140ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x2041190ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x20411E0ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x2041230ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x2041280ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x20412D0ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x2041320ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x2041370ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x20413C0ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x2041410ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x2041460ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x20414B0ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x2041500ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_BASE 0x2041508ull\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_0_BASE 0x20415DCull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_1_BASE 0x204162Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_2_BASE 0x204167Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_3_BASE 0x20416CCull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_4_BASE 0x204171Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_5_BASE 0x204176Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_6_BASE 0x20417BCull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_7_BASE 0x204180Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_8_BASE 0x204185Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_9_BASE 0x20418ACull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_10_BASE 0x20418FCull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_11_BASE 0x204194Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_12_BASE 0x204199Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_13_BASE 0x20419ECull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_14_BASE 0x2041A3Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_15_BASE 0x2041A8Cull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2041ADCull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_CFG_QM_BASE 0x2041AE4ull\n#define DCORE2_TPC0_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC0_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC0_EML_TPC_CFG_AXUSER_BASE 0x2041E00ull\n#define DCORE2_TPC0_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_CFG_SPECIAL_BASE 0x2041E80ull\n#define DCORE2_TPC0_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC0_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC0_EML_QM_DCCM_BASE 0x2042000ull\n#define DCORE2_TPC0_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC0_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_QM_ARCAUX_BASE 0x204A000ull\n#define DCORE2_TPC0_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE2_TPC0_EML_QM_ARCAUX_SPECIAL_BASE 0x204AE80ull\n#define DCORE2_TPC0_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC0_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC0_EML_TPC_QM_BASE 0x204C000ull\n#define DCORE2_TPC0_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x204C900ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x204C908ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x204C910ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x204C918ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x204C920ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x204C928ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x204C930ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x204C938ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x204C940ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x204C948ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x204C950ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x204C958ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x204C960ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x204C968ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x204C970ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x204C978ull\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC0_EML_TPC_QM_AXUSER_SECURED_BASE 0x204CB00ull\n#define DCORE2_TPC0_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x204CB80ull\n#define DCORE2_TPC0_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_DBG_HBW_BASE 0x204CC00ull\n#define DCORE2_TPC0_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC0_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC0_EML_TPC_QM_DBG_LBW_BASE 0x204CC80ull\n#define DCORE2_TPC0_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC0_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_TPC_QM_CGM_BASE 0x204CD80ull\n#define DCORE2_TPC0_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC0_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC0_EML_TPC_QM_SPECIAL_BASE 0x204CE80ull\n#define DCORE2_TPC0_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC0_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE2_TPC0_EML_CS_BASE 0x21FF000ull\n#define DCORE2_TPC0_EML_CS_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_EML_CS_SECTION 0x1000\n#define mmDCORE2_TPC1_ROM_TABLE_BASE 0x2200000ull\n#define DCORE2_TPC1_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_ROM_TABLE_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_SPMU_BASE 0x2201000ull\n#define DCORE2_TPC1_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_SPMU_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_ETF_BASE 0x2202000ull\n#define DCORE2_TPC1_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_ETF_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_STM_BASE 0x2203000ull\n#define DCORE2_TPC1_EML_STM_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_STM_SECTION 0x2000\n#define mmDCORE2_TPC1_EML_CTI_BASE 0x2205000ull\n#define DCORE2_TPC1_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_CTI_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_FUNNEL_BASE 0x2206000ull\n#define DCORE2_TPC1_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_BUSMON_0_BASE 0x2207000ull\n#define DCORE2_TPC1_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_BUSMON_1_BASE 0x2208000ull\n#define DCORE2_TPC1_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_BUSMON_2_BASE 0x2209000ull\n#define DCORE2_TPC1_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_BUSMON_3_BASE 0x220A000ull\n#define DCORE2_TPC1_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE2_TPC1_QM_ARC_RTT_BASE 0x220B000ull\n#define DCORE2_TPC1_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE2_TPC1_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE2_TPC1_EML_CFG_BASE 0x2240000ull\n#define DCORE2_TPC1_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_CFG_SECTION 0xE800\n#define mmDCORE2_TPC1_EML_CFG_SPECIAL_BASE 0x2240E80ull\n#define DCORE2_TPC1_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC1_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x2241000ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC1_EML_TPC_CFG_BASE 0x2241000ull\n#define DCORE2_TPC1_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x2241050ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x22410A0ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x22410F0ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x2241140ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x2241190ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x22411E0ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x2241230ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x2241280ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x22412D0ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x2241320ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x2241370ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x22413C0ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x2241410ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x2241460ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x22414B0ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x2241500ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_BASE 0x2241508ull\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_0_BASE 0x22415DCull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_1_BASE 0x224162Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_2_BASE 0x224167Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_3_BASE 0x22416CCull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_4_BASE 0x224171Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_5_BASE 0x224176Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_6_BASE 0x22417BCull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_7_BASE 0x224180Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_8_BASE 0x224185Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_9_BASE 0x22418ACull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_10_BASE 0x22418FCull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_11_BASE 0x224194Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_12_BASE 0x224199Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_13_BASE 0x22419ECull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_14_BASE 0x2241A3Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_15_BASE 0x2241A8Cull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2241ADCull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_CFG_QM_BASE 0x2241AE4ull\n#define DCORE2_TPC1_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC1_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC1_EML_TPC_CFG_AXUSER_BASE 0x2241E00ull\n#define DCORE2_TPC1_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_CFG_SPECIAL_BASE 0x2241E80ull\n#define DCORE2_TPC1_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC1_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC1_EML_QM_DCCM_BASE 0x2242000ull\n#define DCORE2_TPC1_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC1_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_QM_ARCAUX_BASE 0x224A000ull\n#define DCORE2_TPC1_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE2_TPC1_EML_QM_ARCAUX_SPECIAL_BASE 0x224AE80ull\n#define DCORE2_TPC1_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC1_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC1_EML_TPC_QM_BASE 0x224C000ull\n#define DCORE2_TPC1_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x224C900ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x224C908ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x224C910ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x224C918ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x224C920ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x224C928ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x224C930ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x224C938ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x224C940ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x224C948ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x224C950ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x224C958ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x224C960ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x224C968ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x224C970ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x224C978ull\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC1_EML_TPC_QM_AXUSER_SECURED_BASE 0x224CB00ull\n#define DCORE2_TPC1_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x224CB80ull\n#define DCORE2_TPC1_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_DBG_HBW_BASE 0x224CC00ull\n#define DCORE2_TPC1_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC1_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC1_EML_TPC_QM_DBG_LBW_BASE 0x224CC80ull\n#define DCORE2_TPC1_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC1_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_TPC_QM_CGM_BASE 0x224CD80ull\n#define DCORE2_TPC1_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC1_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC1_EML_TPC_QM_SPECIAL_BASE 0x224CE80ull\n#define DCORE2_TPC1_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC1_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE2_TPC1_EML_CS_BASE 0x23FF000ull\n#define DCORE2_TPC1_EML_CS_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_EML_CS_SECTION 0x1000\n#define mmDCORE2_TPC2_ROM_TABLE_BASE 0x2400000ull\n#define DCORE2_TPC2_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_ROM_TABLE_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_SPMU_BASE 0x2401000ull\n#define DCORE2_TPC2_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_SPMU_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_ETF_BASE 0x2402000ull\n#define DCORE2_TPC2_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_ETF_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_STM_BASE 0x2403000ull\n#define DCORE2_TPC2_EML_STM_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_STM_SECTION 0x2000\n#define mmDCORE2_TPC2_EML_CTI_BASE 0x2405000ull\n#define DCORE2_TPC2_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_CTI_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_FUNNEL_BASE 0x2406000ull\n#define DCORE2_TPC2_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_BUSMON_0_BASE 0x2407000ull\n#define DCORE2_TPC2_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_BUSMON_1_BASE 0x2408000ull\n#define DCORE2_TPC2_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_BUSMON_2_BASE 0x2409000ull\n#define DCORE2_TPC2_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_BUSMON_3_BASE 0x240A000ull\n#define DCORE2_TPC2_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE2_TPC2_QM_ARC_RTT_BASE 0x240B000ull\n#define DCORE2_TPC2_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE2_TPC2_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE2_TPC2_EML_CFG_BASE 0x2440000ull\n#define DCORE2_TPC2_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_CFG_SECTION 0xE800\n#define mmDCORE2_TPC2_EML_CFG_SPECIAL_BASE 0x2440E80ull\n#define DCORE2_TPC2_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC2_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x2441000ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC2_EML_TPC_CFG_BASE 0x2441000ull\n#define DCORE2_TPC2_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x2441050ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x24410A0ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x24410F0ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x2441140ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x2441190ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x24411E0ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x2441230ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x2441280ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x24412D0ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x2441320ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x2441370ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x24413C0ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x2441410ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x2441460ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x24414B0ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x2441500ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_BASE 0x2441508ull\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_0_BASE 0x24415DCull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_1_BASE 0x244162Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_2_BASE 0x244167Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_3_BASE 0x24416CCull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_4_BASE 0x244171Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_5_BASE 0x244176Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_6_BASE 0x24417BCull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_7_BASE 0x244180Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_8_BASE 0x244185Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_9_BASE 0x24418ACull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_10_BASE 0x24418FCull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_11_BASE 0x244194Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_12_BASE 0x244199Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_13_BASE 0x24419ECull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_14_BASE 0x2441A3Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_15_BASE 0x2441A8Cull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2441ADCull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_CFG_QM_BASE 0x2441AE4ull\n#define DCORE2_TPC2_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC2_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC2_EML_TPC_CFG_AXUSER_BASE 0x2441E00ull\n#define DCORE2_TPC2_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_CFG_SPECIAL_BASE 0x2441E80ull\n#define DCORE2_TPC2_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC2_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC2_EML_QM_DCCM_BASE 0x2442000ull\n#define DCORE2_TPC2_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC2_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_QM_ARCAUX_BASE 0x244A000ull\n#define DCORE2_TPC2_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE2_TPC2_EML_QM_ARCAUX_SPECIAL_BASE 0x244AE80ull\n#define DCORE2_TPC2_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC2_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC2_EML_TPC_QM_BASE 0x244C000ull\n#define DCORE2_TPC2_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x244C900ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x244C908ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x244C910ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x244C918ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x244C920ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x244C928ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x244C930ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x244C938ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x244C940ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x244C948ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x244C950ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x244C958ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x244C960ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x244C968ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x244C970ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x244C978ull\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC2_EML_TPC_QM_AXUSER_SECURED_BASE 0x244CB00ull\n#define DCORE2_TPC2_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x244CB80ull\n#define DCORE2_TPC2_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_DBG_HBW_BASE 0x244CC00ull\n#define DCORE2_TPC2_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC2_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC2_EML_TPC_QM_DBG_LBW_BASE 0x244CC80ull\n#define DCORE2_TPC2_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC2_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_TPC_QM_CGM_BASE 0x244CD80ull\n#define DCORE2_TPC2_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC2_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC2_EML_TPC_QM_SPECIAL_BASE 0x244CE80ull\n#define DCORE2_TPC2_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC2_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE2_TPC2_EML_CS_BASE 0x25FF000ull\n#define DCORE2_TPC2_EML_CS_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_EML_CS_SECTION 0x1000\n#define mmDCORE2_TPC3_ROM_TABLE_BASE 0x2600000ull\n#define DCORE2_TPC3_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_ROM_TABLE_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_SPMU_BASE 0x2601000ull\n#define DCORE2_TPC3_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_SPMU_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_ETF_BASE 0x2602000ull\n#define DCORE2_TPC3_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_ETF_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_STM_BASE 0x2603000ull\n#define DCORE2_TPC3_EML_STM_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_STM_SECTION 0x2000\n#define mmDCORE2_TPC3_EML_CTI_BASE 0x2605000ull\n#define DCORE2_TPC3_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_CTI_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_FUNNEL_BASE 0x2606000ull\n#define DCORE2_TPC3_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_BUSMON_0_BASE 0x2607000ull\n#define DCORE2_TPC3_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_BUSMON_1_BASE 0x2608000ull\n#define DCORE2_TPC3_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_BUSMON_2_BASE 0x2609000ull\n#define DCORE2_TPC3_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_BUSMON_3_BASE 0x260A000ull\n#define DCORE2_TPC3_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE2_TPC3_QM_ARC_RTT_BASE 0x260B000ull\n#define DCORE2_TPC3_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE2_TPC3_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE2_TPC3_EML_CFG_BASE 0x2640000ull\n#define DCORE2_TPC3_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_CFG_SECTION 0xE800\n#define mmDCORE2_TPC3_EML_CFG_SPECIAL_BASE 0x2640E80ull\n#define DCORE2_TPC3_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC3_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x2641000ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC3_EML_TPC_CFG_BASE 0x2641000ull\n#define DCORE2_TPC3_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x2641050ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x26410A0ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x26410F0ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x2641140ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x2641190ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x26411E0ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x2641230ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x2641280ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x26412D0ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x2641320ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x2641370ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x26413C0ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x2641410ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x2641460ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x26414B0ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x2641500ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_BASE 0x2641508ull\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_0_BASE 0x26415DCull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_1_BASE 0x264162Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_2_BASE 0x264167Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_3_BASE 0x26416CCull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_4_BASE 0x264171Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_5_BASE 0x264176Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_6_BASE 0x26417BCull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_7_BASE 0x264180Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_8_BASE 0x264185Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_9_BASE 0x26418ACull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_10_BASE 0x26418FCull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_11_BASE 0x264194Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_12_BASE 0x264199Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_13_BASE 0x26419ECull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_14_BASE 0x2641A3Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_15_BASE 0x2641A8Cull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2641ADCull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_CFG_QM_BASE 0x2641AE4ull\n#define DCORE2_TPC3_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC3_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC3_EML_TPC_CFG_AXUSER_BASE 0x2641E00ull\n#define DCORE2_TPC3_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_CFG_SPECIAL_BASE 0x2641E80ull\n#define DCORE2_TPC3_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC3_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC3_EML_QM_DCCM_BASE 0x2642000ull\n#define DCORE2_TPC3_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC3_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_QM_ARCAUX_BASE 0x264A000ull\n#define DCORE2_TPC3_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE2_TPC3_EML_QM_ARCAUX_SPECIAL_BASE 0x264AE80ull\n#define DCORE2_TPC3_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC3_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC3_EML_TPC_QM_BASE 0x264C000ull\n#define DCORE2_TPC3_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x264C900ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x264C908ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x264C910ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x264C918ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x264C920ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x264C928ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x264C930ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x264C938ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x264C940ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x264C948ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x264C950ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x264C958ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x264C960ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x264C968ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x264C970ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x264C978ull\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC3_EML_TPC_QM_AXUSER_SECURED_BASE 0x264CB00ull\n#define DCORE2_TPC3_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x264CB80ull\n#define DCORE2_TPC3_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_DBG_HBW_BASE 0x264CC00ull\n#define DCORE2_TPC3_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC3_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC3_EML_TPC_QM_DBG_LBW_BASE 0x264CC80ull\n#define DCORE2_TPC3_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC3_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_TPC_QM_CGM_BASE 0x264CD80ull\n#define DCORE2_TPC3_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC3_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC3_EML_TPC_QM_SPECIAL_BASE 0x264CE80ull\n#define DCORE2_TPC3_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC3_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE2_TPC3_EML_CS_BASE 0x27FF000ull\n#define DCORE2_TPC3_EML_CS_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_EML_CS_SECTION 0x1000\n#define mmDCORE2_TPC4_ROM_TABLE_BASE 0x2800000ull\n#define DCORE2_TPC4_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_ROM_TABLE_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_SPMU_BASE 0x2801000ull\n#define DCORE2_TPC4_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_SPMU_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_ETF_BASE 0x2802000ull\n#define DCORE2_TPC4_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_ETF_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_STM_BASE 0x2803000ull\n#define DCORE2_TPC4_EML_STM_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_STM_SECTION 0x2000\n#define mmDCORE2_TPC4_EML_CTI_BASE 0x2805000ull\n#define DCORE2_TPC4_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_CTI_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_FUNNEL_BASE 0x2806000ull\n#define DCORE2_TPC4_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_BUSMON_0_BASE 0x2807000ull\n#define DCORE2_TPC4_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_BUSMON_1_BASE 0x2808000ull\n#define DCORE2_TPC4_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_BUSMON_2_BASE 0x2809000ull\n#define DCORE2_TPC4_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_BUSMON_3_BASE 0x280A000ull\n#define DCORE2_TPC4_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE2_TPC4_QM_ARC_RTT_BASE 0x280B000ull\n#define DCORE2_TPC4_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE2_TPC4_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE2_TPC4_EML_CFG_BASE 0x2840000ull\n#define DCORE2_TPC4_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_CFG_SECTION 0xE800\n#define mmDCORE2_TPC4_EML_CFG_SPECIAL_BASE 0x2840E80ull\n#define DCORE2_TPC4_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC4_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x2841000ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC4_EML_TPC_CFG_BASE 0x2841000ull\n#define DCORE2_TPC4_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x2841050ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x28410A0ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x28410F0ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x2841140ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x2841190ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x28411E0ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x2841230ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x2841280ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x28412D0ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x2841320ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x2841370ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x28413C0ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x2841410ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x2841460ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x28414B0ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x2841500ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_BASE 0x2841508ull\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_0_BASE 0x28415DCull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_1_BASE 0x284162Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_2_BASE 0x284167Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_3_BASE 0x28416CCull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_4_BASE 0x284171Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_5_BASE 0x284176Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_6_BASE 0x28417BCull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_7_BASE 0x284180Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_8_BASE 0x284185Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_9_BASE 0x28418ACull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_10_BASE 0x28418FCull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_11_BASE 0x284194Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_12_BASE 0x284199Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_13_BASE 0x28419ECull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_14_BASE 0x2841A3Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_15_BASE 0x2841A8Cull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2841ADCull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_CFG_QM_BASE 0x2841AE4ull\n#define DCORE2_TPC4_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC4_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC4_EML_TPC_CFG_AXUSER_BASE 0x2841E00ull\n#define DCORE2_TPC4_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_CFG_SPECIAL_BASE 0x2841E80ull\n#define DCORE2_TPC4_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC4_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC4_EML_QM_DCCM_BASE 0x2842000ull\n#define DCORE2_TPC4_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC4_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_QM_ARCAUX_BASE 0x284A000ull\n#define DCORE2_TPC4_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE2_TPC4_EML_QM_ARCAUX_SPECIAL_BASE 0x284AE80ull\n#define DCORE2_TPC4_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC4_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC4_EML_TPC_QM_BASE 0x284C000ull\n#define DCORE2_TPC4_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x284C900ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x284C908ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x284C910ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x284C918ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x284C920ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x284C928ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x284C930ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x284C938ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x284C940ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x284C948ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x284C950ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x284C958ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x284C960ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x284C968ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x284C970ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x284C978ull\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC4_EML_TPC_QM_AXUSER_SECURED_BASE 0x284CB00ull\n#define DCORE2_TPC4_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x284CB80ull\n#define DCORE2_TPC4_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_DBG_HBW_BASE 0x284CC00ull\n#define DCORE2_TPC4_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC4_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC4_EML_TPC_QM_DBG_LBW_BASE 0x284CC80ull\n#define DCORE2_TPC4_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC4_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_TPC_QM_CGM_BASE 0x284CD80ull\n#define DCORE2_TPC4_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC4_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC4_EML_TPC_QM_SPECIAL_BASE 0x284CE80ull\n#define DCORE2_TPC4_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC4_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE2_TPC4_EML_CS_BASE 0x29FF000ull\n#define DCORE2_TPC4_EML_CS_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_EML_CS_SECTION 0x1000\n#define mmDCORE2_TPC5_ROM_TABLE_BASE 0x2A00000ull\n#define DCORE2_TPC5_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_ROM_TABLE_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_SPMU_BASE 0x2A01000ull\n#define DCORE2_TPC5_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_SPMU_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_ETF_BASE 0x2A02000ull\n#define DCORE2_TPC5_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_ETF_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_STM_BASE 0x2A03000ull\n#define DCORE2_TPC5_EML_STM_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_STM_SECTION 0x2000\n#define mmDCORE2_TPC5_EML_CTI_BASE 0x2A05000ull\n#define DCORE2_TPC5_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_CTI_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_FUNNEL_BASE 0x2A06000ull\n#define DCORE2_TPC5_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_BUSMON_0_BASE 0x2A07000ull\n#define DCORE2_TPC5_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_BUSMON_1_BASE 0x2A08000ull\n#define DCORE2_TPC5_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_BUSMON_2_BASE 0x2A09000ull\n#define DCORE2_TPC5_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_BUSMON_3_BASE 0x2A0A000ull\n#define DCORE2_TPC5_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE2_TPC5_QM_ARC_RTT_BASE 0x2A0B000ull\n#define DCORE2_TPC5_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE2_TPC5_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE2_TPC5_EML_CFG_BASE 0x2A40000ull\n#define DCORE2_TPC5_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_CFG_SECTION 0xE800\n#define mmDCORE2_TPC5_EML_CFG_SPECIAL_BASE 0x2A40E80ull\n#define DCORE2_TPC5_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC5_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x2A41000ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC5_EML_TPC_CFG_BASE 0x2A41000ull\n#define DCORE2_TPC5_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x2A41050ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x2A410A0ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x2A410F0ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x2A41140ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x2A41190ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x2A411E0ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x2A41230ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x2A41280ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x2A412D0ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x2A41320ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x2A41370ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x2A413C0ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x2A41410ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x2A41460ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x2A414B0ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x2A41500ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_BASE 0x2A41508ull\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_0_BASE 0x2A415DCull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_1_BASE 0x2A4162Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_2_BASE 0x2A4167Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_3_BASE 0x2A416CCull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_4_BASE 0x2A4171Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_5_BASE 0x2A4176Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_6_BASE 0x2A417BCull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_7_BASE 0x2A4180Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_8_BASE 0x2A4185Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_9_BASE 0x2A418ACull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_10_BASE 0x2A418FCull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_11_BASE 0x2A4194Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_12_BASE 0x2A4199Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_13_BASE 0x2A419ECull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_14_BASE 0x2A41A3Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_15_BASE 0x2A41A8Cull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2A41ADCull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_CFG_QM_BASE 0x2A41AE4ull\n#define DCORE2_TPC5_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC5_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC5_EML_TPC_CFG_AXUSER_BASE 0x2A41E00ull\n#define DCORE2_TPC5_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_CFG_SPECIAL_BASE 0x2A41E80ull\n#define DCORE2_TPC5_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC5_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC5_EML_QM_DCCM_BASE 0x2A42000ull\n#define DCORE2_TPC5_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC5_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_QM_ARCAUX_BASE 0x2A4A000ull\n#define DCORE2_TPC5_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE2_TPC5_EML_QM_ARCAUX_SPECIAL_BASE 0x2A4AE80ull\n#define DCORE2_TPC5_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC5_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC5_EML_TPC_QM_BASE 0x2A4C000ull\n#define DCORE2_TPC5_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x2A4C900ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x2A4C908ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x2A4C910ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x2A4C918ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x2A4C920ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x2A4C928ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x2A4C930ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x2A4C938ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x2A4C940ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x2A4C948ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x2A4C950ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x2A4C958ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x2A4C960ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x2A4C968ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x2A4C970ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x2A4C978ull\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC5_EML_TPC_QM_AXUSER_SECURED_BASE 0x2A4CB00ull\n#define DCORE2_TPC5_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x2A4CB80ull\n#define DCORE2_TPC5_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_DBG_HBW_BASE 0x2A4CC00ull\n#define DCORE2_TPC5_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC5_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC5_EML_TPC_QM_DBG_LBW_BASE 0x2A4CC80ull\n#define DCORE2_TPC5_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC5_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_TPC_QM_CGM_BASE 0x2A4CD80ull\n#define DCORE2_TPC5_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC5_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC5_EML_TPC_QM_SPECIAL_BASE 0x2A4CE80ull\n#define DCORE2_TPC5_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC5_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE2_TPC5_EML_CS_BASE 0x2BFF000ull\n#define DCORE2_TPC5_EML_CS_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_EML_CS_SECTION 0x401000\n#define mmDCORE3_TPC0_ROM_TABLE_BASE 0x3000000ull\n#define DCORE3_TPC0_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_ROM_TABLE_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_SPMU_BASE 0x3001000ull\n#define DCORE3_TPC0_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_SPMU_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_ETF_BASE 0x3002000ull\n#define DCORE3_TPC0_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_ETF_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_STM_BASE 0x3003000ull\n#define DCORE3_TPC0_EML_STM_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_STM_SECTION 0x2000\n#define mmDCORE3_TPC0_EML_CTI_BASE 0x3005000ull\n#define DCORE3_TPC0_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_CTI_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_FUNNEL_BASE 0x3006000ull\n#define DCORE3_TPC0_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_BUSMON_0_BASE 0x3007000ull\n#define DCORE3_TPC0_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_BUSMON_1_BASE 0x3008000ull\n#define DCORE3_TPC0_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_BUSMON_2_BASE 0x3009000ull\n#define DCORE3_TPC0_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_BUSMON_3_BASE 0x300A000ull\n#define DCORE3_TPC0_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE3_TPC0_QM_ARC_RTT_BASE 0x300B000ull\n#define DCORE3_TPC0_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE3_TPC0_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE3_TPC0_EML_CFG_BASE 0x3040000ull\n#define DCORE3_TPC0_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_CFG_SECTION 0xE800\n#define mmDCORE3_TPC0_EML_CFG_SPECIAL_BASE 0x3040E80ull\n#define DCORE3_TPC0_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC0_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x3041000ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC0_EML_TPC_CFG_BASE 0x3041000ull\n#define DCORE3_TPC0_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x3041050ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x30410A0ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x30410F0ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x3041140ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x3041190ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x30411E0ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x3041230ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x3041280ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x30412D0ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x3041320ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x3041370ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x30413C0ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x3041410ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x3041460ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x30414B0ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x3041500ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_BASE 0x3041508ull\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_0_BASE 0x30415DCull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_1_BASE 0x304162Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_2_BASE 0x304167Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_3_BASE 0x30416CCull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_4_BASE 0x304171Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_5_BASE 0x304176Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_6_BASE 0x30417BCull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_7_BASE 0x304180Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_8_BASE 0x304185Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_9_BASE 0x30418ACull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_10_BASE 0x30418FCull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_11_BASE 0x304194Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_12_BASE 0x304199Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_13_BASE 0x30419ECull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_14_BASE 0x3041A3Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_15_BASE 0x3041A8Cull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3041ADCull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_CFG_QM_BASE 0x3041AE4ull\n#define DCORE3_TPC0_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC0_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC0_EML_TPC_CFG_AXUSER_BASE 0x3041E00ull\n#define DCORE3_TPC0_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_CFG_SPECIAL_BASE 0x3041E80ull\n#define DCORE3_TPC0_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC0_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC0_EML_QM_DCCM_BASE 0x3042000ull\n#define DCORE3_TPC0_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC0_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_QM_ARCAUX_BASE 0x304A000ull\n#define DCORE3_TPC0_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE3_TPC0_EML_QM_ARCAUX_SPECIAL_BASE 0x304AE80ull\n#define DCORE3_TPC0_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC0_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC0_EML_TPC_QM_BASE 0x304C000ull\n#define DCORE3_TPC0_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x304C900ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x304C908ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x304C910ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x304C918ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x304C920ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x304C928ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x304C930ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x304C938ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x304C940ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x304C948ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x304C950ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x304C958ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x304C960ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x304C968ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x304C970ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x304C978ull\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC0_EML_TPC_QM_AXUSER_SECURED_BASE 0x304CB00ull\n#define DCORE3_TPC0_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x304CB80ull\n#define DCORE3_TPC0_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_DBG_HBW_BASE 0x304CC00ull\n#define DCORE3_TPC0_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC0_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC0_EML_TPC_QM_DBG_LBW_BASE 0x304CC80ull\n#define DCORE3_TPC0_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC0_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_TPC_QM_CGM_BASE 0x304CD80ull\n#define DCORE3_TPC0_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC0_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC0_EML_TPC_QM_SPECIAL_BASE 0x304CE80ull\n#define DCORE3_TPC0_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC0_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE3_TPC0_EML_CS_BASE 0x31FF000ull\n#define DCORE3_TPC0_EML_CS_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_EML_CS_SECTION 0x1000\n#define mmDCORE3_TPC1_ROM_TABLE_BASE 0x3200000ull\n#define DCORE3_TPC1_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_ROM_TABLE_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_SPMU_BASE 0x3201000ull\n#define DCORE3_TPC1_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_SPMU_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_ETF_BASE 0x3202000ull\n#define DCORE3_TPC1_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_ETF_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_STM_BASE 0x3203000ull\n#define DCORE3_TPC1_EML_STM_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_STM_SECTION 0x2000\n#define mmDCORE3_TPC1_EML_CTI_BASE 0x3205000ull\n#define DCORE3_TPC1_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_CTI_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_FUNNEL_BASE 0x3206000ull\n#define DCORE3_TPC1_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_BUSMON_0_BASE 0x3207000ull\n#define DCORE3_TPC1_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_BUSMON_1_BASE 0x3208000ull\n#define DCORE3_TPC1_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_BUSMON_2_BASE 0x3209000ull\n#define DCORE3_TPC1_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_BUSMON_3_BASE 0x320A000ull\n#define DCORE3_TPC1_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE3_TPC1_QM_ARC_RTT_BASE 0x320B000ull\n#define DCORE3_TPC1_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE3_TPC1_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE3_TPC1_EML_CFG_BASE 0x3240000ull\n#define DCORE3_TPC1_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_CFG_SECTION 0xE800\n#define mmDCORE3_TPC1_EML_CFG_SPECIAL_BASE 0x3240E80ull\n#define DCORE3_TPC1_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC1_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x3241000ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC1_EML_TPC_CFG_BASE 0x3241000ull\n#define DCORE3_TPC1_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x3241050ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x32410A0ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x32410F0ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x3241140ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x3241190ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x32411E0ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x3241230ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x3241280ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x32412D0ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x3241320ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x3241370ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x32413C0ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x3241410ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x3241460ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x32414B0ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x3241500ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_BASE 0x3241508ull\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_0_BASE 0x32415DCull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_1_BASE 0x324162Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_2_BASE 0x324167Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_3_BASE 0x32416CCull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_4_BASE 0x324171Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_5_BASE 0x324176Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_6_BASE 0x32417BCull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_7_BASE 0x324180Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_8_BASE 0x324185Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_9_BASE 0x32418ACull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_10_BASE 0x32418FCull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_11_BASE 0x324194Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_12_BASE 0x324199Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_13_BASE 0x32419ECull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_14_BASE 0x3241A3Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_15_BASE 0x3241A8Cull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3241ADCull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_CFG_QM_BASE 0x3241AE4ull\n#define DCORE3_TPC1_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC1_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC1_EML_TPC_CFG_AXUSER_BASE 0x3241E00ull\n#define DCORE3_TPC1_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_CFG_SPECIAL_BASE 0x3241E80ull\n#define DCORE3_TPC1_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC1_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC1_EML_QM_DCCM_BASE 0x3242000ull\n#define DCORE3_TPC1_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC1_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_QM_ARCAUX_BASE 0x324A000ull\n#define DCORE3_TPC1_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE3_TPC1_EML_QM_ARCAUX_SPECIAL_BASE 0x324AE80ull\n#define DCORE3_TPC1_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC1_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC1_EML_TPC_QM_BASE 0x324C000ull\n#define DCORE3_TPC1_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x324C900ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x324C908ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x324C910ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x324C918ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x324C920ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x324C928ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x324C930ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x324C938ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x324C940ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x324C948ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x324C950ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x324C958ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x324C960ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x324C968ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x324C970ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x324C978ull\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC1_EML_TPC_QM_AXUSER_SECURED_BASE 0x324CB00ull\n#define DCORE3_TPC1_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x324CB80ull\n#define DCORE3_TPC1_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_DBG_HBW_BASE 0x324CC00ull\n#define DCORE3_TPC1_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC1_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC1_EML_TPC_QM_DBG_LBW_BASE 0x324CC80ull\n#define DCORE3_TPC1_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC1_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_TPC_QM_CGM_BASE 0x324CD80ull\n#define DCORE3_TPC1_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC1_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC1_EML_TPC_QM_SPECIAL_BASE 0x324CE80ull\n#define DCORE3_TPC1_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC1_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE3_TPC1_EML_CS_BASE 0x33FF000ull\n#define DCORE3_TPC1_EML_CS_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_EML_CS_SECTION 0x1000\n#define mmDCORE3_TPC2_ROM_TABLE_BASE 0x3400000ull\n#define DCORE3_TPC2_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_ROM_TABLE_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_SPMU_BASE 0x3401000ull\n#define DCORE3_TPC2_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_SPMU_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_ETF_BASE 0x3402000ull\n#define DCORE3_TPC2_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_ETF_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_STM_BASE 0x3403000ull\n#define DCORE3_TPC2_EML_STM_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_STM_SECTION 0x2000\n#define mmDCORE3_TPC2_EML_CTI_BASE 0x3405000ull\n#define DCORE3_TPC2_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_CTI_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_FUNNEL_BASE 0x3406000ull\n#define DCORE3_TPC2_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_BUSMON_0_BASE 0x3407000ull\n#define DCORE3_TPC2_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_BUSMON_1_BASE 0x3408000ull\n#define DCORE3_TPC2_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_BUSMON_2_BASE 0x3409000ull\n#define DCORE3_TPC2_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_BUSMON_3_BASE 0x340A000ull\n#define DCORE3_TPC2_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE3_TPC2_QM_ARC_RTT_BASE 0x340B000ull\n#define DCORE3_TPC2_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE3_TPC2_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE3_TPC2_EML_CFG_BASE 0x3440000ull\n#define DCORE3_TPC2_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_CFG_SECTION 0xE800\n#define mmDCORE3_TPC2_EML_CFG_SPECIAL_BASE 0x3440E80ull\n#define DCORE3_TPC2_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC2_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x3441000ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC2_EML_TPC_CFG_BASE 0x3441000ull\n#define DCORE3_TPC2_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x3441050ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x34410A0ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x34410F0ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x3441140ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x3441190ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x34411E0ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x3441230ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x3441280ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x34412D0ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x3441320ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x3441370ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x34413C0ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x3441410ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x3441460ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x34414B0ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x3441500ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_BASE 0x3441508ull\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_0_BASE 0x34415DCull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_1_BASE 0x344162Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_2_BASE 0x344167Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_3_BASE 0x34416CCull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_4_BASE 0x344171Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_5_BASE 0x344176Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_6_BASE 0x34417BCull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_7_BASE 0x344180Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_8_BASE 0x344185Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_9_BASE 0x34418ACull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_10_BASE 0x34418FCull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_11_BASE 0x344194Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_12_BASE 0x344199Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_13_BASE 0x34419ECull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_14_BASE 0x3441A3Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_15_BASE 0x3441A8Cull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3441ADCull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_CFG_QM_BASE 0x3441AE4ull\n#define DCORE3_TPC2_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC2_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC2_EML_TPC_CFG_AXUSER_BASE 0x3441E00ull\n#define DCORE3_TPC2_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_CFG_SPECIAL_BASE 0x3441E80ull\n#define DCORE3_TPC2_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC2_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC2_EML_QM_DCCM_BASE 0x3442000ull\n#define DCORE3_TPC2_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC2_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_QM_ARCAUX_BASE 0x344A000ull\n#define DCORE3_TPC2_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE3_TPC2_EML_QM_ARCAUX_SPECIAL_BASE 0x344AE80ull\n#define DCORE3_TPC2_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC2_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC2_EML_TPC_QM_BASE 0x344C000ull\n#define DCORE3_TPC2_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x344C900ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x344C908ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x344C910ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x344C918ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x344C920ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x344C928ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x344C930ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x344C938ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x344C940ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x344C948ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x344C950ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x344C958ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x344C960ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x344C968ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x344C970ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x344C978ull\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC2_EML_TPC_QM_AXUSER_SECURED_BASE 0x344CB00ull\n#define DCORE3_TPC2_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x344CB80ull\n#define DCORE3_TPC2_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_DBG_HBW_BASE 0x344CC00ull\n#define DCORE3_TPC2_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC2_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC2_EML_TPC_QM_DBG_LBW_BASE 0x344CC80ull\n#define DCORE3_TPC2_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC2_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_TPC_QM_CGM_BASE 0x344CD80ull\n#define DCORE3_TPC2_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC2_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC2_EML_TPC_QM_SPECIAL_BASE 0x344CE80ull\n#define DCORE3_TPC2_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC2_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE3_TPC2_EML_CS_BASE 0x35FF000ull\n#define DCORE3_TPC2_EML_CS_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_EML_CS_SECTION 0x1000\n#define mmDCORE3_TPC3_ROM_TABLE_BASE 0x3600000ull\n#define DCORE3_TPC3_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_ROM_TABLE_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_SPMU_BASE 0x3601000ull\n#define DCORE3_TPC3_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_SPMU_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_ETF_BASE 0x3602000ull\n#define DCORE3_TPC3_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_ETF_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_STM_BASE 0x3603000ull\n#define DCORE3_TPC3_EML_STM_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_STM_SECTION 0x2000\n#define mmDCORE3_TPC3_EML_CTI_BASE 0x3605000ull\n#define DCORE3_TPC3_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_CTI_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_FUNNEL_BASE 0x3606000ull\n#define DCORE3_TPC3_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_BUSMON_0_BASE 0x3607000ull\n#define DCORE3_TPC3_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_BUSMON_1_BASE 0x3608000ull\n#define DCORE3_TPC3_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_BUSMON_2_BASE 0x3609000ull\n#define DCORE3_TPC3_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_BUSMON_3_BASE 0x360A000ull\n#define DCORE3_TPC3_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE3_TPC3_QM_ARC_RTT_BASE 0x360B000ull\n#define DCORE3_TPC3_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE3_TPC3_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE3_TPC3_EML_CFG_BASE 0x3640000ull\n#define DCORE3_TPC3_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_CFG_SECTION 0xE800\n#define mmDCORE3_TPC3_EML_CFG_SPECIAL_BASE 0x3640E80ull\n#define DCORE3_TPC3_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC3_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x3641000ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC3_EML_TPC_CFG_BASE 0x3641000ull\n#define DCORE3_TPC3_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x3641050ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x36410A0ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x36410F0ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x3641140ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x3641190ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x36411E0ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x3641230ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x3641280ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x36412D0ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x3641320ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x3641370ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x36413C0ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x3641410ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x3641460ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x36414B0ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x3641500ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_BASE 0x3641508ull\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_0_BASE 0x36415DCull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_1_BASE 0x364162Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_2_BASE 0x364167Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_3_BASE 0x36416CCull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_4_BASE 0x364171Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_5_BASE 0x364176Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_6_BASE 0x36417BCull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_7_BASE 0x364180Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_8_BASE 0x364185Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_9_BASE 0x36418ACull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_10_BASE 0x36418FCull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_11_BASE 0x364194Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_12_BASE 0x364199Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_13_BASE 0x36419ECull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_14_BASE 0x3641A3Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_15_BASE 0x3641A8Cull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3641ADCull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_CFG_QM_BASE 0x3641AE4ull\n#define DCORE3_TPC3_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC3_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC3_EML_TPC_CFG_AXUSER_BASE 0x3641E00ull\n#define DCORE3_TPC3_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_CFG_SPECIAL_BASE 0x3641E80ull\n#define DCORE3_TPC3_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC3_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC3_EML_QM_DCCM_BASE 0x3642000ull\n#define DCORE3_TPC3_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC3_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_QM_ARCAUX_BASE 0x364A000ull\n#define DCORE3_TPC3_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE3_TPC3_EML_QM_ARCAUX_SPECIAL_BASE 0x364AE80ull\n#define DCORE3_TPC3_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC3_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC3_EML_TPC_QM_BASE 0x364C000ull\n#define DCORE3_TPC3_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x364C900ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x364C908ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x364C910ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x364C918ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x364C920ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x364C928ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x364C930ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x364C938ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x364C940ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x364C948ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x364C950ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x364C958ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x364C960ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x364C968ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x364C970ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x364C978ull\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC3_EML_TPC_QM_AXUSER_SECURED_BASE 0x364CB00ull\n#define DCORE3_TPC3_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x364CB80ull\n#define DCORE3_TPC3_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_DBG_HBW_BASE 0x364CC00ull\n#define DCORE3_TPC3_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC3_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC3_EML_TPC_QM_DBG_LBW_BASE 0x364CC80ull\n#define DCORE3_TPC3_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC3_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_TPC_QM_CGM_BASE 0x364CD80ull\n#define DCORE3_TPC3_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC3_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC3_EML_TPC_QM_SPECIAL_BASE 0x364CE80ull\n#define DCORE3_TPC3_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC3_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE3_TPC3_EML_CS_BASE 0x37FF000ull\n#define DCORE3_TPC3_EML_CS_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_EML_CS_SECTION 0x1000\n#define mmDCORE3_TPC4_ROM_TABLE_BASE 0x3800000ull\n#define DCORE3_TPC4_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_ROM_TABLE_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_SPMU_BASE 0x3801000ull\n#define DCORE3_TPC4_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_SPMU_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_ETF_BASE 0x3802000ull\n#define DCORE3_TPC4_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_ETF_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_STM_BASE 0x3803000ull\n#define DCORE3_TPC4_EML_STM_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_STM_SECTION 0x2000\n#define mmDCORE3_TPC4_EML_CTI_BASE 0x3805000ull\n#define DCORE3_TPC4_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_CTI_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_FUNNEL_BASE 0x3806000ull\n#define DCORE3_TPC4_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_BUSMON_0_BASE 0x3807000ull\n#define DCORE3_TPC4_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_BUSMON_1_BASE 0x3808000ull\n#define DCORE3_TPC4_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_BUSMON_2_BASE 0x3809000ull\n#define DCORE3_TPC4_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_BUSMON_3_BASE 0x380A000ull\n#define DCORE3_TPC4_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE3_TPC4_QM_ARC_RTT_BASE 0x380B000ull\n#define DCORE3_TPC4_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE3_TPC4_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE3_TPC4_EML_CFG_BASE 0x3840000ull\n#define DCORE3_TPC4_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_CFG_SECTION 0xE800\n#define mmDCORE3_TPC4_EML_CFG_SPECIAL_BASE 0x3840E80ull\n#define DCORE3_TPC4_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC4_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x3841000ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC4_EML_TPC_CFG_BASE 0x3841000ull\n#define DCORE3_TPC4_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x3841050ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x38410A0ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x38410F0ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x3841140ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x3841190ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x38411E0ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x3841230ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x3841280ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x38412D0ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x3841320ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x3841370ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x38413C0ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x3841410ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x3841460ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x38414B0ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x3841500ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_BASE 0x3841508ull\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_0_BASE 0x38415DCull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_1_BASE 0x384162Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_2_BASE 0x384167Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_3_BASE 0x38416CCull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_4_BASE 0x384171Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_5_BASE 0x384176Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_6_BASE 0x38417BCull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_7_BASE 0x384180Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_8_BASE 0x384185Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_9_BASE 0x38418ACull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_10_BASE 0x38418FCull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_11_BASE 0x384194Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_12_BASE 0x384199Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_13_BASE 0x38419ECull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_14_BASE 0x3841A3Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_15_BASE 0x3841A8Cull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3841ADCull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_CFG_QM_BASE 0x3841AE4ull\n#define DCORE3_TPC4_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC4_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC4_EML_TPC_CFG_AXUSER_BASE 0x3841E00ull\n#define DCORE3_TPC4_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_CFG_SPECIAL_BASE 0x3841E80ull\n#define DCORE3_TPC4_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC4_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC4_EML_QM_DCCM_BASE 0x3842000ull\n#define DCORE3_TPC4_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC4_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_QM_ARCAUX_BASE 0x384A000ull\n#define DCORE3_TPC4_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE3_TPC4_EML_QM_ARCAUX_SPECIAL_BASE 0x384AE80ull\n#define DCORE3_TPC4_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC4_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC4_EML_TPC_QM_BASE 0x384C000ull\n#define DCORE3_TPC4_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x384C900ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x384C908ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x384C910ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x384C918ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x384C920ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x384C928ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x384C930ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x384C938ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x384C940ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x384C948ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x384C950ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x384C958ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x384C960ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x384C968ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x384C970ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x384C978ull\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC4_EML_TPC_QM_AXUSER_SECURED_BASE 0x384CB00ull\n#define DCORE3_TPC4_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x384CB80ull\n#define DCORE3_TPC4_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_DBG_HBW_BASE 0x384CC00ull\n#define DCORE3_TPC4_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC4_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC4_EML_TPC_QM_DBG_LBW_BASE 0x384CC80ull\n#define DCORE3_TPC4_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC4_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_TPC_QM_CGM_BASE 0x384CD80ull\n#define DCORE3_TPC4_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC4_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC4_EML_TPC_QM_SPECIAL_BASE 0x384CE80ull\n#define DCORE3_TPC4_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC4_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE3_TPC4_EML_CS_BASE 0x39FF000ull\n#define DCORE3_TPC4_EML_CS_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_EML_CS_SECTION 0x1000\n#define mmDCORE3_TPC5_ROM_TABLE_BASE 0x3A00000ull\n#define DCORE3_TPC5_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_ROM_TABLE_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_SPMU_BASE 0x3A01000ull\n#define DCORE3_TPC5_EML_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_SPMU_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_ETF_BASE 0x3A02000ull\n#define DCORE3_TPC5_EML_ETF_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_ETF_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_STM_BASE 0x3A03000ull\n#define DCORE3_TPC5_EML_STM_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_STM_SECTION 0x2000\n#define mmDCORE3_TPC5_EML_CTI_BASE 0x3A05000ull\n#define DCORE3_TPC5_EML_CTI_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_CTI_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_FUNNEL_BASE 0x3A06000ull\n#define DCORE3_TPC5_EML_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_FUNNEL_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_BUSMON_0_BASE 0x3A07000ull\n#define DCORE3_TPC5_EML_BUSMON_0_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_BUSMON_0_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_BUSMON_1_BASE 0x3A08000ull\n#define DCORE3_TPC5_EML_BUSMON_1_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_BUSMON_1_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_BUSMON_2_BASE 0x3A09000ull\n#define DCORE3_TPC5_EML_BUSMON_2_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_BUSMON_2_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_BUSMON_3_BASE 0x3A0A000ull\n#define DCORE3_TPC5_EML_BUSMON_3_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_BUSMON_3_SECTION 0x1000\n#define mmDCORE3_TPC5_QM_ARC_RTT_BASE 0x3A0B000ull\n#define DCORE3_TPC5_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE3_TPC5_QM_ARC_RTT_SECTION 0x35000\n#define mmDCORE3_TPC5_EML_CFG_BASE 0x3A40000ull\n#define DCORE3_TPC5_EML_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_CFG_SECTION 0xE800\n#define mmDCORE3_TPC5_EML_CFG_SPECIAL_BASE 0x3A40E80ull\n#define DCORE3_TPC5_EML_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC5_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x3A41000ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC5_EML_TPC_CFG_BASE 0x3A41000ull\n#define DCORE3_TPC5_EML_TPC_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_TPC_CFG_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x3A41050ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x3A410A0ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x3A410F0ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x3A41140ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x3A41190ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x3A411E0ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x3A41230ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x3A41280ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x3A412D0ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x3A41320ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x3A41370ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x3A413C0ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x3A41410ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x3A41460ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x3A414B0ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x3A41500ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_BASE 0x3A41508ull\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_0_BASE 0x3A415DCull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_1_BASE 0x3A4162Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_2_BASE 0x3A4167Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_3_BASE 0x3A416CCull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_4_BASE 0x3A4171Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_5_BASE 0x3A4176Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_6_BASE 0x3A417BCull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_7_BASE 0x3A4180Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_8_BASE 0x3A4185Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_9_BASE 0x3A418ACull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_10_BASE 0x3A418FCull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_11_BASE 0x3A4194Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_12_BASE 0x3A4199Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_13_BASE 0x3A419ECull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_14_BASE 0x3A41A3Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_15_BASE 0x3A41A8Cull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3A41ADCull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_CFG_QM_BASE 0x3A41AE4ull\n#define DCORE3_TPC5_EML_TPC_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC5_EML_TPC_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC5_EML_TPC_CFG_AXUSER_BASE 0x3A41E00ull\n#define DCORE3_TPC5_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_CFG_SPECIAL_BASE 0x3A41E80ull\n#define DCORE3_TPC5_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC5_EML_TPC_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC5_EML_QM_DCCM_BASE 0x3A42000ull\n#define DCORE3_TPC5_EML_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC5_EML_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_QM_ARCAUX_BASE 0x3A4A000ull\n#define DCORE3_TPC5_EML_QM_ARCAUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_QM_ARCAUX_SECTION 0xE800\n#define mmDCORE3_TPC5_EML_QM_ARCAUX_SPECIAL_BASE 0x3A4AE80ull\n#define DCORE3_TPC5_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC5_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC5_EML_TPC_QM_BASE 0x3A4C000ull\n#define DCORE3_TPC5_EML_TPC_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_TPC_QM_SECTION 0x9000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x3A4C900ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x3A4C908ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x3A4C910ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x3A4C918ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x3A4C920ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x3A4C928ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x3A4C930ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x3A4C938ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x3A4C940ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x3A4C948ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE 0x3A4C950ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE 0x3A4C958ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE 0x3A4C960ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE 0x3A4C968ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE 0x3A4C970ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE 0x3A4C978ull\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC5_EML_TPC_QM_AXUSER_SECURED_BASE 0x3A4CB00ull\n#define DCORE3_TPC5_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x3A4CB80ull\n#define DCORE3_TPC5_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_DBG_HBW_BASE 0x3A4CC00ull\n#define DCORE3_TPC5_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC5_EML_TPC_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC5_EML_TPC_QM_DBG_LBW_BASE 0x3A4CC80ull\n#define DCORE3_TPC5_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC5_EML_TPC_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_TPC_QM_CGM_BASE 0x3A4CD80ull\n#define DCORE3_TPC5_EML_TPC_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC5_EML_TPC_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC5_EML_TPC_QM_SPECIAL_BASE 0x3A4CE80ull\n#define DCORE3_TPC5_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC5_EML_TPC_QM_SPECIAL_SECTION 0x1B2180\n#define mmDCORE3_TPC5_EML_CS_BASE 0x3BFF000ull\n#define DCORE3_TPC5_EML_CS_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_EML_CS_SECTION 0x401000\n#define mmDCORE0_TPC0_QM_DCCM_BASE 0x4000000ull\n#define DCORE0_TPC0_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC0_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_ARC_AUX_BASE 0x4008000ull\n#define DCORE0_TPC0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_TPC0_QM_ARC_AUX_SPECIAL_BASE 0x4008E80ull\n#define DCORE0_TPC0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC0_QM_BASE 0x400A000ull\n#define DCORE0_TPC0_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_QM_SECTION 0x9000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x400A900ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x400A908ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x400A910ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x400A918ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x400A920ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x400A928ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x400A930ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x400A938ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x400A940ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x400A948ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x400A950ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x400A958ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x400A960ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x400A968ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x400A970ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x400A978ull\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC0_QM_AXUSER_SECURED_BASE 0x400AB00ull\n#define DCORE0_TPC0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_AXUSER_NONSECURED_BASE 0x400AB80ull\n#define DCORE0_TPC0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_DBG_HBW_BASE 0x400AC00ull\n#define DCORE0_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC0_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC0_QM_DBG_LBW_BASE 0x400AC80ull\n#define DCORE0_TPC0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC0_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC0_QM_CGM_BASE 0x400AD80ull\n#define DCORE0_TPC0_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC0_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC0_QM_SPECIAL_BASE 0x400AE80ull\n#define DCORE0_TPC0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_BASE 0x400B000ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC0_CFG_BASE 0x400B000ull\n#define DCORE0_TPC0_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC0_CFG_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_1_BASE 0x400B050ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_2_BASE 0x400B0A0ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_3_BASE 0x400B0F0ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_4_BASE 0x400B140ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_5_BASE 0x400B190ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_6_BASE 0x400B1E0ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_7_BASE 0x400B230ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_8_BASE 0x400B280ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_9_BASE 0x400B2D0ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_10_BASE 0x400B320ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_11_BASE 0x400B370ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_12_BASE 0x400B3C0ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_13_BASE 0x400B410ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_14_BASE 0x400B460ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_15_BASE 0x400B4B0ull\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_KERNEL_SYNC_OBJECT_BASE 0x400B500ull\n#define DCORE0_TPC0_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC0_CFG_KERNEL_BASE 0x400B508ull\n#define DCORE0_TPC0_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC0_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_0_BASE 0x400B5DCull\n#define DCORE0_TPC0_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_1_BASE 0x400B62Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_2_BASE 0x400B67Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_3_BASE 0x400B6CCull\n#define DCORE0_TPC0_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_4_BASE 0x400B71Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_5_BASE 0x400B76Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_6_BASE 0x400B7BCull\n#define DCORE0_TPC0_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_7_BASE 0x400B80Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_8_BASE 0x400B85Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_9_BASE 0x400B8ACull\n#define DCORE0_TPC0_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_10_BASE 0x400B8FCull\n#define DCORE0_TPC0_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_11_BASE 0x400B94Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_12_BASE 0x400B99Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_13_BASE 0x400B9ECull\n#define DCORE0_TPC0_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_14_BASE 0x400BA3Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_TENSOR_15_BASE 0x400BA8Cull\n#define DCORE0_TPC0_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x400BADCull\n#define DCORE0_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC0_CFG_QM_BASE 0x400BAE4ull\n#define DCORE0_TPC0_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC0_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC0_CFG_AXUSER_BASE 0x400BE00ull\n#define DCORE0_TPC0_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC0_CFG_SPECIAL_BASE 0x400BE80ull\n#define DCORE0_TPC0_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC0_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC0_MSTR_IF_RR_SHRD_HBW_BASE 0x400C000ull\n#define DCORE0_TPC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_TPC0_MSTR_IF_RR_PRVT_HBW_BASE 0x400C200ull\n#define DCORE0_TPC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_TPC0_MSTR_IF_RR_SHRD_LBW_BASE 0x400C400ull\n#define DCORE0_TPC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_TPC0_MSTR_IF_RR_PRVT_LBW_BASE 0x400C600ull\n#define DCORE0_TPC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_TPC0_MSTR_IF_E2E_CRDT_BASE 0x400C800ull\n#define DCORE0_TPC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_TPC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_TPC0_MSTR_IF_AXUSER_BASE 0x400CA80ull\n#define DCORE0_TPC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC0_MSTR_IF_DBG_HBW_BASE 0x400CB00ull\n#define DCORE0_TPC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC0_MSTR_IF_DBG_LBW_BASE 0x400CB80ull\n#define DCORE0_TPC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_TPC0_MSTR_IF_CORE_HBW_BASE 0x400CC00ull\n#define DCORE0_TPC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_TPC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_TPC0_MSTR_IF_CORE_LBW_BASE 0x400CD80ull\n#define DCORE0_TPC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_TPC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_TPC0_MSTR_IF_SPECIAL_BASE 0x400CE80ull\n#define DCORE0_TPC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE0_TPC1_QM_DCCM_BASE 0x4010000ull\n#define DCORE0_TPC1_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC1_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_ARC_AUX_BASE 0x4018000ull\n#define DCORE0_TPC1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_TPC1_QM_ARC_AUX_SPECIAL_BASE 0x4018E80ull\n#define DCORE0_TPC1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC1_QM_BASE 0x401A000ull\n#define DCORE0_TPC1_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_QM_SECTION 0x9000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x401A900ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x401A908ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x401A910ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x401A918ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x401A920ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x401A928ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x401A930ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x401A938ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x401A940ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x401A948ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x401A950ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x401A958ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x401A960ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x401A968ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x401A970ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x401A978ull\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC1_QM_AXUSER_SECURED_BASE 0x401AB00ull\n#define DCORE0_TPC1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_AXUSER_NONSECURED_BASE 0x401AB80ull\n#define DCORE0_TPC1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_DBG_HBW_BASE 0x401AC00ull\n#define DCORE0_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC1_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC1_QM_DBG_LBW_BASE 0x401AC80ull\n#define DCORE0_TPC1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC1_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC1_QM_CGM_BASE 0x401AD80ull\n#define DCORE0_TPC1_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC1_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC1_QM_SPECIAL_BASE 0x401AE80ull\n#define DCORE0_TPC1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_0_BASE 0x401B000ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC1_CFG_BASE 0x401B000ull\n#define DCORE0_TPC1_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC1_CFG_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_1_BASE 0x401B050ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_2_BASE 0x401B0A0ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_3_BASE 0x401B0F0ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_4_BASE 0x401B140ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_5_BASE 0x401B190ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_6_BASE 0x401B1E0ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_7_BASE 0x401B230ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_8_BASE 0x401B280ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_9_BASE 0x401B2D0ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_10_BASE 0x401B320ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_11_BASE 0x401B370ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_12_BASE 0x401B3C0ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_13_BASE 0x401B410ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_14_BASE 0x401B460ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_15_BASE 0x401B4B0ull\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_KERNEL_SYNC_OBJECT_BASE 0x401B500ull\n#define DCORE0_TPC1_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC1_CFG_KERNEL_BASE 0x401B508ull\n#define DCORE0_TPC1_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC1_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_0_BASE 0x401B5DCull\n#define DCORE0_TPC1_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_1_BASE 0x401B62Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_2_BASE 0x401B67Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_3_BASE 0x401B6CCull\n#define DCORE0_TPC1_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_4_BASE 0x401B71Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_5_BASE 0x401B76Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_6_BASE 0x401B7BCull\n#define DCORE0_TPC1_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_7_BASE 0x401B80Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_8_BASE 0x401B85Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_9_BASE 0x401B8ACull\n#define DCORE0_TPC1_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_10_BASE 0x401B8FCull\n#define DCORE0_TPC1_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_11_BASE 0x401B94Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_12_BASE 0x401B99Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_13_BASE 0x401B9ECull\n#define DCORE0_TPC1_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_14_BASE 0x401BA3Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_TENSOR_15_BASE 0x401BA8Cull\n#define DCORE0_TPC1_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x401BADCull\n#define DCORE0_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC1_CFG_QM_BASE 0x401BAE4ull\n#define DCORE0_TPC1_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC1_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC1_CFG_AXUSER_BASE 0x401BE00ull\n#define DCORE0_TPC1_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC1_CFG_SPECIAL_BASE 0x401BE80ull\n#define DCORE0_TPC1_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC1_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC1_MSTR_IF_RR_SHRD_HBW_BASE 0x401C000ull\n#define DCORE0_TPC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_TPC1_MSTR_IF_RR_PRVT_HBW_BASE 0x401C200ull\n#define DCORE0_TPC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_TPC1_MSTR_IF_RR_SHRD_LBW_BASE 0x401C400ull\n#define DCORE0_TPC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_TPC1_MSTR_IF_RR_PRVT_LBW_BASE 0x401C600ull\n#define DCORE0_TPC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_TPC1_MSTR_IF_E2E_CRDT_BASE 0x401C800ull\n#define DCORE0_TPC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_TPC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_TPC1_MSTR_IF_AXUSER_BASE 0x401CA80ull\n#define DCORE0_TPC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC1_MSTR_IF_DBG_HBW_BASE 0x401CB00ull\n#define DCORE0_TPC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC1_MSTR_IF_DBG_LBW_BASE 0x401CB80ull\n#define DCORE0_TPC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_TPC1_MSTR_IF_CORE_HBW_BASE 0x401CC00ull\n#define DCORE0_TPC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_TPC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_TPC1_MSTR_IF_CORE_LBW_BASE 0x401CD80ull\n#define DCORE0_TPC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_TPC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_TPC1_MSTR_IF_SPECIAL_BASE 0x401CE80ull\n#define DCORE0_TPC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC1_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE0_TPC2_QM_DCCM_BASE 0x4020000ull\n#define DCORE0_TPC2_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC2_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_ARC_AUX_BASE 0x4028000ull\n#define DCORE0_TPC2_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_TPC2_QM_ARC_AUX_SPECIAL_BASE 0x4028E80ull\n#define DCORE0_TPC2_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC2_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC2_QM_BASE 0x402A000ull\n#define DCORE0_TPC2_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_QM_SECTION 0x9000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR0_BASE 0x402A900ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR1_BASE 0x402A908ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR2_BASE 0x402A910ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR3_BASE 0x402A918ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR4_BASE 0x402A920ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR5_BASE 0x402A928ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR6_BASE 0x402A930ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR7_BASE 0x402A938ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR8_BASE 0x402A940ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR9_BASE 0x402A948ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR10_BASE 0x402A950ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR11_BASE 0x402A958ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR12_BASE 0x402A960ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR13_BASE 0x402A968ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR14_BASE 0x402A970ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR15_BASE 0x402A978ull\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC2_QM_AXUSER_SECURED_BASE 0x402AB00ull\n#define DCORE0_TPC2_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_AXUSER_NONSECURED_BASE 0x402AB80ull\n#define DCORE0_TPC2_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_DBG_HBW_BASE 0x402AC00ull\n#define DCORE0_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC2_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC2_QM_DBG_LBW_BASE 0x402AC80ull\n#define DCORE0_TPC2_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC2_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC2_QM_CGM_BASE 0x402AD80ull\n#define DCORE0_TPC2_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC2_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC2_QM_SPECIAL_BASE 0x402AE80ull\n#define DCORE0_TPC2_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC2_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_0_BASE 0x402B000ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC2_CFG_BASE 0x402B000ull\n#define DCORE0_TPC2_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC2_CFG_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_1_BASE 0x402B050ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_2_BASE 0x402B0A0ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_3_BASE 0x402B0F0ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_4_BASE 0x402B140ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_5_BASE 0x402B190ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_6_BASE 0x402B1E0ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_7_BASE 0x402B230ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_8_BASE 0x402B280ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_9_BASE 0x402B2D0ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_10_BASE 0x402B320ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_11_BASE 0x402B370ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_12_BASE 0x402B3C0ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_13_BASE 0x402B410ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_14_BASE 0x402B460ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_15_BASE 0x402B4B0ull\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_KERNEL_SYNC_OBJECT_BASE 0x402B500ull\n#define DCORE0_TPC2_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC2_CFG_KERNEL_BASE 0x402B508ull\n#define DCORE0_TPC2_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC2_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_0_BASE 0x402B5DCull\n#define DCORE0_TPC2_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_1_BASE 0x402B62Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_2_BASE 0x402B67Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_3_BASE 0x402B6CCull\n#define DCORE0_TPC2_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_4_BASE 0x402B71Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_5_BASE 0x402B76Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_6_BASE 0x402B7BCull\n#define DCORE0_TPC2_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_7_BASE 0x402B80Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_8_BASE 0x402B85Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_9_BASE 0x402B8ACull\n#define DCORE0_TPC2_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_10_BASE 0x402B8FCull\n#define DCORE0_TPC2_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_11_BASE 0x402B94Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_12_BASE 0x402B99Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_13_BASE 0x402B9ECull\n#define DCORE0_TPC2_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_14_BASE 0x402BA3Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_TENSOR_15_BASE 0x402BA8Cull\n#define DCORE0_TPC2_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x402BADCull\n#define DCORE0_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC2_CFG_QM_BASE 0x402BAE4ull\n#define DCORE0_TPC2_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC2_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC2_CFG_AXUSER_BASE 0x402BE00ull\n#define DCORE0_TPC2_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC2_CFG_SPECIAL_BASE 0x402BE80ull\n#define DCORE0_TPC2_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC2_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC2_MSTR_IF_RR_SHRD_HBW_BASE 0x402C000ull\n#define DCORE0_TPC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_TPC2_MSTR_IF_RR_PRVT_HBW_BASE 0x402C200ull\n#define DCORE0_TPC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_TPC2_MSTR_IF_RR_SHRD_LBW_BASE 0x402C400ull\n#define DCORE0_TPC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_TPC2_MSTR_IF_RR_PRVT_LBW_BASE 0x402C600ull\n#define DCORE0_TPC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_TPC2_MSTR_IF_E2E_CRDT_BASE 0x402C800ull\n#define DCORE0_TPC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_TPC2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_TPC2_MSTR_IF_AXUSER_BASE 0x402CA80ull\n#define DCORE0_TPC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC2_MSTR_IF_DBG_HBW_BASE 0x402CB00ull\n#define DCORE0_TPC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC2_MSTR_IF_DBG_LBW_BASE 0x402CB80ull\n#define DCORE0_TPC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_TPC2_MSTR_IF_CORE_HBW_BASE 0x402CC00ull\n#define DCORE0_TPC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_TPC2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_TPC2_MSTR_IF_CORE_LBW_BASE 0x402CD80ull\n#define DCORE0_TPC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_TPC2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_TPC2_MSTR_IF_SPECIAL_BASE 0x402CE80ull\n#define DCORE0_TPC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC2_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE0_TPC3_QM_DCCM_BASE 0x4030000ull\n#define DCORE0_TPC3_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC3_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_ARC_AUX_BASE 0x4038000ull\n#define DCORE0_TPC3_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_TPC3_QM_ARC_AUX_SPECIAL_BASE 0x4038E80ull\n#define DCORE0_TPC3_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC3_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC3_QM_BASE 0x403A000ull\n#define DCORE0_TPC3_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_QM_SECTION 0x9000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR0_BASE 0x403A900ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR1_BASE 0x403A908ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR2_BASE 0x403A910ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR3_BASE 0x403A918ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR4_BASE 0x403A920ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR5_BASE 0x403A928ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR6_BASE 0x403A930ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR7_BASE 0x403A938ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR8_BASE 0x403A940ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR9_BASE 0x403A948ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR10_BASE 0x403A950ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR11_BASE 0x403A958ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR12_BASE 0x403A960ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR13_BASE 0x403A968ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR14_BASE 0x403A970ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR15_BASE 0x403A978ull\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC3_QM_AXUSER_SECURED_BASE 0x403AB00ull\n#define DCORE0_TPC3_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_AXUSER_NONSECURED_BASE 0x403AB80ull\n#define DCORE0_TPC3_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_DBG_HBW_BASE 0x403AC00ull\n#define DCORE0_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC3_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC3_QM_DBG_LBW_BASE 0x403AC80ull\n#define DCORE0_TPC3_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC3_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC3_QM_CGM_BASE 0x403AD80ull\n#define DCORE0_TPC3_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC3_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC3_QM_SPECIAL_BASE 0x403AE80ull\n#define DCORE0_TPC3_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC3_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_0_BASE 0x403B000ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC3_CFG_BASE 0x403B000ull\n#define DCORE0_TPC3_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC3_CFG_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_1_BASE 0x403B050ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_2_BASE 0x403B0A0ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_3_BASE 0x403B0F0ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_4_BASE 0x403B140ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_5_BASE 0x403B190ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_6_BASE 0x403B1E0ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_7_BASE 0x403B230ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_8_BASE 0x403B280ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_9_BASE 0x403B2D0ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_10_BASE 0x403B320ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_11_BASE 0x403B370ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_12_BASE 0x403B3C0ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_13_BASE 0x403B410ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_14_BASE 0x403B460ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_15_BASE 0x403B4B0ull\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_KERNEL_SYNC_OBJECT_BASE 0x403B500ull\n#define DCORE0_TPC3_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC3_CFG_KERNEL_BASE 0x403B508ull\n#define DCORE0_TPC3_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC3_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_0_BASE 0x403B5DCull\n#define DCORE0_TPC3_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_1_BASE 0x403B62Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_2_BASE 0x403B67Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_3_BASE 0x403B6CCull\n#define DCORE0_TPC3_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_4_BASE 0x403B71Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_5_BASE 0x403B76Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_6_BASE 0x403B7BCull\n#define DCORE0_TPC3_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_7_BASE 0x403B80Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_8_BASE 0x403B85Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_9_BASE 0x403B8ACull\n#define DCORE0_TPC3_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_10_BASE 0x403B8FCull\n#define DCORE0_TPC3_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_11_BASE 0x403B94Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_12_BASE 0x403B99Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_13_BASE 0x403B9ECull\n#define DCORE0_TPC3_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_14_BASE 0x403BA3Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_TENSOR_15_BASE 0x403BA8Cull\n#define DCORE0_TPC3_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x403BADCull\n#define DCORE0_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC3_CFG_QM_BASE 0x403BAE4ull\n#define DCORE0_TPC3_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC3_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC3_CFG_AXUSER_BASE 0x403BE00ull\n#define DCORE0_TPC3_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC3_CFG_SPECIAL_BASE 0x403BE80ull\n#define DCORE0_TPC3_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC3_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC3_MSTR_IF_RR_SHRD_HBW_BASE 0x403C000ull\n#define DCORE0_TPC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_TPC3_MSTR_IF_RR_PRVT_HBW_BASE 0x403C200ull\n#define DCORE0_TPC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_TPC3_MSTR_IF_RR_SHRD_LBW_BASE 0x403C400ull\n#define DCORE0_TPC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_TPC3_MSTR_IF_RR_PRVT_LBW_BASE 0x403C600ull\n#define DCORE0_TPC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_TPC3_MSTR_IF_E2E_CRDT_BASE 0x403C800ull\n#define DCORE0_TPC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_TPC3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_TPC3_MSTR_IF_AXUSER_BASE 0x403CA80ull\n#define DCORE0_TPC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC3_MSTR_IF_DBG_HBW_BASE 0x403CB00ull\n#define DCORE0_TPC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC3_MSTR_IF_DBG_LBW_BASE 0x403CB80ull\n#define DCORE0_TPC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_TPC3_MSTR_IF_CORE_HBW_BASE 0x403CC00ull\n#define DCORE0_TPC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_TPC3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_TPC3_MSTR_IF_CORE_LBW_BASE 0x403CD80ull\n#define DCORE0_TPC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_TPC3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_TPC3_MSTR_IF_SPECIAL_BASE 0x403CE80ull\n#define DCORE0_TPC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC3_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE0_TPC4_QM_DCCM_BASE 0x4040000ull\n#define DCORE0_TPC4_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC4_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_ARC_AUX_BASE 0x4048000ull\n#define DCORE0_TPC4_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_TPC4_QM_ARC_AUX_SPECIAL_BASE 0x4048E80ull\n#define DCORE0_TPC4_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC4_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC4_QM_BASE 0x404A000ull\n#define DCORE0_TPC4_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_QM_SECTION 0x9000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR0_BASE 0x404A900ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR1_BASE 0x404A908ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR2_BASE 0x404A910ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR3_BASE 0x404A918ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR4_BASE 0x404A920ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR5_BASE 0x404A928ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR6_BASE 0x404A930ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR7_BASE 0x404A938ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR8_BASE 0x404A940ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR9_BASE 0x404A948ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR10_BASE 0x404A950ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR11_BASE 0x404A958ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR12_BASE 0x404A960ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR13_BASE 0x404A968ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR14_BASE 0x404A970ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR15_BASE 0x404A978ull\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC4_QM_AXUSER_SECURED_BASE 0x404AB00ull\n#define DCORE0_TPC4_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_AXUSER_NONSECURED_BASE 0x404AB80ull\n#define DCORE0_TPC4_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_DBG_HBW_BASE 0x404AC00ull\n#define DCORE0_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC4_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC4_QM_DBG_LBW_BASE 0x404AC80ull\n#define DCORE0_TPC4_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC4_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC4_QM_CGM_BASE 0x404AD80ull\n#define DCORE0_TPC4_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC4_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC4_QM_SPECIAL_BASE 0x404AE80ull\n#define DCORE0_TPC4_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC4_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_0_BASE 0x404B000ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC4_CFG_BASE 0x404B000ull\n#define DCORE0_TPC4_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC4_CFG_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_1_BASE 0x404B050ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_2_BASE 0x404B0A0ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_3_BASE 0x404B0F0ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_4_BASE 0x404B140ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_5_BASE 0x404B190ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_6_BASE 0x404B1E0ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_7_BASE 0x404B230ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_8_BASE 0x404B280ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_9_BASE 0x404B2D0ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_10_BASE 0x404B320ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_11_BASE 0x404B370ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_12_BASE 0x404B3C0ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_13_BASE 0x404B410ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_14_BASE 0x404B460ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_15_BASE 0x404B4B0ull\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_KERNEL_SYNC_OBJECT_BASE 0x404B500ull\n#define DCORE0_TPC4_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC4_CFG_KERNEL_BASE 0x404B508ull\n#define DCORE0_TPC4_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC4_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_0_BASE 0x404B5DCull\n#define DCORE0_TPC4_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_1_BASE 0x404B62Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_2_BASE 0x404B67Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_3_BASE 0x404B6CCull\n#define DCORE0_TPC4_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_4_BASE 0x404B71Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_5_BASE 0x404B76Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_6_BASE 0x404B7BCull\n#define DCORE0_TPC4_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_7_BASE 0x404B80Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_8_BASE 0x404B85Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_9_BASE 0x404B8ACull\n#define DCORE0_TPC4_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_10_BASE 0x404B8FCull\n#define DCORE0_TPC4_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_11_BASE 0x404B94Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_12_BASE 0x404B99Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_13_BASE 0x404B9ECull\n#define DCORE0_TPC4_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_14_BASE 0x404BA3Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_TENSOR_15_BASE 0x404BA8Cull\n#define DCORE0_TPC4_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x404BADCull\n#define DCORE0_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC4_CFG_QM_BASE 0x404BAE4ull\n#define DCORE0_TPC4_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC4_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC4_CFG_AXUSER_BASE 0x404BE00ull\n#define DCORE0_TPC4_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC4_CFG_SPECIAL_BASE 0x404BE80ull\n#define DCORE0_TPC4_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC4_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC4_MSTR_IF_RR_SHRD_HBW_BASE 0x404C000ull\n#define DCORE0_TPC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_TPC4_MSTR_IF_RR_PRVT_HBW_BASE 0x404C200ull\n#define DCORE0_TPC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_TPC4_MSTR_IF_RR_SHRD_LBW_BASE 0x404C400ull\n#define DCORE0_TPC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_TPC4_MSTR_IF_RR_PRVT_LBW_BASE 0x404C600ull\n#define DCORE0_TPC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_TPC4_MSTR_IF_E2E_CRDT_BASE 0x404C800ull\n#define DCORE0_TPC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_TPC4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_TPC4_MSTR_IF_AXUSER_BASE 0x404CA80ull\n#define DCORE0_TPC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC4_MSTR_IF_DBG_HBW_BASE 0x404CB00ull\n#define DCORE0_TPC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC4_MSTR_IF_DBG_LBW_BASE 0x404CB80ull\n#define DCORE0_TPC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_TPC4_MSTR_IF_CORE_HBW_BASE 0x404CC00ull\n#define DCORE0_TPC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_TPC4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_TPC4_MSTR_IF_CORE_LBW_BASE 0x404CD80ull\n#define DCORE0_TPC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_TPC4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_TPC4_MSTR_IF_SPECIAL_BASE 0x404CE80ull\n#define DCORE0_TPC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC4_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE0_TPC5_QM_DCCM_BASE 0x4050000ull\n#define DCORE0_TPC5_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC5_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_ARC_AUX_BASE 0x4058000ull\n#define DCORE0_TPC5_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_TPC5_QM_ARC_AUX_SPECIAL_BASE 0x4058E80ull\n#define DCORE0_TPC5_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC5_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC5_QM_BASE 0x405A000ull\n#define DCORE0_TPC5_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_QM_SECTION 0x9000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR0_BASE 0x405A900ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR1_BASE 0x405A908ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR2_BASE 0x405A910ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR3_BASE 0x405A918ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR4_BASE 0x405A920ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR5_BASE 0x405A928ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR6_BASE 0x405A930ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR7_BASE 0x405A938ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR8_BASE 0x405A940ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR9_BASE 0x405A948ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR10_BASE 0x405A950ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR11_BASE 0x405A958ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR12_BASE 0x405A960ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR13_BASE 0x405A968ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR14_BASE 0x405A970ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR15_BASE 0x405A978ull\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC5_QM_AXUSER_SECURED_BASE 0x405AB00ull\n#define DCORE0_TPC5_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_AXUSER_NONSECURED_BASE 0x405AB80ull\n#define DCORE0_TPC5_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_DBG_HBW_BASE 0x405AC00ull\n#define DCORE0_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC5_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC5_QM_DBG_LBW_BASE 0x405AC80ull\n#define DCORE0_TPC5_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC5_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC5_QM_CGM_BASE 0x405AD80ull\n#define DCORE0_TPC5_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC5_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC5_QM_SPECIAL_BASE 0x405AE80ull\n#define DCORE0_TPC5_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC5_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_0_BASE 0x405B000ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC5_CFG_BASE 0x405B000ull\n#define DCORE0_TPC5_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC5_CFG_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_1_BASE 0x405B050ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_2_BASE 0x405B0A0ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_3_BASE 0x405B0F0ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_4_BASE 0x405B140ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_5_BASE 0x405B190ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_6_BASE 0x405B1E0ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_7_BASE 0x405B230ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_8_BASE 0x405B280ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_9_BASE 0x405B2D0ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_10_BASE 0x405B320ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_11_BASE 0x405B370ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_12_BASE 0x405B3C0ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_13_BASE 0x405B410ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_14_BASE 0x405B460ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_15_BASE 0x405B4B0ull\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_KERNEL_SYNC_OBJECT_BASE 0x405B500ull\n#define DCORE0_TPC5_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC5_CFG_KERNEL_BASE 0x405B508ull\n#define DCORE0_TPC5_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC5_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_0_BASE 0x405B5DCull\n#define DCORE0_TPC5_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_1_BASE 0x405B62Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_2_BASE 0x405B67Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_3_BASE 0x405B6CCull\n#define DCORE0_TPC5_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_4_BASE 0x405B71Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_5_BASE 0x405B76Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_6_BASE 0x405B7BCull\n#define DCORE0_TPC5_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_7_BASE 0x405B80Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_8_BASE 0x405B85Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_9_BASE 0x405B8ACull\n#define DCORE0_TPC5_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_10_BASE 0x405B8FCull\n#define DCORE0_TPC5_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_11_BASE 0x405B94Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_12_BASE 0x405B99Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_13_BASE 0x405B9ECull\n#define DCORE0_TPC5_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_14_BASE 0x405BA3Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_TENSOR_15_BASE 0x405BA8Cull\n#define DCORE0_TPC5_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x405BADCull\n#define DCORE0_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC5_CFG_QM_BASE 0x405BAE4ull\n#define DCORE0_TPC5_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC5_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC5_CFG_AXUSER_BASE 0x405BE00ull\n#define DCORE0_TPC5_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC5_CFG_SPECIAL_BASE 0x405BE80ull\n#define DCORE0_TPC5_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC5_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC5_MSTR_IF_RR_SHRD_HBW_BASE 0x405C000ull\n#define DCORE0_TPC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_TPC5_MSTR_IF_RR_PRVT_HBW_BASE 0x405C200ull\n#define DCORE0_TPC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_TPC5_MSTR_IF_RR_SHRD_LBW_BASE 0x405C400ull\n#define DCORE0_TPC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_TPC5_MSTR_IF_RR_PRVT_LBW_BASE 0x405C600ull\n#define DCORE0_TPC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_TPC5_MSTR_IF_E2E_CRDT_BASE 0x405C800ull\n#define DCORE0_TPC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_TPC5_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_TPC5_MSTR_IF_AXUSER_BASE 0x405CA80ull\n#define DCORE0_TPC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC5_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC5_MSTR_IF_DBG_HBW_BASE 0x405CB00ull\n#define DCORE0_TPC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC5_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC5_MSTR_IF_DBG_LBW_BASE 0x405CB80ull\n#define DCORE0_TPC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC5_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_TPC5_MSTR_IF_CORE_HBW_BASE 0x405CC00ull\n#define DCORE0_TPC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_TPC5_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_TPC5_MSTR_IF_CORE_LBW_BASE 0x405CD80ull\n#define DCORE0_TPC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_TPC5_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_TPC5_MSTR_IF_SPECIAL_BASE 0x405CE80ull\n#define DCORE0_TPC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC5_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE0_TPC6_QM_DCCM_BASE 0x4060000ull\n#define DCORE0_TPC6_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_TPC6_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_ARC_AUX_BASE 0x4068000ull\n#define DCORE0_TPC6_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_TPC6_QM_ARC_AUX_SPECIAL_BASE 0x4068E80ull\n#define DCORE0_TPC6_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC6_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TPC6_QM_BASE 0x406A000ull\n#define DCORE0_TPC6_QM_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_QM_SECTION 0x9000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR0_BASE 0x406A900ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR1_BASE 0x406A908ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR2_BASE 0x406A910ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR3_BASE 0x406A918ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR4_BASE 0x406A920ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR5_BASE 0x406A928ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR6_BASE 0x406A930ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR7_BASE 0x406A938ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR8_BASE 0x406A940ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR9_BASE 0x406A948ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR10_BASE 0x406A950ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR11_BASE 0x406A958ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR12_BASE 0x406A960ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR13_BASE 0x406A968ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR14_BASE 0x406A970ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR15_BASE 0x406A978ull\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_TPC6_QM_AXUSER_SECURED_BASE 0x406AB00ull\n#define DCORE0_TPC6_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_AXUSER_NONSECURED_BASE 0x406AB80ull\n#define DCORE0_TPC6_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_DBG_HBW_BASE 0x406AC00ull\n#define DCORE0_TPC6_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC6_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC6_QM_DBG_LBW_BASE 0x406AC80ull\n#define DCORE0_TPC6_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC6_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_TPC6_QM_CGM_BASE 0x406AD80ull\n#define DCORE0_TPC6_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_TPC6_QM_CGM_SECTION 0x1000\n#define mmDCORE0_TPC6_QM_SPECIAL_BASE 0x406AE80ull\n#define DCORE0_TPC6_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC6_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_0_BASE 0x406B000ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC6_CFG_BASE 0x406B000ull\n#define DCORE0_TPC6_CFG_MAX_OFFSET 0x1000\n#define DCORE0_TPC6_CFG_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_1_BASE 0x406B050ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_2_BASE 0x406B0A0ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_3_BASE 0x406B0F0ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_4_BASE 0x406B140ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_5_BASE 0x406B190ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_6_BASE 0x406B1E0ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_7_BASE 0x406B230ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_8_BASE 0x406B280ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_9_BASE 0x406B2D0ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_10_BASE 0x406B320ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_11_BASE 0x406B370ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_12_BASE 0x406B3C0ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_13_BASE 0x406B410ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_14_BASE 0x406B460ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_15_BASE 0x406B4B0ull\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_KERNEL_SYNC_OBJECT_BASE 0x406B500ull\n#define DCORE0_TPC6_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC6_CFG_KERNEL_BASE 0x406B508ull\n#define DCORE0_TPC6_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE0_TPC6_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_0_BASE 0x406B5DCull\n#define DCORE0_TPC6_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_1_BASE 0x406B62Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_2_BASE 0x406B67Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_3_BASE 0x406B6CCull\n#define DCORE0_TPC6_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_4_BASE 0x406B71Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_5_BASE 0x406B76Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_6_BASE 0x406B7BCull\n#define DCORE0_TPC6_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_7_BASE 0x406B80Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_8_BASE 0x406B85Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_9_BASE 0x406B8ACull\n#define DCORE0_TPC6_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_10_BASE 0x406B8FCull\n#define DCORE0_TPC6_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_11_BASE 0x406B94Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_12_BASE 0x406B99Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_13_BASE 0x406B9ECull\n#define DCORE0_TPC6_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_14_BASE 0x406BA3Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_TENSOR_15_BASE 0x406BA8Cull\n#define DCORE0_TPC6_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE0_TPC6_CFG_QM_SYNC_OBJECT_BASE 0x406BADCull\n#define DCORE0_TPC6_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE0_TPC6_CFG_QM_BASE 0x406BAE4ull\n#define DCORE0_TPC6_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE0_TPC6_CFG_QM_SECTION 0x31C0\n#define mmDCORE0_TPC6_CFG_AXUSER_BASE 0x406BE00ull\n#define DCORE0_TPC6_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC6_CFG_SPECIAL_BASE 0x406BE80ull\n#define DCORE0_TPC6_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC6_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC6_MSTR_IF_RR_SHRD_HBW_BASE 0x406C000ull\n#define DCORE0_TPC6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_TPC6_MSTR_IF_RR_PRVT_HBW_BASE 0x406C200ull\n#define DCORE0_TPC6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_TPC6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_TPC6_MSTR_IF_RR_SHRD_LBW_BASE 0x406C400ull\n#define DCORE0_TPC6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_TPC6_MSTR_IF_RR_PRVT_LBW_BASE 0x406C600ull\n#define DCORE0_TPC6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_TPC6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_TPC6_MSTR_IF_E2E_CRDT_BASE 0x406C800ull\n#define DCORE0_TPC6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_TPC6_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_TPC6_MSTR_IF_AXUSER_BASE 0x406CA80ull\n#define DCORE0_TPC6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_TPC6_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_TPC6_MSTR_IF_DBG_HBW_BASE 0x406CB00ull\n#define DCORE0_TPC6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC6_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_TPC6_MSTR_IF_DBG_LBW_BASE 0x406CB80ull\n#define DCORE0_TPC6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_TPC6_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_TPC6_MSTR_IF_CORE_HBW_BASE 0x406CC00ull\n#define DCORE0_TPC6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_TPC6_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_TPC6_MSTR_IF_CORE_LBW_BASE 0x406CD80ull\n#define DCORE0_TPC6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_TPC6_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_TPC6_MSTR_IF_SPECIAL_BASE 0x406CE80ull\n#define DCORE0_TPC6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC6_MSTR_IF_SPECIAL_SECTION 0x13180\n#define mmDCORE0_HMMU0_MMU_BASE 0x4080000ull\n#define DCORE0_HMMU0_MMU_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_MMU_SECTION 0xE800\n#define mmDCORE0_HMMU0_MMU_SPECIAL_BASE 0x4080E80ull\n#define DCORE0_HMMU0_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU0_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HMMU0_STLB_BASE 0x4081000ull\n#define DCORE0_HMMU0_STLB_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_STLB_SECTION 0xE800\n#define mmDCORE0_HMMU0_STLB_SPECIAL_BASE 0x4081E80ull\n#define DCORE0_HMMU0_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU0_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE0_HMMU0_SCRAMB_OUT_BASE 0x4083000ull\n#define DCORE0_HMMU0_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE0_HMMU0_SCRAMB_OUT_SPECIAL_BASE 0x4083E80ull\n#define DCORE0_HMMU0_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU0_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HMMU0_MSTR_IF_RR_SHRD_HBW_BASE 0x4084000ull\n#define DCORE0_HMMU0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_HMMU0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_HMMU0_MSTR_IF_RR_PRVT_HBW_BASE 0x4084200ull\n#define DCORE0_HMMU0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_HMMU0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_HMMU0_MSTR_IF_RR_SHRD_LBW_BASE 0x4084400ull\n#define DCORE0_HMMU0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_HMMU0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_HMMU0_MSTR_IF_RR_PRVT_LBW_BASE 0x4084600ull\n#define DCORE0_HMMU0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_HMMU0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_HMMU0_MSTR_IF_E2E_CRDT_BASE 0x4084800ull\n#define DCORE0_HMMU0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_HMMU0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_HMMU0_MSTR_IF_AXUSER_BASE 0x4084A80ull\n#define DCORE0_HMMU0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_HMMU0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_HMMU0_MSTR_IF_DBG_HBW_BASE 0x4084B00ull\n#define DCORE0_HMMU0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_HMMU0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_HMMU0_MSTR_IF_DBG_LBW_BASE 0x4084B80ull\n#define DCORE0_HMMU0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_HMMU0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_HMMU0_MSTR_IF_CORE_HBW_BASE 0x4084C00ull\n#define DCORE0_HMMU0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_HMMU0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_HMMU0_MSTR_IF_CORE_LBW_BASE 0x4084D80ull\n#define DCORE0_HMMU0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_HMMU0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_HMMU0_MSTR_IF_SPECIAL_BASE 0x4084E80ull\n#define DCORE0_HMMU0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU0_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE0_HMMU1_MMU_BASE 0x4090000ull\n#define DCORE0_HMMU1_MMU_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_MMU_SECTION 0xE800\n#define mmDCORE0_HMMU1_MMU_SPECIAL_BASE 0x4090E80ull\n#define DCORE0_HMMU1_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU1_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HMMU1_STLB_BASE 0x4091000ull\n#define DCORE0_HMMU1_STLB_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_STLB_SECTION 0xE800\n#define mmDCORE0_HMMU1_STLB_SPECIAL_BASE 0x4091E80ull\n#define DCORE0_HMMU1_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU1_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE0_HMMU1_SCRAMB_OUT_BASE 0x4093000ull\n#define DCORE0_HMMU1_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE0_HMMU1_SCRAMB_OUT_SPECIAL_BASE 0x4093E80ull\n#define DCORE0_HMMU1_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU1_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HMMU1_MSTR_IF_RR_SHRD_HBW_BASE 0x4094000ull\n#define DCORE0_HMMU1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_HMMU1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_HMMU1_MSTR_IF_RR_PRVT_HBW_BASE 0x4094200ull\n#define DCORE0_HMMU1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_HMMU1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_HMMU1_MSTR_IF_RR_SHRD_LBW_BASE 0x4094400ull\n#define DCORE0_HMMU1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_HMMU1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_HMMU1_MSTR_IF_RR_PRVT_LBW_BASE 0x4094600ull\n#define DCORE0_HMMU1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_HMMU1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_HMMU1_MSTR_IF_E2E_CRDT_BASE 0x4094800ull\n#define DCORE0_HMMU1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_HMMU1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_HMMU1_MSTR_IF_AXUSER_BASE 0x4094A80ull\n#define DCORE0_HMMU1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_HMMU1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_HMMU1_MSTR_IF_DBG_HBW_BASE 0x4094B00ull\n#define DCORE0_HMMU1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_HMMU1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_HMMU1_MSTR_IF_DBG_LBW_BASE 0x4094B80ull\n#define DCORE0_HMMU1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_HMMU1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_HMMU1_MSTR_IF_CORE_HBW_BASE 0x4094C00ull\n#define DCORE0_HMMU1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_HMMU1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_HMMU1_MSTR_IF_CORE_LBW_BASE 0x4094D80ull\n#define DCORE0_HMMU1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_HMMU1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_HMMU1_MSTR_IF_SPECIAL_BASE 0x4094E80ull\n#define DCORE0_HMMU1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU1_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE0_HMMU2_MMU_BASE 0x40A0000ull\n#define DCORE0_HMMU2_MMU_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_MMU_SECTION 0xE800\n#define mmDCORE0_HMMU2_MMU_SPECIAL_BASE 0x40A0E80ull\n#define DCORE0_HMMU2_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU2_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HMMU2_STLB_BASE 0x40A1000ull\n#define DCORE0_HMMU2_STLB_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_STLB_SECTION 0xE800\n#define mmDCORE0_HMMU2_STLB_SPECIAL_BASE 0x40A1E80ull\n#define DCORE0_HMMU2_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU2_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE0_HMMU2_SCRAMB_OUT_BASE 0x40A3000ull\n#define DCORE0_HMMU2_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE0_HMMU2_SCRAMB_OUT_SPECIAL_BASE 0x40A3E80ull\n#define DCORE0_HMMU2_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU2_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HMMU2_MSTR_IF_RR_SHRD_HBW_BASE 0x40A4000ull\n#define DCORE0_HMMU2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_HMMU2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_HMMU2_MSTR_IF_RR_PRVT_HBW_BASE 0x40A4200ull\n#define DCORE0_HMMU2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_HMMU2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_HMMU2_MSTR_IF_RR_SHRD_LBW_BASE 0x40A4400ull\n#define DCORE0_HMMU2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_HMMU2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_HMMU2_MSTR_IF_RR_PRVT_LBW_BASE 0x40A4600ull\n#define DCORE0_HMMU2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_HMMU2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_HMMU2_MSTR_IF_E2E_CRDT_BASE 0x40A4800ull\n#define DCORE0_HMMU2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_HMMU2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_HMMU2_MSTR_IF_AXUSER_BASE 0x40A4A80ull\n#define DCORE0_HMMU2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_HMMU2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_HMMU2_MSTR_IF_DBG_HBW_BASE 0x40A4B00ull\n#define DCORE0_HMMU2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_HMMU2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_HMMU2_MSTR_IF_DBG_LBW_BASE 0x40A4B80ull\n#define DCORE0_HMMU2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_HMMU2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_HMMU2_MSTR_IF_CORE_HBW_BASE 0x40A4C00ull\n#define DCORE0_HMMU2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_HMMU2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_HMMU2_MSTR_IF_CORE_LBW_BASE 0x40A4D80ull\n#define DCORE0_HMMU2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_HMMU2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_HMMU2_MSTR_IF_SPECIAL_BASE 0x40A4E80ull\n#define DCORE0_HMMU2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU2_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE0_HMMU3_MMU_BASE 0x40B0000ull\n#define DCORE0_HMMU3_MMU_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_MMU_SECTION 0xE800\n#define mmDCORE0_HMMU3_MMU_SPECIAL_BASE 0x40B0E80ull\n#define DCORE0_HMMU3_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU3_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HMMU3_STLB_BASE 0x40B1000ull\n#define DCORE0_HMMU3_STLB_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_STLB_SECTION 0xE800\n#define mmDCORE0_HMMU3_STLB_SPECIAL_BASE 0x40B1E80ull\n#define DCORE0_HMMU3_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU3_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE0_HMMU3_SCRAMB_OUT_BASE 0x40B3000ull\n#define DCORE0_HMMU3_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE0_HMMU3_SCRAMB_OUT_SPECIAL_BASE 0x40B3E80ull\n#define DCORE0_HMMU3_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU3_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HMMU3_MSTR_IF_RR_SHRD_HBW_BASE 0x40B4000ull\n#define DCORE0_HMMU3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_HMMU3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_HMMU3_MSTR_IF_RR_PRVT_HBW_BASE 0x40B4200ull\n#define DCORE0_HMMU3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_HMMU3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_HMMU3_MSTR_IF_RR_SHRD_LBW_BASE 0x40B4400ull\n#define DCORE0_HMMU3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_HMMU3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_HMMU3_MSTR_IF_RR_PRVT_LBW_BASE 0x40B4600ull\n#define DCORE0_HMMU3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_HMMU3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_HMMU3_MSTR_IF_E2E_CRDT_BASE 0x40B4800ull\n#define DCORE0_HMMU3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_HMMU3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_HMMU3_MSTR_IF_AXUSER_BASE 0x40B4A80ull\n#define DCORE0_HMMU3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_HMMU3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_HMMU3_MSTR_IF_DBG_HBW_BASE 0x40B4B00ull\n#define DCORE0_HMMU3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_HMMU3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_HMMU3_MSTR_IF_DBG_LBW_BASE 0x40B4B80ull\n#define DCORE0_HMMU3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_HMMU3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_HMMU3_MSTR_IF_CORE_HBW_BASE 0x40B4C00ull\n#define DCORE0_HMMU3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_HMMU3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_HMMU3_MSTR_IF_CORE_LBW_BASE 0x40B4D80ull\n#define DCORE0_HMMU3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_HMMU3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_HMMU3_MSTR_IF_SPECIAL_BASE 0x40B4E80ull\n#define DCORE0_HMMU3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HMMU3_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE0_MME_QM_ARC_DCCM_BASE 0x40C0000ull\n#define DCORE0_MME_QM_ARC_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_MME_QM_ARC_DCCM_SECTION 0x8000\n#define mmDCORE0_MME_QM_ARC_AUX_BASE 0x40C8000ull\n#define DCORE0_MME_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_MME_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_MME_QM_ARC_AUX_SPECIAL_BASE 0x40C8E80ull\n#define DCORE0_MME_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_QM_ARC_AUX_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_QM_ARC_DUP_ENG_BASE 0x40C9000ull\n#define DCORE0_MME_QM_ARC_DUP_ENG_MAX_OFFSET 0x1000\n#define DCORE0_MME_QM_ARC_DUP_ENG_SECTION 0x9000\n#define mmDCORE0_MME_QM_ARC_DUP_ENG_AXUSER_BASE 0x40C9900ull\n#define DCORE0_MME_QM_ARC_DUP_ENG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_QM_ARC_DUP_ENG_AXUSER_SECTION 0x5800\n#define mmDCORE0_MME_QM_ARC_DUP_ENG_SPECIAL_BASE 0x40C9E80ull\n#define DCORE0_MME_QM_ARC_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_QM_ARC_DUP_ENG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_QM_BASE 0x40CA000ull\n#define DCORE0_MME_QM_MAX_OFFSET 0x1000\n#define DCORE0_MME_QM_SECTION 0x9000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR0_BASE 0x40CA900ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR1_BASE 0x40CA908ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR2_BASE 0x40CA910ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR3_BASE 0x40CA918ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR4_BASE 0x40CA920ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR5_BASE 0x40CA928ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR6_BASE 0x40CA930ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR7_BASE 0x40CA938ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR8_BASE 0x40CA940ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR9_BASE 0x40CA948ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR10_BASE 0x40CA950ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR11_BASE 0x40CA958ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR12_BASE 0x40CA960ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR13_BASE 0x40CA968ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR14_BASE 0x40CA970ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_MME_QM_QMAN_WR64_BASE_ADDR15_BASE 0x40CA978ull\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_MME_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_MME_QM_AXUSER_SECURED_BASE 0x40CAB00ull\n#define DCORE0_MME_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_MME_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_MME_QM_AXUSER_NONSECURED_BASE 0x40CAB80ull\n#define DCORE0_MME_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_MME_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_MME_QM_DBG_HBW_BASE 0x40CAC00ull\n#define DCORE0_MME_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_MME_QM_DBG_LBW_BASE 0x40CAC80ull\n#define DCORE0_MME_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_MME_QM_CGM_BASE 0x40CAD80ull\n#define DCORE0_MME_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_MME_QM_CGM_SECTION 0x1000\n#define mmDCORE0_MME_QM_SPECIAL_BASE 0x40CAE80ull\n#define DCORE0_MME_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_LO_BASE 0x40CB000ull\n#define DCORE0_MME_CTRL_LO_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_LO_SECTION 0x8000\n#define mmDCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_BASE 0x40CB008ull\n#define DCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE0_MME_CTRL_LO_ARCH_BASE_ADDR_SECTION 0x2000\n#define mmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_BASE 0x40CB028ull\n#define DCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_LO_ARCH_TENSOR_A_BASE 0x40CB040ull\n#define DCORE0_MME_CTRL_LO_ARCH_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_LO_ARCH_TENSOR_A_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_LO_ARCH_TENSOR_B_BASE 0x40CB098ull\n#define DCORE0_MME_CTRL_LO_ARCH_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_LO_ARCH_TENSOR_B_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_BASE 0x40CB0F0ull\n#define DCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_LO_ARCH_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_BASE 0x40CB15Cull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_BASE 0x40CB170ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_BASE 0x40CB184ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_BASE 0x40CB198ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_BASE 0x40CB1ACull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_BASE 0x40CB1C0ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_BASE 0x40CB1D4ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_BASE 0x40CB1E8ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_BASE 0x40CB1FCull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_BASE 0x40CB210ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_BASE 0x40CB22Cull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_BASE 0x40CB240ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_BASE 0x40CB254ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_BASE 0x40CB268ull\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_BASE 0x40CB280ull\n#define DCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE0_MME_CTRL_LO_ARCH_NON_TENSOR_END_SECTION 0xB800\n#define mmDCORE0_MME_CTRL_LO_MME_AXUSER_BASE 0x40CBE00ull\n#define DCORE0_MME_CTRL_LO_MME_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_CTRL_LO_MME_AXUSER_SECTION 0x8000\n#define mmDCORE0_MME_CTRL_LO_SPECIAL_BASE 0x40CBE80ull\n#define DCORE0_MME_CTRL_LO_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_CTRL_LO_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_HI_BASE 0x40CC000ull\n#define DCORE0_MME_CTRL_HI_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_HI_SECTION 0x8000\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_BASE_ADDR_BASE 0x40CC008ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE0_MME_CTRL_HI_SHADOW_0_BASE_ADDR_SECTION 0x2000\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_BASE 0x40CC028ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE0_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_TENSOR_A_BASE 0x40CC040ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_0_TENSOR_A_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_TENSOR_B_BASE 0x40CC098ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_0_TENSOR_B_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_BASE 0x40CC0F0ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_BASE 0x40CC15Cull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_BASE 0x40CC170ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_BASE 0x40CC184ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_BASE 0x40CC198ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_BASE 0x40CC1ACull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_BASE 0x40CC1C0ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_BASE 0x40CC1D4ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_BASE 0x40CC1E8ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_BASE 0x40CC1FCull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_BASE 0x40CC210ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_BASE 0x40CC22Cull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_BASE 0x40CC240ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_BASE 0x40CC254ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_BASE 0x40CC268ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_BASE 0x40CC280ull\n#define DCORE0_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE0_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_BASE_ADDR_BASE 0x40CC308ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE0_MME_CTRL_HI_SHADOW_1_BASE_ADDR_SECTION 0x2000\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_BASE 0x40CC328ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE0_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_TENSOR_A_BASE 0x40CC340ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_1_TENSOR_A_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_TENSOR_B_BASE 0x40CC398ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_1_TENSOR_B_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_BASE 0x40CC3F0ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_BASE 0x40CC45Cull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_BASE 0x40CC470ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_BASE 0x40CC484ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_BASE 0x40CC498ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_BASE 0x40CC4ACull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_BASE 0x40CC4C0ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_BASE 0x40CC4D4ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_BASE 0x40CC4E8ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_BASE 0x40CC4FCull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_BASE 0x40CC510ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_BASE 0x40CC52Cull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_BASE 0x40CC540ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_BASE 0x40CC554ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_BASE 0x40CC568ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_BASE 0x40CC580ull\n#define DCORE0_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE0_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_BASE_ADDR_BASE 0x40CC608ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE0_MME_CTRL_HI_SHADOW_2_BASE_ADDR_SECTION 0x2000\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_BASE 0x40CC628ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE0_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_TENSOR_A_BASE 0x40CC640ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_2_TENSOR_A_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_TENSOR_B_BASE 0x40CC698ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_2_TENSOR_B_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_BASE 0x40CC6F0ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_BASE 0x40CC75Cull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_BASE 0x40CC770ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_BASE 0x40CC784ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_BASE 0x40CC798ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_BASE 0x40CC7ACull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_BASE 0x40CC7C0ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_BASE 0x40CC7D4ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_BASE 0x40CC7E8ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_BASE 0x40CC7FCull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_BASE 0x40CC810ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_BASE 0x40CC82Cull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_BASE 0x40CC840ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_BASE 0x40CC854ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_BASE 0x40CC868ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_BASE 0x40CC880ull\n#define DCORE0_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE0_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_BASE_ADDR_BASE 0x40CC908ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE0_MME_CTRL_HI_SHADOW_3_BASE_ADDR_SECTION 0x2000\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_BASE 0x40CC928ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE0_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_TENSOR_A_BASE 0x40CC940ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_3_TENSOR_A_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_TENSOR_B_BASE 0x40CC998ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_3_TENSOR_B_SECTION 0x5800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_BASE 0x40CC9F0ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_BASE 0x40CCA5Cull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_BASE 0x40CCA70ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_BASE 0x40CCA84ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_BASE 0x40CCA98ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_BASE 0x40CCAACull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_BASE 0x40CCAC0ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_BASE 0x40CCAD4ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_BASE 0x40CCAE8ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_BASE 0x40CCAFCull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_BASE 0x40CCB10ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_BASE 0x40CCB2Cull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_BASE 0x40CCB40ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_BASE 0x40CCB54ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_BASE 0x40CCB68ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_BASE 0x40CCB80ull\n#define DCORE0_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE0_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_SECTION 0x3000\n#define mmDCORE0_MME_CTRL_HI_SPECIAL_BASE 0x40CCE80ull\n#define DCORE0_MME_CTRL_HI_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_CTRL_HI_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_EU_BIST_BASE 0x40CD000ull\n#define DCORE0_MME_EU_BIST_MAX_OFFSET 0x1000\n#define DCORE0_MME_EU_BIST_SECTION 0xE800\n#define mmDCORE0_MME_EU_BIST_SPECIAL_BASE 0x40CDE80ull\n#define DCORE0_MME_EU_BIST_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_EU_BIST_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_MSTR_IF_RR_SHRD_HBW_BASE 0x40CE000ull\n#define DCORE0_MME_CTRL_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_CTRL_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_MME_CTRL_MSTR_IF_RR_PRVT_HBW_BASE 0x40CE200ull\n#define DCORE0_MME_CTRL_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_CTRL_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_MME_CTRL_MSTR_IF_RR_SHRD_LBW_BASE 0x40CE400ull\n#define DCORE0_MME_CTRL_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_CTRL_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_MME_CTRL_MSTR_IF_RR_PRVT_LBW_BASE 0x40CE600ull\n#define DCORE0_MME_CTRL_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_CTRL_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_MME_CTRL_MSTR_IF_E2E_CRDT_BASE 0x40CE800ull\n#define DCORE0_MME_CTRL_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_MME_CTRL_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_MME_CTRL_MSTR_IF_AXUSER_BASE 0x40CEA80ull\n#define DCORE0_MME_CTRL_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_CTRL_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_MME_CTRL_MSTR_IF_DBG_HBW_BASE 0x40CEB00ull\n#define DCORE0_MME_CTRL_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_MME_CTRL_MSTR_IF_DBG_LBW_BASE 0x40CEB80ull\n#define DCORE0_MME_CTRL_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_CTRL_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_MME_CTRL_MSTR_IF_CORE_HBW_BASE 0x40CEC00ull\n#define DCORE0_MME_CTRL_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_MME_CTRL_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_MME_CTRL_MSTR_IF_CORE_LBW_BASE 0x40CED80ull\n#define DCORE0_MME_CTRL_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_MME_CTRL_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_MSTR_IF_SPECIAL_BASE 0x40CEE80ull\n#define DCORE0_MME_CTRL_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_CTRL_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_QM_ARC_ACP_ENG_BASE 0x40CF000ull\n#define DCORE0_MME_QM_ARC_ACP_ENG_MAX_OFFSET 0x1000\n#define DCORE0_MME_QM_ARC_ACP_ENG_SECTION 0xE800\n#define mmDCORE0_MME_QM_ARC_ACP_ENG_SPECIAL_BASE 0x40CFE80ull\n#define DCORE0_MME_QM_ARC_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_QM_ARC_ACP_ENG_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_SBTE0_BASE 0x40D0000ull\n#define DCORE0_MME_SBTE0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE0_SECTION 0xE800\n#define mmDCORE0_MME_SBTE0_SPECIAL_BASE 0x40D0E80ull\n#define DCORE0_MME_SBTE0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE0_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_BASE 0x40D1000ull\n#define DCORE0_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_BASE 0x40D1200ull\n#define DCORE0_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_BASE 0x40D1400ull\n#define DCORE0_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_BASE 0x40D1600ull\n#define DCORE0_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE0_MSTR_IF_E2E_CRDT_BASE 0x40D1800ull\n#define DCORE0_MME_SBTE0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_MME_SBTE0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_MME_SBTE0_MSTR_IF_AXUSER_BASE 0x40D1A80ull\n#define DCORE0_MME_SBTE0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_SBTE0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_MME_SBTE0_MSTR_IF_DBG_HBW_BASE 0x40D1B00ull\n#define DCORE0_MME_SBTE0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE0_MSTR_IF_DBG_LBW_BASE 0x40D1B80ull\n#define DCORE0_MME_SBTE0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE0_MSTR_IF_CORE_HBW_BASE 0x40D1C00ull\n#define DCORE0_MME_SBTE0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_MME_SBTE0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_MME_SBTE0_MSTR_IF_CORE_LBW_BASE 0x40D1D80ull\n#define DCORE0_MME_SBTE0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_MME_SBTE0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_MME_SBTE0_MSTR_IF_SPECIAL_BASE 0x40D1E80ull\n#define DCORE0_MME_SBTE0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE0_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE0_MME_SBTE1_BASE 0x40D8000ull\n#define DCORE0_MME_SBTE1_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE1_SECTION 0xE800\n#define mmDCORE0_MME_SBTE1_SPECIAL_BASE 0x40D8E80ull\n#define DCORE0_MME_SBTE1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE1_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_BASE 0x40D9000ull\n#define DCORE0_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_BASE 0x40D9200ull\n#define DCORE0_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_BASE 0x40D9400ull\n#define DCORE0_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_BASE 0x40D9600ull\n#define DCORE0_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE1_MSTR_IF_E2E_CRDT_BASE 0x40D9800ull\n#define DCORE0_MME_SBTE1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_MME_SBTE1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_MME_SBTE1_MSTR_IF_AXUSER_BASE 0x40D9A80ull\n#define DCORE0_MME_SBTE1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_SBTE1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_MME_SBTE1_MSTR_IF_DBG_HBW_BASE 0x40D9B00ull\n#define DCORE0_MME_SBTE1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE1_MSTR_IF_DBG_LBW_BASE 0x40D9B80ull\n#define DCORE0_MME_SBTE1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE1_MSTR_IF_CORE_HBW_BASE 0x40D9C00ull\n#define DCORE0_MME_SBTE1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_MME_SBTE1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_MME_SBTE1_MSTR_IF_CORE_LBW_BASE 0x40D9D80ull\n#define DCORE0_MME_SBTE1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_MME_SBTE1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_MME_SBTE1_MSTR_IF_SPECIAL_BASE 0x40D9E80ull\n#define DCORE0_MME_SBTE1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE1_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE0_MME_SBTE2_BASE 0x40E0000ull\n#define DCORE0_MME_SBTE2_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE2_SECTION 0xE800\n#define mmDCORE0_MME_SBTE2_SPECIAL_BASE 0x40E0E80ull\n#define DCORE0_MME_SBTE2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE2_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_BASE 0x40E1000ull\n#define DCORE0_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_BASE 0x40E1200ull\n#define DCORE0_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_BASE 0x40E1400ull\n#define DCORE0_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_BASE 0x40E1600ull\n#define DCORE0_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE2_MSTR_IF_E2E_CRDT_BASE 0x40E1800ull\n#define DCORE0_MME_SBTE2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_MME_SBTE2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_MME_SBTE2_MSTR_IF_AXUSER_BASE 0x40E1A80ull\n#define DCORE0_MME_SBTE2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_SBTE2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_MME_SBTE2_MSTR_IF_DBG_HBW_BASE 0x40E1B00ull\n#define DCORE0_MME_SBTE2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE2_MSTR_IF_DBG_LBW_BASE 0x40E1B80ull\n#define DCORE0_MME_SBTE2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE2_MSTR_IF_CORE_HBW_BASE 0x40E1C00ull\n#define DCORE0_MME_SBTE2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_MME_SBTE2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_MME_SBTE2_MSTR_IF_CORE_LBW_BASE 0x40E1D80ull\n#define DCORE0_MME_SBTE2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_MME_SBTE2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_MME_SBTE2_MSTR_IF_SPECIAL_BASE 0x40E1E80ull\n#define DCORE0_MME_SBTE2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE2_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE0_MME_SBTE3_BASE 0x40E8000ull\n#define DCORE0_MME_SBTE3_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE3_SECTION 0xE800\n#define mmDCORE0_MME_SBTE3_SPECIAL_BASE 0x40E8E80ull\n#define DCORE0_MME_SBTE3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_BASE 0x40E9000ull\n#define DCORE0_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_BASE 0x40E9200ull\n#define DCORE0_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_BASE 0x40E9400ull\n#define DCORE0_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_BASE 0x40E9600ull\n#define DCORE0_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE3_MSTR_IF_E2E_CRDT_BASE 0x40E9800ull\n#define DCORE0_MME_SBTE3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_MME_SBTE3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_MME_SBTE3_MSTR_IF_AXUSER_BASE 0x40E9A80ull\n#define DCORE0_MME_SBTE3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_SBTE3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_MME_SBTE3_MSTR_IF_DBG_HBW_BASE 0x40E9B00ull\n#define DCORE0_MME_SBTE3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE3_MSTR_IF_DBG_LBW_BASE 0x40E9B80ull\n#define DCORE0_MME_SBTE3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE3_MSTR_IF_CORE_HBW_BASE 0x40E9C00ull\n#define DCORE0_MME_SBTE3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_MME_SBTE3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_MME_SBTE3_MSTR_IF_CORE_LBW_BASE 0x40E9D80ull\n#define DCORE0_MME_SBTE3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_MME_SBTE3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_MME_SBTE3_MSTR_IF_SPECIAL_BASE 0x40E9E80ull\n#define DCORE0_MME_SBTE3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE3_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE0_MME_SBTE4_BASE 0x40F0000ull\n#define DCORE0_MME_SBTE4_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE4_SECTION 0xE800\n#define mmDCORE0_MME_SBTE4_SPECIAL_BASE 0x40F0E80ull\n#define DCORE0_MME_SBTE4_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE4_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_BASE 0x40F1000ull\n#define DCORE0_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_BASE 0x40F1200ull\n#define DCORE0_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_BASE 0x40F1400ull\n#define DCORE0_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_BASE 0x40F1600ull\n#define DCORE0_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_MME_SBTE4_MSTR_IF_E2E_CRDT_BASE 0x40F1800ull\n#define DCORE0_MME_SBTE4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_MME_SBTE4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_MME_SBTE4_MSTR_IF_AXUSER_BASE 0x40F1A80ull\n#define DCORE0_MME_SBTE4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_SBTE4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_MME_SBTE4_MSTR_IF_DBG_HBW_BASE 0x40F1B00ull\n#define DCORE0_MME_SBTE4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE4_MSTR_IF_DBG_LBW_BASE 0x40F1B80ull\n#define DCORE0_MME_SBTE4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_SBTE4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_MME_SBTE4_MSTR_IF_CORE_HBW_BASE 0x40F1C00ull\n#define DCORE0_MME_SBTE4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_MME_SBTE4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_MME_SBTE4_MSTR_IF_CORE_LBW_BASE 0x40F1D80ull\n#define DCORE0_MME_SBTE4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_MME_SBTE4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_MME_SBTE4_MSTR_IF_SPECIAL_BASE 0x40F1E80ull\n#define DCORE0_MME_SBTE4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_SBTE4_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE0_MME_ACC_BASE 0x40F8000ull\n#define DCORE0_MME_ACC_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_SECTION 0xE800\n#define mmDCORE0_MME_ACC_SPECIAL_BASE 0x40F8E80ull\n#define DCORE0_MME_ACC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_ACC_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_WB0_MSTR_IF_RR_SHRD_HBW_BASE 0x40F9000ull\n#define DCORE0_MME_WB0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_WB0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_MME_WB0_MSTR_IF_RR_PRVT_HBW_BASE 0x40F9200ull\n#define DCORE0_MME_WB0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_WB0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_MME_WB0_MSTR_IF_RR_SHRD_LBW_BASE 0x40F9400ull\n#define DCORE0_MME_WB0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_WB0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_MME_WB0_MSTR_IF_RR_PRVT_LBW_BASE 0x40F9600ull\n#define DCORE0_MME_WB0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_WB0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_MME_WB0_MSTR_IF_E2E_CRDT_BASE 0x40F9800ull\n#define DCORE0_MME_WB0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_MME_WB0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_MME_WB0_MSTR_IF_AXUSER_BASE 0x40F9A80ull\n#define DCORE0_MME_WB0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_WB0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_MME_WB0_MSTR_IF_DBG_HBW_BASE 0x40F9B00ull\n#define DCORE0_MME_WB0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_WB0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_MME_WB0_MSTR_IF_DBG_LBW_BASE 0x40F9B80ull\n#define DCORE0_MME_WB0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_WB0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_MME_WB0_MSTR_IF_CORE_HBW_BASE 0x40F9C00ull\n#define DCORE0_MME_WB0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_MME_WB0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_MME_WB0_MSTR_IF_CORE_LBW_BASE 0x40F9D80ull\n#define DCORE0_MME_WB0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_MME_WB0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_MME_WB0_MSTR_IF_SPECIAL_BASE 0x40F9E80ull\n#define DCORE0_MME_WB0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_WB0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_MME_WB1_MSTR_IF_RR_SHRD_HBW_BASE 0x40FA000ull\n#define DCORE0_MME_WB1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_WB1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_MME_WB1_MSTR_IF_RR_PRVT_HBW_BASE 0x40FA200ull\n#define DCORE0_MME_WB1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_MME_WB1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_MME_WB1_MSTR_IF_RR_SHRD_LBW_BASE 0x40FA400ull\n#define DCORE0_MME_WB1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_WB1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_MME_WB1_MSTR_IF_RR_PRVT_LBW_BASE 0x40FA600ull\n#define DCORE0_MME_WB1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_MME_WB1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_MME_WB1_MSTR_IF_E2E_CRDT_BASE 0x40FA800ull\n#define DCORE0_MME_WB1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_MME_WB1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_MME_WB1_MSTR_IF_AXUSER_BASE 0x40FAA80ull\n#define DCORE0_MME_WB1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_MME_WB1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_MME_WB1_MSTR_IF_DBG_HBW_BASE 0x40FAB00ull\n#define DCORE0_MME_WB1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_WB1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_MME_WB1_MSTR_IF_DBG_LBW_BASE 0x40FAB80ull\n#define DCORE0_MME_WB1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_MME_WB1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_MME_WB1_MSTR_IF_CORE_HBW_BASE 0x40FAC00ull\n#define DCORE0_MME_WB1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_MME_WB1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_MME_WB1_MSTR_IF_CORE_LBW_BASE 0x40FAD80ull\n#define DCORE0_MME_WB1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_MME_WB1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_MME_WB1_MSTR_IF_SPECIAL_BASE 0x40FAE80ull\n#define DCORE0_MME_WB1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_MME_WB1_MSTR_IF_SPECIAL_SECTION 0x5180\n#define mmDCORE0_SYNC_MNGR_OBJS_BASE 0x4100000ull\n#define DCORE0_SYNC_MNGR_OBJS_MAX_OFFSET 0x15A00\n#define DCORE0_SYNC_MNGR_OBJS_SECTION 0x1E000\n#define mmDCORE0_SYNC_MNGR_GLBL_BASE 0x411E000ull\n#define DCORE0_SYNC_MNGR_GLBL_MAX_OFFSET 0x1000\n#define DCORE0_SYNC_MNGR_GLBL_SECTION 0xE800\n#define mmDCORE0_SYNC_MNGR_GLBL_SPECIAL_BASE 0x411EE80ull\n#define DCORE0_SYNC_MNGR_GLBL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SYNC_MNGR_GLBL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_BASE 0x411F000ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_BASE 0x411F200ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_BASE 0x411F400ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_BASE 0x411F600ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_E2E_CRDT_BASE 0x411F800ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_SYNC_MNGR_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_AXUSER_BASE 0x411FA80ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_SYNC_MNGR_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_DBG_HBW_BASE 0x411FB00ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_SYNC_MNGR_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_DBG_LBW_BASE 0x411FB80ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_SYNC_MNGR_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_CORE_HBW_BASE 0x411FC00ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_SYNC_MNGR_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_CORE_LBW_BASE 0x411FD80ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_SYNC_MNGR_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_SYNC_MNGR_MSTR_IF_SPECIAL_BASE 0x411FE80ull\n#define DCORE0_SYNC_MNGR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SYNC_MNGR_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HIF0_BASE 0x4120000ull\n#define DCORE0_HIF0_MAX_OFFSET 0x1000\n#define DCORE0_HIF0_SECTION 0xE800\n#define mmDCORE0_HIF0_SPECIAL_BASE 0x4120E80ull\n#define DCORE0_HIF0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HIF0_SPECIAL_SECTION 0x3180\n#define mmDCORE0_HIF1_BASE 0x4124000ull\n#define DCORE0_HIF1_MAX_OFFSET 0x1000\n#define DCORE0_HIF1_SECTION 0xE800\n#define mmDCORE0_HIF1_SPECIAL_BASE 0x4124E80ull\n#define DCORE0_HIF1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HIF1_SPECIAL_SECTION 0x3180\n#define mmDCORE0_HIF2_BASE 0x4128000ull\n#define DCORE0_HIF2_MAX_OFFSET 0x1000\n#define DCORE0_HIF2_SECTION 0xE800\n#define mmDCORE0_HIF2_SPECIAL_BASE 0x4128E80ull\n#define DCORE0_HIF2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HIF2_SPECIAL_SECTION 0x3180\n#define mmDCORE0_HIF3_BASE 0x412C000ull\n#define DCORE0_HIF3_MAX_OFFSET 0x1000\n#define DCORE0_HIF3_SECTION 0xE800\n#define mmDCORE0_HIF3_SPECIAL_BASE 0x412CE80ull\n#define DCORE0_HIF3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HIF3_SPECIAL_SECTION 0x13180\n#define mmDCORE0_RTR0_CTRL_BASE 0x4140000ull\n#define DCORE0_RTR0_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_RTR0_CTRL_SECTION 0xE800\n#define mmDCORE0_RTR0_CTRL_SPECIAL_BASE 0x4140E80ull\n#define DCORE0_RTR0_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR0_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR0_H3_BASE 0x4141000ull\n#define DCORE0_RTR0_H3_MAX_OFFSET 0x1000\n#define DCORE0_RTR0_H3_SECTION 0xE800\n#define mmDCORE0_RTR0_H3_SPECIAL_BASE 0x4141E80ull\n#define DCORE0_RTR0_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR0_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR0_MSTR_IF_RR_SHRD_HBW_BASE 0x4142000ull\n#define DCORE0_RTR0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_RTR0_MSTR_IF_RR_PRVT_HBW_BASE 0x4142200ull\n#define DCORE0_RTR0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_RTR0_MSTR_IF_RR_SHRD_LBW_BASE 0x4142400ull\n#define DCORE0_RTR0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_RTR0_MSTR_IF_RR_PRVT_LBW_BASE 0x4142600ull\n#define DCORE0_RTR0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_RTR0_MSTR_IF_E2E_CRDT_BASE 0x4142800ull\n#define DCORE0_RTR0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_RTR0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_RTR0_MSTR_IF_AXUSER_BASE 0x4142A80ull\n#define DCORE0_RTR0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_RTR0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_RTR0_MSTR_IF_DBG_HBW_BASE 0x4142B00ull\n#define DCORE0_RTR0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_RTR0_MSTR_IF_DBG_LBW_BASE 0x4142B80ull\n#define DCORE0_RTR0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_RTR0_MSTR_IF_CORE_HBW_BASE 0x4142C00ull\n#define DCORE0_RTR0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_RTR0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_RTR0_MSTR_IF_CORE_LBW_BASE 0x4142D80ull\n#define DCORE0_RTR0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_RTR0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_RTR0_MSTR_IF_SPECIAL_BASE 0x4142E80ull\n#define DCORE0_RTR0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR0_ADD_DEC_HBW_BASE 0x4143000ull\n#define DCORE0_RTR0_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE0_RTR0_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE0_RTR0_ADD_DEC_LBW_BASE 0x4143400ull\n#define DCORE0_RTR0_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE0_RTR0_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE0_RTR0_ADD_DEC_SPECIAL_BASE 0x4143E80ull\n#define DCORE0_RTR0_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR0_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR0_BASE 0x4144000ull\n#define DCORE0_RTR0_MAX_OFFSET 0x1000\n#define DCORE0_RTR0_SECTION 0x3000\n#define mmDCORE0_RTR0_HBW_RD_RQ_LL_STAT_BASE 0x4144300ull\n#define DCORE0_RTR0_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR0_HBW_RD_RS_LL_STAT_BASE 0x4144340ull\n#define DCORE0_RTR0_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR0_HBW_WR_RQ_LL_STAT_BASE 0x4144380ull\n#define DCORE0_RTR0_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR0_HBW_WR_RS_LL_STAT_BASE 0x41443C0ull\n#define DCORE0_RTR0_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR0_LBW_RD_RQ_LL_STAT_BASE 0x4144400ull\n#define DCORE0_RTR0_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR0_LBW_RD_RS_LL_STAT_BASE 0x4144440ull\n#define DCORE0_RTR0_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR0_LBW_WR_RQ_LL_STAT_BASE 0x4144480ull\n#define DCORE0_RTR0_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR0_LBW_WR_RS_LL_STAT_BASE 0x41444C0ull\n#define DCORE0_RTR0_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR0_HBW_MFIFO_BASE 0x4144500ull\n#define DCORE0_RTR0_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE0_RTR0_E2E_RD_LL_STAT_BASE 0x4144540ull\n#define DCORE0_RTR0_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR0_E2E_WR_LL_STAT_BASE 0x4144580ull\n#define DCORE0_RTR0_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR0_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE0_RTR0_RTR_HBW_XACT_STAT_BASE 0x4144600ull\n#define DCORE0_RTR0_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR0_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR0_RTR_LBW_XACT_STAT_BASE 0x4144680ull\n#define DCORE0_RTR0_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR0_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR0_RTR_E2E_XACT_STAT_BASE 0x4144700ull\n#define DCORE0_RTR0_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR0_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE0_RTR0_SPECIAL_BASE 0x4144E80ull\n#define DCORE0_RTR0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR0_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR0_DBG_ADDR_BASE 0x4145000ull\n#define DCORE0_RTR0_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE0_RTR0_DBG_ADDR_SECTION 0xE800\n#define mmDCORE0_RTR0_DBG_ADDR_SPECIAL_BASE 0x4145E80ull\n#define DCORE0_RTR0_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR0_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE0_RTR1_CTRL_BASE 0x4148000ull\n#define DCORE0_RTR1_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_RTR1_CTRL_SECTION 0xE800\n#define mmDCORE0_RTR1_CTRL_SPECIAL_BASE 0x4148E80ull\n#define DCORE0_RTR1_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR1_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR1_H3_BASE 0x4149000ull\n#define DCORE0_RTR1_H3_MAX_OFFSET 0x1000\n#define DCORE0_RTR1_H3_SECTION 0xE800\n#define mmDCORE0_RTR1_H3_SPECIAL_BASE 0x4149E80ull\n#define DCORE0_RTR1_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR1_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR1_MSTR_IF_RR_SHRD_HBW_BASE 0x414A000ull\n#define DCORE0_RTR1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_RTR1_MSTR_IF_RR_PRVT_HBW_BASE 0x414A200ull\n#define DCORE0_RTR1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_RTR1_MSTR_IF_RR_SHRD_LBW_BASE 0x414A400ull\n#define DCORE0_RTR1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_RTR1_MSTR_IF_RR_PRVT_LBW_BASE 0x414A600ull\n#define DCORE0_RTR1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_RTR1_MSTR_IF_E2E_CRDT_BASE 0x414A800ull\n#define DCORE0_RTR1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_RTR1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_RTR1_MSTR_IF_AXUSER_BASE 0x414AA80ull\n#define DCORE0_RTR1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_RTR1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_RTR1_MSTR_IF_DBG_HBW_BASE 0x414AB00ull\n#define DCORE0_RTR1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_RTR1_MSTR_IF_DBG_LBW_BASE 0x414AB80ull\n#define DCORE0_RTR1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_RTR1_MSTR_IF_CORE_HBW_BASE 0x414AC00ull\n#define DCORE0_RTR1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_RTR1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_RTR1_MSTR_IF_CORE_LBW_BASE 0x414AD80ull\n#define DCORE0_RTR1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_RTR1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_RTR1_MSTR_IF_SPECIAL_BASE 0x414AE80ull\n#define DCORE0_RTR1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR1_ADD_DEC_HBW_BASE 0x414B000ull\n#define DCORE0_RTR1_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE0_RTR1_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE0_RTR1_ADD_DEC_LBW_BASE 0x414B400ull\n#define DCORE0_RTR1_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE0_RTR1_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE0_RTR1_ADD_DEC_SPECIAL_BASE 0x414BE80ull\n#define DCORE0_RTR1_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR1_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR1_BASE 0x414C000ull\n#define DCORE0_RTR1_MAX_OFFSET 0x1000\n#define DCORE0_RTR1_SECTION 0x3000\n#define mmDCORE0_RTR1_HBW_RD_RQ_LL_STAT_BASE 0x414C300ull\n#define DCORE0_RTR1_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR1_HBW_RD_RS_LL_STAT_BASE 0x414C340ull\n#define DCORE0_RTR1_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR1_HBW_WR_RQ_LL_STAT_BASE 0x414C380ull\n#define DCORE0_RTR1_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR1_HBW_WR_RS_LL_STAT_BASE 0x414C3C0ull\n#define DCORE0_RTR1_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR1_LBW_RD_RQ_LL_STAT_BASE 0x414C400ull\n#define DCORE0_RTR1_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR1_LBW_RD_RS_LL_STAT_BASE 0x414C440ull\n#define DCORE0_RTR1_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR1_LBW_WR_RQ_LL_STAT_BASE 0x414C480ull\n#define DCORE0_RTR1_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR1_LBW_WR_RS_LL_STAT_BASE 0x414C4C0ull\n#define DCORE0_RTR1_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR1_HBW_MFIFO_BASE 0x414C500ull\n#define DCORE0_RTR1_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE0_RTR1_E2E_RD_LL_STAT_BASE 0x414C540ull\n#define DCORE0_RTR1_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR1_E2E_WR_LL_STAT_BASE 0x414C580ull\n#define DCORE0_RTR1_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR1_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE0_RTR1_RTR_HBW_XACT_STAT_BASE 0x414C600ull\n#define DCORE0_RTR1_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR1_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR1_RTR_LBW_XACT_STAT_BASE 0x414C680ull\n#define DCORE0_RTR1_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR1_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR1_RTR_E2E_XACT_STAT_BASE 0x414C700ull\n#define DCORE0_RTR1_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR1_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE0_RTR1_SPECIAL_BASE 0x414CE80ull\n#define DCORE0_RTR1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR1_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR1_DBG_ADDR_BASE 0x414D000ull\n#define DCORE0_RTR1_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE0_RTR1_DBG_ADDR_SECTION 0xE800\n#define mmDCORE0_RTR1_DBG_ADDR_SPECIAL_BASE 0x414DE80ull\n#define DCORE0_RTR1_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR1_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE0_RTR2_CTRL_BASE 0x4150000ull\n#define DCORE0_RTR2_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_RTR2_CTRL_SECTION 0xE800\n#define mmDCORE0_RTR2_CTRL_SPECIAL_BASE 0x4150E80ull\n#define DCORE0_RTR2_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR2_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR2_H3_BASE 0x4151000ull\n#define DCORE0_RTR2_H3_MAX_OFFSET 0x1000\n#define DCORE0_RTR2_H3_SECTION 0xE800\n#define mmDCORE0_RTR2_H3_SPECIAL_BASE 0x4151E80ull\n#define DCORE0_RTR2_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR2_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR2_MSTR_IF_RR_SHRD_HBW_BASE 0x4152000ull\n#define DCORE0_RTR2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_RTR2_MSTR_IF_RR_PRVT_HBW_BASE 0x4152200ull\n#define DCORE0_RTR2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_RTR2_MSTR_IF_RR_SHRD_LBW_BASE 0x4152400ull\n#define DCORE0_RTR2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_RTR2_MSTR_IF_RR_PRVT_LBW_BASE 0x4152600ull\n#define DCORE0_RTR2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_RTR2_MSTR_IF_E2E_CRDT_BASE 0x4152800ull\n#define DCORE0_RTR2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_RTR2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_RTR2_MSTR_IF_AXUSER_BASE 0x4152A80ull\n#define DCORE0_RTR2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_RTR2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_RTR2_MSTR_IF_DBG_HBW_BASE 0x4152B00ull\n#define DCORE0_RTR2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_RTR2_MSTR_IF_DBG_LBW_BASE 0x4152B80ull\n#define DCORE0_RTR2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_RTR2_MSTR_IF_CORE_HBW_BASE 0x4152C00ull\n#define DCORE0_RTR2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_RTR2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_RTR2_MSTR_IF_CORE_LBW_BASE 0x4152D80ull\n#define DCORE0_RTR2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_RTR2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_RTR2_MSTR_IF_SPECIAL_BASE 0x4152E80ull\n#define DCORE0_RTR2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR2_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR2_ADD_DEC_HBW_BASE 0x4153000ull\n#define DCORE0_RTR2_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE0_RTR2_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE0_RTR2_ADD_DEC_LBW_BASE 0x4153400ull\n#define DCORE0_RTR2_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE0_RTR2_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE0_RTR2_ADD_DEC_SPECIAL_BASE 0x4153E80ull\n#define DCORE0_RTR2_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR2_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR2_BASE 0x4154000ull\n#define DCORE0_RTR2_MAX_OFFSET 0x1000\n#define DCORE0_RTR2_SECTION 0x3000\n#define mmDCORE0_RTR2_HBW_RD_RQ_LL_STAT_BASE 0x4154300ull\n#define DCORE0_RTR2_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR2_HBW_RD_RS_LL_STAT_BASE 0x4154340ull\n#define DCORE0_RTR2_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR2_HBW_WR_RQ_LL_STAT_BASE 0x4154380ull\n#define DCORE0_RTR2_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR2_HBW_WR_RS_LL_STAT_BASE 0x41543C0ull\n#define DCORE0_RTR2_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR2_LBW_RD_RQ_LL_STAT_BASE 0x4154400ull\n#define DCORE0_RTR2_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR2_LBW_RD_RS_LL_STAT_BASE 0x4154440ull\n#define DCORE0_RTR2_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR2_LBW_WR_RQ_LL_STAT_BASE 0x4154480ull\n#define DCORE0_RTR2_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR2_LBW_WR_RS_LL_STAT_BASE 0x41544C0ull\n#define DCORE0_RTR2_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR2_HBW_MFIFO_BASE 0x4154500ull\n#define DCORE0_RTR2_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE0_RTR2_E2E_RD_LL_STAT_BASE 0x4154540ull\n#define DCORE0_RTR2_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR2_E2E_WR_LL_STAT_BASE 0x4154580ull\n#define DCORE0_RTR2_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR2_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE0_RTR2_RTR_HBW_XACT_STAT_BASE 0x4154600ull\n#define DCORE0_RTR2_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR2_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR2_RTR_LBW_XACT_STAT_BASE 0x4154680ull\n#define DCORE0_RTR2_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR2_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR2_RTR_E2E_XACT_STAT_BASE 0x4154700ull\n#define DCORE0_RTR2_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR2_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE0_RTR2_SPECIAL_BASE 0x4154E80ull\n#define DCORE0_RTR2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR2_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR2_DBG_ADDR_BASE 0x4155000ull\n#define DCORE0_RTR2_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE0_RTR2_DBG_ADDR_SECTION 0xE800\n#define mmDCORE0_RTR2_DBG_ADDR_SPECIAL_BASE 0x4155E80ull\n#define DCORE0_RTR2_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR2_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE0_RTR3_CTRL_BASE 0x4158000ull\n#define DCORE0_RTR3_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_RTR3_CTRL_SECTION 0xE800\n#define mmDCORE0_RTR3_CTRL_SPECIAL_BASE 0x4158E80ull\n#define DCORE0_RTR3_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR3_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR3_H3_BASE 0x4159000ull\n#define DCORE0_RTR3_H3_MAX_OFFSET 0x1000\n#define DCORE0_RTR3_H3_SECTION 0xE800\n#define mmDCORE0_RTR3_H3_SPECIAL_BASE 0x4159E80ull\n#define DCORE0_RTR3_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR3_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR3_MSTR_IF_RR_SHRD_HBW_BASE 0x415A000ull\n#define DCORE0_RTR3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_RTR3_MSTR_IF_RR_PRVT_HBW_BASE 0x415A200ull\n#define DCORE0_RTR3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_RTR3_MSTR_IF_RR_SHRD_LBW_BASE 0x415A400ull\n#define DCORE0_RTR3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_RTR3_MSTR_IF_RR_PRVT_LBW_BASE 0x415A600ull\n#define DCORE0_RTR3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_RTR3_MSTR_IF_E2E_CRDT_BASE 0x415A800ull\n#define DCORE0_RTR3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_RTR3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_RTR3_MSTR_IF_AXUSER_BASE 0x415AA80ull\n#define DCORE0_RTR3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_RTR3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_RTR3_MSTR_IF_DBG_HBW_BASE 0x415AB00ull\n#define DCORE0_RTR3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_RTR3_MSTR_IF_DBG_LBW_BASE 0x415AB80ull\n#define DCORE0_RTR3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_RTR3_MSTR_IF_CORE_HBW_BASE 0x415AC00ull\n#define DCORE0_RTR3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_RTR3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_RTR3_MSTR_IF_CORE_LBW_BASE 0x415AD80ull\n#define DCORE0_RTR3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_RTR3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_RTR3_MSTR_IF_SPECIAL_BASE 0x415AE80ull\n#define DCORE0_RTR3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR3_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR3_ADD_DEC_HBW_BASE 0x415B000ull\n#define DCORE0_RTR3_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE0_RTR3_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE0_RTR3_ADD_DEC_LBW_BASE 0x415B400ull\n#define DCORE0_RTR3_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE0_RTR3_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE0_RTR3_ADD_DEC_SPECIAL_BASE 0x415BE80ull\n#define DCORE0_RTR3_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR3_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR3_BASE 0x415C000ull\n#define DCORE0_RTR3_MAX_OFFSET 0x1000\n#define DCORE0_RTR3_SECTION 0x3000\n#define mmDCORE0_RTR3_HBW_RD_RQ_LL_STAT_BASE 0x415C300ull\n#define DCORE0_RTR3_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR3_HBW_RD_RS_LL_STAT_BASE 0x415C340ull\n#define DCORE0_RTR3_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR3_HBW_WR_RQ_LL_STAT_BASE 0x415C380ull\n#define DCORE0_RTR3_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR3_HBW_WR_RS_LL_STAT_BASE 0x415C3C0ull\n#define DCORE0_RTR3_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR3_LBW_RD_RQ_LL_STAT_BASE 0x415C400ull\n#define DCORE0_RTR3_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR3_LBW_RD_RS_LL_STAT_BASE 0x415C440ull\n#define DCORE0_RTR3_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR3_LBW_WR_RQ_LL_STAT_BASE 0x415C480ull\n#define DCORE0_RTR3_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR3_LBW_WR_RS_LL_STAT_BASE 0x415C4C0ull\n#define DCORE0_RTR3_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR3_HBW_MFIFO_BASE 0x415C500ull\n#define DCORE0_RTR3_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE0_RTR3_E2E_RD_LL_STAT_BASE 0x415C540ull\n#define DCORE0_RTR3_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR3_E2E_WR_LL_STAT_BASE 0x415C580ull\n#define DCORE0_RTR3_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR3_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE0_RTR3_RTR_HBW_XACT_STAT_BASE 0x415C600ull\n#define DCORE0_RTR3_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR3_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR3_RTR_LBW_XACT_STAT_BASE 0x415C680ull\n#define DCORE0_RTR3_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR3_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR3_RTR_E2E_XACT_STAT_BASE 0x415C700ull\n#define DCORE0_RTR3_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR3_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE0_RTR3_SPECIAL_BASE 0x415CE80ull\n#define DCORE0_RTR3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR3_DBG_ADDR_BASE 0x415D000ull\n#define DCORE0_RTR3_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE0_RTR3_DBG_ADDR_SECTION 0xE800\n#define mmDCORE0_RTR3_DBG_ADDR_SPECIAL_BASE 0x415DE80ull\n#define DCORE0_RTR3_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR3_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE0_RTR4_CTRL_BASE 0x4160000ull\n#define DCORE0_RTR4_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_RTR4_CTRL_SECTION 0xE800\n#define mmDCORE0_RTR4_CTRL_SPECIAL_BASE 0x4160E80ull\n#define DCORE0_RTR4_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR4_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR4_H3_BASE 0x4161000ull\n#define DCORE0_RTR4_H3_MAX_OFFSET 0x1000\n#define DCORE0_RTR4_H3_SECTION 0xE800\n#define mmDCORE0_RTR4_H3_SPECIAL_BASE 0x4161E80ull\n#define DCORE0_RTR4_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR4_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR4_MSTR_IF_RR_SHRD_HBW_BASE 0x4162000ull\n#define DCORE0_RTR4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_RTR4_MSTR_IF_RR_PRVT_HBW_BASE 0x4162200ull\n#define DCORE0_RTR4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_RTR4_MSTR_IF_RR_SHRD_LBW_BASE 0x4162400ull\n#define DCORE0_RTR4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_RTR4_MSTR_IF_RR_PRVT_LBW_BASE 0x4162600ull\n#define DCORE0_RTR4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_RTR4_MSTR_IF_E2E_CRDT_BASE 0x4162800ull\n#define DCORE0_RTR4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_RTR4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_RTR4_MSTR_IF_AXUSER_BASE 0x4162A80ull\n#define DCORE0_RTR4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_RTR4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_RTR4_MSTR_IF_DBG_HBW_BASE 0x4162B00ull\n#define DCORE0_RTR4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_RTR4_MSTR_IF_DBG_LBW_BASE 0x4162B80ull\n#define DCORE0_RTR4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_RTR4_MSTR_IF_CORE_HBW_BASE 0x4162C00ull\n#define DCORE0_RTR4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_RTR4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_RTR4_MSTR_IF_CORE_LBW_BASE 0x4162D80ull\n#define DCORE0_RTR4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_RTR4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_RTR4_MSTR_IF_SPECIAL_BASE 0x4162E80ull\n#define DCORE0_RTR4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR4_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR4_ADD_DEC_HBW_BASE 0x4163000ull\n#define DCORE0_RTR4_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE0_RTR4_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE0_RTR4_ADD_DEC_LBW_BASE 0x4163400ull\n#define DCORE0_RTR4_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE0_RTR4_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE0_RTR4_ADD_DEC_SPECIAL_BASE 0x4163E80ull\n#define DCORE0_RTR4_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR4_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR4_BASE 0x4164000ull\n#define DCORE0_RTR4_MAX_OFFSET 0x1000\n#define DCORE0_RTR4_SECTION 0x3000\n#define mmDCORE0_RTR4_HBW_RD_RQ_LL_STAT_BASE 0x4164300ull\n#define DCORE0_RTR4_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR4_HBW_RD_RS_LL_STAT_BASE 0x4164340ull\n#define DCORE0_RTR4_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR4_HBW_WR_RQ_LL_STAT_BASE 0x4164380ull\n#define DCORE0_RTR4_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR4_HBW_WR_RS_LL_STAT_BASE 0x41643C0ull\n#define DCORE0_RTR4_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR4_LBW_RD_RQ_LL_STAT_BASE 0x4164400ull\n#define DCORE0_RTR4_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR4_LBW_RD_RS_LL_STAT_BASE 0x4164440ull\n#define DCORE0_RTR4_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR4_LBW_WR_RQ_LL_STAT_BASE 0x4164480ull\n#define DCORE0_RTR4_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR4_LBW_WR_RS_LL_STAT_BASE 0x41644C0ull\n#define DCORE0_RTR4_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR4_HBW_MFIFO_BASE 0x4164500ull\n#define DCORE0_RTR4_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE0_RTR4_E2E_RD_LL_STAT_BASE 0x4164540ull\n#define DCORE0_RTR4_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR4_E2E_WR_LL_STAT_BASE 0x4164580ull\n#define DCORE0_RTR4_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR4_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE0_RTR4_RTR_HBW_XACT_STAT_BASE 0x4164600ull\n#define DCORE0_RTR4_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR4_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR4_RTR_LBW_XACT_STAT_BASE 0x4164680ull\n#define DCORE0_RTR4_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR4_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR4_RTR_E2E_XACT_STAT_BASE 0x4164700ull\n#define DCORE0_RTR4_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR4_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE0_RTR4_SPECIAL_BASE 0x4164E80ull\n#define DCORE0_RTR4_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR4_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR4_DBG_ADDR_BASE 0x4165000ull\n#define DCORE0_RTR4_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE0_RTR4_DBG_ADDR_SECTION 0xE800\n#define mmDCORE0_RTR4_DBG_ADDR_SPECIAL_BASE 0x4165E80ull\n#define DCORE0_RTR4_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR4_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE0_RTR5_CTRL_BASE 0x4168000ull\n#define DCORE0_RTR5_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_RTR5_CTRL_SECTION 0xE800\n#define mmDCORE0_RTR5_CTRL_SPECIAL_BASE 0x4168E80ull\n#define DCORE0_RTR5_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR5_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR5_H3_BASE 0x4169000ull\n#define DCORE0_RTR5_H3_MAX_OFFSET 0x1000\n#define DCORE0_RTR5_H3_SECTION 0xE800\n#define mmDCORE0_RTR5_H3_SPECIAL_BASE 0x4169E80ull\n#define DCORE0_RTR5_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR5_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR5_MSTR_IF_RR_SHRD_HBW_BASE 0x416A000ull\n#define DCORE0_RTR5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_RTR5_MSTR_IF_RR_PRVT_HBW_BASE 0x416A200ull\n#define DCORE0_RTR5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_RTR5_MSTR_IF_RR_SHRD_LBW_BASE 0x416A400ull\n#define DCORE0_RTR5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_RTR5_MSTR_IF_RR_PRVT_LBW_BASE 0x416A600ull\n#define DCORE0_RTR5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_RTR5_MSTR_IF_E2E_CRDT_BASE 0x416A800ull\n#define DCORE0_RTR5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_RTR5_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_RTR5_MSTR_IF_AXUSER_BASE 0x416AA80ull\n#define DCORE0_RTR5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_RTR5_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_RTR5_MSTR_IF_DBG_HBW_BASE 0x416AB00ull\n#define DCORE0_RTR5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR5_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_RTR5_MSTR_IF_DBG_LBW_BASE 0x416AB80ull\n#define DCORE0_RTR5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR5_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_RTR5_MSTR_IF_CORE_HBW_BASE 0x416AC00ull\n#define DCORE0_RTR5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_RTR5_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_RTR5_MSTR_IF_CORE_LBW_BASE 0x416AD80ull\n#define DCORE0_RTR5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_RTR5_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_RTR5_MSTR_IF_SPECIAL_BASE 0x416AE80ull\n#define DCORE0_RTR5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR5_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR5_ADD_DEC_HBW_BASE 0x416B000ull\n#define DCORE0_RTR5_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE0_RTR5_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE0_RTR5_ADD_DEC_LBW_BASE 0x416B400ull\n#define DCORE0_RTR5_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE0_RTR5_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE0_RTR5_ADD_DEC_SPECIAL_BASE 0x416BE80ull\n#define DCORE0_RTR5_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR5_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR5_BASE 0x416C000ull\n#define DCORE0_RTR5_MAX_OFFSET 0x1000\n#define DCORE0_RTR5_SECTION 0x3000\n#define mmDCORE0_RTR5_HBW_RD_RQ_LL_STAT_BASE 0x416C300ull\n#define DCORE0_RTR5_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR5_HBW_RD_RS_LL_STAT_BASE 0x416C340ull\n#define DCORE0_RTR5_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR5_HBW_WR_RQ_LL_STAT_BASE 0x416C380ull\n#define DCORE0_RTR5_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR5_HBW_WR_RS_LL_STAT_BASE 0x416C3C0ull\n#define DCORE0_RTR5_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR5_LBW_RD_RQ_LL_STAT_BASE 0x416C400ull\n#define DCORE0_RTR5_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR5_LBW_RD_RS_LL_STAT_BASE 0x416C440ull\n#define DCORE0_RTR5_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR5_LBW_WR_RQ_LL_STAT_BASE 0x416C480ull\n#define DCORE0_RTR5_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR5_LBW_WR_RS_LL_STAT_BASE 0x416C4C0ull\n#define DCORE0_RTR5_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR5_HBW_MFIFO_BASE 0x416C500ull\n#define DCORE0_RTR5_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE0_RTR5_E2E_RD_LL_STAT_BASE 0x416C540ull\n#define DCORE0_RTR5_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR5_E2E_WR_LL_STAT_BASE 0x416C580ull\n#define DCORE0_RTR5_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR5_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE0_RTR5_RTR_HBW_XACT_STAT_BASE 0x416C600ull\n#define DCORE0_RTR5_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR5_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR5_RTR_LBW_XACT_STAT_BASE 0x416C680ull\n#define DCORE0_RTR5_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR5_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR5_RTR_E2E_XACT_STAT_BASE 0x416C700ull\n#define DCORE0_RTR5_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR5_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE0_RTR5_SPECIAL_BASE 0x416CE80ull\n#define DCORE0_RTR5_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR5_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR5_DBG_ADDR_BASE 0x416D000ull\n#define DCORE0_RTR5_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE0_RTR5_DBG_ADDR_SECTION 0xE800\n#define mmDCORE0_RTR5_DBG_ADDR_SPECIAL_BASE 0x416DE80ull\n#define DCORE0_RTR5_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR5_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE0_RTR6_CTRL_BASE 0x4170000ull\n#define DCORE0_RTR6_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_RTR6_CTRL_SECTION 0xE800\n#define mmDCORE0_RTR6_CTRL_SPECIAL_BASE 0x4170E80ull\n#define DCORE0_RTR6_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR6_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR6_H3_BASE 0x4171000ull\n#define DCORE0_RTR6_H3_MAX_OFFSET 0x1000\n#define DCORE0_RTR6_H3_SECTION 0xE800\n#define mmDCORE0_RTR6_H3_SPECIAL_BASE 0x4171E80ull\n#define DCORE0_RTR6_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR6_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR6_MSTR_IF_RR_SHRD_HBW_BASE 0x4172000ull\n#define DCORE0_RTR6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_RTR6_MSTR_IF_RR_PRVT_HBW_BASE 0x4172200ull\n#define DCORE0_RTR6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_RTR6_MSTR_IF_RR_SHRD_LBW_BASE 0x4172400ull\n#define DCORE0_RTR6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_RTR6_MSTR_IF_RR_PRVT_LBW_BASE 0x4172600ull\n#define DCORE0_RTR6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_RTR6_MSTR_IF_E2E_CRDT_BASE 0x4172800ull\n#define DCORE0_RTR6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_RTR6_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_RTR6_MSTR_IF_AXUSER_BASE 0x4172A80ull\n#define DCORE0_RTR6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_RTR6_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_RTR6_MSTR_IF_DBG_HBW_BASE 0x4172B00ull\n#define DCORE0_RTR6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR6_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_RTR6_MSTR_IF_DBG_LBW_BASE 0x4172B80ull\n#define DCORE0_RTR6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR6_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_RTR6_MSTR_IF_CORE_HBW_BASE 0x4172C00ull\n#define DCORE0_RTR6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_RTR6_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_RTR6_MSTR_IF_CORE_LBW_BASE 0x4172D80ull\n#define DCORE0_RTR6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_RTR6_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_RTR6_MSTR_IF_SPECIAL_BASE 0x4172E80ull\n#define DCORE0_RTR6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR6_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR6_ADD_DEC_HBW_BASE 0x4173000ull\n#define DCORE0_RTR6_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE0_RTR6_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE0_RTR6_ADD_DEC_LBW_BASE 0x4173400ull\n#define DCORE0_RTR6_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE0_RTR6_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE0_RTR6_ADD_DEC_SPECIAL_BASE 0x4173E80ull\n#define DCORE0_RTR6_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR6_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR6_BASE 0x4174000ull\n#define DCORE0_RTR6_MAX_OFFSET 0x1000\n#define DCORE0_RTR6_SECTION 0x3000\n#define mmDCORE0_RTR6_HBW_RD_RQ_LL_STAT_BASE 0x4174300ull\n#define DCORE0_RTR6_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR6_HBW_RD_RS_LL_STAT_BASE 0x4174340ull\n#define DCORE0_RTR6_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR6_HBW_WR_RQ_LL_STAT_BASE 0x4174380ull\n#define DCORE0_RTR6_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR6_HBW_WR_RS_LL_STAT_BASE 0x41743C0ull\n#define DCORE0_RTR6_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR6_LBW_RD_RQ_LL_STAT_BASE 0x4174400ull\n#define DCORE0_RTR6_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR6_LBW_RD_RS_LL_STAT_BASE 0x4174440ull\n#define DCORE0_RTR6_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR6_LBW_WR_RQ_LL_STAT_BASE 0x4174480ull\n#define DCORE0_RTR6_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR6_LBW_WR_RS_LL_STAT_BASE 0x41744C0ull\n#define DCORE0_RTR6_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR6_HBW_MFIFO_BASE 0x4174500ull\n#define DCORE0_RTR6_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE0_RTR6_E2E_RD_LL_STAT_BASE 0x4174540ull\n#define DCORE0_RTR6_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR6_E2E_WR_LL_STAT_BASE 0x4174580ull\n#define DCORE0_RTR6_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR6_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE0_RTR6_RTR_HBW_XACT_STAT_BASE 0x4174600ull\n#define DCORE0_RTR6_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR6_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR6_RTR_LBW_XACT_STAT_BASE 0x4174680ull\n#define DCORE0_RTR6_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR6_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR6_RTR_E2E_XACT_STAT_BASE 0x4174700ull\n#define DCORE0_RTR6_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR6_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE0_RTR6_SPECIAL_BASE 0x4174E80ull\n#define DCORE0_RTR6_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR6_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR6_DBG_ADDR_BASE 0x4175000ull\n#define DCORE0_RTR6_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE0_RTR6_DBG_ADDR_SECTION 0xE800\n#define mmDCORE0_RTR6_DBG_ADDR_SPECIAL_BASE 0x4175E80ull\n#define DCORE0_RTR6_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR6_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE0_RTR7_CTRL_BASE 0x4178000ull\n#define DCORE0_RTR7_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_RTR7_CTRL_SECTION 0xE800\n#define mmDCORE0_RTR7_CTRL_SPECIAL_BASE 0x4178E80ull\n#define DCORE0_RTR7_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR7_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR7_H3_BASE 0x4179000ull\n#define DCORE0_RTR7_H3_MAX_OFFSET 0x1000\n#define DCORE0_RTR7_H3_SECTION 0xE800\n#define mmDCORE0_RTR7_H3_SPECIAL_BASE 0x4179E80ull\n#define DCORE0_RTR7_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR7_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR7_MSTR_IF_RR_SHRD_HBW_BASE 0x417A000ull\n#define DCORE0_RTR7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_RTR7_MSTR_IF_RR_PRVT_HBW_BASE 0x417A200ull\n#define DCORE0_RTR7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_RTR7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_RTR7_MSTR_IF_RR_SHRD_LBW_BASE 0x417A400ull\n#define DCORE0_RTR7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_RTR7_MSTR_IF_RR_PRVT_LBW_BASE 0x417A600ull\n#define DCORE0_RTR7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_RTR7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_RTR7_MSTR_IF_E2E_CRDT_BASE 0x417A800ull\n#define DCORE0_RTR7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_RTR7_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_RTR7_MSTR_IF_AXUSER_BASE 0x417AA80ull\n#define DCORE0_RTR7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_RTR7_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_RTR7_MSTR_IF_DBG_HBW_BASE 0x417AB00ull\n#define DCORE0_RTR7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR7_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_RTR7_MSTR_IF_DBG_LBW_BASE 0x417AB80ull\n#define DCORE0_RTR7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_RTR7_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_RTR7_MSTR_IF_CORE_HBW_BASE 0x417AC00ull\n#define DCORE0_RTR7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_RTR7_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_RTR7_MSTR_IF_CORE_LBW_BASE 0x417AD80ull\n#define DCORE0_RTR7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_RTR7_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_RTR7_MSTR_IF_SPECIAL_BASE 0x417AE80ull\n#define DCORE0_RTR7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR7_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR7_ADD_DEC_HBW_BASE 0x417B000ull\n#define DCORE0_RTR7_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE0_RTR7_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE0_RTR7_ADD_DEC_LBW_BASE 0x417B400ull\n#define DCORE0_RTR7_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE0_RTR7_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE0_RTR7_ADD_DEC_SPECIAL_BASE 0x417BE80ull\n#define DCORE0_RTR7_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR7_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR7_BASE 0x417C000ull\n#define DCORE0_RTR7_MAX_OFFSET 0x1000\n#define DCORE0_RTR7_SECTION 0x3000\n#define mmDCORE0_RTR7_HBW_RD_RQ_LL_STAT_BASE 0x417C300ull\n#define DCORE0_RTR7_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR7_HBW_RD_RS_LL_STAT_BASE 0x417C340ull\n#define DCORE0_RTR7_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR7_HBW_WR_RQ_LL_STAT_BASE 0x417C380ull\n#define DCORE0_RTR7_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR7_HBW_WR_RS_LL_STAT_BASE 0x417C3C0ull\n#define DCORE0_RTR7_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR7_LBW_RD_RQ_LL_STAT_BASE 0x417C400ull\n#define DCORE0_RTR7_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR7_LBW_RD_RS_LL_STAT_BASE 0x417C440ull\n#define DCORE0_RTR7_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR7_LBW_WR_RQ_LL_STAT_BASE 0x417C480ull\n#define DCORE0_RTR7_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR7_LBW_WR_RS_LL_STAT_BASE 0x417C4C0ull\n#define DCORE0_RTR7_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR7_HBW_MFIFO_BASE 0x417C500ull\n#define DCORE0_RTR7_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE0_RTR7_E2E_RD_LL_STAT_BASE 0x417C540ull\n#define DCORE0_RTR7_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE0_RTR7_E2E_WR_LL_STAT_BASE 0x417C580ull\n#define DCORE0_RTR7_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE0_RTR7_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE0_RTR7_RTR_HBW_XACT_STAT_BASE 0x417C600ull\n#define DCORE0_RTR7_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR7_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR7_RTR_LBW_XACT_STAT_BASE 0x417C680ull\n#define DCORE0_RTR7_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR7_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE0_RTR7_RTR_E2E_XACT_STAT_BASE 0x417C700ull\n#define DCORE0_RTR7_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE0_RTR7_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE0_RTR7_SPECIAL_BASE 0x417CE80ull\n#define DCORE0_RTR7_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR7_SPECIAL_SECTION 0x1800\n#define mmDCORE0_RTR7_DBG_ADDR_BASE 0x417D000ull\n#define DCORE0_RTR7_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE0_RTR7_DBG_ADDR_SECTION 0xE800\n#define mmDCORE0_RTR7_DBG_ADDR_SPECIAL_BASE 0x417DE80ull\n#define DCORE0_RTR7_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_RTR7_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE0_SRAM0_BANK_BASE 0x4180000ull\n#define DCORE0_SRAM0_BANK_MAX_OFFSET 0x1000\n#define DCORE0_SRAM0_BANK_SECTION 0xE800\n#define mmDCORE0_SRAM0_BANK_SPECIAL_BASE 0x4180E80ull\n#define DCORE0_SRAM0_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM0_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM0_RTR_BASE 0x4181000ull\n#define DCORE0_SRAM0_RTR_MAX_OFFSET 0x1000\n#define DCORE0_SRAM0_RTR_SECTION 0xE800\n#define mmDCORE0_SRAM0_RTR_SPECIAL_BASE 0x4181E80ull\n#define DCORE0_SRAM0_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM0_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4182000ull\n#define DCORE0_SRAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4182100ull\n#define DCORE0_SRAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x4182200ull\n#define DCORE0_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x4182300ull\n#define DCORE0_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM0_DBG_CNT_N_LBW_DBG_CNT_BASE 0x4182400ull\n#define DCORE0_SRAM0_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM0_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM0_DBG_CNT_S_LBW_DBG_CNT_BASE 0x4182500ull\n#define DCORE0_SRAM0_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM0_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM0_DBG_CNT_L_LBW_DBG_CNT_BASE 0x4182600ull\n#define DCORE0_SRAM0_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM0_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x4182700ull\n#define DCORE0_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x4182780ull\n#define DCORE0_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x4182800ull\n#define DCORE0_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x4182880ull\n#define DCORE0_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x4182900ull\n#define DCORE0_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x4182980ull\n#define DCORE0_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x4182A00ull\n#define DCORE0_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x4182A80ull\n#define DCORE0_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE0_SRAM0_DBG_CNT_SPECIAL_BASE 0x4182E80ull\n#define DCORE0_SRAM0_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM0_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE0_SRAM1_BANK_BASE 0x4188000ull\n#define DCORE0_SRAM1_BANK_MAX_OFFSET 0x1000\n#define DCORE0_SRAM1_BANK_SECTION 0xE800\n#define mmDCORE0_SRAM1_BANK_SPECIAL_BASE 0x4188E80ull\n#define DCORE0_SRAM1_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM1_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM1_RTR_BASE 0x4189000ull\n#define DCORE0_SRAM1_RTR_MAX_OFFSET 0x1000\n#define DCORE0_SRAM1_RTR_SECTION 0xE800\n#define mmDCORE0_SRAM1_RTR_SPECIAL_BASE 0x4189E80ull\n#define DCORE0_SRAM1_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM1_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x418A000ull\n#define DCORE0_SRAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x418A100ull\n#define DCORE0_SRAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x418A200ull\n#define DCORE0_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x418A300ull\n#define DCORE0_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM1_DBG_CNT_N_LBW_DBG_CNT_BASE 0x418A400ull\n#define DCORE0_SRAM1_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM1_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM1_DBG_CNT_S_LBW_DBG_CNT_BASE 0x418A500ull\n#define DCORE0_SRAM1_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM1_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM1_DBG_CNT_L_LBW_DBG_CNT_BASE 0x418A600ull\n#define DCORE0_SRAM1_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM1_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x418A700ull\n#define DCORE0_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x418A780ull\n#define DCORE0_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x418A800ull\n#define DCORE0_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x418A880ull\n#define DCORE0_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x418A900ull\n#define DCORE0_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x418A980ull\n#define DCORE0_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x418AA00ull\n#define DCORE0_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x418AA80ull\n#define DCORE0_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE0_SRAM1_DBG_CNT_SPECIAL_BASE 0x418AE80ull\n#define DCORE0_SRAM1_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM1_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE0_SRAM2_BANK_BASE 0x4190000ull\n#define DCORE0_SRAM2_BANK_MAX_OFFSET 0x1000\n#define DCORE0_SRAM2_BANK_SECTION 0xE800\n#define mmDCORE0_SRAM2_BANK_SPECIAL_BASE 0x4190E80ull\n#define DCORE0_SRAM2_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM2_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM2_RTR_BASE 0x4191000ull\n#define DCORE0_SRAM2_RTR_MAX_OFFSET 0x1000\n#define DCORE0_SRAM2_RTR_SECTION 0xE800\n#define mmDCORE0_SRAM2_RTR_SPECIAL_BASE 0x4191E80ull\n#define DCORE0_SRAM2_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM2_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4192000ull\n#define DCORE0_SRAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4192100ull\n#define DCORE0_SRAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x4192200ull\n#define DCORE0_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x4192300ull\n#define DCORE0_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM2_DBG_CNT_N_LBW_DBG_CNT_BASE 0x4192400ull\n#define DCORE0_SRAM2_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM2_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM2_DBG_CNT_S_LBW_DBG_CNT_BASE 0x4192500ull\n#define DCORE0_SRAM2_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM2_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM2_DBG_CNT_L_LBW_DBG_CNT_BASE 0x4192600ull\n#define DCORE0_SRAM2_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM2_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x4192700ull\n#define DCORE0_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x4192780ull\n#define DCORE0_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x4192800ull\n#define DCORE0_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x4192880ull\n#define DCORE0_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x4192900ull\n#define DCORE0_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x4192980ull\n#define DCORE0_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x4192A00ull\n#define DCORE0_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x4192A80ull\n#define DCORE0_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE0_SRAM2_DBG_CNT_SPECIAL_BASE 0x4192E80ull\n#define DCORE0_SRAM2_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM2_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE0_SRAM3_BANK_BASE 0x4198000ull\n#define DCORE0_SRAM3_BANK_MAX_OFFSET 0x1000\n#define DCORE0_SRAM3_BANK_SECTION 0xE800\n#define mmDCORE0_SRAM3_BANK_SPECIAL_BASE 0x4198E80ull\n#define DCORE0_SRAM3_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM3_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM3_RTR_BASE 0x4199000ull\n#define DCORE0_SRAM3_RTR_MAX_OFFSET 0x1000\n#define DCORE0_SRAM3_RTR_SECTION 0xE800\n#define mmDCORE0_SRAM3_RTR_SPECIAL_BASE 0x4199E80ull\n#define DCORE0_SRAM3_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM3_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x419A000ull\n#define DCORE0_SRAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x419A100ull\n#define DCORE0_SRAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x419A200ull\n#define DCORE0_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x419A300ull\n#define DCORE0_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM3_DBG_CNT_N_LBW_DBG_CNT_BASE 0x419A400ull\n#define DCORE0_SRAM3_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM3_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM3_DBG_CNT_S_LBW_DBG_CNT_BASE 0x419A500ull\n#define DCORE0_SRAM3_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM3_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM3_DBG_CNT_L_LBW_DBG_CNT_BASE 0x419A600ull\n#define DCORE0_SRAM3_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM3_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x419A700ull\n#define DCORE0_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x419A780ull\n#define DCORE0_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x419A800ull\n#define DCORE0_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x419A880ull\n#define DCORE0_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x419A900ull\n#define DCORE0_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x419A980ull\n#define DCORE0_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x419AA00ull\n#define DCORE0_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x419AA80ull\n#define DCORE0_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE0_SRAM3_DBG_CNT_SPECIAL_BASE 0x419AE80ull\n#define DCORE0_SRAM3_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM3_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE0_SRAM4_BANK_BASE 0x41A0000ull\n#define DCORE0_SRAM4_BANK_MAX_OFFSET 0x1000\n#define DCORE0_SRAM4_BANK_SECTION 0xE800\n#define mmDCORE0_SRAM4_BANK_SPECIAL_BASE 0x41A0E80ull\n#define DCORE0_SRAM4_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM4_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM4_RTR_BASE 0x41A1000ull\n#define DCORE0_SRAM4_RTR_MAX_OFFSET 0x1000\n#define DCORE0_SRAM4_RTR_SECTION 0xE800\n#define mmDCORE0_SRAM4_RTR_SPECIAL_BASE 0x41A1E80ull\n#define DCORE0_SRAM4_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM4_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x41A2000ull\n#define DCORE0_SRAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x41A2100ull\n#define DCORE0_SRAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x41A2200ull\n#define DCORE0_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x41A2300ull\n#define DCORE0_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM4_DBG_CNT_N_LBW_DBG_CNT_BASE 0x41A2400ull\n#define DCORE0_SRAM4_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM4_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM4_DBG_CNT_S_LBW_DBG_CNT_BASE 0x41A2500ull\n#define DCORE0_SRAM4_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM4_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM4_DBG_CNT_L_LBW_DBG_CNT_BASE 0x41A2600ull\n#define DCORE0_SRAM4_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM4_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x41A2700ull\n#define DCORE0_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x41A2780ull\n#define DCORE0_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x41A2800ull\n#define DCORE0_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x41A2880ull\n#define DCORE0_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x41A2900ull\n#define DCORE0_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x41A2980ull\n#define DCORE0_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x41A2A00ull\n#define DCORE0_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x41A2A80ull\n#define DCORE0_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE0_SRAM4_DBG_CNT_SPECIAL_BASE 0x41A2E80ull\n#define DCORE0_SRAM4_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM4_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE0_SRAM5_BANK_BASE 0x41A8000ull\n#define DCORE0_SRAM5_BANK_MAX_OFFSET 0x1000\n#define DCORE0_SRAM5_BANK_SECTION 0xE800\n#define mmDCORE0_SRAM5_BANK_SPECIAL_BASE 0x41A8E80ull\n#define DCORE0_SRAM5_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM5_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM5_RTR_BASE 0x41A9000ull\n#define DCORE0_SRAM5_RTR_MAX_OFFSET 0x1000\n#define DCORE0_SRAM5_RTR_SECTION 0xE800\n#define mmDCORE0_SRAM5_RTR_SPECIAL_BASE 0x41A9E80ull\n#define DCORE0_SRAM5_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM5_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x41AA000ull\n#define DCORE0_SRAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x41AA100ull\n#define DCORE0_SRAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x41AA200ull\n#define DCORE0_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x41AA300ull\n#define DCORE0_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM5_DBG_CNT_N_LBW_DBG_CNT_BASE 0x41AA400ull\n#define DCORE0_SRAM5_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM5_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM5_DBG_CNT_S_LBW_DBG_CNT_BASE 0x41AA500ull\n#define DCORE0_SRAM5_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM5_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM5_DBG_CNT_L_LBW_DBG_CNT_BASE 0x41AA600ull\n#define DCORE0_SRAM5_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM5_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x41AA700ull\n#define DCORE0_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x41AA780ull\n#define DCORE0_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x41AA800ull\n#define DCORE0_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x41AA880ull\n#define DCORE0_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x41AA900ull\n#define DCORE0_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x41AA980ull\n#define DCORE0_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x41AAA00ull\n#define DCORE0_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x41AAA80ull\n#define DCORE0_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE0_SRAM5_DBG_CNT_SPECIAL_BASE 0x41AAE80ull\n#define DCORE0_SRAM5_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM5_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE0_SRAM6_BANK_BASE 0x41B0000ull\n#define DCORE0_SRAM6_BANK_MAX_OFFSET 0x1000\n#define DCORE0_SRAM6_BANK_SECTION 0xE800\n#define mmDCORE0_SRAM6_BANK_SPECIAL_BASE 0x41B0E80ull\n#define DCORE0_SRAM6_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM6_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM6_RTR_BASE 0x41B1000ull\n#define DCORE0_SRAM6_RTR_MAX_OFFSET 0x1000\n#define DCORE0_SRAM6_RTR_SECTION 0xE800\n#define mmDCORE0_SRAM6_RTR_SPECIAL_BASE 0x41B1E80ull\n#define DCORE0_SRAM6_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM6_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x41B2000ull\n#define DCORE0_SRAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x41B2100ull\n#define DCORE0_SRAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x41B2200ull\n#define DCORE0_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x41B2300ull\n#define DCORE0_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM6_DBG_CNT_N_LBW_DBG_CNT_BASE 0x41B2400ull\n#define DCORE0_SRAM6_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM6_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM6_DBG_CNT_S_LBW_DBG_CNT_BASE 0x41B2500ull\n#define DCORE0_SRAM6_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM6_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM6_DBG_CNT_L_LBW_DBG_CNT_BASE 0x41B2600ull\n#define DCORE0_SRAM6_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM6_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x41B2700ull\n#define DCORE0_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x41B2780ull\n#define DCORE0_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x41B2800ull\n#define DCORE0_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x41B2880ull\n#define DCORE0_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x41B2900ull\n#define DCORE0_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x41B2980ull\n#define DCORE0_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x41B2A00ull\n#define DCORE0_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x41B2A80ull\n#define DCORE0_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE0_SRAM6_DBG_CNT_SPECIAL_BASE 0x41B2E80ull\n#define DCORE0_SRAM6_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM6_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE0_SRAM7_BANK_BASE 0x41B8000ull\n#define DCORE0_SRAM7_BANK_MAX_OFFSET 0x1000\n#define DCORE0_SRAM7_BANK_SECTION 0xE800\n#define mmDCORE0_SRAM7_BANK_SPECIAL_BASE 0x41B8E80ull\n#define DCORE0_SRAM7_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM7_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM7_RTR_BASE 0x41B9000ull\n#define DCORE0_SRAM7_RTR_MAX_OFFSET 0x1000\n#define DCORE0_SRAM7_RTR_SECTION 0xE800\n#define mmDCORE0_SRAM7_RTR_SPECIAL_BASE 0x41B9E80ull\n#define DCORE0_SRAM7_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM7_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE0_SRAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x41BA000ull\n#define DCORE0_SRAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x41BA100ull\n#define DCORE0_SRAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x41BA200ull\n#define DCORE0_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x41BA300ull\n#define DCORE0_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM7_DBG_CNT_N_LBW_DBG_CNT_BASE 0x41BA400ull\n#define DCORE0_SRAM7_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM7_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM7_DBG_CNT_S_LBW_DBG_CNT_BASE 0x41BA500ull\n#define DCORE0_SRAM7_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM7_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM7_DBG_CNT_L_LBW_DBG_CNT_BASE 0x41BA600ull\n#define DCORE0_SRAM7_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE0_SRAM7_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE0_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x41BA700ull\n#define DCORE0_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x41BA780ull\n#define DCORE0_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x41BA800ull\n#define DCORE0_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x41BA880ull\n#define DCORE0_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x41BA900ull\n#define DCORE0_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x41BA980ull\n#define DCORE0_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x41BAA00ull\n#define DCORE0_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE0_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x41BAA80ull\n#define DCORE0_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE0_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE0_SRAM7_DBG_CNT_SPECIAL_BASE 0x41BAE80ull\n#define DCORE0_SRAM7_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_SRAM7_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE0_EDMA0_QM_DCCM_BASE 0x41C0000ull\n#define DCORE0_EDMA0_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_EDMA0_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_ARC_AUX_BASE 0x41C8000ull\n#define DCORE0_EDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_EDMA0_QM_ARC_AUX_SPECIAL_BASE 0x41C8E80ull\n#define DCORE0_EDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_EDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_EDMA0_QM_BASE 0x41CA000ull\n#define DCORE0_EDMA0_QM_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_QM_SECTION 0x9000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x41CA900ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x41CA908ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x41CA910ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x41CA918ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x41CA920ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x41CA928ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x41CA930ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x41CA938ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x41CA940ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x41CA948ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x41CA950ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x41CA958ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x41CA960ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x41CA968ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x41CA970ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x41CA978ull\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_EDMA0_QM_AXUSER_SECURED_BASE 0x41CAB00ull\n#define DCORE0_EDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_EDMA0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_AXUSER_NONSECURED_BASE 0x41CAB80ull\n#define DCORE0_EDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_EDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_DBG_HBW_BASE 0x41CAC00ull\n#define DCORE0_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_EDMA0_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_EDMA0_QM_DBG_LBW_BASE 0x41CAC80ull\n#define DCORE0_EDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_EDMA0_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_EDMA0_QM_CGM_BASE 0x41CAD80ull\n#define DCORE0_EDMA0_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_EDMA0_QM_CGM_SECTION 0x1000\n#define mmDCORE0_EDMA0_QM_SPECIAL_BASE 0x41CAE80ull\n#define DCORE0_EDMA0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_EDMA0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_EDMA0_CORE_BASE 0x41CB000ull\n#define DCORE0_EDMA0_CORE_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_CORE_SECTION 0x8000\n#define mmDCORE0_EDMA0_CORE_CTX_AXUSER_BASE 0x41CB800ull\n#define DCORE0_EDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_EDMA0_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmDCORE0_EDMA0_CORE_CTX_BASE 0x41CB860ull\n#define DCORE0_EDMA0_CORE_CTX_MAX_OFFSET 0x9000\n#define DCORE0_EDMA0_CORE_CTX_SECTION 0x5A00\n#define mmDCORE0_EDMA0_CORE_KDMA_CGM_BASE 0x41CBE00ull\n#define DCORE0_EDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define DCORE0_EDMA0_CORE_KDMA_CGM_SECTION 0x8000\n#define mmDCORE0_EDMA0_CORE_SPECIAL_BASE 0x41CBE80ull\n#define DCORE0_EDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_EDMA0_CORE_SPECIAL_SECTION 0x1800\n#define mmDCORE0_EDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x41CC000ull\n#define DCORE0_EDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_EDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_EDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x41CC200ull\n#define DCORE0_EDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_EDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_EDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x41CC400ull\n#define DCORE0_EDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_EDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_EDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x41CC600ull\n#define DCORE0_EDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_EDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_EDMA0_MSTR_IF_E2E_CRDT_BASE 0x41CC800ull\n#define DCORE0_EDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_EDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_EDMA0_MSTR_IF_AXUSER_BASE 0x41CCA80ull\n#define DCORE0_EDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_EDMA0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_EDMA0_MSTR_IF_DBG_HBW_BASE 0x41CCB00ull\n#define DCORE0_EDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_EDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_EDMA0_MSTR_IF_DBG_LBW_BASE 0x41CCB80ull\n#define DCORE0_EDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_EDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_EDMA0_MSTR_IF_CORE_HBW_BASE 0x41CCC00ull\n#define DCORE0_EDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_EDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_EDMA0_MSTR_IF_CORE_LBW_BASE 0x41CCD80ull\n#define DCORE0_EDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_EDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_EDMA0_MSTR_IF_SPECIAL_BASE 0x41CCE80ull\n#define DCORE0_EDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_EDMA0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE0_EDMA1_QM_DCCM_BASE 0x41D0000ull\n#define DCORE0_EDMA1_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE0_EDMA1_QM_DCCM_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_ARC_AUX_BASE 0x41D8000ull\n#define DCORE0_EDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE0_EDMA1_QM_ARC_AUX_SPECIAL_BASE 0x41D8E80ull\n#define DCORE0_EDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_EDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE0_EDMA1_QM_BASE 0x41DA000ull\n#define DCORE0_EDMA1_QM_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_QM_SECTION 0x9000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x41DA900ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x41DA908ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x41DA910ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x41DA918ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x41DA920ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x41DA928ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x41DA930ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x41DA938ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x41DA940ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x41DA948ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x41DA950ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x41DA958ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x41DA960ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x41DA968ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x41DA970ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x41DA978ull\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE0_EDMA1_QM_AXUSER_SECURED_BASE 0x41DAB00ull\n#define DCORE0_EDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE0_EDMA1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_AXUSER_NONSECURED_BASE 0x41DAB80ull\n#define DCORE0_EDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE0_EDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_DBG_HBW_BASE 0x41DAC00ull\n#define DCORE0_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_EDMA1_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_EDMA1_QM_DBG_LBW_BASE 0x41DAC80ull\n#define DCORE0_EDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_EDMA1_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE0_EDMA1_QM_CGM_BASE 0x41DAD80ull\n#define DCORE0_EDMA1_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE0_EDMA1_QM_CGM_SECTION 0x1000\n#define mmDCORE0_EDMA1_QM_SPECIAL_BASE 0x41DAE80ull\n#define DCORE0_EDMA1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_EDMA1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE0_EDMA1_CORE_BASE 0x41DB000ull\n#define DCORE0_EDMA1_CORE_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_CORE_SECTION 0x8000\n#define mmDCORE0_EDMA1_CORE_CTX_AXUSER_BASE 0x41DB800ull\n#define DCORE0_EDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_EDMA1_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmDCORE0_EDMA1_CORE_CTX_BASE 0x41DB860ull\n#define DCORE0_EDMA1_CORE_CTX_MAX_OFFSET 0x9000\n#define DCORE0_EDMA1_CORE_CTX_SECTION 0x5A00\n#define mmDCORE0_EDMA1_CORE_KDMA_CGM_BASE 0x41DBE00ull\n#define DCORE0_EDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define DCORE0_EDMA1_CORE_KDMA_CGM_SECTION 0x8000\n#define mmDCORE0_EDMA1_CORE_SPECIAL_BASE 0x41DBE80ull\n#define DCORE0_EDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_EDMA1_CORE_SPECIAL_SECTION 0x1800\n#define mmDCORE0_EDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x41DC000ull\n#define DCORE0_EDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_EDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_EDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x41DC200ull\n#define DCORE0_EDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_EDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_EDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x41DC400ull\n#define DCORE0_EDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_EDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_EDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x41DC600ull\n#define DCORE0_EDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_EDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_EDMA1_MSTR_IF_E2E_CRDT_BASE 0x41DC800ull\n#define DCORE0_EDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_EDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_EDMA1_MSTR_IF_AXUSER_BASE 0x41DCA80ull\n#define DCORE0_EDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_EDMA1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_EDMA1_MSTR_IF_DBG_HBW_BASE 0x41DCB00ull\n#define DCORE0_EDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_EDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_EDMA1_MSTR_IF_DBG_LBW_BASE 0x41DCB80ull\n#define DCORE0_EDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_EDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_EDMA1_MSTR_IF_CORE_HBW_BASE 0x41DCC00ull\n#define DCORE0_EDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_EDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_EDMA1_MSTR_IF_CORE_LBW_BASE 0x41DCD80ull\n#define DCORE0_EDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_EDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_EDMA1_MSTR_IF_SPECIAL_BASE 0x41DCE80ull\n#define DCORE0_EDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_EDMA1_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE0_DEC0_CMD_BASE 0x41E0000ull\n#define DCORE0_DEC0_CMD_MAX_OFFSET 0x1100\n#define DCORE0_DEC0_CMD_SECTION 0x1000\n#define mmDCORE0_DEC0_VSI_BASE 0x41E1000ull\n#define DCORE0_DEC0_VSI_MAX_OFFSET 0x6FC0\n#define DCORE0_DEC0_VSI_SECTION 0x1000\n#define mmDCORE0_DEC0_L2C_BASE 0x41E2000ull\n#define DCORE0_DEC0_L2C_MAX_OFFSET 0x39C0\n#define DCORE0_DEC0_L2C_SECTION 0x1000\n#define mmDCORE0_VDEC0_BRDG_CTRL_BASE 0x41E3000ull\n#define DCORE0_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_BRDG_CTRL_SECTION 0x8000\n#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x41E3800ull\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x41E3900ull\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x41E3A00ull\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x41E3B00ull\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x41E3C00ull\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmDCORE0_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x41E3E80ull\n#define DCORE0_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_VDEC0_CTRL_BASE 0x41E4000ull\n#define DCORE0_VDEC0_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_CTRL_SECTION 0xE800\n#define mmDCORE0_VDEC0_CTRL_SPECIAL_BASE 0x41E4E80ull\n#define DCORE0_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_VDEC0_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x41E5000ull\n#define DCORE0_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x41E5200ull\n#define DCORE0_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x41E5400ull\n#define DCORE0_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x41E5600ull\n#define DCORE0_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x41E5800ull\n#define DCORE0_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_VDEC0_MSTR_IF_AXUSER_BASE 0x41E5A80ull\n#define DCORE0_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_VDEC0_MSTR_IF_DBG_HBW_BASE 0x41E5B00ull\n#define DCORE0_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_VDEC0_MSTR_IF_DBG_LBW_BASE 0x41E5B80ull\n#define DCORE0_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_VDEC0_MSTR_IF_CORE_HBW_BASE 0x41E5C00ull\n#define DCORE0_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_VDEC0_MSTR_IF_CORE_LBW_BASE 0x41E5D80ull\n#define DCORE0_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_VDEC0_MSTR_IF_SPECIAL_BASE 0x41E5E80ull\n#define DCORE0_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180\n#define mmDCORE0_DEC1_CMD_BASE 0x41F0000ull\n#define DCORE0_DEC1_CMD_MAX_OFFSET 0x1100\n#define DCORE0_DEC1_CMD_SECTION 0x1000\n#define mmDCORE0_DEC1_VSI_BASE 0x41F1000ull\n#define DCORE0_DEC1_VSI_MAX_OFFSET 0x6FC0\n#define DCORE0_DEC1_VSI_SECTION 0x1000\n#define mmDCORE0_DEC1_L2C_BASE 0x41F2000ull\n#define DCORE0_DEC1_L2C_MAX_OFFSET 0x39C0\n#define DCORE0_DEC1_L2C_SECTION 0x1000\n#define mmDCORE0_VDEC1_BRDG_CTRL_BASE 0x41F3000ull\n#define DCORE0_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_BRDG_CTRL_SECTION 0x8000\n#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x41F3800ull\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x41F3900ull\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x41F3A00ull\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x41F3B00ull\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x41F3C00ull\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmDCORE0_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x41F3E80ull\n#define DCORE0_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_VDEC1_CTRL_BASE 0x41F4000ull\n#define DCORE0_VDEC1_CTRL_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_CTRL_SECTION 0xE800\n#define mmDCORE0_VDEC1_CTRL_SPECIAL_BASE 0x41F4E80ull\n#define DCORE0_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_VDEC1_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x41F5000ull\n#define DCORE0_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE0_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x41F5200ull\n#define DCORE0_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE0_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE0_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x41F5400ull\n#define DCORE0_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE0_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x41F5600ull\n#define DCORE0_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE0_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE0_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x41F5800ull\n#define DCORE0_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE0_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE0_VDEC1_MSTR_IF_AXUSER_BASE 0x41F5A80ull\n#define DCORE0_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE0_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE0_VDEC1_MSTR_IF_DBG_HBW_BASE 0x41F5B00ull\n#define DCORE0_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE0_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE0_VDEC1_MSTR_IF_DBG_LBW_BASE 0x41F5B80ull\n#define DCORE0_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE0_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE0_VDEC1_MSTR_IF_CORE_HBW_BASE 0x41F5C00ull\n#define DCORE0_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE0_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE0_VDEC1_MSTR_IF_CORE_LBW_BASE 0x41F5D80ull\n#define DCORE0_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE0_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE0_VDEC1_MSTR_IF_SPECIAL_BASE 0x41F5E80ull\n#define DCORE0_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_VDEC1_MSTR_IF_SPECIAL_SECTION 0xA180\n#define mmDCORE1_TPC0_QM_DCCM_BASE 0x4200000ull\n#define DCORE1_TPC0_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC0_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_ARC_AUX_BASE 0x4208000ull\n#define DCORE1_TPC0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE1_TPC0_QM_ARC_AUX_SPECIAL_BASE 0x4208E80ull\n#define DCORE1_TPC0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC0_QM_BASE 0x420A000ull\n#define DCORE1_TPC0_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_QM_SECTION 0x9000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x420A900ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x420A908ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x420A910ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x420A918ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x420A920ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x420A928ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x420A930ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x420A938ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x420A940ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x420A948ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x420A950ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x420A958ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x420A960ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x420A968ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x420A970ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x420A978ull\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC0_QM_AXUSER_SECURED_BASE 0x420AB00ull\n#define DCORE1_TPC0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_AXUSER_NONSECURED_BASE 0x420AB80ull\n#define DCORE1_TPC0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_DBG_HBW_BASE 0x420AC00ull\n#define DCORE1_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC0_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC0_QM_DBG_LBW_BASE 0x420AC80ull\n#define DCORE1_TPC0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC0_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC0_QM_CGM_BASE 0x420AD80ull\n#define DCORE1_TPC0_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC0_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC0_QM_SPECIAL_BASE 0x420AE80ull\n#define DCORE1_TPC0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_0_BASE 0x420B000ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC0_CFG_BASE 0x420B000ull\n#define DCORE1_TPC0_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC0_CFG_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_1_BASE 0x420B050ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_2_BASE 0x420B0A0ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_3_BASE 0x420B0F0ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_4_BASE 0x420B140ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_5_BASE 0x420B190ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_6_BASE 0x420B1E0ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_7_BASE 0x420B230ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_8_BASE 0x420B280ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_9_BASE 0x420B2D0ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_10_BASE 0x420B320ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_11_BASE 0x420B370ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_12_BASE 0x420B3C0ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_13_BASE 0x420B410ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_14_BASE 0x420B460ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_15_BASE 0x420B4B0ull\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_KERNEL_SYNC_OBJECT_BASE 0x420B500ull\n#define DCORE1_TPC0_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC0_CFG_KERNEL_BASE 0x420B508ull\n#define DCORE1_TPC0_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC0_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_0_BASE 0x420B5DCull\n#define DCORE1_TPC0_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_1_BASE 0x420B62Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_2_BASE 0x420B67Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_3_BASE 0x420B6CCull\n#define DCORE1_TPC0_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_4_BASE 0x420B71Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_5_BASE 0x420B76Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_6_BASE 0x420B7BCull\n#define DCORE1_TPC0_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_7_BASE 0x420B80Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_8_BASE 0x420B85Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_9_BASE 0x420B8ACull\n#define DCORE1_TPC0_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_10_BASE 0x420B8FCull\n#define DCORE1_TPC0_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_11_BASE 0x420B94Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_12_BASE 0x420B99Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_13_BASE 0x420B9ECull\n#define DCORE1_TPC0_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_14_BASE 0x420BA3Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_TENSOR_15_BASE 0x420BA8Cull\n#define DCORE1_TPC0_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x420BADCull\n#define DCORE1_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC0_CFG_QM_BASE 0x420BAE4ull\n#define DCORE1_TPC0_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC0_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC0_CFG_AXUSER_BASE 0x420BE00ull\n#define DCORE1_TPC0_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC0_CFG_SPECIAL_BASE 0x420BE80ull\n#define DCORE1_TPC0_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC0_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC0_MSTR_IF_RR_SHRD_HBW_BASE 0x420C000ull\n#define DCORE1_TPC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_TPC0_MSTR_IF_RR_PRVT_HBW_BASE 0x420C200ull\n#define DCORE1_TPC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_TPC0_MSTR_IF_RR_SHRD_LBW_BASE 0x420C400ull\n#define DCORE1_TPC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_TPC0_MSTR_IF_RR_PRVT_LBW_BASE 0x420C600ull\n#define DCORE1_TPC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_TPC0_MSTR_IF_E2E_CRDT_BASE 0x420C800ull\n#define DCORE1_TPC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_TPC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_TPC0_MSTR_IF_AXUSER_BASE 0x420CA80ull\n#define DCORE1_TPC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC0_MSTR_IF_DBG_HBW_BASE 0x420CB00ull\n#define DCORE1_TPC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC0_MSTR_IF_DBG_LBW_BASE 0x420CB80ull\n#define DCORE1_TPC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_TPC0_MSTR_IF_CORE_HBW_BASE 0x420CC00ull\n#define DCORE1_TPC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_TPC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_TPC0_MSTR_IF_CORE_LBW_BASE 0x420CD80ull\n#define DCORE1_TPC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_TPC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_TPC0_MSTR_IF_SPECIAL_BASE 0x420CE80ull\n#define DCORE1_TPC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE1_TPC1_QM_DCCM_BASE 0x4210000ull\n#define DCORE1_TPC1_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC1_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_ARC_AUX_BASE 0x4218000ull\n#define DCORE1_TPC1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE1_TPC1_QM_ARC_AUX_SPECIAL_BASE 0x4218E80ull\n#define DCORE1_TPC1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC1_QM_BASE 0x421A000ull\n#define DCORE1_TPC1_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_QM_SECTION 0x9000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x421A900ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x421A908ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x421A910ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x421A918ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x421A920ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x421A928ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x421A930ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x421A938ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x421A940ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x421A948ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x421A950ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x421A958ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x421A960ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x421A968ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x421A970ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x421A978ull\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC1_QM_AXUSER_SECURED_BASE 0x421AB00ull\n#define DCORE1_TPC1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_AXUSER_NONSECURED_BASE 0x421AB80ull\n#define DCORE1_TPC1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_DBG_HBW_BASE 0x421AC00ull\n#define DCORE1_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC1_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC1_QM_DBG_LBW_BASE 0x421AC80ull\n#define DCORE1_TPC1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC1_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC1_QM_CGM_BASE 0x421AD80ull\n#define DCORE1_TPC1_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC1_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC1_QM_SPECIAL_BASE 0x421AE80ull\n#define DCORE1_TPC1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_0_BASE 0x421B000ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC1_CFG_BASE 0x421B000ull\n#define DCORE1_TPC1_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC1_CFG_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_1_BASE 0x421B050ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_2_BASE 0x421B0A0ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_3_BASE 0x421B0F0ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_4_BASE 0x421B140ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_5_BASE 0x421B190ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_6_BASE 0x421B1E0ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_7_BASE 0x421B230ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_8_BASE 0x421B280ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_9_BASE 0x421B2D0ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_10_BASE 0x421B320ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_11_BASE 0x421B370ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_12_BASE 0x421B3C0ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_13_BASE 0x421B410ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_14_BASE 0x421B460ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_15_BASE 0x421B4B0ull\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_KERNEL_SYNC_OBJECT_BASE 0x421B500ull\n#define DCORE1_TPC1_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC1_CFG_KERNEL_BASE 0x421B508ull\n#define DCORE1_TPC1_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC1_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_0_BASE 0x421B5DCull\n#define DCORE1_TPC1_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_1_BASE 0x421B62Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_2_BASE 0x421B67Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_3_BASE 0x421B6CCull\n#define DCORE1_TPC1_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_4_BASE 0x421B71Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_5_BASE 0x421B76Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_6_BASE 0x421B7BCull\n#define DCORE1_TPC1_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_7_BASE 0x421B80Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_8_BASE 0x421B85Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_9_BASE 0x421B8ACull\n#define DCORE1_TPC1_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_10_BASE 0x421B8FCull\n#define DCORE1_TPC1_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_11_BASE 0x421B94Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_12_BASE 0x421B99Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_13_BASE 0x421B9ECull\n#define DCORE1_TPC1_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_14_BASE 0x421BA3Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_TENSOR_15_BASE 0x421BA8Cull\n#define DCORE1_TPC1_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x421BADCull\n#define DCORE1_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC1_CFG_QM_BASE 0x421BAE4ull\n#define DCORE1_TPC1_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC1_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC1_CFG_AXUSER_BASE 0x421BE00ull\n#define DCORE1_TPC1_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC1_CFG_SPECIAL_BASE 0x421BE80ull\n#define DCORE1_TPC1_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC1_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC1_MSTR_IF_RR_SHRD_HBW_BASE 0x421C000ull\n#define DCORE1_TPC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_TPC1_MSTR_IF_RR_PRVT_HBW_BASE 0x421C200ull\n#define DCORE1_TPC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_TPC1_MSTR_IF_RR_SHRD_LBW_BASE 0x421C400ull\n#define DCORE1_TPC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_TPC1_MSTR_IF_RR_PRVT_LBW_BASE 0x421C600ull\n#define DCORE1_TPC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_TPC1_MSTR_IF_E2E_CRDT_BASE 0x421C800ull\n#define DCORE1_TPC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_TPC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_TPC1_MSTR_IF_AXUSER_BASE 0x421CA80ull\n#define DCORE1_TPC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC1_MSTR_IF_DBG_HBW_BASE 0x421CB00ull\n#define DCORE1_TPC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC1_MSTR_IF_DBG_LBW_BASE 0x421CB80ull\n#define DCORE1_TPC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_TPC1_MSTR_IF_CORE_HBW_BASE 0x421CC00ull\n#define DCORE1_TPC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_TPC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_TPC1_MSTR_IF_CORE_LBW_BASE 0x421CD80ull\n#define DCORE1_TPC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_TPC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_TPC1_MSTR_IF_SPECIAL_BASE 0x421CE80ull\n#define DCORE1_TPC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC1_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE1_TPC2_QM_DCCM_BASE 0x4220000ull\n#define DCORE1_TPC2_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC2_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_ARC_AUX_BASE 0x4228000ull\n#define DCORE1_TPC2_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE1_TPC2_QM_ARC_AUX_SPECIAL_BASE 0x4228E80ull\n#define DCORE1_TPC2_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC2_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC2_QM_BASE 0x422A000ull\n#define DCORE1_TPC2_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_QM_SECTION 0x9000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR0_BASE 0x422A900ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR1_BASE 0x422A908ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR2_BASE 0x422A910ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR3_BASE 0x422A918ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR4_BASE 0x422A920ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR5_BASE 0x422A928ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR6_BASE 0x422A930ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR7_BASE 0x422A938ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR8_BASE 0x422A940ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR9_BASE 0x422A948ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR10_BASE 0x422A950ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR11_BASE 0x422A958ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR12_BASE 0x422A960ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR13_BASE 0x422A968ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR14_BASE 0x422A970ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR15_BASE 0x422A978ull\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC2_QM_AXUSER_SECURED_BASE 0x422AB00ull\n#define DCORE1_TPC2_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_AXUSER_NONSECURED_BASE 0x422AB80ull\n#define DCORE1_TPC2_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_DBG_HBW_BASE 0x422AC00ull\n#define DCORE1_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC2_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC2_QM_DBG_LBW_BASE 0x422AC80ull\n#define DCORE1_TPC2_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC2_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC2_QM_CGM_BASE 0x422AD80ull\n#define DCORE1_TPC2_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC2_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC2_QM_SPECIAL_BASE 0x422AE80ull\n#define DCORE1_TPC2_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC2_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_0_BASE 0x422B000ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC2_CFG_BASE 0x422B000ull\n#define DCORE1_TPC2_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC2_CFG_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_1_BASE 0x422B050ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_2_BASE 0x422B0A0ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_3_BASE 0x422B0F0ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_4_BASE 0x422B140ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_5_BASE 0x422B190ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_6_BASE 0x422B1E0ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_7_BASE 0x422B230ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_8_BASE 0x422B280ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_9_BASE 0x422B2D0ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_10_BASE 0x422B320ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_11_BASE 0x422B370ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_12_BASE 0x422B3C0ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_13_BASE 0x422B410ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_14_BASE 0x422B460ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_15_BASE 0x422B4B0ull\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_KERNEL_SYNC_OBJECT_BASE 0x422B500ull\n#define DCORE1_TPC2_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC2_CFG_KERNEL_BASE 0x422B508ull\n#define DCORE1_TPC2_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC2_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_0_BASE 0x422B5DCull\n#define DCORE1_TPC2_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_1_BASE 0x422B62Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_2_BASE 0x422B67Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_3_BASE 0x422B6CCull\n#define DCORE1_TPC2_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_4_BASE 0x422B71Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_5_BASE 0x422B76Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_6_BASE 0x422B7BCull\n#define DCORE1_TPC2_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_7_BASE 0x422B80Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_8_BASE 0x422B85Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_9_BASE 0x422B8ACull\n#define DCORE1_TPC2_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_10_BASE 0x422B8FCull\n#define DCORE1_TPC2_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_11_BASE 0x422B94Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_12_BASE 0x422B99Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_13_BASE 0x422B9ECull\n#define DCORE1_TPC2_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_14_BASE 0x422BA3Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_TENSOR_15_BASE 0x422BA8Cull\n#define DCORE1_TPC2_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x422BADCull\n#define DCORE1_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC2_CFG_QM_BASE 0x422BAE4ull\n#define DCORE1_TPC2_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC2_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC2_CFG_AXUSER_BASE 0x422BE00ull\n#define DCORE1_TPC2_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC2_CFG_SPECIAL_BASE 0x422BE80ull\n#define DCORE1_TPC2_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC2_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC2_MSTR_IF_RR_SHRD_HBW_BASE 0x422C000ull\n#define DCORE1_TPC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_TPC2_MSTR_IF_RR_PRVT_HBW_BASE 0x422C200ull\n#define DCORE1_TPC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_TPC2_MSTR_IF_RR_SHRD_LBW_BASE 0x422C400ull\n#define DCORE1_TPC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_TPC2_MSTR_IF_RR_PRVT_LBW_BASE 0x422C600ull\n#define DCORE1_TPC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_TPC2_MSTR_IF_E2E_CRDT_BASE 0x422C800ull\n#define DCORE1_TPC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_TPC2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_TPC2_MSTR_IF_AXUSER_BASE 0x422CA80ull\n#define DCORE1_TPC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC2_MSTR_IF_DBG_HBW_BASE 0x422CB00ull\n#define DCORE1_TPC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC2_MSTR_IF_DBG_LBW_BASE 0x422CB80ull\n#define DCORE1_TPC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_TPC2_MSTR_IF_CORE_HBW_BASE 0x422CC00ull\n#define DCORE1_TPC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_TPC2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_TPC2_MSTR_IF_CORE_LBW_BASE 0x422CD80ull\n#define DCORE1_TPC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_TPC2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_TPC2_MSTR_IF_SPECIAL_BASE 0x422CE80ull\n#define DCORE1_TPC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC2_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE1_TPC3_QM_DCCM_BASE 0x4230000ull\n#define DCORE1_TPC3_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC3_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_ARC_AUX_BASE 0x4238000ull\n#define DCORE1_TPC3_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE1_TPC3_QM_ARC_AUX_SPECIAL_BASE 0x4238E80ull\n#define DCORE1_TPC3_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC3_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC3_QM_BASE 0x423A000ull\n#define DCORE1_TPC3_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_QM_SECTION 0x9000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR0_BASE 0x423A900ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR1_BASE 0x423A908ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR2_BASE 0x423A910ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR3_BASE 0x423A918ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR4_BASE 0x423A920ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR5_BASE 0x423A928ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR6_BASE 0x423A930ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR7_BASE 0x423A938ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR8_BASE 0x423A940ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR9_BASE 0x423A948ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR10_BASE 0x423A950ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR11_BASE 0x423A958ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR12_BASE 0x423A960ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR13_BASE 0x423A968ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR14_BASE 0x423A970ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR15_BASE 0x423A978ull\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC3_QM_AXUSER_SECURED_BASE 0x423AB00ull\n#define DCORE1_TPC3_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_AXUSER_NONSECURED_BASE 0x423AB80ull\n#define DCORE1_TPC3_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_DBG_HBW_BASE 0x423AC00ull\n#define DCORE1_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC3_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC3_QM_DBG_LBW_BASE 0x423AC80ull\n#define DCORE1_TPC3_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC3_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC3_QM_CGM_BASE 0x423AD80ull\n#define DCORE1_TPC3_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC3_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC3_QM_SPECIAL_BASE 0x423AE80ull\n#define DCORE1_TPC3_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC3_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_0_BASE 0x423B000ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC3_CFG_BASE 0x423B000ull\n#define DCORE1_TPC3_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC3_CFG_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_1_BASE 0x423B050ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_2_BASE 0x423B0A0ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_3_BASE 0x423B0F0ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_4_BASE 0x423B140ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_5_BASE 0x423B190ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_6_BASE 0x423B1E0ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_7_BASE 0x423B230ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_8_BASE 0x423B280ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_9_BASE 0x423B2D0ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_10_BASE 0x423B320ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_11_BASE 0x423B370ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_12_BASE 0x423B3C0ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_13_BASE 0x423B410ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_14_BASE 0x423B460ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_15_BASE 0x423B4B0ull\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_KERNEL_SYNC_OBJECT_BASE 0x423B500ull\n#define DCORE1_TPC3_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC3_CFG_KERNEL_BASE 0x423B508ull\n#define DCORE1_TPC3_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC3_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_0_BASE 0x423B5DCull\n#define DCORE1_TPC3_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_1_BASE 0x423B62Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_2_BASE 0x423B67Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_3_BASE 0x423B6CCull\n#define DCORE1_TPC3_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_4_BASE 0x423B71Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_5_BASE 0x423B76Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_6_BASE 0x423B7BCull\n#define DCORE1_TPC3_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_7_BASE 0x423B80Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_8_BASE 0x423B85Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_9_BASE 0x423B8ACull\n#define DCORE1_TPC3_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_10_BASE 0x423B8FCull\n#define DCORE1_TPC3_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_11_BASE 0x423B94Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_12_BASE 0x423B99Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_13_BASE 0x423B9ECull\n#define DCORE1_TPC3_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_14_BASE 0x423BA3Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_TENSOR_15_BASE 0x423BA8Cull\n#define DCORE1_TPC3_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x423BADCull\n#define DCORE1_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC3_CFG_QM_BASE 0x423BAE4ull\n#define DCORE1_TPC3_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC3_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC3_CFG_AXUSER_BASE 0x423BE00ull\n#define DCORE1_TPC3_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC3_CFG_SPECIAL_BASE 0x423BE80ull\n#define DCORE1_TPC3_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC3_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC3_MSTR_IF_RR_SHRD_HBW_BASE 0x423C000ull\n#define DCORE1_TPC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_TPC3_MSTR_IF_RR_PRVT_HBW_BASE 0x423C200ull\n#define DCORE1_TPC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_TPC3_MSTR_IF_RR_SHRD_LBW_BASE 0x423C400ull\n#define DCORE1_TPC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_TPC3_MSTR_IF_RR_PRVT_LBW_BASE 0x423C600ull\n#define DCORE1_TPC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_TPC3_MSTR_IF_E2E_CRDT_BASE 0x423C800ull\n#define DCORE1_TPC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_TPC3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_TPC3_MSTR_IF_AXUSER_BASE 0x423CA80ull\n#define DCORE1_TPC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC3_MSTR_IF_DBG_HBW_BASE 0x423CB00ull\n#define DCORE1_TPC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC3_MSTR_IF_DBG_LBW_BASE 0x423CB80ull\n#define DCORE1_TPC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_TPC3_MSTR_IF_CORE_HBW_BASE 0x423CC00ull\n#define DCORE1_TPC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_TPC3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_TPC3_MSTR_IF_CORE_LBW_BASE 0x423CD80ull\n#define DCORE1_TPC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_TPC3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_TPC3_MSTR_IF_SPECIAL_BASE 0x423CE80ull\n#define DCORE1_TPC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC3_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE1_TPC4_QM_DCCM_BASE 0x4240000ull\n#define DCORE1_TPC4_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC4_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_ARC_AUX_BASE 0x4248000ull\n#define DCORE1_TPC4_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE1_TPC4_QM_ARC_AUX_SPECIAL_BASE 0x4248E80ull\n#define DCORE1_TPC4_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC4_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC4_QM_BASE 0x424A000ull\n#define DCORE1_TPC4_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_QM_SECTION 0x9000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR0_BASE 0x424A900ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR1_BASE 0x424A908ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR2_BASE 0x424A910ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR3_BASE 0x424A918ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR4_BASE 0x424A920ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR5_BASE 0x424A928ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR6_BASE 0x424A930ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR7_BASE 0x424A938ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR8_BASE 0x424A940ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR9_BASE 0x424A948ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR10_BASE 0x424A950ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR11_BASE 0x424A958ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR12_BASE 0x424A960ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR13_BASE 0x424A968ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR14_BASE 0x424A970ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR15_BASE 0x424A978ull\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC4_QM_AXUSER_SECURED_BASE 0x424AB00ull\n#define DCORE1_TPC4_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_AXUSER_NONSECURED_BASE 0x424AB80ull\n#define DCORE1_TPC4_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_DBG_HBW_BASE 0x424AC00ull\n#define DCORE1_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC4_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC4_QM_DBG_LBW_BASE 0x424AC80ull\n#define DCORE1_TPC4_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC4_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC4_QM_CGM_BASE 0x424AD80ull\n#define DCORE1_TPC4_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC4_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC4_QM_SPECIAL_BASE 0x424AE80ull\n#define DCORE1_TPC4_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC4_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_0_BASE 0x424B000ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC4_CFG_BASE 0x424B000ull\n#define DCORE1_TPC4_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC4_CFG_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_1_BASE 0x424B050ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_2_BASE 0x424B0A0ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_3_BASE 0x424B0F0ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_4_BASE 0x424B140ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_5_BASE 0x424B190ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_6_BASE 0x424B1E0ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_7_BASE 0x424B230ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_8_BASE 0x424B280ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_9_BASE 0x424B2D0ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_10_BASE 0x424B320ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_11_BASE 0x424B370ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_12_BASE 0x424B3C0ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_13_BASE 0x424B410ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_14_BASE 0x424B460ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_15_BASE 0x424B4B0ull\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_KERNEL_SYNC_OBJECT_BASE 0x424B500ull\n#define DCORE1_TPC4_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC4_CFG_KERNEL_BASE 0x424B508ull\n#define DCORE1_TPC4_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC4_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_0_BASE 0x424B5DCull\n#define DCORE1_TPC4_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_1_BASE 0x424B62Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_2_BASE 0x424B67Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_3_BASE 0x424B6CCull\n#define DCORE1_TPC4_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_4_BASE 0x424B71Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_5_BASE 0x424B76Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_6_BASE 0x424B7BCull\n#define DCORE1_TPC4_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_7_BASE 0x424B80Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_8_BASE 0x424B85Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_9_BASE 0x424B8ACull\n#define DCORE1_TPC4_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_10_BASE 0x424B8FCull\n#define DCORE1_TPC4_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_11_BASE 0x424B94Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_12_BASE 0x424B99Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_13_BASE 0x424B9ECull\n#define DCORE1_TPC4_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_14_BASE 0x424BA3Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_TENSOR_15_BASE 0x424BA8Cull\n#define DCORE1_TPC4_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x424BADCull\n#define DCORE1_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC4_CFG_QM_BASE 0x424BAE4ull\n#define DCORE1_TPC4_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC4_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC4_CFG_AXUSER_BASE 0x424BE00ull\n#define DCORE1_TPC4_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC4_CFG_SPECIAL_BASE 0x424BE80ull\n#define DCORE1_TPC4_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC4_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC4_MSTR_IF_RR_SHRD_HBW_BASE 0x424C000ull\n#define DCORE1_TPC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_TPC4_MSTR_IF_RR_PRVT_HBW_BASE 0x424C200ull\n#define DCORE1_TPC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_TPC4_MSTR_IF_RR_SHRD_LBW_BASE 0x424C400ull\n#define DCORE1_TPC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_TPC4_MSTR_IF_RR_PRVT_LBW_BASE 0x424C600ull\n#define DCORE1_TPC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_TPC4_MSTR_IF_E2E_CRDT_BASE 0x424C800ull\n#define DCORE1_TPC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_TPC4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_TPC4_MSTR_IF_AXUSER_BASE 0x424CA80ull\n#define DCORE1_TPC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC4_MSTR_IF_DBG_HBW_BASE 0x424CB00ull\n#define DCORE1_TPC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC4_MSTR_IF_DBG_LBW_BASE 0x424CB80ull\n#define DCORE1_TPC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_TPC4_MSTR_IF_CORE_HBW_BASE 0x424CC00ull\n#define DCORE1_TPC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_TPC4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_TPC4_MSTR_IF_CORE_LBW_BASE 0x424CD80ull\n#define DCORE1_TPC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_TPC4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_TPC4_MSTR_IF_SPECIAL_BASE 0x424CE80ull\n#define DCORE1_TPC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC4_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE1_TPC5_QM_DCCM_BASE 0x4250000ull\n#define DCORE1_TPC5_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_TPC5_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_ARC_AUX_BASE 0x4258000ull\n#define DCORE1_TPC5_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE1_TPC5_QM_ARC_AUX_SPECIAL_BASE 0x4258E80ull\n#define DCORE1_TPC5_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC5_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TPC5_QM_BASE 0x425A000ull\n#define DCORE1_TPC5_QM_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_QM_SECTION 0x9000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR0_BASE 0x425A900ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR1_BASE 0x425A908ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR2_BASE 0x425A910ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR3_BASE 0x425A918ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR4_BASE 0x425A920ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR5_BASE 0x425A928ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR6_BASE 0x425A930ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR7_BASE 0x425A938ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR8_BASE 0x425A940ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR9_BASE 0x425A948ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR10_BASE 0x425A950ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR11_BASE 0x425A958ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR12_BASE 0x425A960ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR13_BASE 0x425A968ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR14_BASE 0x425A970ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR15_BASE 0x425A978ull\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_TPC5_QM_AXUSER_SECURED_BASE 0x425AB00ull\n#define DCORE1_TPC5_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_AXUSER_NONSECURED_BASE 0x425AB80ull\n#define DCORE1_TPC5_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_DBG_HBW_BASE 0x425AC00ull\n#define DCORE1_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC5_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC5_QM_DBG_LBW_BASE 0x425AC80ull\n#define DCORE1_TPC5_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC5_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_TPC5_QM_CGM_BASE 0x425AD80ull\n#define DCORE1_TPC5_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_TPC5_QM_CGM_SECTION 0x1000\n#define mmDCORE1_TPC5_QM_SPECIAL_BASE 0x425AE80ull\n#define DCORE1_TPC5_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC5_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_0_BASE 0x425B000ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC5_CFG_BASE 0x425B000ull\n#define DCORE1_TPC5_CFG_MAX_OFFSET 0x1000\n#define DCORE1_TPC5_CFG_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_1_BASE 0x425B050ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_2_BASE 0x425B0A0ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_3_BASE 0x425B0F0ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_4_BASE 0x425B140ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_5_BASE 0x425B190ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_6_BASE 0x425B1E0ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_7_BASE 0x425B230ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_8_BASE 0x425B280ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_9_BASE 0x425B2D0ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_10_BASE 0x425B320ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_11_BASE 0x425B370ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_12_BASE 0x425B3C0ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_13_BASE 0x425B410ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_14_BASE 0x425B460ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_15_BASE 0x425B4B0ull\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_KERNEL_SYNC_OBJECT_BASE 0x425B500ull\n#define DCORE1_TPC5_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC5_CFG_KERNEL_BASE 0x425B508ull\n#define DCORE1_TPC5_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE1_TPC5_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_0_BASE 0x425B5DCull\n#define DCORE1_TPC5_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_1_BASE 0x425B62Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_2_BASE 0x425B67Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_3_BASE 0x425B6CCull\n#define DCORE1_TPC5_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_4_BASE 0x425B71Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_5_BASE 0x425B76Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_6_BASE 0x425B7BCull\n#define DCORE1_TPC5_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_7_BASE 0x425B80Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_8_BASE 0x425B85Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_9_BASE 0x425B8ACull\n#define DCORE1_TPC5_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_10_BASE 0x425B8FCull\n#define DCORE1_TPC5_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_11_BASE 0x425B94Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_12_BASE 0x425B99Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_13_BASE 0x425B9ECull\n#define DCORE1_TPC5_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_14_BASE 0x425BA3Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_TENSOR_15_BASE 0x425BA8Cull\n#define DCORE1_TPC5_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE1_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x425BADCull\n#define DCORE1_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE1_TPC5_CFG_QM_BASE 0x425BAE4ull\n#define DCORE1_TPC5_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE1_TPC5_CFG_QM_SECTION 0x31C0\n#define mmDCORE1_TPC5_CFG_AXUSER_BASE 0x425BE00ull\n#define DCORE1_TPC5_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC5_CFG_SPECIAL_BASE 0x425BE80ull\n#define DCORE1_TPC5_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC5_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC5_MSTR_IF_RR_SHRD_HBW_BASE 0x425C000ull\n#define DCORE1_TPC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_TPC5_MSTR_IF_RR_PRVT_HBW_BASE 0x425C200ull\n#define DCORE1_TPC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_TPC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_TPC5_MSTR_IF_RR_SHRD_LBW_BASE 0x425C400ull\n#define DCORE1_TPC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_TPC5_MSTR_IF_RR_PRVT_LBW_BASE 0x425C600ull\n#define DCORE1_TPC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_TPC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_TPC5_MSTR_IF_E2E_CRDT_BASE 0x425C800ull\n#define DCORE1_TPC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_TPC5_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_TPC5_MSTR_IF_AXUSER_BASE 0x425CA80ull\n#define DCORE1_TPC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_TPC5_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_TPC5_MSTR_IF_DBG_HBW_BASE 0x425CB00ull\n#define DCORE1_TPC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC5_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_TPC5_MSTR_IF_DBG_LBW_BASE 0x425CB80ull\n#define DCORE1_TPC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_TPC5_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_TPC5_MSTR_IF_CORE_HBW_BASE 0x425CC00ull\n#define DCORE1_TPC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_TPC5_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_TPC5_MSTR_IF_CORE_LBW_BASE 0x425CD80ull\n#define DCORE1_TPC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_TPC5_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_TPC5_MSTR_IF_SPECIAL_BASE 0x425CE80ull\n#define DCORE1_TPC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC5_MSTR_IF_SPECIAL_SECTION 0x23180\n#define mmDCORE1_HMMU0_MMU_BASE 0x4280000ull\n#define DCORE1_HMMU0_MMU_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_MMU_SECTION 0xE800\n#define mmDCORE1_HMMU0_MMU_SPECIAL_BASE 0x4280E80ull\n#define DCORE1_HMMU0_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU0_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HMMU0_STLB_BASE 0x4281000ull\n#define DCORE1_HMMU0_STLB_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_STLB_SECTION 0xE800\n#define mmDCORE1_HMMU0_STLB_SPECIAL_BASE 0x4281E80ull\n#define DCORE1_HMMU0_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU0_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE1_HMMU0_SCRAMB_OUT_BASE 0x4283000ull\n#define DCORE1_HMMU0_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE1_HMMU0_SCRAMB_OUT_SPECIAL_BASE 0x4283E80ull\n#define DCORE1_HMMU0_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU0_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HMMU0_MSTR_IF_RR_SHRD_HBW_BASE 0x4284000ull\n#define DCORE1_HMMU0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_HMMU0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_HMMU0_MSTR_IF_RR_PRVT_HBW_BASE 0x4284200ull\n#define DCORE1_HMMU0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_HMMU0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_HMMU0_MSTR_IF_RR_SHRD_LBW_BASE 0x4284400ull\n#define DCORE1_HMMU0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_HMMU0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_HMMU0_MSTR_IF_RR_PRVT_LBW_BASE 0x4284600ull\n#define DCORE1_HMMU0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_HMMU0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_HMMU0_MSTR_IF_E2E_CRDT_BASE 0x4284800ull\n#define DCORE1_HMMU0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_HMMU0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_HMMU0_MSTR_IF_AXUSER_BASE 0x4284A80ull\n#define DCORE1_HMMU0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_HMMU0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_HMMU0_MSTR_IF_DBG_HBW_BASE 0x4284B00ull\n#define DCORE1_HMMU0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_HMMU0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_HMMU0_MSTR_IF_DBG_LBW_BASE 0x4284B80ull\n#define DCORE1_HMMU0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_HMMU0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_HMMU0_MSTR_IF_CORE_HBW_BASE 0x4284C00ull\n#define DCORE1_HMMU0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_HMMU0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_HMMU0_MSTR_IF_CORE_LBW_BASE 0x4284D80ull\n#define DCORE1_HMMU0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_HMMU0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_HMMU0_MSTR_IF_SPECIAL_BASE 0x4284E80ull\n#define DCORE1_HMMU0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU0_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE1_HMMU1_MMU_BASE 0x4290000ull\n#define DCORE1_HMMU1_MMU_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_MMU_SECTION 0xE800\n#define mmDCORE1_HMMU1_MMU_SPECIAL_BASE 0x4290E80ull\n#define DCORE1_HMMU1_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU1_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HMMU1_STLB_BASE 0x4291000ull\n#define DCORE1_HMMU1_STLB_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_STLB_SECTION 0xE800\n#define mmDCORE1_HMMU1_STLB_SPECIAL_BASE 0x4291E80ull\n#define DCORE1_HMMU1_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU1_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE1_HMMU1_SCRAMB_OUT_BASE 0x4293000ull\n#define DCORE1_HMMU1_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE1_HMMU1_SCRAMB_OUT_SPECIAL_BASE 0x4293E80ull\n#define DCORE1_HMMU1_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU1_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HMMU1_MSTR_IF_RR_SHRD_HBW_BASE 0x4294000ull\n#define DCORE1_HMMU1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_HMMU1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_HMMU1_MSTR_IF_RR_PRVT_HBW_BASE 0x4294200ull\n#define DCORE1_HMMU1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_HMMU1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_HMMU1_MSTR_IF_RR_SHRD_LBW_BASE 0x4294400ull\n#define DCORE1_HMMU1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_HMMU1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_HMMU1_MSTR_IF_RR_PRVT_LBW_BASE 0x4294600ull\n#define DCORE1_HMMU1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_HMMU1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_HMMU1_MSTR_IF_E2E_CRDT_BASE 0x4294800ull\n#define DCORE1_HMMU1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_HMMU1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_HMMU1_MSTR_IF_AXUSER_BASE 0x4294A80ull\n#define DCORE1_HMMU1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_HMMU1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_HMMU1_MSTR_IF_DBG_HBW_BASE 0x4294B00ull\n#define DCORE1_HMMU1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_HMMU1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_HMMU1_MSTR_IF_DBG_LBW_BASE 0x4294B80ull\n#define DCORE1_HMMU1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_HMMU1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_HMMU1_MSTR_IF_CORE_HBW_BASE 0x4294C00ull\n#define DCORE1_HMMU1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_HMMU1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_HMMU1_MSTR_IF_CORE_LBW_BASE 0x4294D80ull\n#define DCORE1_HMMU1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_HMMU1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_HMMU1_MSTR_IF_SPECIAL_BASE 0x4294E80ull\n#define DCORE1_HMMU1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU1_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE1_HMMU2_MMU_BASE 0x42A0000ull\n#define DCORE1_HMMU2_MMU_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_MMU_SECTION 0xE800\n#define mmDCORE1_HMMU2_MMU_SPECIAL_BASE 0x42A0E80ull\n#define DCORE1_HMMU2_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU2_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HMMU2_STLB_BASE 0x42A1000ull\n#define DCORE1_HMMU2_STLB_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_STLB_SECTION 0xE800\n#define mmDCORE1_HMMU2_STLB_SPECIAL_BASE 0x42A1E80ull\n#define DCORE1_HMMU2_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU2_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE1_HMMU2_SCRAMB_OUT_BASE 0x42A3000ull\n#define DCORE1_HMMU2_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE1_HMMU2_SCRAMB_OUT_SPECIAL_BASE 0x42A3E80ull\n#define DCORE1_HMMU2_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU2_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HMMU2_MSTR_IF_RR_SHRD_HBW_BASE 0x42A4000ull\n#define DCORE1_HMMU2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_HMMU2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_HMMU2_MSTR_IF_RR_PRVT_HBW_BASE 0x42A4200ull\n#define DCORE1_HMMU2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_HMMU2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_HMMU2_MSTR_IF_RR_SHRD_LBW_BASE 0x42A4400ull\n#define DCORE1_HMMU2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_HMMU2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_HMMU2_MSTR_IF_RR_PRVT_LBW_BASE 0x42A4600ull\n#define DCORE1_HMMU2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_HMMU2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_HMMU2_MSTR_IF_E2E_CRDT_BASE 0x42A4800ull\n#define DCORE1_HMMU2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_HMMU2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_HMMU2_MSTR_IF_AXUSER_BASE 0x42A4A80ull\n#define DCORE1_HMMU2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_HMMU2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_HMMU2_MSTR_IF_DBG_HBW_BASE 0x42A4B00ull\n#define DCORE1_HMMU2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_HMMU2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_HMMU2_MSTR_IF_DBG_LBW_BASE 0x42A4B80ull\n#define DCORE1_HMMU2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_HMMU2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_HMMU2_MSTR_IF_CORE_HBW_BASE 0x42A4C00ull\n#define DCORE1_HMMU2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_HMMU2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_HMMU2_MSTR_IF_CORE_LBW_BASE 0x42A4D80ull\n#define DCORE1_HMMU2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_HMMU2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_HMMU2_MSTR_IF_SPECIAL_BASE 0x42A4E80ull\n#define DCORE1_HMMU2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU2_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE1_HMMU3_MMU_BASE 0x42B0000ull\n#define DCORE1_HMMU3_MMU_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_MMU_SECTION 0xE800\n#define mmDCORE1_HMMU3_MMU_SPECIAL_BASE 0x42B0E80ull\n#define DCORE1_HMMU3_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU3_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HMMU3_STLB_BASE 0x42B1000ull\n#define DCORE1_HMMU3_STLB_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_STLB_SECTION 0xE800\n#define mmDCORE1_HMMU3_STLB_SPECIAL_BASE 0x42B1E80ull\n#define DCORE1_HMMU3_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU3_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE1_HMMU3_SCRAMB_OUT_BASE 0x42B3000ull\n#define DCORE1_HMMU3_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE1_HMMU3_SCRAMB_OUT_SPECIAL_BASE 0x42B3E80ull\n#define DCORE1_HMMU3_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU3_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HMMU3_MSTR_IF_RR_SHRD_HBW_BASE 0x42B4000ull\n#define DCORE1_HMMU3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_HMMU3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_HMMU3_MSTR_IF_RR_PRVT_HBW_BASE 0x42B4200ull\n#define DCORE1_HMMU3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_HMMU3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_HMMU3_MSTR_IF_RR_SHRD_LBW_BASE 0x42B4400ull\n#define DCORE1_HMMU3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_HMMU3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_HMMU3_MSTR_IF_RR_PRVT_LBW_BASE 0x42B4600ull\n#define DCORE1_HMMU3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_HMMU3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_HMMU3_MSTR_IF_E2E_CRDT_BASE 0x42B4800ull\n#define DCORE1_HMMU3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_HMMU3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_HMMU3_MSTR_IF_AXUSER_BASE 0x42B4A80ull\n#define DCORE1_HMMU3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_HMMU3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_HMMU3_MSTR_IF_DBG_HBW_BASE 0x42B4B00ull\n#define DCORE1_HMMU3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_HMMU3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_HMMU3_MSTR_IF_DBG_LBW_BASE 0x42B4B80ull\n#define DCORE1_HMMU3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_HMMU3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_HMMU3_MSTR_IF_CORE_HBW_BASE 0x42B4C00ull\n#define DCORE1_HMMU3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_HMMU3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_HMMU3_MSTR_IF_CORE_LBW_BASE 0x42B4D80ull\n#define DCORE1_HMMU3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_HMMU3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_HMMU3_MSTR_IF_SPECIAL_BASE 0x42B4E80ull\n#define DCORE1_HMMU3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HMMU3_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE1_MME_QM_ARC_DCCM_BASE 0x42C0000ull\n#define DCORE1_MME_QM_ARC_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_MME_QM_ARC_DCCM_SECTION 0x8000\n#define mmDCORE1_MME_QM_ARC_AUX_BASE 0x42C8000ull\n#define DCORE1_MME_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE1_MME_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE1_MME_QM_ARC_AUX_SPECIAL_BASE 0x42C8E80ull\n#define DCORE1_MME_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_QM_ARC_AUX_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_QM_ARC_DUP_ENG_BASE 0x42C9000ull\n#define DCORE1_MME_QM_ARC_DUP_ENG_MAX_OFFSET 0x1000\n#define DCORE1_MME_QM_ARC_DUP_ENG_SECTION 0x9000\n#define mmDCORE1_MME_QM_ARC_DUP_ENG_AXUSER_BASE 0x42C9900ull\n#define DCORE1_MME_QM_ARC_DUP_ENG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_QM_ARC_DUP_ENG_AXUSER_SECTION 0x5800\n#define mmDCORE1_MME_QM_ARC_DUP_ENG_SPECIAL_BASE 0x42C9E80ull\n#define DCORE1_MME_QM_ARC_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_QM_ARC_DUP_ENG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_QM_BASE 0x42CA000ull\n#define DCORE1_MME_QM_MAX_OFFSET 0x1000\n#define DCORE1_MME_QM_SECTION 0x9000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR0_BASE 0x42CA900ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR1_BASE 0x42CA908ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR2_BASE 0x42CA910ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR3_BASE 0x42CA918ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR4_BASE 0x42CA920ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR5_BASE 0x42CA928ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR6_BASE 0x42CA930ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR7_BASE 0x42CA938ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR8_BASE 0x42CA940ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR9_BASE 0x42CA948ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR10_BASE 0x42CA950ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR11_BASE 0x42CA958ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR12_BASE 0x42CA960ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR13_BASE 0x42CA968ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR14_BASE 0x42CA970ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_MME_QM_QMAN_WR64_BASE_ADDR15_BASE 0x42CA978ull\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_MME_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_MME_QM_AXUSER_SECURED_BASE 0x42CAB00ull\n#define DCORE1_MME_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_MME_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_MME_QM_AXUSER_NONSECURED_BASE 0x42CAB80ull\n#define DCORE1_MME_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_MME_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_MME_QM_DBG_HBW_BASE 0x42CAC00ull\n#define DCORE1_MME_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_MME_QM_DBG_LBW_BASE 0x42CAC80ull\n#define DCORE1_MME_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_MME_QM_CGM_BASE 0x42CAD80ull\n#define DCORE1_MME_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_MME_QM_CGM_SECTION 0x1000\n#define mmDCORE1_MME_QM_SPECIAL_BASE 0x42CAE80ull\n#define DCORE1_MME_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_LO_BASE 0x42CB000ull\n#define DCORE1_MME_CTRL_LO_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_LO_SECTION 0x8000\n#define mmDCORE1_MME_CTRL_LO_ARCH_BASE_ADDR_BASE 0x42CB008ull\n#define DCORE1_MME_CTRL_LO_ARCH_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE1_MME_CTRL_LO_ARCH_BASE_ADDR_SECTION 0x2000\n#define mmDCORE1_MME_CTRL_LO_ARCH_NON_TENSOR_START_BASE 0x42CB028ull\n#define DCORE1_MME_CTRL_LO_ARCH_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE1_MME_CTRL_LO_ARCH_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_LO_ARCH_TENSOR_A_BASE 0x42CB040ull\n#define DCORE1_MME_CTRL_LO_ARCH_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_LO_ARCH_TENSOR_A_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_LO_ARCH_TENSOR_B_BASE 0x42CB098ull\n#define DCORE1_MME_CTRL_LO_ARCH_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_LO_ARCH_TENSOR_B_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_LO_ARCH_TENSOR_COUT_BASE 0x42CB0F0ull\n#define DCORE1_MME_CTRL_LO_ARCH_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_LO_ARCH_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_BASE 0x42CB15Cull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_BASE 0x42CB170ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_BASE 0x42CB184ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_BASE 0x42CB198ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_BASE 0x42CB1ACull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_BASE 0x42CB1C0ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_BASE 0x42CB1D4ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_BASE 0x42CB1E8ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_BASE 0x42CB1FCull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_BASE 0x42CB210ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_BASE 0x42CB22Cull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_BASE 0x42CB240ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_BASE 0x42CB254ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_BASE 0x42CB268ull\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_LO_ARCH_NON_TENSOR_END_BASE 0x42CB280ull\n#define DCORE1_MME_CTRL_LO_ARCH_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE1_MME_CTRL_LO_ARCH_NON_TENSOR_END_SECTION 0xB800\n#define mmDCORE1_MME_CTRL_LO_MME_AXUSER_BASE 0x42CBE00ull\n#define DCORE1_MME_CTRL_LO_MME_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_CTRL_LO_MME_AXUSER_SECTION 0x8000\n#define mmDCORE1_MME_CTRL_LO_SPECIAL_BASE 0x42CBE80ull\n#define DCORE1_MME_CTRL_LO_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_CTRL_LO_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_HI_BASE 0x42CC000ull\n#define DCORE1_MME_CTRL_HI_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_HI_SECTION 0x8000\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_BASE_ADDR_BASE 0x42CC008ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE1_MME_CTRL_HI_SHADOW_0_BASE_ADDR_SECTION 0x2000\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_BASE 0x42CC028ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE1_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_TENSOR_A_BASE 0x42CC040ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_0_TENSOR_A_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_TENSOR_B_BASE 0x42CC098ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_0_TENSOR_B_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_BASE 0x42CC0F0ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_BASE 0x42CC15Cull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_BASE 0x42CC170ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_BASE 0x42CC184ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_BASE 0x42CC198ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_BASE 0x42CC1ACull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_BASE 0x42CC1C0ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_BASE 0x42CC1D4ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_BASE 0x42CC1E8ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_BASE 0x42CC1FCull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_BASE 0x42CC210ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_BASE 0x42CC22Cull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_BASE 0x42CC240ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_BASE 0x42CC254ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_BASE 0x42CC268ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_BASE 0x42CC280ull\n#define DCORE1_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE1_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_BASE_ADDR_BASE 0x42CC308ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE1_MME_CTRL_HI_SHADOW_1_BASE_ADDR_SECTION 0x2000\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_BASE 0x42CC328ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE1_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_TENSOR_A_BASE 0x42CC340ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_1_TENSOR_A_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_TENSOR_B_BASE 0x42CC398ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_1_TENSOR_B_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_BASE 0x42CC3F0ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_BASE 0x42CC45Cull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_BASE 0x42CC470ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_BASE 0x42CC484ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_BASE 0x42CC498ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_BASE 0x42CC4ACull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_BASE 0x42CC4C0ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_BASE 0x42CC4D4ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_BASE 0x42CC4E8ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_BASE 0x42CC4FCull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_BASE 0x42CC510ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_BASE 0x42CC52Cull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_BASE 0x42CC540ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_BASE 0x42CC554ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_BASE 0x42CC568ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_BASE 0x42CC580ull\n#define DCORE1_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE1_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_BASE_ADDR_BASE 0x42CC608ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE1_MME_CTRL_HI_SHADOW_2_BASE_ADDR_SECTION 0x2000\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_BASE 0x42CC628ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE1_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_TENSOR_A_BASE 0x42CC640ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_2_TENSOR_A_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_TENSOR_B_BASE 0x42CC698ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_2_TENSOR_B_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_BASE 0x42CC6F0ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_BASE 0x42CC75Cull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_BASE 0x42CC770ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_BASE 0x42CC784ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_BASE 0x42CC798ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_BASE 0x42CC7ACull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_BASE 0x42CC7C0ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_BASE 0x42CC7D4ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_BASE 0x42CC7E8ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_BASE 0x42CC7FCull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_BASE 0x42CC810ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_BASE 0x42CC82Cull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_BASE 0x42CC840ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_BASE 0x42CC854ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_BASE 0x42CC868ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_BASE 0x42CC880ull\n#define DCORE1_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE1_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_BASE_ADDR_BASE 0x42CC908ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE1_MME_CTRL_HI_SHADOW_3_BASE_ADDR_SECTION 0x2000\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_BASE 0x42CC928ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE1_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_TENSOR_A_BASE 0x42CC940ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_3_TENSOR_A_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_TENSOR_B_BASE 0x42CC998ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_3_TENSOR_B_SECTION 0x5800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_BASE 0x42CC9F0ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_BASE 0x42CCA5Cull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_BASE 0x42CCA70ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_BASE 0x42CCA84ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_BASE 0x42CCA98ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_BASE 0x42CCAACull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_BASE 0x42CCAC0ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_BASE 0x42CCAD4ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_BASE 0x42CCAE8ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_BASE 0x42CCAFCull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_BASE 0x42CCB10ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_BASE 0x42CCB2Cull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_BASE 0x42CCB40ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_BASE 0x42CCB54ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_BASE 0x42CCB68ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_BASE 0x42CCB80ull\n#define DCORE1_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE1_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_SECTION 0x3000\n#define mmDCORE1_MME_CTRL_HI_SPECIAL_BASE 0x42CCE80ull\n#define DCORE1_MME_CTRL_HI_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_CTRL_HI_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_EU_BIST_BASE 0x42CD000ull\n#define DCORE1_MME_EU_BIST_MAX_OFFSET 0x1000\n#define DCORE1_MME_EU_BIST_SECTION 0xE800\n#define mmDCORE1_MME_EU_BIST_SPECIAL_BASE 0x42CDE80ull\n#define DCORE1_MME_EU_BIST_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_EU_BIST_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_MSTR_IF_RR_SHRD_HBW_BASE 0x42CE000ull\n#define DCORE1_MME_CTRL_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_CTRL_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_MME_CTRL_MSTR_IF_RR_PRVT_HBW_BASE 0x42CE200ull\n#define DCORE1_MME_CTRL_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_CTRL_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_MME_CTRL_MSTR_IF_RR_SHRD_LBW_BASE 0x42CE400ull\n#define DCORE1_MME_CTRL_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_CTRL_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_MME_CTRL_MSTR_IF_RR_PRVT_LBW_BASE 0x42CE600ull\n#define DCORE1_MME_CTRL_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_CTRL_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_MME_CTRL_MSTR_IF_E2E_CRDT_BASE 0x42CE800ull\n#define DCORE1_MME_CTRL_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_MME_CTRL_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_MME_CTRL_MSTR_IF_AXUSER_BASE 0x42CEA80ull\n#define DCORE1_MME_CTRL_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_CTRL_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_MME_CTRL_MSTR_IF_DBG_HBW_BASE 0x42CEB00ull\n#define DCORE1_MME_CTRL_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_MME_CTRL_MSTR_IF_DBG_LBW_BASE 0x42CEB80ull\n#define DCORE1_MME_CTRL_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_CTRL_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_MME_CTRL_MSTR_IF_CORE_HBW_BASE 0x42CEC00ull\n#define DCORE1_MME_CTRL_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_MME_CTRL_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_MME_CTRL_MSTR_IF_CORE_LBW_BASE 0x42CED80ull\n#define DCORE1_MME_CTRL_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_MME_CTRL_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_MSTR_IF_SPECIAL_BASE 0x42CEE80ull\n#define DCORE1_MME_CTRL_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_CTRL_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_QM_ARC_ACP_ENG_BASE 0x42CF000ull\n#define DCORE1_MME_QM_ARC_ACP_ENG_MAX_OFFSET 0x1000\n#define DCORE1_MME_QM_ARC_ACP_ENG_SECTION 0xE800\n#define mmDCORE1_MME_QM_ARC_ACP_ENG_SPECIAL_BASE 0x42CFE80ull\n#define DCORE1_MME_QM_ARC_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_QM_ARC_ACP_ENG_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_SBTE0_BASE 0x42D0000ull\n#define DCORE1_MME_SBTE0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE0_SECTION 0xE800\n#define mmDCORE1_MME_SBTE0_SPECIAL_BASE 0x42D0E80ull\n#define DCORE1_MME_SBTE0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE0_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_BASE 0x42D1000ull\n#define DCORE1_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_BASE 0x42D1200ull\n#define DCORE1_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_BASE 0x42D1400ull\n#define DCORE1_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_BASE 0x42D1600ull\n#define DCORE1_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE0_MSTR_IF_E2E_CRDT_BASE 0x42D1800ull\n#define DCORE1_MME_SBTE0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_MME_SBTE0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_MME_SBTE0_MSTR_IF_AXUSER_BASE 0x42D1A80ull\n#define DCORE1_MME_SBTE0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_SBTE0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_MME_SBTE0_MSTR_IF_DBG_HBW_BASE 0x42D1B00ull\n#define DCORE1_MME_SBTE0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE0_MSTR_IF_DBG_LBW_BASE 0x42D1B80ull\n#define DCORE1_MME_SBTE0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE0_MSTR_IF_CORE_HBW_BASE 0x42D1C00ull\n#define DCORE1_MME_SBTE0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_MME_SBTE0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_MME_SBTE0_MSTR_IF_CORE_LBW_BASE 0x42D1D80ull\n#define DCORE1_MME_SBTE0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_MME_SBTE0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_MME_SBTE0_MSTR_IF_SPECIAL_BASE 0x42D1E80ull\n#define DCORE1_MME_SBTE0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE0_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE1_MME_SBTE1_BASE 0x42D8000ull\n#define DCORE1_MME_SBTE1_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE1_SECTION 0xE800\n#define mmDCORE1_MME_SBTE1_SPECIAL_BASE 0x42D8E80ull\n#define DCORE1_MME_SBTE1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE1_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_BASE 0x42D9000ull\n#define DCORE1_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_BASE 0x42D9200ull\n#define DCORE1_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_BASE 0x42D9400ull\n#define DCORE1_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_BASE 0x42D9600ull\n#define DCORE1_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE1_MSTR_IF_E2E_CRDT_BASE 0x42D9800ull\n#define DCORE1_MME_SBTE1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_MME_SBTE1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_MME_SBTE1_MSTR_IF_AXUSER_BASE 0x42D9A80ull\n#define DCORE1_MME_SBTE1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_SBTE1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_MME_SBTE1_MSTR_IF_DBG_HBW_BASE 0x42D9B00ull\n#define DCORE1_MME_SBTE1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE1_MSTR_IF_DBG_LBW_BASE 0x42D9B80ull\n#define DCORE1_MME_SBTE1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE1_MSTR_IF_CORE_HBW_BASE 0x42D9C00ull\n#define DCORE1_MME_SBTE1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_MME_SBTE1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_MME_SBTE1_MSTR_IF_CORE_LBW_BASE 0x42D9D80ull\n#define DCORE1_MME_SBTE1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_MME_SBTE1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_MME_SBTE1_MSTR_IF_SPECIAL_BASE 0x42D9E80ull\n#define DCORE1_MME_SBTE1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE1_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE1_MME_SBTE2_BASE 0x42E0000ull\n#define DCORE1_MME_SBTE2_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE2_SECTION 0xE800\n#define mmDCORE1_MME_SBTE2_SPECIAL_BASE 0x42E0E80ull\n#define DCORE1_MME_SBTE2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE2_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_BASE 0x42E1000ull\n#define DCORE1_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_BASE 0x42E1200ull\n#define DCORE1_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_BASE 0x42E1400ull\n#define DCORE1_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_BASE 0x42E1600ull\n#define DCORE1_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE2_MSTR_IF_E2E_CRDT_BASE 0x42E1800ull\n#define DCORE1_MME_SBTE2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_MME_SBTE2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_MME_SBTE2_MSTR_IF_AXUSER_BASE 0x42E1A80ull\n#define DCORE1_MME_SBTE2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_SBTE2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_MME_SBTE2_MSTR_IF_DBG_HBW_BASE 0x42E1B00ull\n#define DCORE1_MME_SBTE2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE2_MSTR_IF_DBG_LBW_BASE 0x42E1B80ull\n#define DCORE1_MME_SBTE2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE2_MSTR_IF_CORE_HBW_BASE 0x42E1C00ull\n#define DCORE1_MME_SBTE2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_MME_SBTE2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_MME_SBTE2_MSTR_IF_CORE_LBW_BASE 0x42E1D80ull\n#define DCORE1_MME_SBTE2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_MME_SBTE2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_MME_SBTE2_MSTR_IF_SPECIAL_BASE 0x42E1E80ull\n#define DCORE1_MME_SBTE2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE2_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE1_MME_SBTE3_BASE 0x42E8000ull\n#define DCORE1_MME_SBTE3_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE3_SECTION 0xE800\n#define mmDCORE1_MME_SBTE3_SPECIAL_BASE 0x42E8E80ull\n#define DCORE1_MME_SBTE3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_BASE 0x42E9000ull\n#define DCORE1_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_BASE 0x42E9200ull\n#define DCORE1_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_BASE 0x42E9400ull\n#define DCORE1_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_BASE 0x42E9600ull\n#define DCORE1_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE3_MSTR_IF_E2E_CRDT_BASE 0x42E9800ull\n#define DCORE1_MME_SBTE3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_MME_SBTE3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_MME_SBTE3_MSTR_IF_AXUSER_BASE 0x42E9A80ull\n#define DCORE1_MME_SBTE3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_SBTE3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_MME_SBTE3_MSTR_IF_DBG_HBW_BASE 0x42E9B00ull\n#define DCORE1_MME_SBTE3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE3_MSTR_IF_DBG_LBW_BASE 0x42E9B80ull\n#define DCORE1_MME_SBTE3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE3_MSTR_IF_CORE_HBW_BASE 0x42E9C00ull\n#define DCORE1_MME_SBTE3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_MME_SBTE3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_MME_SBTE3_MSTR_IF_CORE_LBW_BASE 0x42E9D80ull\n#define DCORE1_MME_SBTE3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_MME_SBTE3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_MME_SBTE3_MSTR_IF_SPECIAL_BASE 0x42E9E80ull\n#define DCORE1_MME_SBTE3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE3_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE1_MME_SBTE4_BASE 0x42F0000ull\n#define DCORE1_MME_SBTE4_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE4_SECTION 0xE800\n#define mmDCORE1_MME_SBTE4_SPECIAL_BASE 0x42F0E80ull\n#define DCORE1_MME_SBTE4_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE4_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_BASE 0x42F1000ull\n#define DCORE1_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_BASE 0x42F1200ull\n#define DCORE1_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_BASE 0x42F1400ull\n#define DCORE1_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_BASE 0x42F1600ull\n#define DCORE1_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_MME_SBTE4_MSTR_IF_E2E_CRDT_BASE 0x42F1800ull\n#define DCORE1_MME_SBTE4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_MME_SBTE4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_MME_SBTE4_MSTR_IF_AXUSER_BASE 0x42F1A80ull\n#define DCORE1_MME_SBTE4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_SBTE4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_MME_SBTE4_MSTR_IF_DBG_HBW_BASE 0x42F1B00ull\n#define DCORE1_MME_SBTE4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE4_MSTR_IF_DBG_LBW_BASE 0x42F1B80ull\n#define DCORE1_MME_SBTE4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_SBTE4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_MME_SBTE4_MSTR_IF_CORE_HBW_BASE 0x42F1C00ull\n#define DCORE1_MME_SBTE4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_MME_SBTE4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_MME_SBTE4_MSTR_IF_CORE_LBW_BASE 0x42F1D80ull\n#define DCORE1_MME_SBTE4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_MME_SBTE4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_MME_SBTE4_MSTR_IF_SPECIAL_BASE 0x42F1E80ull\n#define DCORE1_MME_SBTE4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_SBTE4_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE1_MME_ACC_BASE 0x42F8000ull\n#define DCORE1_MME_ACC_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_SECTION 0xE800\n#define mmDCORE1_MME_ACC_SPECIAL_BASE 0x42F8E80ull\n#define DCORE1_MME_ACC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_ACC_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_WB0_MSTR_IF_RR_SHRD_HBW_BASE 0x42F9000ull\n#define DCORE1_MME_WB0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_WB0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_MME_WB0_MSTR_IF_RR_PRVT_HBW_BASE 0x42F9200ull\n#define DCORE1_MME_WB0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_WB0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_MME_WB0_MSTR_IF_RR_SHRD_LBW_BASE 0x42F9400ull\n#define DCORE1_MME_WB0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_WB0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_MME_WB0_MSTR_IF_RR_PRVT_LBW_BASE 0x42F9600ull\n#define DCORE1_MME_WB0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_WB0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_MME_WB0_MSTR_IF_E2E_CRDT_BASE 0x42F9800ull\n#define DCORE1_MME_WB0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_MME_WB0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_MME_WB0_MSTR_IF_AXUSER_BASE 0x42F9A80ull\n#define DCORE1_MME_WB0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_WB0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_MME_WB0_MSTR_IF_DBG_HBW_BASE 0x42F9B00ull\n#define DCORE1_MME_WB0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_WB0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_MME_WB0_MSTR_IF_DBG_LBW_BASE 0x42F9B80ull\n#define DCORE1_MME_WB0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_WB0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_MME_WB0_MSTR_IF_CORE_HBW_BASE 0x42F9C00ull\n#define DCORE1_MME_WB0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_MME_WB0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_MME_WB0_MSTR_IF_CORE_LBW_BASE 0x42F9D80ull\n#define DCORE1_MME_WB0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_MME_WB0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_MME_WB0_MSTR_IF_SPECIAL_BASE 0x42F9E80ull\n#define DCORE1_MME_WB0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_WB0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_MME_WB1_MSTR_IF_RR_SHRD_HBW_BASE 0x42FA000ull\n#define DCORE1_MME_WB1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_WB1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_MME_WB1_MSTR_IF_RR_PRVT_HBW_BASE 0x42FA200ull\n#define DCORE1_MME_WB1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_MME_WB1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_MME_WB1_MSTR_IF_RR_SHRD_LBW_BASE 0x42FA400ull\n#define DCORE1_MME_WB1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_WB1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_MME_WB1_MSTR_IF_RR_PRVT_LBW_BASE 0x42FA600ull\n#define DCORE1_MME_WB1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_MME_WB1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_MME_WB1_MSTR_IF_E2E_CRDT_BASE 0x42FA800ull\n#define DCORE1_MME_WB1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_MME_WB1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_MME_WB1_MSTR_IF_AXUSER_BASE 0x42FAA80ull\n#define DCORE1_MME_WB1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_MME_WB1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_MME_WB1_MSTR_IF_DBG_HBW_BASE 0x42FAB00ull\n#define DCORE1_MME_WB1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_WB1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_MME_WB1_MSTR_IF_DBG_LBW_BASE 0x42FAB80ull\n#define DCORE1_MME_WB1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_MME_WB1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_MME_WB1_MSTR_IF_CORE_HBW_BASE 0x42FAC00ull\n#define DCORE1_MME_WB1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_MME_WB1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_MME_WB1_MSTR_IF_CORE_LBW_BASE 0x42FAD80ull\n#define DCORE1_MME_WB1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_MME_WB1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_MME_WB1_MSTR_IF_SPECIAL_BASE 0x42FAE80ull\n#define DCORE1_MME_WB1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_MME_WB1_MSTR_IF_SPECIAL_SECTION 0x5180\n#define mmDCORE1_SYNC_MNGR_OBJS_BASE 0x4300000ull\n#define DCORE1_SYNC_MNGR_OBJS_MAX_OFFSET 0x15A00\n#define DCORE1_SYNC_MNGR_OBJS_SECTION 0x1E000\n#define mmDCORE1_SYNC_MNGR_GLBL_BASE 0x431E000ull\n#define DCORE1_SYNC_MNGR_GLBL_MAX_OFFSET 0x1000\n#define DCORE1_SYNC_MNGR_GLBL_SECTION 0xE800\n#define mmDCORE1_SYNC_MNGR_GLBL_SPECIAL_BASE 0x431EE80ull\n#define DCORE1_SYNC_MNGR_GLBL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SYNC_MNGR_GLBL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_BASE 0x431F000ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_BASE 0x431F200ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_BASE 0x431F400ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_BASE 0x431F600ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_E2E_CRDT_BASE 0x431F800ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_SYNC_MNGR_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_AXUSER_BASE 0x431FA80ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_SYNC_MNGR_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_DBG_HBW_BASE 0x431FB00ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_SYNC_MNGR_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_DBG_LBW_BASE 0x431FB80ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_SYNC_MNGR_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_CORE_HBW_BASE 0x431FC00ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_SYNC_MNGR_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_CORE_LBW_BASE 0x431FD80ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_SYNC_MNGR_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_SYNC_MNGR_MSTR_IF_SPECIAL_BASE 0x431FE80ull\n#define DCORE1_SYNC_MNGR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SYNC_MNGR_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HIF0_BASE 0x4320000ull\n#define DCORE1_HIF0_MAX_OFFSET 0x1000\n#define DCORE1_HIF0_SECTION 0xE800\n#define mmDCORE1_HIF0_SPECIAL_BASE 0x4320E80ull\n#define DCORE1_HIF0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HIF0_SPECIAL_SECTION 0x3180\n#define mmDCORE1_HIF1_BASE 0x4324000ull\n#define DCORE1_HIF1_MAX_OFFSET 0x1000\n#define DCORE1_HIF1_SECTION 0xE800\n#define mmDCORE1_HIF1_SPECIAL_BASE 0x4324E80ull\n#define DCORE1_HIF1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HIF1_SPECIAL_SECTION 0x3180\n#define mmDCORE1_HIF2_BASE 0x4328000ull\n#define DCORE1_HIF2_MAX_OFFSET 0x1000\n#define DCORE1_HIF2_SECTION 0xE800\n#define mmDCORE1_HIF2_SPECIAL_BASE 0x4328E80ull\n#define DCORE1_HIF2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HIF2_SPECIAL_SECTION 0x3180\n#define mmDCORE1_HIF3_BASE 0x432C000ull\n#define DCORE1_HIF3_MAX_OFFSET 0x1000\n#define DCORE1_HIF3_SECTION 0xE800\n#define mmDCORE1_HIF3_SPECIAL_BASE 0x432CE80ull\n#define DCORE1_HIF3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HIF3_SPECIAL_SECTION 0x13180\n#define mmDCORE1_RTR0_CTRL_BASE 0x4340000ull\n#define DCORE1_RTR0_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_RTR0_CTRL_SECTION 0xE800\n#define mmDCORE1_RTR0_CTRL_SPECIAL_BASE 0x4340E80ull\n#define DCORE1_RTR0_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR0_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR0_H3_BASE 0x4341000ull\n#define DCORE1_RTR0_H3_MAX_OFFSET 0x1000\n#define DCORE1_RTR0_H3_SECTION 0xE800\n#define mmDCORE1_RTR0_H3_SPECIAL_BASE 0x4341E80ull\n#define DCORE1_RTR0_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR0_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR0_MSTR_IF_RR_SHRD_HBW_BASE 0x4342000ull\n#define DCORE1_RTR0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_RTR0_MSTR_IF_RR_PRVT_HBW_BASE 0x4342200ull\n#define DCORE1_RTR0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_RTR0_MSTR_IF_RR_SHRD_LBW_BASE 0x4342400ull\n#define DCORE1_RTR0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_RTR0_MSTR_IF_RR_PRVT_LBW_BASE 0x4342600ull\n#define DCORE1_RTR0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_RTR0_MSTR_IF_E2E_CRDT_BASE 0x4342800ull\n#define DCORE1_RTR0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_RTR0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_RTR0_MSTR_IF_AXUSER_BASE 0x4342A80ull\n#define DCORE1_RTR0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_RTR0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_RTR0_MSTR_IF_DBG_HBW_BASE 0x4342B00ull\n#define DCORE1_RTR0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_RTR0_MSTR_IF_DBG_LBW_BASE 0x4342B80ull\n#define DCORE1_RTR0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_RTR0_MSTR_IF_CORE_HBW_BASE 0x4342C00ull\n#define DCORE1_RTR0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_RTR0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_RTR0_MSTR_IF_CORE_LBW_BASE 0x4342D80ull\n#define DCORE1_RTR0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_RTR0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_RTR0_MSTR_IF_SPECIAL_BASE 0x4342E80ull\n#define DCORE1_RTR0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR0_ADD_DEC_HBW_BASE 0x4343000ull\n#define DCORE1_RTR0_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE1_RTR0_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE1_RTR0_ADD_DEC_LBW_BASE 0x4343400ull\n#define DCORE1_RTR0_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE1_RTR0_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE1_RTR0_ADD_DEC_SPECIAL_BASE 0x4343E80ull\n#define DCORE1_RTR0_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR0_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR0_BASE 0x4344000ull\n#define DCORE1_RTR0_MAX_OFFSET 0x1000\n#define DCORE1_RTR0_SECTION 0x3000\n#define mmDCORE1_RTR0_HBW_RD_RQ_LL_STAT_BASE 0x4344300ull\n#define DCORE1_RTR0_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR0_HBW_RD_RS_LL_STAT_BASE 0x4344340ull\n#define DCORE1_RTR0_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR0_HBW_WR_RQ_LL_STAT_BASE 0x4344380ull\n#define DCORE1_RTR0_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR0_HBW_WR_RS_LL_STAT_BASE 0x43443C0ull\n#define DCORE1_RTR0_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR0_LBW_RD_RQ_LL_STAT_BASE 0x4344400ull\n#define DCORE1_RTR0_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR0_LBW_RD_RS_LL_STAT_BASE 0x4344440ull\n#define DCORE1_RTR0_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR0_LBW_WR_RQ_LL_STAT_BASE 0x4344480ull\n#define DCORE1_RTR0_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR0_LBW_WR_RS_LL_STAT_BASE 0x43444C0ull\n#define DCORE1_RTR0_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR0_HBW_MFIFO_BASE 0x4344500ull\n#define DCORE1_RTR0_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE1_RTR0_E2E_RD_LL_STAT_BASE 0x4344540ull\n#define DCORE1_RTR0_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR0_E2E_WR_LL_STAT_BASE 0x4344580ull\n#define DCORE1_RTR0_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR0_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE1_RTR0_RTR_HBW_XACT_STAT_BASE 0x4344600ull\n#define DCORE1_RTR0_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR0_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR0_RTR_LBW_XACT_STAT_BASE 0x4344680ull\n#define DCORE1_RTR0_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR0_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR0_RTR_E2E_XACT_STAT_BASE 0x4344700ull\n#define DCORE1_RTR0_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR0_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE1_RTR0_SPECIAL_BASE 0x4344E80ull\n#define DCORE1_RTR0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR0_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR0_DBG_ADDR_BASE 0x4345000ull\n#define DCORE1_RTR0_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE1_RTR0_DBG_ADDR_SECTION 0xE800\n#define mmDCORE1_RTR0_DBG_ADDR_SPECIAL_BASE 0x4345E80ull\n#define DCORE1_RTR0_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR0_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE1_RTR1_CTRL_BASE 0x4348000ull\n#define DCORE1_RTR1_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_RTR1_CTRL_SECTION 0xE800\n#define mmDCORE1_RTR1_CTRL_SPECIAL_BASE 0x4348E80ull\n#define DCORE1_RTR1_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR1_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR1_H3_BASE 0x4349000ull\n#define DCORE1_RTR1_H3_MAX_OFFSET 0x1000\n#define DCORE1_RTR1_H3_SECTION 0xE800\n#define mmDCORE1_RTR1_H3_SPECIAL_BASE 0x4349E80ull\n#define DCORE1_RTR1_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR1_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR1_MSTR_IF_RR_SHRD_HBW_BASE 0x434A000ull\n#define DCORE1_RTR1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_RTR1_MSTR_IF_RR_PRVT_HBW_BASE 0x434A200ull\n#define DCORE1_RTR1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_RTR1_MSTR_IF_RR_SHRD_LBW_BASE 0x434A400ull\n#define DCORE1_RTR1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_RTR1_MSTR_IF_RR_PRVT_LBW_BASE 0x434A600ull\n#define DCORE1_RTR1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_RTR1_MSTR_IF_E2E_CRDT_BASE 0x434A800ull\n#define DCORE1_RTR1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_RTR1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_RTR1_MSTR_IF_AXUSER_BASE 0x434AA80ull\n#define DCORE1_RTR1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_RTR1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_RTR1_MSTR_IF_DBG_HBW_BASE 0x434AB00ull\n#define DCORE1_RTR1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_RTR1_MSTR_IF_DBG_LBW_BASE 0x434AB80ull\n#define DCORE1_RTR1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_RTR1_MSTR_IF_CORE_HBW_BASE 0x434AC00ull\n#define DCORE1_RTR1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_RTR1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_RTR1_MSTR_IF_CORE_LBW_BASE 0x434AD80ull\n#define DCORE1_RTR1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_RTR1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_RTR1_MSTR_IF_SPECIAL_BASE 0x434AE80ull\n#define DCORE1_RTR1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR1_ADD_DEC_HBW_BASE 0x434B000ull\n#define DCORE1_RTR1_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE1_RTR1_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE1_RTR1_ADD_DEC_LBW_BASE 0x434B400ull\n#define DCORE1_RTR1_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE1_RTR1_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE1_RTR1_ADD_DEC_SPECIAL_BASE 0x434BE80ull\n#define DCORE1_RTR1_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR1_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR1_BASE 0x434C000ull\n#define DCORE1_RTR1_MAX_OFFSET 0x1000\n#define DCORE1_RTR1_SECTION 0x3000\n#define mmDCORE1_RTR1_HBW_RD_RQ_LL_STAT_BASE 0x434C300ull\n#define DCORE1_RTR1_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR1_HBW_RD_RS_LL_STAT_BASE 0x434C340ull\n#define DCORE1_RTR1_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR1_HBW_WR_RQ_LL_STAT_BASE 0x434C380ull\n#define DCORE1_RTR1_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR1_HBW_WR_RS_LL_STAT_BASE 0x434C3C0ull\n#define DCORE1_RTR1_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR1_LBW_RD_RQ_LL_STAT_BASE 0x434C400ull\n#define DCORE1_RTR1_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR1_LBW_RD_RS_LL_STAT_BASE 0x434C440ull\n#define DCORE1_RTR1_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR1_LBW_WR_RQ_LL_STAT_BASE 0x434C480ull\n#define DCORE1_RTR1_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR1_LBW_WR_RS_LL_STAT_BASE 0x434C4C0ull\n#define DCORE1_RTR1_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR1_HBW_MFIFO_BASE 0x434C500ull\n#define DCORE1_RTR1_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE1_RTR1_E2E_RD_LL_STAT_BASE 0x434C540ull\n#define DCORE1_RTR1_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR1_E2E_WR_LL_STAT_BASE 0x434C580ull\n#define DCORE1_RTR1_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR1_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE1_RTR1_RTR_HBW_XACT_STAT_BASE 0x434C600ull\n#define DCORE1_RTR1_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR1_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR1_RTR_LBW_XACT_STAT_BASE 0x434C680ull\n#define DCORE1_RTR1_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR1_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR1_RTR_E2E_XACT_STAT_BASE 0x434C700ull\n#define DCORE1_RTR1_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR1_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE1_RTR1_SPECIAL_BASE 0x434CE80ull\n#define DCORE1_RTR1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR1_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR1_DBG_ADDR_BASE 0x434D000ull\n#define DCORE1_RTR1_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE1_RTR1_DBG_ADDR_SECTION 0xE800\n#define mmDCORE1_RTR1_DBG_ADDR_SPECIAL_BASE 0x434DE80ull\n#define DCORE1_RTR1_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR1_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE1_RTR2_CTRL_BASE 0x4350000ull\n#define DCORE1_RTR2_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_RTR2_CTRL_SECTION 0xE800\n#define mmDCORE1_RTR2_CTRL_SPECIAL_BASE 0x4350E80ull\n#define DCORE1_RTR2_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR2_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR2_H3_BASE 0x4351000ull\n#define DCORE1_RTR2_H3_MAX_OFFSET 0x1000\n#define DCORE1_RTR2_H3_SECTION 0xE800\n#define mmDCORE1_RTR2_H3_SPECIAL_BASE 0x4351E80ull\n#define DCORE1_RTR2_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR2_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR2_MSTR_IF_RR_SHRD_HBW_BASE 0x4352000ull\n#define DCORE1_RTR2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_RTR2_MSTR_IF_RR_PRVT_HBW_BASE 0x4352200ull\n#define DCORE1_RTR2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_RTR2_MSTR_IF_RR_SHRD_LBW_BASE 0x4352400ull\n#define DCORE1_RTR2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_RTR2_MSTR_IF_RR_PRVT_LBW_BASE 0x4352600ull\n#define DCORE1_RTR2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_RTR2_MSTR_IF_E2E_CRDT_BASE 0x4352800ull\n#define DCORE1_RTR2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_RTR2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_RTR2_MSTR_IF_AXUSER_BASE 0x4352A80ull\n#define DCORE1_RTR2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_RTR2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_RTR2_MSTR_IF_DBG_HBW_BASE 0x4352B00ull\n#define DCORE1_RTR2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_RTR2_MSTR_IF_DBG_LBW_BASE 0x4352B80ull\n#define DCORE1_RTR2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_RTR2_MSTR_IF_CORE_HBW_BASE 0x4352C00ull\n#define DCORE1_RTR2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_RTR2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_RTR2_MSTR_IF_CORE_LBW_BASE 0x4352D80ull\n#define DCORE1_RTR2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_RTR2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_RTR2_MSTR_IF_SPECIAL_BASE 0x4352E80ull\n#define DCORE1_RTR2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR2_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR2_ADD_DEC_HBW_BASE 0x4353000ull\n#define DCORE1_RTR2_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE1_RTR2_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE1_RTR2_ADD_DEC_LBW_BASE 0x4353400ull\n#define DCORE1_RTR2_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE1_RTR2_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE1_RTR2_ADD_DEC_SPECIAL_BASE 0x4353E80ull\n#define DCORE1_RTR2_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR2_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR2_BASE 0x4354000ull\n#define DCORE1_RTR2_MAX_OFFSET 0x1000\n#define DCORE1_RTR2_SECTION 0x3000\n#define mmDCORE1_RTR2_HBW_RD_RQ_LL_STAT_BASE 0x4354300ull\n#define DCORE1_RTR2_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR2_HBW_RD_RS_LL_STAT_BASE 0x4354340ull\n#define DCORE1_RTR2_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR2_HBW_WR_RQ_LL_STAT_BASE 0x4354380ull\n#define DCORE1_RTR2_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR2_HBW_WR_RS_LL_STAT_BASE 0x43543C0ull\n#define DCORE1_RTR2_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR2_LBW_RD_RQ_LL_STAT_BASE 0x4354400ull\n#define DCORE1_RTR2_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR2_LBW_RD_RS_LL_STAT_BASE 0x4354440ull\n#define DCORE1_RTR2_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR2_LBW_WR_RQ_LL_STAT_BASE 0x4354480ull\n#define DCORE1_RTR2_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR2_LBW_WR_RS_LL_STAT_BASE 0x43544C0ull\n#define DCORE1_RTR2_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR2_HBW_MFIFO_BASE 0x4354500ull\n#define DCORE1_RTR2_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE1_RTR2_E2E_RD_LL_STAT_BASE 0x4354540ull\n#define DCORE1_RTR2_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR2_E2E_WR_LL_STAT_BASE 0x4354580ull\n#define DCORE1_RTR2_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR2_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE1_RTR2_RTR_HBW_XACT_STAT_BASE 0x4354600ull\n#define DCORE1_RTR2_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR2_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR2_RTR_LBW_XACT_STAT_BASE 0x4354680ull\n#define DCORE1_RTR2_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR2_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR2_RTR_E2E_XACT_STAT_BASE 0x4354700ull\n#define DCORE1_RTR2_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR2_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE1_RTR2_SPECIAL_BASE 0x4354E80ull\n#define DCORE1_RTR2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR2_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR2_DBG_ADDR_BASE 0x4355000ull\n#define DCORE1_RTR2_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE1_RTR2_DBG_ADDR_SECTION 0xE800\n#define mmDCORE1_RTR2_DBG_ADDR_SPECIAL_BASE 0x4355E80ull\n#define DCORE1_RTR2_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR2_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE1_RTR3_CTRL_BASE 0x4358000ull\n#define DCORE1_RTR3_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_RTR3_CTRL_SECTION 0xE800\n#define mmDCORE1_RTR3_CTRL_SPECIAL_BASE 0x4358E80ull\n#define DCORE1_RTR3_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR3_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR3_H3_BASE 0x4359000ull\n#define DCORE1_RTR3_H3_MAX_OFFSET 0x1000\n#define DCORE1_RTR3_H3_SECTION 0xE800\n#define mmDCORE1_RTR3_H3_SPECIAL_BASE 0x4359E80ull\n#define DCORE1_RTR3_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR3_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR3_MSTR_IF_RR_SHRD_HBW_BASE 0x435A000ull\n#define DCORE1_RTR3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_RTR3_MSTR_IF_RR_PRVT_HBW_BASE 0x435A200ull\n#define DCORE1_RTR3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_RTR3_MSTR_IF_RR_SHRD_LBW_BASE 0x435A400ull\n#define DCORE1_RTR3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_RTR3_MSTR_IF_RR_PRVT_LBW_BASE 0x435A600ull\n#define DCORE1_RTR3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_RTR3_MSTR_IF_E2E_CRDT_BASE 0x435A800ull\n#define DCORE1_RTR3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_RTR3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_RTR3_MSTR_IF_AXUSER_BASE 0x435AA80ull\n#define DCORE1_RTR3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_RTR3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_RTR3_MSTR_IF_DBG_HBW_BASE 0x435AB00ull\n#define DCORE1_RTR3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_RTR3_MSTR_IF_DBG_LBW_BASE 0x435AB80ull\n#define DCORE1_RTR3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_RTR3_MSTR_IF_CORE_HBW_BASE 0x435AC00ull\n#define DCORE1_RTR3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_RTR3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_RTR3_MSTR_IF_CORE_LBW_BASE 0x435AD80ull\n#define DCORE1_RTR3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_RTR3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_RTR3_MSTR_IF_SPECIAL_BASE 0x435AE80ull\n#define DCORE1_RTR3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR3_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR3_ADD_DEC_HBW_BASE 0x435B000ull\n#define DCORE1_RTR3_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE1_RTR3_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE1_RTR3_ADD_DEC_LBW_BASE 0x435B400ull\n#define DCORE1_RTR3_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE1_RTR3_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE1_RTR3_ADD_DEC_SPECIAL_BASE 0x435BE80ull\n#define DCORE1_RTR3_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR3_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR3_BASE 0x435C000ull\n#define DCORE1_RTR3_MAX_OFFSET 0x1000\n#define DCORE1_RTR3_SECTION 0x3000\n#define mmDCORE1_RTR3_HBW_RD_RQ_LL_STAT_BASE 0x435C300ull\n#define DCORE1_RTR3_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR3_HBW_RD_RS_LL_STAT_BASE 0x435C340ull\n#define DCORE1_RTR3_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR3_HBW_WR_RQ_LL_STAT_BASE 0x435C380ull\n#define DCORE1_RTR3_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR3_HBW_WR_RS_LL_STAT_BASE 0x435C3C0ull\n#define DCORE1_RTR3_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR3_LBW_RD_RQ_LL_STAT_BASE 0x435C400ull\n#define DCORE1_RTR3_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR3_LBW_RD_RS_LL_STAT_BASE 0x435C440ull\n#define DCORE1_RTR3_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR3_LBW_WR_RQ_LL_STAT_BASE 0x435C480ull\n#define DCORE1_RTR3_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR3_LBW_WR_RS_LL_STAT_BASE 0x435C4C0ull\n#define DCORE1_RTR3_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR3_HBW_MFIFO_BASE 0x435C500ull\n#define DCORE1_RTR3_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE1_RTR3_E2E_RD_LL_STAT_BASE 0x435C540ull\n#define DCORE1_RTR3_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR3_E2E_WR_LL_STAT_BASE 0x435C580ull\n#define DCORE1_RTR3_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR3_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE1_RTR3_RTR_HBW_XACT_STAT_BASE 0x435C600ull\n#define DCORE1_RTR3_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR3_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR3_RTR_LBW_XACT_STAT_BASE 0x435C680ull\n#define DCORE1_RTR3_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR3_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR3_RTR_E2E_XACT_STAT_BASE 0x435C700ull\n#define DCORE1_RTR3_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR3_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE1_RTR3_SPECIAL_BASE 0x435CE80ull\n#define DCORE1_RTR3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR3_DBG_ADDR_BASE 0x435D000ull\n#define DCORE1_RTR3_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE1_RTR3_DBG_ADDR_SECTION 0xE800\n#define mmDCORE1_RTR3_DBG_ADDR_SPECIAL_BASE 0x435DE80ull\n#define DCORE1_RTR3_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR3_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE1_RTR4_CTRL_BASE 0x4360000ull\n#define DCORE1_RTR4_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_RTR4_CTRL_SECTION 0xE800\n#define mmDCORE1_RTR4_CTRL_SPECIAL_BASE 0x4360E80ull\n#define DCORE1_RTR4_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR4_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR4_H3_BASE 0x4361000ull\n#define DCORE1_RTR4_H3_MAX_OFFSET 0x1000\n#define DCORE1_RTR4_H3_SECTION 0xE800\n#define mmDCORE1_RTR4_H3_SPECIAL_BASE 0x4361E80ull\n#define DCORE1_RTR4_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR4_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR4_MSTR_IF_RR_SHRD_HBW_BASE 0x4362000ull\n#define DCORE1_RTR4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_RTR4_MSTR_IF_RR_PRVT_HBW_BASE 0x4362200ull\n#define DCORE1_RTR4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_RTR4_MSTR_IF_RR_SHRD_LBW_BASE 0x4362400ull\n#define DCORE1_RTR4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_RTR4_MSTR_IF_RR_PRVT_LBW_BASE 0x4362600ull\n#define DCORE1_RTR4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_RTR4_MSTR_IF_E2E_CRDT_BASE 0x4362800ull\n#define DCORE1_RTR4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_RTR4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_RTR4_MSTR_IF_AXUSER_BASE 0x4362A80ull\n#define DCORE1_RTR4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_RTR4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_RTR4_MSTR_IF_DBG_HBW_BASE 0x4362B00ull\n#define DCORE1_RTR4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_RTR4_MSTR_IF_DBG_LBW_BASE 0x4362B80ull\n#define DCORE1_RTR4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_RTR4_MSTR_IF_CORE_HBW_BASE 0x4362C00ull\n#define DCORE1_RTR4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_RTR4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_RTR4_MSTR_IF_CORE_LBW_BASE 0x4362D80ull\n#define DCORE1_RTR4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_RTR4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_RTR4_MSTR_IF_SPECIAL_BASE 0x4362E80ull\n#define DCORE1_RTR4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR4_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR4_ADD_DEC_HBW_BASE 0x4363000ull\n#define DCORE1_RTR4_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE1_RTR4_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE1_RTR4_ADD_DEC_LBW_BASE 0x4363400ull\n#define DCORE1_RTR4_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE1_RTR4_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE1_RTR4_ADD_DEC_SPECIAL_BASE 0x4363E80ull\n#define DCORE1_RTR4_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR4_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR4_BASE 0x4364000ull\n#define DCORE1_RTR4_MAX_OFFSET 0x1000\n#define DCORE1_RTR4_SECTION 0x3000\n#define mmDCORE1_RTR4_HBW_RD_RQ_LL_STAT_BASE 0x4364300ull\n#define DCORE1_RTR4_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR4_HBW_RD_RS_LL_STAT_BASE 0x4364340ull\n#define DCORE1_RTR4_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR4_HBW_WR_RQ_LL_STAT_BASE 0x4364380ull\n#define DCORE1_RTR4_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR4_HBW_WR_RS_LL_STAT_BASE 0x43643C0ull\n#define DCORE1_RTR4_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR4_LBW_RD_RQ_LL_STAT_BASE 0x4364400ull\n#define DCORE1_RTR4_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR4_LBW_RD_RS_LL_STAT_BASE 0x4364440ull\n#define DCORE1_RTR4_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR4_LBW_WR_RQ_LL_STAT_BASE 0x4364480ull\n#define DCORE1_RTR4_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR4_LBW_WR_RS_LL_STAT_BASE 0x43644C0ull\n#define DCORE1_RTR4_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR4_HBW_MFIFO_BASE 0x4364500ull\n#define DCORE1_RTR4_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE1_RTR4_E2E_RD_LL_STAT_BASE 0x4364540ull\n#define DCORE1_RTR4_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR4_E2E_WR_LL_STAT_BASE 0x4364580ull\n#define DCORE1_RTR4_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR4_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE1_RTR4_RTR_HBW_XACT_STAT_BASE 0x4364600ull\n#define DCORE1_RTR4_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR4_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR4_RTR_LBW_XACT_STAT_BASE 0x4364680ull\n#define DCORE1_RTR4_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR4_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR4_RTR_E2E_XACT_STAT_BASE 0x4364700ull\n#define DCORE1_RTR4_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR4_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE1_RTR4_SPECIAL_BASE 0x4364E80ull\n#define DCORE1_RTR4_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR4_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR4_DBG_ADDR_BASE 0x4365000ull\n#define DCORE1_RTR4_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE1_RTR4_DBG_ADDR_SECTION 0xE800\n#define mmDCORE1_RTR4_DBG_ADDR_SPECIAL_BASE 0x4365E80ull\n#define DCORE1_RTR4_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR4_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE1_RTR5_CTRL_BASE 0x4368000ull\n#define DCORE1_RTR5_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_RTR5_CTRL_SECTION 0xE800\n#define mmDCORE1_RTR5_CTRL_SPECIAL_BASE 0x4368E80ull\n#define DCORE1_RTR5_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR5_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR5_H3_BASE 0x4369000ull\n#define DCORE1_RTR5_H3_MAX_OFFSET 0x1000\n#define DCORE1_RTR5_H3_SECTION 0xE800\n#define mmDCORE1_RTR5_H3_SPECIAL_BASE 0x4369E80ull\n#define DCORE1_RTR5_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR5_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR5_MSTR_IF_RR_SHRD_HBW_BASE 0x436A000ull\n#define DCORE1_RTR5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_RTR5_MSTR_IF_RR_PRVT_HBW_BASE 0x436A200ull\n#define DCORE1_RTR5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_RTR5_MSTR_IF_RR_SHRD_LBW_BASE 0x436A400ull\n#define DCORE1_RTR5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_RTR5_MSTR_IF_RR_PRVT_LBW_BASE 0x436A600ull\n#define DCORE1_RTR5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_RTR5_MSTR_IF_E2E_CRDT_BASE 0x436A800ull\n#define DCORE1_RTR5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_RTR5_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_RTR5_MSTR_IF_AXUSER_BASE 0x436AA80ull\n#define DCORE1_RTR5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_RTR5_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_RTR5_MSTR_IF_DBG_HBW_BASE 0x436AB00ull\n#define DCORE1_RTR5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR5_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_RTR5_MSTR_IF_DBG_LBW_BASE 0x436AB80ull\n#define DCORE1_RTR5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR5_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_RTR5_MSTR_IF_CORE_HBW_BASE 0x436AC00ull\n#define DCORE1_RTR5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_RTR5_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_RTR5_MSTR_IF_CORE_LBW_BASE 0x436AD80ull\n#define DCORE1_RTR5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_RTR5_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_RTR5_MSTR_IF_SPECIAL_BASE 0x436AE80ull\n#define DCORE1_RTR5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR5_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR5_ADD_DEC_HBW_BASE 0x436B000ull\n#define DCORE1_RTR5_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE1_RTR5_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE1_RTR5_ADD_DEC_LBW_BASE 0x436B400ull\n#define DCORE1_RTR5_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE1_RTR5_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE1_RTR5_ADD_DEC_SPECIAL_BASE 0x436BE80ull\n#define DCORE1_RTR5_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR5_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR5_BASE 0x436C000ull\n#define DCORE1_RTR5_MAX_OFFSET 0x1000\n#define DCORE1_RTR5_SECTION 0x3000\n#define mmDCORE1_RTR5_HBW_RD_RQ_LL_STAT_BASE 0x436C300ull\n#define DCORE1_RTR5_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR5_HBW_RD_RS_LL_STAT_BASE 0x436C340ull\n#define DCORE1_RTR5_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR5_HBW_WR_RQ_LL_STAT_BASE 0x436C380ull\n#define DCORE1_RTR5_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR5_HBW_WR_RS_LL_STAT_BASE 0x436C3C0ull\n#define DCORE1_RTR5_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR5_LBW_RD_RQ_LL_STAT_BASE 0x436C400ull\n#define DCORE1_RTR5_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR5_LBW_RD_RS_LL_STAT_BASE 0x436C440ull\n#define DCORE1_RTR5_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR5_LBW_WR_RQ_LL_STAT_BASE 0x436C480ull\n#define DCORE1_RTR5_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR5_LBW_WR_RS_LL_STAT_BASE 0x436C4C0ull\n#define DCORE1_RTR5_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR5_HBW_MFIFO_BASE 0x436C500ull\n#define DCORE1_RTR5_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE1_RTR5_E2E_RD_LL_STAT_BASE 0x436C540ull\n#define DCORE1_RTR5_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR5_E2E_WR_LL_STAT_BASE 0x436C580ull\n#define DCORE1_RTR5_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR5_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE1_RTR5_RTR_HBW_XACT_STAT_BASE 0x436C600ull\n#define DCORE1_RTR5_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR5_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR5_RTR_LBW_XACT_STAT_BASE 0x436C680ull\n#define DCORE1_RTR5_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR5_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR5_RTR_E2E_XACT_STAT_BASE 0x436C700ull\n#define DCORE1_RTR5_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR5_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE1_RTR5_SPECIAL_BASE 0x436CE80ull\n#define DCORE1_RTR5_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR5_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR5_DBG_ADDR_BASE 0x436D000ull\n#define DCORE1_RTR5_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE1_RTR5_DBG_ADDR_SECTION 0xE800\n#define mmDCORE1_RTR5_DBG_ADDR_SPECIAL_BASE 0x436DE80ull\n#define DCORE1_RTR5_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR5_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE1_RTR6_CTRL_BASE 0x4370000ull\n#define DCORE1_RTR6_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_RTR6_CTRL_SECTION 0xE800\n#define mmDCORE1_RTR6_CTRL_SPECIAL_BASE 0x4370E80ull\n#define DCORE1_RTR6_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR6_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR6_H3_BASE 0x4371000ull\n#define DCORE1_RTR6_H3_MAX_OFFSET 0x1000\n#define DCORE1_RTR6_H3_SECTION 0xE800\n#define mmDCORE1_RTR6_H3_SPECIAL_BASE 0x4371E80ull\n#define DCORE1_RTR6_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR6_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR6_MSTR_IF_RR_SHRD_HBW_BASE 0x4372000ull\n#define DCORE1_RTR6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_RTR6_MSTR_IF_RR_PRVT_HBW_BASE 0x4372200ull\n#define DCORE1_RTR6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_RTR6_MSTR_IF_RR_SHRD_LBW_BASE 0x4372400ull\n#define DCORE1_RTR6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_RTR6_MSTR_IF_RR_PRVT_LBW_BASE 0x4372600ull\n#define DCORE1_RTR6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_RTR6_MSTR_IF_E2E_CRDT_BASE 0x4372800ull\n#define DCORE1_RTR6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_RTR6_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_RTR6_MSTR_IF_AXUSER_BASE 0x4372A80ull\n#define DCORE1_RTR6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_RTR6_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_RTR6_MSTR_IF_DBG_HBW_BASE 0x4372B00ull\n#define DCORE1_RTR6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR6_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_RTR6_MSTR_IF_DBG_LBW_BASE 0x4372B80ull\n#define DCORE1_RTR6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR6_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_RTR6_MSTR_IF_CORE_HBW_BASE 0x4372C00ull\n#define DCORE1_RTR6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_RTR6_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_RTR6_MSTR_IF_CORE_LBW_BASE 0x4372D80ull\n#define DCORE1_RTR6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_RTR6_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_RTR6_MSTR_IF_SPECIAL_BASE 0x4372E80ull\n#define DCORE1_RTR6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR6_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR6_ADD_DEC_HBW_BASE 0x4373000ull\n#define DCORE1_RTR6_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE1_RTR6_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE1_RTR6_ADD_DEC_LBW_BASE 0x4373400ull\n#define DCORE1_RTR6_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE1_RTR6_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE1_RTR6_ADD_DEC_SPECIAL_BASE 0x4373E80ull\n#define DCORE1_RTR6_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR6_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR6_BASE 0x4374000ull\n#define DCORE1_RTR6_MAX_OFFSET 0x1000\n#define DCORE1_RTR6_SECTION 0x3000\n#define mmDCORE1_RTR6_HBW_RD_RQ_LL_STAT_BASE 0x4374300ull\n#define DCORE1_RTR6_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR6_HBW_RD_RS_LL_STAT_BASE 0x4374340ull\n#define DCORE1_RTR6_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR6_HBW_WR_RQ_LL_STAT_BASE 0x4374380ull\n#define DCORE1_RTR6_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR6_HBW_WR_RS_LL_STAT_BASE 0x43743C0ull\n#define DCORE1_RTR6_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR6_LBW_RD_RQ_LL_STAT_BASE 0x4374400ull\n#define DCORE1_RTR6_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR6_LBW_RD_RS_LL_STAT_BASE 0x4374440ull\n#define DCORE1_RTR6_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR6_LBW_WR_RQ_LL_STAT_BASE 0x4374480ull\n#define DCORE1_RTR6_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR6_LBW_WR_RS_LL_STAT_BASE 0x43744C0ull\n#define DCORE1_RTR6_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR6_HBW_MFIFO_BASE 0x4374500ull\n#define DCORE1_RTR6_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE1_RTR6_E2E_RD_LL_STAT_BASE 0x4374540ull\n#define DCORE1_RTR6_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR6_E2E_WR_LL_STAT_BASE 0x4374580ull\n#define DCORE1_RTR6_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR6_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE1_RTR6_RTR_HBW_XACT_STAT_BASE 0x4374600ull\n#define DCORE1_RTR6_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR6_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR6_RTR_LBW_XACT_STAT_BASE 0x4374680ull\n#define DCORE1_RTR6_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR6_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR6_RTR_E2E_XACT_STAT_BASE 0x4374700ull\n#define DCORE1_RTR6_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR6_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE1_RTR6_SPECIAL_BASE 0x4374E80ull\n#define DCORE1_RTR6_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR6_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR6_DBG_ADDR_BASE 0x4375000ull\n#define DCORE1_RTR6_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE1_RTR6_DBG_ADDR_SECTION 0xE800\n#define mmDCORE1_RTR6_DBG_ADDR_SPECIAL_BASE 0x4375E80ull\n#define DCORE1_RTR6_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR6_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE1_RTR7_CTRL_BASE 0x4378000ull\n#define DCORE1_RTR7_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_RTR7_CTRL_SECTION 0xE800\n#define mmDCORE1_RTR7_CTRL_SPECIAL_BASE 0x4378E80ull\n#define DCORE1_RTR7_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR7_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR7_H3_BASE 0x4379000ull\n#define DCORE1_RTR7_H3_MAX_OFFSET 0x1000\n#define DCORE1_RTR7_H3_SECTION 0xE800\n#define mmDCORE1_RTR7_H3_SPECIAL_BASE 0x4379E80ull\n#define DCORE1_RTR7_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR7_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR7_MSTR_IF_RR_SHRD_HBW_BASE 0x437A000ull\n#define DCORE1_RTR7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_RTR7_MSTR_IF_RR_PRVT_HBW_BASE 0x437A200ull\n#define DCORE1_RTR7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_RTR7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_RTR7_MSTR_IF_RR_SHRD_LBW_BASE 0x437A400ull\n#define DCORE1_RTR7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_RTR7_MSTR_IF_RR_PRVT_LBW_BASE 0x437A600ull\n#define DCORE1_RTR7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_RTR7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_RTR7_MSTR_IF_E2E_CRDT_BASE 0x437A800ull\n#define DCORE1_RTR7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_RTR7_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_RTR7_MSTR_IF_AXUSER_BASE 0x437AA80ull\n#define DCORE1_RTR7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_RTR7_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_RTR7_MSTR_IF_DBG_HBW_BASE 0x437AB00ull\n#define DCORE1_RTR7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR7_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_RTR7_MSTR_IF_DBG_LBW_BASE 0x437AB80ull\n#define DCORE1_RTR7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_RTR7_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_RTR7_MSTR_IF_CORE_HBW_BASE 0x437AC00ull\n#define DCORE1_RTR7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_RTR7_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_RTR7_MSTR_IF_CORE_LBW_BASE 0x437AD80ull\n#define DCORE1_RTR7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_RTR7_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_RTR7_MSTR_IF_SPECIAL_BASE 0x437AE80ull\n#define DCORE1_RTR7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR7_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR7_ADD_DEC_HBW_BASE 0x437B000ull\n#define DCORE1_RTR7_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE1_RTR7_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE1_RTR7_ADD_DEC_LBW_BASE 0x437B400ull\n#define DCORE1_RTR7_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE1_RTR7_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE1_RTR7_ADD_DEC_SPECIAL_BASE 0x437BE80ull\n#define DCORE1_RTR7_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR7_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR7_BASE 0x437C000ull\n#define DCORE1_RTR7_MAX_OFFSET 0x1000\n#define DCORE1_RTR7_SECTION 0x3000\n#define mmDCORE1_RTR7_HBW_RD_RQ_LL_STAT_BASE 0x437C300ull\n#define DCORE1_RTR7_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR7_HBW_RD_RS_LL_STAT_BASE 0x437C340ull\n#define DCORE1_RTR7_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR7_HBW_WR_RQ_LL_STAT_BASE 0x437C380ull\n#define DCORE1_RTR7_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR7_HBW_WR_RS_LL_STAT_BASE 0x437C3C0ull\n#define DCORE1_RTR7_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR7_LBW_RD_RQ_LL_STAT_BASE 0x437C400ull\n#define DCORE1_RTR7_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR7_LBW_RD_RS_LL_STAT_BASE 0x437C440ull\n#define DCORE1_RTR7_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR7_LBW_WR_RQ_LL_STAT_BASE 0x437C480ull\n#define DCORE1_RTR7_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR7_LBW_WR_RS_LL_STAT_BASE 0x437C4C0ull\n#define DCORE1_RTR7_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR7_HBW_MFIFO_BASE 0x437C500ull\n#define DCORE1_RTR7_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE1_RTR7_E2E_RD_LL_STAT_BASE 0x437C540ull\n#define DCORE1_RTR7_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE1_RTR7_E2E_WR_LL_STAT_BASE 0x437C580ull\n#define DCORE1_RTR7_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE1_RTR7_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE1_RTR7_RTR_HBW_XACT_STAT_BASE 0x437C600ull\n#define DCORE1_RTR7_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR7_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR7_RTR_LBW_XACT_STAT_BASE 0x437C680ull\n#define DCORE1_RTR7_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR7_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE1_RTR7_RTR_E2E_XACT_STAT_BASE 0x437C700ull\n#define DCORE1_RTR7_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE1_RTR7_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE1_RTR7_SPECIAL_BASE 0x437CE80ull\n#define DCORE1_RTR7_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR7_SPECIAL_SECTION 0x1800\n#define mmDCORE1_RTR7_DBG_ADDR_BASE 0x437D000ull\n#define DCORE1_RTR7_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE1_RTR7_DBG_ADDR_SECTION 0xE800\n#define mmDCORE1_RTR7_DBG_ADDR_SPECIAL_BASE 0x437DE80ull\n#define DCORE1_RTR7_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_RTR7_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE1_SRAM0_BANK_BASE 0x4380000ull\n#define DCORE1_SRAM0_BANK_MAX_OFFSET 0x1000\n#define DCORE1_SRAM0_BANK_SECTION 0xE800\n#define mmDCORE1_SRAM0_BANK_SPECIAL_BASE 0x4380E80ull\n#define DCORE1_SRAM0_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM0_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM0_RTR_BASE 0x4381000ull\n#define DCORE1_SRAM0_RTR_MAX_OFFSET 0x1000\n#define DCORE1_SRAM0_RTR_SECTION 0xE800\n#define mmDCORE1_SRAM0_RTR_SPECIAL_BASE 0x4381E80ull\n#define DCORE1_SRAM0_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM0_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4382000ull\n#define DCORE1_SRAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4382100ull\n#define DCORE1_SRAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x4382200ull\n#define DCORE1_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x4382300ull\n#define DCORE1_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM0_DBG_CNT_N_LBW_DBG_CNT_BASE 0x4382400ull\n#define DCORE1_SRAM0_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM0_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM0_DBG_CNT_S_LBW_DBG_CNT_BASE 0x4382500ull\n#define DCORE1_SRAM0_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM0_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM0_DBG_CNT_L_LBW_DBG_CNT_BASE 0x4382600ull\n#define DCORE1_SRAM0_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM0_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x4382700ull\n#define DCORE1_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x4382780ull\n#define DCORE1_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x4382800ull\n#define DCORE1_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x4382880ull\n#define DCORE1_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x4382900ull\n#define DCORE1_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x4382980ull\n#define DCORE1_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x4382A00ull\n#define DCORE1_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x4382A80ull\n#define DCORE1_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE1_SRAM0_DBG_CNT_SPECIAL_BASE 0x4382E80ull\n#define DCORE1_SRAM0_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM0_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE1_SRAM1_BANK_BASE 0x4388000ull\n#define DCORE1_SRAM1_BANK_MAX_OFFSET 0x1000\n#define DCORE1_SRAM1_BANK_SECTION 0xE800\n#define mmDCORE1_SRAM1_BANK_SPECIAL_BASE 0x4388E80ull\n#define DCORE1_SRAM1_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM1_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM1_RTR_BASE 0x4389000ull\n#define DCORE1_SRAM1_RTR_MAX_OFFSET 0x1000\n#define DCORE1_SRAM1_RTR_SECTION 0xE800\n#define mmDCORE1_SRAM1_RTR_SPECIAL_BASE 0x4389E80ull\n#define DCORE1_SRAM1_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM1_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x438A000ull\n#define DCORE1_SRAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x438A100ull\n#define DCORE1_SRAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x438A200ull\n#define DCORE1_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x438A300ull\n#define DCORE1_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM1_DBG_CNT_N_LBW_DBG_CNT_BASE 0x438A400ull\n#define DCORE1_SRAM1_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM1_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM1_DBG_CNT_S_LBW_DBG_CNT_BASE 0x438A500ull\n#define DCORE1_SRAM1_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM1_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM1_DBG_CNT_L_LBW_DBG_CNT_BASE 0x438A600ull\n#define DCORE1_SRAM1_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM1_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x438A700ull\n#define DCORE1_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x438A780ull\n#define DCORE1_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x438A800ull\n#define DCORE1_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x438A880ull\n#define DCORE1_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x438A900ull\n#define DCORE1_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x438A980ull\n#define DCORE1_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x438AA00ull\n#define DCORE1_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x438AA80ull\n#define DCORE1_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE1_SRAM1_DBG_CNT_SPECIAL_BASE 0x438AE80ull\n#define DCORE1_SRAM1_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM1_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE1_SRAM2_BANK_BASE 0x4390000ull\n#define DCORE1_SRAM2_BANK_MAX_OFFSET 0x1000\n#define DCORE1_SRAM2_BANK_SECTION 0xE800\n#define mmDCORE1_SRAM2_BANK_SPECIAL_BASE 0x4390E80ull\n#define DCORE1_SRAM2_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM2_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM2_RTR_BASE 0x4391000ull\n#define DCORE1_SRAM2_RTR_MAX_OFFSET 0x1000\n#define DCORE1_SRAM2_RTR_SECTION 0xE800\n#define mmDCORE1_SRAM2_RTR_SPECIAL_BASE 0x4391E80ull\n#define DCORE1_SRAM2_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM2_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4392000ull\n#define DCORE1_SRAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4392100ull\n#define DCORE1_SRAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x4392200ull\n#define DCORE1_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x4392300ull\n#define DCORE1_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM2_DBG_CNT_N_LBW_DBG_CNT_BASE 0x4392400ull\n#define DCORE1_SRAM2_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM2_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM2_DBG_CNT_S_LBW_DBG_CNT_BASE 0x4392500ull\n#define DCORE1_SRAM2_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM2_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM2_DBG_CNT_L_LBW_DBG_CNT_BASE 0x4392600ull\n#define DCORE1_SRAM2_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM2_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x4392700ull\n#define DCORE1_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x4392780ull\n#define DCORE1_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x4392800ull\n#define DCORE1_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x4392880ull\n#define DCORE1_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x4392900ull\n#define DCORE1_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x4392980ull\n#define DCORE1_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x4392A00ull\n#define DCORE1_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x4392A80ull\n#define DCORE1_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE1_SRAM2_DBG_CNT_SPECIAL_BASE 0x4392E80ull\n#define DCORE1_SRAM2_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM2_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE1_SRAM3_BANK_BASE 0x4398000ull\n#define DCORE1_SRAM3_BANK_MAX_OFFSET 0x1000\n#define DCORE1_SRAM3_BANK_SECTION 0xE800\n#define mmDCORE1_SRAM3_BANK_SPECIAL_BASE 0x4398E80ull\n#define DCORE1_SRAM3_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM3_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM3_RTR_BASE 0x4399000ull\n#define DCORE1_SRAM3_RTR_MAX_OFFSET 0x1000\n#define DCORE1_SRAM3_RTR_SECTION 0xE800\n#define mmDCORE1_SRAM3_RTR_SPECIAL_BASE 0x4399E80ull\n#define DCORE1_SRAM3_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM3_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x439A000ull\n#define DCORE1_SRAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x439A100ull\n#define DCORE1_SRAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x439A200ull\n#define DCORE1_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x439A300ull\n#define DCORE1_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM3_DBG_CNT_N_LBW_DBG_CNT_BASE 0x439A400ull\n#define DCORE1_SRAM3_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM3_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM3_DBG_CNT_S_LBW_DBG_CNT_BASE 0x439A500ull\n#define DCORE1_SRAM3_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM3_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM3_DBG_CNT_L_LBW_DBG_CNT_BASE 0x439A600ull\n#define DCORE1_SRAM3_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM3_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x439A700ull\n#define DCORE1_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x439A780ull\n#define DCORE1_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x439A800ull\n#define DCORE1_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x439A880ull\n#define DCORE1_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x439A900ull\n#define DCORE1_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x439A980ull\n#define DCORE1_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x439AA00ull\n#define DCORE1_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x439AA80ull\n#define DCORE1_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE1_SRAM3_DBG_CNT_SPECIAL_BASE 0x439AE80ull\n#define DCORE1_SRAM3_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM3_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE1_SRAM4_BANK_BASE 0x43A0000ull\n#define DCORE1_SRAM4_BANK_MAX_OFFSET 0x1000\n#define DCORE1_SRAM4_BANK_SECTION 0xE800\n#define mmDCORE1_SRAM4_BANK_SPECIAL_BASE 0x43A0E80ull\n#define DCORE1_SRAM4_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM4_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM4_RTR_BASE 0x43A1000ull\n#define DCORE1_SRAM4_RTR_MAX_OFFSET 0x1000\n#define DCORE1_SRAM4_RTR_SECTION 0xE800\n#define mmDCORE1_SRAM4_RTR_SPECIAL_BASE 0x43A1E80ull\n#define DCORE1_SRAM4_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM4_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x43A2000ull\n#define DCORE1_SRAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x43A2100ull\n#define DCORE1_SRAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x43A2200ull\n#define DCORE1_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x43A2300ull\n#define DCORE1_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM4_DBG_CNT_N_LBW_DBG_CNT_BASE 0x43A2400ull\n#define DCORE1_SRAM4_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM4_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM4_DBG_CNT_S_LBW_DBG_CNT_BASE 0x43A2500ull\n#define DCORE1_SRAM4_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM4_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM4_DBG_CNT_L_LBW_DBG_CNT_BASE 0x43A2600ull\n#define DCORE1_SRAM4_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM4_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x43A2700ull\n#define DCORE1_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x43A2780ull\n#define DCORE1_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x43A2800ull\n#define DCORE1_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x43A2880ull\n#define DCORE1_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x43A2900ull\n#define DCORE1_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x43A2980ull\n#define DCORE1_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x43A2A00ull\n#define DCORE1_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x43A2A80ull\n#define DCORE1_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE1_SRAM4_DBG_CNT_SPECIAL_BASE 0x43A2E80ull\n#define DCORE1_SRAM4_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM4_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE1_SRAM5_BANK_BASE 0x43A8000ull\n#define DCORE1_SRAM5_BANK_MAX_OFFSET 0x1000\n#define DCORE1_SRAM5_BANK_SECTION 0xE800\n#define mmDCORE1_SRAM5_BANK_SPECIAL_BASE 0x43A8E80ull\n#define DCORE1_SRAM5_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM5_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM5_RTR_BASE 0x43A9000ull\n#define DCORE1_SRAM5_RTR_MAX_OFFSET 0x1000\n#define DCORE1_SRAM5_RTR_SECTION 0xE800\n#define mmDCORE1_SRAM5_RTR_SPECIAL_BASE 0x43A9E80ull\n#define DCORE1_SRAM5_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM5_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x43AA000ull\n#define DCORE1_SRAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x43AA100ull\n#define DCORE1_SRAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x43AA200ull\n#define DCORE1_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x43AA300ull\n#define DCORE1_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM5_DBG_CNT_N_LBW_DBG_CNT_BASE 0x43AA400ull\n#define DCORE1_SRAM5_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM5_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM5_DBG_CNT_S_LBW_DBG_CNT_BASE 0x43AA500ull\n#define DCORE1_SRAM5_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM5_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM5_DBG_CNT_L_LBW_DBG_CNT_BASE 0x43AA600ull\n#define DCORE1_SRAM5_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM5_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x43AA700ull\n#define DCORE1_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x43AA780ull\n#define DCORE1_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x43AA800ull\n#define DCORE1_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x43AA880ull\n#define DCORE1_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x43AA900ull\n#define DCORE1_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x43AA980ull\n#define DCORE1_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x43AAA00ull\n#define DCORE1_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x43AAA80ull\n#define DCORE1_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE1_SRAM5_DBG_CNT_SPECIAL_BASE 0x43AAE80ull\n#define DCORE1_SRAM5_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM5_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE1_SRAM6_BANK_BASE 0x43B0000ull\n#define DCORE1_SRAM6_BANK_MAX_OFFSET 0x1000\n#define DCORE1_SRAM6_BANK_SECTION 0xE800\n#define mmDCORE1_SRAM6_BANK_SPECIAL_BASE 0x43B0E80ull\n#define DCORE1_SRAM6_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM6_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM6_RTR_BASE 0x43B1000ull\n#define DCORE1_SRAM6_RTR_MAX_OFFSET 0x1000\n#define DCORE1_SRAM6_RTR_SECTION 0xE800\n#define mmDCORE1_SRAM6_RTR_SPECIAL_BASE 0x43B1E80ull\n#define DCORE1_SRAM6_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM6_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x43B2000ull\n#define DCORE1_SRAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x43B2100ull\n#define DCORE1_SRAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x43B2200ull\n#define DCORE1_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x43B2300ull\n#define DCORE1_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM6_DBG_CNT_N_LBW_DBG_CNT_BASE 0x43B2400ull\n#define DCORE1_SRAM6_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM6_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM6_DBG_CNT_S_LBW_DBG_CNT_BASE 0x43B2500ull\n#define DCORE1_SRAM6_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM6_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM6_DBG_CNT_L_LBW_DBG_CNT_BASE 0x43B2600ull\n#define DCORE1_SRAM6_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM6_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x43B2700ull\n#define DCORE1_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x43B2780ull\n#define DCORE1_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x43B2800ull\n#define DCORE1_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x43B2880ull\n#define DCORE1_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x43B2900ull\n#define DCORE1_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x43B2980ull\n#define DCORE1_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x43B2A00ull\n#define DCORE1_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x43B2A80ull\n#define DCORE1_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE1_SRAM6_DBG_CNT_SPECIAL_BASE 0x43B2E80ull\n#define DCORE1_SRAM6_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM6_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE1_SRAM7_BANK_BASE 0x43B8000ull\n#define DCORE1_SRAM7_BANK_MAX_OFFSET 0x1000\n#define DCORE1_SRAM7_BANK_SECTION 0xE800\n#define mmDCORE1_SRAM7_BANK_SPECIAL_BASE 0x43B8E80ull\n#define DCORE1_SRAM7_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM7_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM7_RTR_BASE 0x43B9000ull\n#define DCORE1_SRAM7_RTR_MAX_OFFSET 0x1000\n#define DCORE1_SRAM7_RTR_SECTION 0xE800\n#define mmDCORE1_SRAM7_RTR_SPECIAL_BASE 0x43B9E80ull\n#define DCORE1_SRAM7_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM7_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE1_SRAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x43BA000ull\n#define DCORE1_SRAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x43BA100ull\n#define DCORE1_SRAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x43BA200ull\n#define DCORE1_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x43BA300ull\n#define DCORE1_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM7_DBG_CNT_N_LBW_DBG_CNT_BASE 0x43BA400ull\n#define DCORE1_SRAM7_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM7_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM7_DBG_CNT_S_LBW_DBG_CNT_BASE 0x43BA500ull\n#define DCORE1_SRAM7_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM7_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM7_DBG_CNT_L_LBW_DBG_CNT_BASE 0x43BA600ull\n#define DCORE1_SRAM7_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE1_SRAM7_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE1_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x43BA700ull\n#define DCORE1_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x43BA780ull\n#define DCORE1_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x43BA800ull\n#define DCORE1_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x43BA880ull\n#define DCORE1_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x43BA900ull\n#define DCORE1_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x43BA980ull\n#define DCORE1_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x43BAA00ull\n#define DCORE1_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE1_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x43BAA80ull\n#define DCORE1_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE1_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE1_SRAM7_DBG_CNT_SPECIAL_BASE 0x43BAE80ull\n#define DCORE1_SRAM7_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_SRAM7_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE1_EDMA0_QM_DCCM_BASE 0x43C0000ull\n#define DCORE1_EDMA0_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_EDMA0_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_ARC_AUX_BASE 0x43C8000ull\n#define DCORE1_EDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE1_EDMA0_QM_ARC_AUX_SPECIAL_BASE 0x43C8E80ull\n#define DCORE1_EDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_EDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_EDMA0_QM_BASE 0x43CA000ull\n#define DCORE1_EDMA0_QM_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_QM_SECTION 0x9000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x43CA900ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x43CA908ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x43CA910ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x43CA918ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x43CA920ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x43CA928ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x43CA930ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x43CA938ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x43CA940ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x43CA948ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x43CA950ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x43CA958ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x43CA960ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x43CA968ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x43CA970ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x43CA978ull\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_EDMA0_QM_AXUSER_SECURED_BASE 0x43CAB00ull\n#define DCORE1_EDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_EDMA0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_AXUSER_NONSECURED_BASE 0x43CAB80ull\n#define DCORE1_EDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_EDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_DBG_HBW_BASE 0x43CAC00ull\n#define DCORE1_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_EDMA0_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_EDMA0_QM_DBG_LBW_BASE 0x43CAC80ull\n#define DCORE1_EDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_EDMA0_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_EDMA0_QM_CGM_BASE 0x43CAD80ull\n#define DCORE1_EDMA0_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_EDMA0_QM_CGM_SECTION 0x1000\n#define mmDCORE1_EDMA0_QM_SPECIAL_BASE 0x43CAE80ull\n#define DCORE1_EDMA0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_EDMA0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_EDMA0_CORE_BASE 0x43CB000ull\n#define DCORE1_EDMA0_CORE_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_CORE_SECTION 0x8000\n#define mmDCORE1_EDMA0_CORE_CTX_AXUSER_BASE 0x43CB800ull\n#define DCORE1_EDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_EDMA0_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmDCORE1_EDMA0_CORE_CTX_BASE 0x43CB860ull\n#define DCORE1_EDMA0_CORE_CTX_MAX_OFFSET 0x9000\n#define DCORE1_EDMA0_CORE_CTX_SECTION 0x5A00\n#define mmDCORE1_EDMA0_CORE_KDMA_CGM_BASE 0x43CBE00ull\n#define DCORE1_EDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define DCORE1_EDMA0_CORE_KDMA_CGM_SECTION 0x8000\n#define mmDCORE1_EDMA0_CORE_SPECIAL_BASE 0x43CBE80ull\n#define DCORE1_EDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_EDMA0_CORE_SPECIAL_SECTION 0x1800\n#define mmDCORE1_EDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x43CC000ull\n#define DCORE1_EDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_EDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_EDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x43CC200ull\n#define DCORE1_EDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_EDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_EDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x43CC400ull\n#define DCORE1_EDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_EDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_EDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x43CC600ull\n#define DCORE1_EDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_EDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_EDMA0_MSTR_IF_E2E_CRDT_BASE 0x43CC800ull\n#define DCORE1_EDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_EDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_EDMA0_MSTR_IF_AXUSER_BASE 0x43CCA80ull\n#define DCORE1_EDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_EDMA0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_EDMA0_MSTR_IF_DBG_HBW_BASE 0x43CCB00ull\n#define DCORE1_EDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_EDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_EDMA0_MSTR_IF_DBG_LBW_BASE 0x43CCB80ull\n#define DCORE1_EDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_EDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_EDMA0_MSTR_IF_CORE_HBW_BASE 0x43CCC00ull\n#define DCORE1_EDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_EDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_EDMA0_MSTR_IF_CORE_LBW_BASE 0x43CCD80ull\n#define DCORE1_EDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_EDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_EDMA0_MSTR_IF_SPECIAL_BASE 0x43CCE80ull\n#define DCORE1_EDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_EDMA0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE1_EDMA1_QM_DCCM_BASE 0x43D0000ull\n#define DCORE1_EDMA1_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE1_EDMA1_QM_DCCM_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_ARC_AUX_BASE 0x43D8000ull\n#define DCORE1_EDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE1_EDMA1_QM_ARC_AUX_SPECIAL_BASE 0x43D8E80ull\n#define DCORE1_EDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_EDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE1_EDMA1_QM_BASE 0x43DA000ull\n#define DCORE1_EDMA1_QM_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_QM_SECTION 0x9000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x43DA900ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x43DA908ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x43DA910ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x43DA918ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x43DA920ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x43DA928ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x43DA930ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x43DA938ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x43DA940ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x43DA948ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x43DA950ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x43DA958ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x43DA960ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x43DA968ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x43DA970ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x43DA978ull\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE1_EDMA1_QM_AXUSER_SECURED_BASE 0x43DAB00ull\n#define DCORE1_EDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE1_EDMA1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_AXUSER_NONSECURED_BASE 0x43DAB80ull\n#define DCORE1_EDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE1_EDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_DBG_HBW_BASE 0x43DAC00ull\n#define DCORE1_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_EDMA1_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_EDMA1_QM_DBG_LBW_BASE 0x43DAC80ull\n#define DCORE1_EDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_EDMA1_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE1_EDMA1_QM_CGM_BASE 0x43DAD80ull\n#define DCORE1_EDMA1_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE1_EDMA1_QM_CGM_SECTION 0x1000\n#define mmDCORE1_EDMA1_QM_SPECIAL_BASE 0x43DAE80ull\n#define DCORE1_EDMA1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_EDMA1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE1_EDMA1_CORE_BASE 0x43DB000ull\n#define DCORE1_EDMA1_CORE_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_CORE_SECTION 0x8000\n#define mmDCORE1_EDMA1_CORE_CTX_AXUSER_BASE 0x43DB800ull\n#define DCORE1_EDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_EDMA1_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmDCORE1_EDMA1_CORE_CTX_BASE 0x43DB860ull\n#define DCORE1_EDMA1_CORE_CTX_MAX_OFFSET 0x9000\n#define DCORE1_EDMA1_CORE_CTX_SECTION 0x5A00\n#define mmDCORE1_EDMA1_CORE_KDMA_CGM_BASE 0x43DBE00ull\n#define DCORE1_EDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define DCORE1_EDMA1_CORE_KDMA_CGM_SECTION 0x8000\n#define mmDCORE1_EDMA1_CORE_SPECIAL_BASE 0x43DBE80ull\n#define DCORE1_EDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_EDMA1_CORE_SPECIAL_SECTION 0x1800\n#define mmDCORE1_EDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x43DC000ull\n#define DCORE1_EDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_EDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_EDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x43DC200ull\n#define DCORE1_EDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_EDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_EDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x43DC400ull\n#define DCORE1_EDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_EDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_EDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x43DC600ull\n#define DCORE1_EDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_EDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_EDMA1_MSTR_IF_E2E_CRDT_BASE 0x43DC800ull\n#define DCORE1_EDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_EDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_EDMA1_MSTR_IF_AXUSER_BASE 0x43DCA80ull\n#define DCORE1_EDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_EDMA1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_EDMA1_MSTR_IF_DBG_HBW_BASE 0x43DCB00ull\n#define DCORE1_EDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_EDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_EDMA1_MSTR_IF_DBG_LBW_BASE 0x43DCB80ull\n#define DCORE1_EDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_EDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_EDMA1_MSTR_IF_CORE_HBW_BASE 0x43DCC00ull\n#define DCORE1_EDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_EDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_EDMA1_MSTR_IF_CORE_LBW_BASE 0x43DCD80ull\n#define DCORE1_EDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_EDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_EDMA1_MSTR_IF_SPECIAL_BASE 0x43DCE80ull\n#define DCORE1_EDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_EDMA1_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE1_DEC0_CMD_BASE 0x43E0000ull\n#define DCORE1_DEC0_CMD_MAX_OFFSET 0x1100\n#define DCORE1_DEC0_CMD_SECTION 0x1000\n#define mmDCORE1_DEC0_VSI_BASE 0x43E1000ull\n#define DCORE1_DEC0_VSI_MAX_OFFSET 0x6FC0\n#define DCORE1_DEC0_VSI_SECTION 0x1000\n#define mmDCORE1_DEC0_L2C_BASE 0x43E2000ull\n#define DCORE1_DEC0_L2C_MAX_OFFSET 0x39C0\n#define DCORE1_DEC0_L2C_SECTION 0x1000\n#define mmDCORE1_VDEC0_BRDG_CTRL_BASE 0x43E3000ull\n#define DCORE1_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_BRDG_CTRL_SECTION 0x8000\n#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x43E3800ull\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x43E3900ull\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x43E3A00ull\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x43E3B00ull\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x43E3C00ull\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmDCORE1_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x43E3E80ull\n#define DCORE1_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_VDEC0_CTRL_BASE 0x43E4000ull\n#define DCORE1_VDEC0_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_CTRL_SECTION 0xE800\n#define mmDCORE1_VDEC0_CTRL_SPECIAL_BASE 0x43E4E80ull\n#define DCORE1_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_VDEC0_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x43E5000ull\n#define DCORE1_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x43E5200ull\n#define DCORE1_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x43E5400ull\n#define DCORE1_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x43E5600ull\n#define DCORE1_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x43E5800ull\n#define DCORE1_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_VDEC0_MSTR_IF_AXUSER_BASE 0x43E5A80ull\n#define DCORE1_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_VDEC0_MSTR_IF_DBG_HBW_BASE 0x43E5B00ull\n#define DCORE1_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_VDEC0_MSTR_IF_DBG_LBW_BASE 0x43E5B80ull\n#define DCORE1_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_VDEC0_MSTR_IF_CORE_HBW_BASE 0x43E5C00ull\n#define DCORE1_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_VDEC0_MSTR_IF_CORE_LBW_BASE 0x43E5D80ull\n#define DCORE1_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_VDEC0_MSTR_IF_SPECIAL_BASE 0x43E5E80ull\n#define DCORE1_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180\n#define mmDCORE1_DEC1_CMD_BASE 0x43F0000ull\n#define DCORE1_DEC1_CMD_MAX_OFFSET 0x1100\n#define DCORE1_DEC1_CMD_SECTION 0x1000\n#define mmDCORE1_DEC1_VSI_BASE 0x43F1000ull\n#define DCORE1_DEC1_VSI_MAX_OFFSET 0x6FC0\n#define DCORE1_DEC1_VSI_SECTION 0x1000\n#define mmDCORE1_DEC1_L2C_BASE 0x43F2000ull\n#define DCORE1_DEC1_L2C_MAX_OFFSET 0x39C0\n#define DCORE1_DEC1_L2C_SECTION 0x1000\n#define mmDCORE1_VDEC1_BRDG_CTRL_BASE 0x43F3000ull\n#define DCORE1_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_BRDG_CTRL_SECTION 0x8000\n#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x43F3800ull\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x43F3900ull\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x43F3A00ull\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x43F3B00ull\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x43F3C00ull\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmDCORE1_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x43F3E80ull\n#define DCORE1_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_VDEC1_CTRL_BASE 0x43F4000ull\n#define DCORE1_VDEC1_CTRL_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_CTRL_SECTION 0xE800\n#define mmDCORE1_VDEC1_CTRL_SPECIAL_BASE 0x43F4E80ull\n#define DCORE1_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_VDEC1_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x43F5000ull\n#define DCORE1_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE1_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x43F5200ull\n#define DCORE1_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE1_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE1_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x43F5400ull\n#define DCORE1_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE1_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x43F5600ull\n#define DCORE1_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE1_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE1_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x43F5800ull\n#define DCORE1_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE1_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE1_VDEC1_MSTR_IF_AXUSER_BASE 0x43F5A80ull\n#define DCORE1_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE1_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE1_VDEC1_MSTR_IF_DBG_HBW_BASE 0x43F5B00ull\n#define DCORE1_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE1_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE1_VDEC1_MSTR_IF_DBG_LBW_BASE 0x43F5B80ull\n#define DCORE1_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE1_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE1_VDEC1_MSTR_IF_CORE_HBW_BASE 0x43F5C00ull\n#define DCORE1_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE1_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE1_VDEC1_MSTR_IF_CORE_LBW_BASE 0x43F5D80ull\n#define DCORE1_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE1_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE1_VDEC1_MSTR_IF_SPECIAL_BASE 0x43F5E80ull\n#define DCORE1_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_VDEC1_MSTR_IF_SPECIAL_SECTION 0xA180\n#define mmDCORE2_TPC0_QM_DCCM_BASE 0x4400000ull\n#define DCORE2_TPC0_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC0_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_ARC_AUX_BASE 0x4408000ull\n#define DCORE2_TPC0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE2_TPC0_QM_ARC_AUX_SPECIAL_BASE 0x4408E80ull\n#define DCORE2_TPC0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC0_QM_BASE 0x440A000ull\n#define DCORE2_TPC0_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_QM_SECTION 0x9000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x440A900ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x440A908ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x440A910ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x440A918ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x440A920ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x440A928ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x440A930ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x440A938ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x440A940ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x440A948ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x440A950ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x440A958ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x440A960ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x440A968ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x440A970ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x440A978ull\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC0_QM_AXUSER_SECURED_BASE 0x440AB00ull\n#define DCORE2_TPC0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_AXUSER_NONSECURED_BASE 0x440AB80ull\n#define DCORE2_TPC0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_DBG_HBW_BASE 0x440AC00ull\n#define DCORE2_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC0_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC0_QM_DBG_LBW_BASE 0x440AC80ull\n#define DCORE2_TPC0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC0_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC0_QM_CGM_BASE 0x440AD80ull\n#define DCORE2_TPC0_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC0_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC0_QM_SPECIAL_BASE 0x440AE80ull\n#define DCORE2_TPC0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_0_BASE 0x440B000ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC0_CFG_BASE 0x440B000ull\n#define DCORE2_TPC0_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC0_CFG_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_1_BASE 0x440B050ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_2_BASE 0x440B0A0ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_3_BASE 0x440B0F0ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_4_BASE 0x440B140ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_5_BASE 0x440B190ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_6_BASE 0x440B1E0ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_7_BASE 0x440B230ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_8_BASE 0x440B280ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_9_BASE 0x440B2D0ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_10_BASE 0x440B320ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_11_BASE 0x440B370ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_12_BASE 0x440B3C0ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_13_BASE 0x440B410ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_14_BASE 0x440B460ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_15_BASE 0x440B4B0ull\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_KERNEL_SYNC_OBJECT_BASE 0x440B500ull\n#define DCORE2_TPC0_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC0_CFG_KERNEL_BASE 0x440B508ull\n#define DCORE2_TPC0_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC0_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_0_BASE 0x440B5DCull\n#define DCORE2_TPC0_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_1_BASE 0x440B62Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_2_BASE 0x440B67Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_3_BASE 0x440B6CCull\n#define DCORE2_TPC0_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_4_BASE 0x440B71Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_5_BASE 0x440B76Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_6_BASE 0x440B7BCull\n#define DCORE2_TPC0_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_7_BASE 0x440B80Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_8_BASE 0x440B85Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_9_BASE 0x440B8ACull\n#define DCORE2_TPC0_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_10_BASE 0x440B8FCull\n#define DCORE2_TPC0_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_11_BASE 0x440B94Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_12_BASE 0x440B99Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_13_BASE 0x440B9ECull\n#define DCORE2_TPC0_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_14_BASE 0x440BA3Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_TENSOR_15_BASE 0x440BA8Cull\n#define DCORE2_TPC0_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x440BADCull\n#define DCORE2_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC0_CFG_QM_BASE 0x440BAE4ull\n#define DCORE2_TPC0_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC0_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC0_CFG_AXUSER_BASE 0x440BE00ull\n#define DCORE2_TPC0_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC0_CFG_SPECIAL_BASE 0x440BE80ull\n#define DCORE2_TPC0_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC0_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC0_MSTR_IF_RR_SHRD_HBW_BASE 0x440C000ull\n#define DCORE2_TPC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_TPC0_MSTR_IF_RR_PRVT_HBW_BASE 0x440C200ull\n#define DCORE2_TPC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_TPC0_MSTR_IF_RR_SHRD_LBW_BASE 0x440C400ull\n#define DCORE2_TPC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_TPC0_MSTR_IF_RR_PRVT_LBW_BASE 0x440C600ull\n#define DCORE2_TPC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_TPC0_MSTR_IF_E2E_CRDT_BASE 0x440C800ull\n#define DCORE2_TPC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_TPC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_TPC0_MSTR_IF_AXUSER_BASE 0x440CA80ull\n#define DCORE2_TPC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC0_MSTR_IF_DBG_HBW_BASE 0x440CB00ull\n#define DCORE2_TPC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC0_MSTR_IF_DBG_LBW_BASE 0x440CB80ull\n#define DCORE2_TPC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_TPC0_MSTR_IF_CORE_HBW_BASE 0x440CC00ull\n#define DCORE2_TPC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_TPC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_TPC0_MSTR_IF_CORE_LBW_BASE 0x440CD80ull\n#define DCORE2_TPC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_TPC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_TPC0_MSTR_IF_SPECIAL_BASE 0x440CE80ull\n#define DCORE2_TPC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE2_TPC1_QM_DCCM_BASE 0x4410000ull\n#define DCORE2_TPC1_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC1_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_ARC_AUX_BASE 0x4418000ull\n#define DCORE2_TPC1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE2_TPC1_QM_ARC_AUX_SPECIAL_BASE 0x4418E80ull\n#define DCORE2_TPC1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC1_QM_BASE 0x441A000ull\n#define DCORE2_TPC1_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_QM_SECTION 0x9000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x441A900ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x441A908ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x441A910ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x441A918ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x441A920ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x441A928ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x441A930ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x441A938ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x441A940ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x441A948ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x441A950ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x441A958ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x441A960ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x441A968ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x441A970ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x441A978ull\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC1_QM_AXUSER_SECURED_BASE 0x441AB00ull\n#define DCORE2_TPC1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_AXUSER_NONSECURED_BASE 0x441AB80ull\n#define DCORE2_TPC1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_DBG_HBW_BASE 0x441AC00ull\n#define DCORE2_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC1_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC1_QM_DBG_LBW_BASE 0x441AC80ull\n#define DCORE2_TPC1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC1_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC1_QM_CGM_BASE 0x441AD80ull\n#define DCORE2_TPC1_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC1_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC1_QM_SPECIAL_BASE 0x441AE80ull\n#define DCORE2_TPC1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_0_BASE 0x441B000ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC1_CFG_BASE 0x441B000ull\n#define DCORE2_TPC1_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC1_CFG_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_1_BASE 0x441B050ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_2_BASE 0x441B0A0ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_3_BASE 0x441B0F0ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_4_BASE 0x441B140ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_5_BASE 0x441B190ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_6_BASE 0x441B1E0ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_7_BASE 0x441B230ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_8_BASE 0x441B280ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_9_BASE 0x441B2D0ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_10_BASE 0x441B320ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_11_BASE 0x441B370ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_12_BASE 0x441B3C0ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_13_BASE 0x441B410ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_14_BASE 0x441B460ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_15_BASE 0x441B4B0ull\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_KERNEL_SYNC_OBJECT_BASE 0x441B500ull\n#define DCORE2_TPC1_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC1_CFG_KERNEL_BASE 0x441B508ull\n#define DCORE2_TPC1_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC1_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_0_BASE 0x441B5DCull\n#define DCORE2_TPC1_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_1_BASE 0x441B62Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_2_BASE 0x441B67Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_3_BASE 0x441B6CCull\n#define DCORE2_TPC1_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_4_BASE 0x441B71Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_5_BASE 0x441B76Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_6_BASE 0x441B7BCull\n#define DCORE2_TPC1_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_7_BASE 0x441B80Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_8_BASE 0x441B85Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_9_BASE 0x441B8ACull\n#define DCORE2_TPC1_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_10_BASE 0x441B8FCull\n#define DCORE2_TPC1_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_11_BASE 0x441B94Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_12_BASE 0x441B99Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_13_BASE 0x441B9ECull\n#define DCORE2_TPC1_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_14_BASE 0x441BA3Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_TENSOR_15_BASE 0x441BA8Cull\n#define DCORE2_TPC1_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x441BADCull\n#define DCORE2_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC1_CFG_QM_BASE 0x441BAE4ull\n#define DCORE2_TPC1_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC1_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC1_CFG_AXUSER_BASE 0x441BE00ull\n#define DCORE2_TPC1_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC1_CFG_SPECIAL_BASE 0x441BE80ull\n#define DCORE2_TPC1_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC1_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC1_MSTR_IF_RR_SHRD_HBW_BASE 0x441C000ull\n#define DCORE2_TPC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_TPC1_MSTR_IF_RR_PRVT_HBW_BASE 0x441C200ull\n#define DCORE2_TPC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_TPC1_MSTR_IF_RR_SHRD_LBW_BASE 0x441C400ull\n#define DCORE2_TPC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_TPC1_MSTR_IF_RR_PRVT_LBW_BASE 0x441C600ull\n#define DCORE2_TPC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_TPC1_MSTR_IF_E2E_CRDT_BASE 0x441C800ull\n#define DCORE2_TPC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_TPC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_TPC1_MSTR_IF_AXUSER_BASE 0x441CA80ull\n#define DCORE2_TPC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC1_MSTR_IF_DBG_HBW_BASE 0x441CB00ull\n#define DCORE2_TPC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC1_MSTR_IF_DBG_LBW_BASE 0x441CB80ull\n#define DCORE2_TPC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_TPC1_MSTR_IF_CORE_HBW_BASE 0x441CC00ull\n#define DCORE2_TPC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_TPC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_TPC1_MSTR_IF_CORE_LBW_BASE 0x441CD80ull\n#define DCORE2_TPC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_TPC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_TPC1_MSTR_IF_SPECIAL_BASE 0x441CE80ull\n#define DCORE2_TPC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC1_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE2_TPC2_QM_DCCM_BASE 0x4420000ull\n#define DCORE2_TPC2_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC2_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_ARC_AUX_BASE 0x4428000ull\n#define DCORE2_TPC2_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE2_TPC2_QM_ARC_AUX_SPECIAL_BASE 0x4428E80ull\n#define DCORE2_TPC2_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC2_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC2_QM_BASE 0x442A000ull\n#define DCORE2_TPC2_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_QM_SECTION 0x9000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR0_BASE 0x442A900ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR1_BASE 0x442A908ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR2_BASE 0x442A910ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR3_BASE 0x442A918ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR4_BASE 0x442A920ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR5_BASE 0x442A928ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR6_BASE 0x442A930ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR7_BASE 0x442A938ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR8_BASE 0x442A940ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR9_BASE 0x442A948ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR10_BASE 0x442A950ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR11_BASE 0x442A958ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR12_BASE 0x442A960ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR13_BASE 0x442A968ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR14_BASE 0x442A970ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR15_BASE 0x442A978ull\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC2_QM_AXUSER_SECURED_BASE 0x442AB00ull\n#define DCORE2_TPC2_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_AXUSER_NONSECURED_BASE 0x442AB80ull\n#define DCORE2_TPC2_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_DBG_HBW_BASE 0x442AC00ull\n#define DCORE2_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC2_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC2_QM_DBG_LBW_BASE 0x442AC80ull\n#define DCORE2_TPC2_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC2_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC2_QM_CGM_BASE 0x442AD80ull\n#define DCORE2_TPC2_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC2_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC2_QM_SPECIAL_BASE 0x442AE80ull\n#define DCORE2_TPC2_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC2_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_0_BASE 0x442B000ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC2_CFG_BASE 0x442B000ull\n#define DCORE2_TPC2_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC2_CFG_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_1_BASE 0x442B050ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_2_BASE 0x442B0A0ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_3_BASE 0x442B0F0ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_4_BASE 0x442B140ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_5_BASE 0x442B190ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_6_BASE 0x442B1E0ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_7_BASE 0x442B230ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_8_BASE 0x442B280ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_9_BASE 0x442B2D0ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_10_BASE 0x442B320ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_11_BASE 0x442B370ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_12_BASE 0x442B3C0ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_13_BASE 0x442B410ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_14_BASE 0x442B460ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_15_BASE 0x442B4B0ull\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_KERNEL_SYNC_OBJECT_BASE 0x442B500ull\n#define DCORE2_TPC2_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC2_CFG_KERNEL_BASE 0x442B508ull\n#define DCORE2_TPC2_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC2_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_0_BASE 0x442B5DCull\n#define DCORE2_TPC2_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_1_BASE 0x442B62Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_2_BASE 0x442B67Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_3_BASE 0x442B6CCull\n#define DCORE2_TPC2_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_4_BASE 0x442B71Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_5_BASE 0x442B76Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_6_BASE 0x442B7BCull\n#define DCORE2_TPC2_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_7_BASE 0x442B80Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_8_BASE 0x442B85Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_9_BASE 0x442B8ACull\n#define DCORE2_TPC2_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_10_BASE 0x442B8FCull\n#define DCORE2_TPC2_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_11_BASE 0x442B94Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_12_BASE 0x442B99Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_13_BASE 0x442B9ECull\n#define DCORE2_TPC2_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_14_BASE 0x442BA3Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_TENSOR_15_BASE 0x442BA8Cull\n#define DCORE2_TPC2_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x442BADCull\n#define DCORE2_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC2_CFG_QM_BASE 0x442BAE4ull\n#define DCORE2_TPC2_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC2_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC2_CFG_AXUSER_BASE 0x442BE00ull\n#define DCORE2_TPC2_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC2_CFG_SPECIAL_BASE 0x442BE80ull\n#define DCORE2_TPC2_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC2_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC2_MSTR_IF_RR_SHRD_HBW_BASE 0x442C000ull\n#define DCORE2_TPC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_TPC2_MSTR_IF_RR_PRVT_HBW_BASE 0x442C200ull\n#define DCORE2_TPC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_TPC2_MSTR_IF_RR_SHRD_LBW_BASE 0x442C400ull\n#define DCORE2_TPC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_TPC2_MSTR_IF_RR_PRVT_LBW_BASE 0x442C600ull\n#define DCORE2_TPC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_TPC2_MSTR_IF_E2E_CRDT_BASE 0x442C800ull\n#define DCORE2_TPC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_TPC2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_TPC2_MSTR_IF_AXUSER_BASE 0x442CA80ull\n#define DCORE2_TPC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC2_MSTR_IF_DBG_HBW_BASE 0x442CB00ull\n#define DCORE2_TPC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC2_MSTR_IF_DBG_LBW_BASE 0x442CB80ull\n#define DCORE2_TPC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_TPC2_MSTR_IF_CORE_HBW_BASE 0x442CC00ull\n#define DCORE2_TPC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_TPC2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_TPC2_MSTR_IF_CORE_LBW_BASE 0x442CD80ull\n#define DCORE2_TPC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_TPC2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_TPC2_MSTR_IF_SPECIAL_BASE 0x442CE80ull\n#define DCORE2_TPC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC2_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE2_TPC3_QM_DCCM_BASE 0x4430000ull\n#define DCORE2_TPC3_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC3_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_ARC_AUX_BASE 0x4438000ull\n#define DCORE2_TPC3_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE2_TPC3_QM_ARC_AUX_SPECIAL_BASE 0x4438E80ull\n#define DCORE2_TPC3_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC3_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC3_QM_BASE 0x443A000ull\n#define DCORE2_TPC3_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_QM_SECTION 0x9000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR0_BASE 0x443A900ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR1_BASE 0x443A908ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR2_BASE 0x443A910ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR3_BASE 0x443A918ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR4_BASE 0x443A920ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR5_BASE 0x443A928ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR6_BASE 0x443A930ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR7_BASE 0x443A938ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR8_BASE 0x443A940ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR9_BASE 0x443A948ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR10_BASE 0x443A950ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR11_BASE 0x443A958ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR12_BASE 0x443A960ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR13_BASE 0x443A968ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR14_BASE 0x443A970ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR15_BASE 0x443A978ull\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC3_QM_AXUSER_SECURED_BASE 0x443AB00ull\n#define DCORE2_TPC3_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_AXUSER_NONSECURED_BASE 0x443AB80ull\n#define DCORE2_TPC3_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_DBG_HBW_BASE 0x443AC00ull\n#define DCORE2_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC3_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC3_QM_DBG_LBW_BASE 0x443AC80ull\n#define DCORE2_TPC3_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC3_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC3_QM_CGM_BASE 0x443AD80ull\n#define DCORE2_TPC3_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC3_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC3_QM_SPECIAL_BASE 0x443AE80ull\n#define DCORE2_TPC3_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC3_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_0_BASE 0x443B000ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC3_CFG_BASE 0x443B000ull\n#define DCORE2_TPC3_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC3_CFG_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_1_BASE 0x443B050ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_2_BASE 0x443B0A0ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_3_BASE 0x443B0F0ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_4_BASE 0x443B140ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_5_BASE 0x443B190ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_6_BASE 0x443B1E0ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_7_BASE 0x443B230ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_8_BASE 0x443B280ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_9_BASE 0x443B2D0ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_10_BASE 0x443B320ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_11_BASE 0x443B370ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_12_BASE 0x443B3C0ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_13_BASE 0x443B410ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_14_BASE 0x443B460ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_15_BASE 0x443B4B0ull\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_KERNEL_SYNC_OBJECT_BASE 0x443B500ull\n#define DCORE2_TPC3_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC3_CFG_KERNEL_BASE 0x443B508ull\n#define DCORE2_TPC3_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC3_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_0_BASE 0x443B5DCull\n#define DCORE2_TPC3_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_1_BASE 0x443B62Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_2_BASE 0x443B67Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_3_BASE 0x443B6CCull\n#define DCORE2_TPC3_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_4_BASE 0x443B71Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_5_BASE 0x443B76Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_6_BASE 0x443B7BCull\n#define DCORE2_TPC3_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_7_BASE 0x443B80Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_8_BASE 0x443B85Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_9_BASE 0x443B8ACull\n#define DCORE2_TPC3_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_10_BASE 0x443B8FCull\n#define DCORE2_TPC3_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_11_BASE 0x443B94Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_12_BASE 0x443B99Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_13_BASE 0x443B9ECull\n#define DCORE2_TPC3_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_14_BASE 0x443BA3Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_TENSOR_15_BASE 0x443BA8Cull\n#define DCORE2_TPC3_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x443BADCull\n#define DCORE2_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC3_CFG_QM_BASE 0x443BAE4ull\n#define DCORE2_TPC3_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC3_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC3_CFG_AXUSER_BASE 0x443BE00ull\n#define DCORE2_TPC3_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC3_CFG_SPECIAL_BASE 0x443BE80ull\n#define DCORE2_TPC3_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC3_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC3_MSTR_IF_RR_SHRD_HBW_BASE 0x443C000ull\n#define DCORE2_TPC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_TPC3_MSTR_IF_RR_PRVT_HBW_BASE 0x443C200ull\n#define DCORE2_TPC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_TPC3_MSTR_IF_RR_SHRD_LBW_BASE 0x443C400ull\n#define DCORE2_TPC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_TPC3_MSTR_IF_RR_PRVT_LBW_BASE 0x443C600ull\n#define DCORE2_TPC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_TPC3_MSTR_IF_E2E_CRDT_BASE 0x443C800ull\n#define DCORE2_TPC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_TPC3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_TPC3_MSTR_IF_AXUSER_BASE 0x443CA80ull\n#define DCORE2_TPC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC3_MSTR_IF_DBG_HBW_BASE 0x443CB00ull\n#define DCORE2_TPC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC3_MSTR_IF_DBG_LBW_BASE 0x443CB80ull\n#define DCORE2_TPC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_TPC3_MSTR_IF_CORE_HBW_BASE 0x443CC00ull\n#define DCORE2_TPC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_TPC3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_TPC3_MSTR_IF_CORE_LBW_BASE 0x443CD80ull\n#define DCORE2_TPC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_TPC3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_TPC3_MSTR_IF_SPECIAL_BASE 0x443CE80ull\n#define DCORE2_TPC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC3_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE2_TPC4_QM_DCCM_BASE 0x4440000ull\n#define DCORE2_TPC4_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC4_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_ARC_AUX_BASE 0x4448000ull\n#define DCORE2_TPC4_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE2_TPC4_QM_ARC_AUX_SPECIAL_BASE 0x4448E80ull\n#define DCORE2_TPC4_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC4_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC4_QM_BASE 0x444A000ull\n#define DCORE2_TPC4_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_QM_SECTION 0x9000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR0_BASE 0x444A900ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR1_BASE 0x444A908ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR2_BASE 0x444A910ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR3_BASE 0x444A918ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR4_BASE 0x444A920ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR5_BASE 0x444A928ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR6_BASE 0x444A930ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR7_BASE 0x444A938ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR8_BASE 0x444A940ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR9_BASE 0x444A948ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR10_BASE 0x444A950ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR11_BASE 0x444A958ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR12_BASE 0x444A960ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR13_BASE 0x444A968ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR14_BASE 0x444A970ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR15_BASE 0x444A978ull\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC4_QM_AXUSER_SECURED_BASE 0x444AB00ull\n#define DCORE2_TPC4_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_AXUSER_NONSECURED_BASE 0x444AB80ull\n#define DCORE2_TPC4_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_DBG_HBW_BASE 0x444AC00ull\n#define DCORE2_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC4_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC4_QM_DBG_LBW_BASE 0x444AC80ull\n#define DCORE2_TPC4_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC4_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC4_QM_CGM_BASE 0x444AD80ull\n#define DCORE2_TPC4_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC4_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC4_QM_SPECIAL_BASE 0x444AE80ull\n#define DCORE2_TPC4_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC4_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_0_BASE 0x444B000ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC4_CFG_BASE 0x444B000ull\n#define DCORE2_TPC4_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC4_CFG_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_1_BASE 0x444B050ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_2_BASE 0x444B0A0ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_3_BASE 0x444B0F0ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_4_BASE 0x444B140ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_5_BASE 0x444B190ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_6_BASE 0x444B1E0ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_7_BASE 0x444B230ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_8_BASE 0x444B280ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_9_BASE 0x444B2D0ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_10_BASE 0x444B320ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_11_BASE 0x444B370ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_12_BASE 0x444B3C0ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_13_BASE 0x444B410ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_14_BASE 0x444B460ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_15_BASE 0x444B4B0ull\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_KERNEL_SYNC_OBJECT_BASE 0x444B500ull\n#define DCORE2_TPC4_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC4_CFG_KERNEL_BASE 0x444B508ull\n#define DCORE2_TPC4_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC4_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_0_BASE 0x444B5DCull\n#define DCORE2_TPC4_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_1_BASE 0x444B62Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_2_BASE 0x444B67Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_3_BASE 0x444B6CCull\n#define DCORE2_TPC4_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_4_BASE 0x444B71Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_5_BASE 0x444B76Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_6_BASE 0x444B7BCull\n#define DCORE2_TPC4_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_7_BASE 0x444B80Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_8_BASE 0x444B85Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_9_BASE 0x444B8ACull\n#define DCORE2_TPC4_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_10_BASE 0x444B8FCull\n#define DCORE2_TPC4_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_11_BASE 0x444B94Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_12_BASE 0x444B99Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_13_BASE 0x444B9ECull\n#define DCORE2_TPC4_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_14_BASE 0x444BA3Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_TENSOR_15_BASE 0x444BA8Cull\n#define DCORE2_TPC4_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x444BADCull\n#define DCORE2_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC4_CFG_QM_BASE 0x444BAE4ull\n#define DCORE2_TPC4_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC4_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC4_CFG_AXUSER_BASE 0x444BE00ull\n#define DCORE2_TPC4_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC4_CFG_SPECIAL_BASE 0x444BE80ull\n#define DCORE2_TPC4_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC4_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC4_MSTR_IF_RR_SHRD_HBW_BASE 0x444C000ull\n#define DCORE2_TPC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_TPC4_MSTR_IF_RR_PRVT_HBW_BASE 0x444C200ull\n#define DCORE2_TPC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_TPC4_MSTR_IF_RR_SHRD_LBW_BASE 0x444C400ull\n#define DCORE2_TPC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_TPC4_MSTR_IF_RR_PRVT_LBW_BASE 0x444C600ull\n#define DCORE2_TPC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_TPC4_MSTR_IF_E2E_CRDT_BASE 0x444C800ull\n#define DCORE2_TPC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_TPC4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_TPC4_MSTR_IF_AXUSER_BASE 0x444CA80ull\n#define DCORE2_TPC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC4_MSTR_IF_DBG_HBW_BASE 0x444CB00ull\n#define DCORE2_TPC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC4_MSTR_IF_DBG_LBW_BASE 0x444CB80ull\n#define DCORE2_TPC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_TPC4_MSTR_IF_CORE_HBW_BASE 0x444CC00ull\n#define DCORE2_TPC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_TPC4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_TPC4_MSTR_IF_CORE_LBW_BASE 0x444CD80ull\n#define DCORE2_TPC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_TPC4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_TPC4_MSTR_IF_SPECIAL_BASE 0x444CE80ull\n#define DCORE2_TPC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC4_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE2_TPC5_QM_DCCM_BASE 0x4450000ull\n#define DCORE2_TPC5_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_TPC5_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_ARC_AUX_BASE 0x4458000ull\n#define DCORE2_TPC5_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE2_TPC5_QM_ARC_AUX_SPECIAL_BASE 0x4458E80ull\n#define DCORE2_TPC5_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC5_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_TPC5_QM_BASE 0x445A000ull\n#define DCORE2_TPC5_QM_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_QM_SECTION 0x9000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR0_BASE 0x445A900ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR1_BASE 0x445A908ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR2_BASE 0x445A910ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR3_BASE 0x445A918ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR4_BASE 0x445A920ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR5_BASE 0x445A928ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR6_BASE 0x445A930ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR7_BASE 0x445A938ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR8_BASE 0x445A940ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR9_BASE 0x445A948ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR10_BASE 0x445A950ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR11_BASE 0x445A958ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR12_BASE 0x445A960ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR13_BASE 0x445A968ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR14_BASE 0x445A970ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR15_BASE 0x445A978ull\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_TPC5_QM_AXUSER_SECURED_BASE 0x445AB00ull\n#define DCORE2_TPC5_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_AXUSER_NONSECURED_BASE 0x445AB80ull\n#define DCORE2_TPC5_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_DBG_HBW_BASE 0x445AC00ull\n#define DCORE2_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC5_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC5_QM_DBG_LBW_BASE 0x445AC80ull\n#define DCORE2_TPC5_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC5_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_TPC5_QM_CGM_BASE 0x445AD80ull\n#define DCORE2_TPC5_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_TPC5_QM_CGM_SECTION 0x1000\n#define mmDCORE2_TPC5_QM_SPECIAL_BASE 0x445AE80ull\n#define DCORE2_TPC5_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC5_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_0_BASE 0x445B000ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC5_CFG_BASE 0x445B000ull\n#define DCORE2_TPC5_CFG_MAX_OFFSET 0x1000\n#define DCORE2_TPC5_CFG_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_1_BASE 0x445B050ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_2_BASE 0x445B0A0ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_3_BASE 0x445B0F0ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_4_BASE 0x445B140ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_5_BASE 0x445B190ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_6_BASE 0x445B1E0ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_7_BASE 0x445B230ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_8_BASE 0x445B280ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_9_BASE 0x445B2D0ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_10_BASE 0x445B320ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_11_BASE 0x445B370ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_12_BASE 0x445B3C0ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_13_BASE 0x445B410ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_14_BASE 0x445B460ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_15_BASE 0x445B4B0ull\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_KERNEL_SYNC_OBJECT_BASE 0x445B500ull\n#define DCORE2_TPC5_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC5_CFG_KERNEL_BASE 0x445B508ull\n#define DCORE2_TPC5_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE2_TPC5_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_0_BASE 0x445B5DCull\n#define DCORE2_TPC5_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_1_BASE 0x445B62Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_2_BASE 0x445B67Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_3_BASE 0x445B6CCull\n#define DCORE2_TPC5_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_4_BASE 0x445B71Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_5_BASE 0x445B76Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_6_BASE 0x445B7BCull\n#define DCORE2_TPC5_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_7_BASE 0x445B80Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_8_BASE 0x445B85Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_9_BASE 0x445B8ACull\n#define DCORE2_TPC5_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_10_BASE 0x445B8FCull\n#define DCORE2_TPC5_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_11_BASE 0x445B94Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_12_BASE 0x445B99Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_13_BASE 0x445B9ECull\n#define DCORE2_TPC5_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_14_BASE 0x445BA3Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_TENSOR_15_BASE 0x445BA8Cull\n#define DCORE2_TPC5_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE2_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x445BADCull\n#define DCORE2_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE2_TPC5_CFG_QM_BASE 0x445BAE4ull\n#define DCORE2_TPC5_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE2_TPC5_CFG_QM_SECTION 0x31C0\n#define mmDCORE2_TPC5_CFG_AXUSER_BASE 0x445BE00ull\n#define DCORE2_TPC5_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC5_CFG_SPECIAL_BASE 0x445BE80ull\n#define DCORE2_TPC5_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC5_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC5_MSTR_IF_RR_SHRD_HBW_BASE 0x445C000ull\n#define DCORE2_TPC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_TPC5_MSTR_IF_RR_PRVT_HBW_BASE 0x445C200ull\n#define DCORE2_TPC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_TPC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_TPC5_MSTR_IF_RR_SHRD_LBW_BASE 0x445C400ull\n#define DCORE2_TPC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_TPC5_MSTR_IF_RR_PRVT_LBW_BASE 0x445C600ull\n#define DCORE2_TPC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_TPC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_TPC5_MSTR_IF_E2E_CRDT_BASE 0x445C800ull\n#define DCORE2_TPC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_TPC5_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_TPC5_MSTR_IF_AXUSER_BASE 0x445CA80ull\n#define DCORE2_TPC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_TPC5_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_TPC5_MSTR_IF_DBG_HBW_BASE 0x445CB00ull\n#define DCORE2_TPC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC5_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_TPC5_MSTR_IF_DBG_LBW_BASE 0x445CB80ull\n#define DCORE2_TPC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_TPC5_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_TPC5_MSTR_IF_CORE_HBW_BASE 0x445CC00ull\n#define DCORE2_TPC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_TPC5_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_TPC5_MSTR_IF_CORE_LBW_BASE 0x445CD80ull\n#define DCORE2_TPC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_TPC5_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_TPC5_MSTR_IF_SPECIAL_BASE 0x445CE80ull\n#define DCORE2_TPC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC5_MSTR_IF_SPECIAL_SECTION 0x23180\n#define mmDCORE2_HMMU0_MMU_BASE 0x4480000ull\n#define DCORE2_HMMU0_MMU_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_MMU_SECTION 0xE800\n#define mmDCORE2_HMMU0_MMU_SPECIAL_BASE 0x4480E80ull\n#define DCORE2_HMMU0_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU0_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HMMU0_STLB_BASE 0x4481000ull\n#define DCORE2_HMMU0_STLB_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_STLB_SECTION 0xE800\n#define mmDCORE2_HMMU0_STLB_SPECIAL_BASE 0x4481E80ull\n#define DCORE2_HMMU0_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU0_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE2_HMMU0_SCRAMB_OUT_BASE 0x4483000ull\n#define DCORE2_HMMU0_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE2_HMMU0_SCRAMB_OUT_SPECIAL_BASE 0x4483E80ull\n#define DCORE2_HMMU0_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU0_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HMMU0_MSTR_IF_RR_SHRD_HBW_BASE 0x4484000ull\n#define DCORE2_HMMU0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_HMMU0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_HMMU0_MSTR_IF_RR_PRVT_HBW_BASE 0x4484200ull\n#define DCORE2_HMMU0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_HMMU0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_HMMU0_MSTR_IF_RR_SHRD_LBW_BASE 0x4484400ull\n#define DCORE2_HMMU0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_HMMU0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_HMMU0_MSTR_IF_RR_PRVT_LBW_BASE 0x4484600ull\n#define DCORE2_HMMU0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_HMMU0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_HMMU0_MSTR_IF_E2E_CRDT_BASE 0x4484800ull\n#define DCORE2_HMMU0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_HMMU0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_HMMU0_MSTR_IF_AXUSER_BASE 0x4484A80ull\n#define DCORE2_HMMU0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_HMMU0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_HMMU0_MSTR_IF_DBG_HBW_BASE 0x4484B00ull\n#define DCORE2_HMMU0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_HMMU0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_HMMU0_MSTR_IF_DBG_LBW_BASE 0x4484B80ull\n#define DCORE2_HMMU0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_HMMU0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_HMMU0_MSTR_IF_CORE_HBW_BASE 0x4484C00ull\n#define DCORE2_HMMU0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_HMMU0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_HMMU0_MSTR_IF_CORE_LBW_BASE 0x4484D80ull\n#define DCORE2_HMMU0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_HMMU0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_HMMU0_MSTR_IF_SPECIAL_BASE 0x4484E80ull\n#define DCORE2_HMMU0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU0_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE2_HMMU1_MMU_BASE 0x4490000ull\n#define DCORE2_HMMU1_MMU_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_MMU_SECTION 0xE800\n#define mmDCORE2_HMMU1_MMU_SPECIAL_BASE 0x4490E80ull\n#define DCORE2_HMMU1_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU1_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HMMU1_STLB_BASE 0x4491000ull\n#define DCORE2_HMMU1_STLB_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_STLB_SECTION 0xE800\n#define mmDCORE2_HMMU1_STLB_SPECIAL_BASE 0x4491E80ull\n#define DCORE2_HMMU1_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU1_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE2_HMMU1_SCRAMB_OUT_BASE 0x4493000ull\n#define DCORE2_HMMU1_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE2_HMMU1_SCRAMB_OUT_SPECIAL_BASE 0x4493E80ull\n#define DCORE2_HMMU1_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU1_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HMMU1_MSTR_IF_RR_SHRD_HBW_BASE 0x4494000ull\n#define DCORE2_HMMU1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_HMMU1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_HMMU1_MSTR_IF_RR_PRVT_HBW_BASE 0x4494200ull\n#define DCORE2_HMMU1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_HMMU1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_HMMU1_MSTR_IF_RR_SHRD_LBW_BASE 0x4494400ull\n#define DCORE2_HMMU1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_HMMU1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_HMMU1_MSTR_IF_RR_PRVT_LBW_BASE 0x4494600ull\n#define DCORE2_HMMU1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_HMMU1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_HMMU1_MSTR_IF_E2E_CRDT_BASE 0x4494800ull\n#define DCORE2_HMMU1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_HMMU1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_HMMU1_MSTR_IF_AXUSER_BASE 0x4494A80ull\n#define DCORE2_HMMU1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_HMMU1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_HMMU1_MSTR_IF_DBG_HBW_BASE 0x4494B00ull\n#define DCORE2_HMMU1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_HMMU1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_HMMU1_MSTR_IF_DBG_LBW_BASE 0x4494B80ull\n#define DCORE2_HMMU1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_HMMU1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_HMMU1_MSTR_IF_CORE_HBW_BASE 0x4494C00ull\n#define DCORE2_HMMU1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_HMMU1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_HMMU1_MSTR_IF_CORE_LBW_BASE 0x4494D80ull\n#define DCORE2_HMMU1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_HMMU1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_HMMU1_MSTR_IF_SPECIAL_BASE 0x4494E80ull\n#define DCORE2_HMMU1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU1_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE2_HMMU2_MMU_BASE 0x44A0000ull\n#define DCORE2_HMMU2_MMU_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_MMU_SECTION 0xE800\n#define mmDCORE2_HMMU2_MMU_SPECIAL_BASE 0x44A0E80ull\n#define DCORE2_HMMU2_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU2_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HMMU2_STLB_BASE 0x44A1000ull\n#define DCORE2_HMMU2_STLB_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_STLB_SECTION 0xE800\n#define mmDCORE2_HMMU2_STLB_SPECIAL_BASE 0x44A1E80ull\n#define DCORE2_HMMU2_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU2_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE2_HMMU2_SCRAMB_OUT_BASE 0x44A3000ull\n#define DCORE2_HMMU2_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE2_HMMU2_SCRAMB_OUT_SPECIAL_BASE 0x44A3E80ull\n#define DCORE2_HMMU2_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU2_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HMMU2_MSTR_IF_RR_SHRD_HBW_BASE 0x44A4000ull\n#define DCORE2_HMMU2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_HMMU2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_HMMU2_MSTR_IF_RR_PRVT_HBW_BASE 0x44A4200ull\n#define DCORE2_HMMU2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_HMMU2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_HMMU2_MSTR_IF_RR_SHRD_LBW_BASE 0x44A4400ull\n#define DCORE2_HMMU2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_HMMU2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_HMMU2_MSTR_IF_RR_PRVT_LBW_BASE 0x44A4600ull\n#define DCORE2_HMMU2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_HMMU2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_HMMU2_MSTR_IF_E2E_CRDT_BASE 0x44A4800ull\n#define DCORE2_HMMU2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_HMMU2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_HMMU2_MSTR_IF_AXUSER_BASE 0x44A4A80ull\n#define DCORE2_HMMU2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_HMMU2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_HMMU2_MSTR_IF_DBG_HBW_BASE 0x44A4B00ull\n#define DCORE2_HMMU2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_HMMU2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_HMMU2_MSTR_IF_DBG_LBW_BASE 0x44A4B80ull\n#define DCORE2_HMMU2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_HMMU2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_HMMU2_MSTR_IF_CORE_HBW_BASE 0x44A4C00ull\n#define DCORE2_HMMU2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_HMMU2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_HMMU2_MSTR_IF_CORE_LBW_BASE 0x44A4D80ull\n#define DCORE2_HMMU2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_HMMU2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_HMMU2_MSTR_IF_SPECIAL_BASE 0x44A4E80ull\n#define DCORE2_HMMU2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU2_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE2_HMMU3_MMU_BASE 0x44B0000ull\n#define DCORE2_HMMU3_MMU_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_MMU_SECTION 0xE800\n#define mmDCORE2_HMMU3_MMU_SPECIAL_BASE 0x44B0E80ull\n#define DCORE2_HMMU3_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU3_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HMMU3_STLB_BASE 0x44B1000ull\n#define DCORE2_HMMU3_STLB_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_STLB_SECTION 0xE800\n#define mmDCORE2_HMMU3_STLB_SPECIAL_BASE 0x44B1E80ull\n#define DCORE2_HMMU3_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU3_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE2_HMMU3_SCRAMB_OUT_BASE 0x44B3000ull\n#define DCORE2_HMMU3_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE2_HMMU3_SCRAMB_OUT_SPECIAL_BASE 0x44B3E80ull\n#define DCORE2_HMMU3_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU3_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HMMU3_MSTR_IF_RR_SHRD_HBW_BASE 0x44B4000ull\n#define DCORE2_HMMU3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_HMMU3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_HMMU3_MSTR_IF_RR_PRVT_HBW_BASE 0x44B4200ull\n#define DCORE2_HMMU3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_HMMU3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_HMMU3_MSTR_IF_RR_SHRD_LBW_BASE 0x44B4400ull\n#define DCORE2_HMMU3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_HMMU3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_HMMU3_MSTR_IF_RR_PRVT_LBW_BASE 0x44B4600ull\n#define DCORE2_HMMU3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_HMMU3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_HMMU3_MSTR_IF_E2E_CRDT_BASE 0x44B4800ull\n#define DCORE2_HMMU3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_HMMU3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_HMMU3_MSTR_IF_AXUSER_BASE 0x44B4A80ull\n#define DCORE2_HMMU3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_HMMU3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_HMMU3_MSTR_IF_DBG_HBW_BASE 0x44B4B00ull\n#define DCORE2_HMMU3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_HMMU3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_HMMU3_MSTR_IF_DBG_LBW_BASE 0x44B4B80ull\n#define DCORE2_HMMU3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_HMMU3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_HMMU3_MSTR_IF_CORE_HBW_BASE 0x44B4C00ull\n#define DCORE2_HMMU3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_HMMU3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_HMMU3_MSTR_IF_CORE_LBW_BASE 0x44B4D80ull\n#define DCORE2_HMMU3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_HMMU3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_HMMU3_MSTR_IF_SPECIAL_BASE 0x44B4E80ull\n#define DCORE2_HMMU3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HMMU3_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE2_MME_QM_ARC_DCCM_BASE 0x44C0000ull\n#define DCORE2_MME_QM_ARC_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_MME_QM_ARC_DCCM_SECTION 0x8000\n#define mmDCORE2_MME_QM_ARC_AUX_BASE 0x44C8000ull\n#define DCORE2_MME_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE2_MME_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE2_MME_QM_ARC_AUX_SPECIAL_BASE 0x44C8E80ull\n#define DCORE2_MME_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_QM_ARC_AUX_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_QM_ARC_DUP_ENG_BASE 0x44C9000ull\n#define DCORE2_MME_QM_ARC_DUP_ENG_MAX_OFFSET 0x1000\n#define DCORE2_MME_QM_ARC_DUP_ENG_SECTION 0x9000\n#define mmDCORE2_MME_QM_ARC_DUP_ENG_AXUSER_BASE 0x44C9900ull\n#define DCORE2_MME_QM_ARC_DUP_ENG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_QM_ARC_DUP_ENG_AXUSER_SECTION 0x5800\n#define mmDCORE2_MME_QM_ARC_DUP_ENG_SPECIAL_BASE 0x44C9E80ull\n#define DCORE2_MME_QM_ARC_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_QM_ARC_DUP_ENG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_QM_BASE 0x44CA000ull\n#define DCORE2_MME_QM_MAX_OFFSET 0x1000\n#define DCORE2_MME_QM_SECTION 0x9000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR0_BASE 0x44CA900ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR1_BASE 0x44CA908ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR2_BASE 0x44CA910ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR3_BASE 0x44CA918ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR4_BASE 0x44CA920ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR5_BASE 0x44CA928ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR6_BASE 0x44CA930ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR7_BASE 0x44CA938ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR8_BASE 0x44CA940ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR9_BASE 0x44CA948ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR10_BASE 0x44CA950ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR11_BASE 0x44CA958ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR12_BASE 0x44CA960ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR13_BASE 0x44CA968ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR14_BASE 0x44CA970ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_MME_QM_QMAN_WR64_BASE_ADDR15_BASE 0x44CA978ull\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_MME_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_MME_QM_AXUSER_SECURED_BASE 0x44CAB00ull\n#define DCORE2_MME_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_MME_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_MME_QM_AXUSER_NONSECURED_BASE 0x44CAB80ull\n#define DCORE2_MME_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_MME_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_MME_QM_DBG_HBW_BASE 0x44CAC00ull\n#define DCORE2_MME_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_MME_QM_DBG_LBW_BASE 0x44CAC80ull\n#define DCORE2_MME_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_MME_QM_CGM_BASE 0x44CAD80ull\n#define DCORE2_MME_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_MME_QM_CGM_SECTION 0x1000\n#define mmDCORE2_MME_QM_SPECIAL_BASE 0x44CAE80ull\n#define DCORE2_MME_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_LO_BASE 0x44CB000ull\n#define DCORE2_MME_CTRL_LO_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_LO_SECTION 0x8000\n#define mmDCORE2_MME_CTRL_LO_ARCH_BASE_ADDR_BASE 0x44CB008ull\n#define DCORE2_MME_CTRL_LO_ARCH_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE2_MME_CTRL_LO_ARCH_BASE_ADDR_SECTION 0x2000\n#define mmDCORE2_MME_CTRL_LO_ARCH_NON_TENSOR_START_BASE 0x44CB028ull\n#define DCORE2_MME_CTRL_LO_ARCH_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE2_MME_CTRL_LO_ARCH_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_LO_ARCH_TENSOR_A_BASE 0x44CB040ull\n#define DCORE2_MME_CTRL_LO_ARCH_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_LO_ARCH_TENSOR_A_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_LO_ARCH_TENSOR_B_BASE 0x44CB098ull\n#define DCORE2_MME_CTRL_LO_ARCH_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_LO_ARCH_TENSOR_B_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_LO_ARCH_TENSOR_COUT_BASE 0x44CB0F0ull\n#define DCORE2_MME_CTRL_LO_ARCH_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_LO_ARCH_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_BASE 0x44CB15Cull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_BASE 0x44CB170ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_BASE 0x44CB184ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_BASE 0x44CB198ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_BASE 0x44CB1ACull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_BASE 0x44CB1C0ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_BASE 0x44CB1D4ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_BASE 0x44CB1E8ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_BASE 0x44CB1FCull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_BASE 0x44CB210ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_BASE 0x44CB22Cull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_BASE 0x44CB240ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_BASE 0x44CB254ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_BASE 0x44CB268ull\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_LO_ARCH_NON_TENSOR_END_BASE 0x44CB280ull\n#define DCORE2_MME_CTRL_LO_ARCH_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE2_MME_CTRL_LO_ARCH_NON_TENSOR_END_SECTION 0xB800\n#define mmDCORE2_MME_CTRL_LO_MME_AXUSER_BASE 0x44CBE00ull\n#define DCORE2_MME_CTRL_LO_MME_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_CTRL_LO_MME_AXUSER_SECTION 0x8000\n#define mmDCORE2_MME_CTRL_LO_SPECIAL_BASE 0x44CBE80ull\n#define DCORE2_MME_CTRL_LO_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_CTRL_LO_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_HI_BASE 0x44CC000ull\n#define DCORE2_MME_CTRL_HI_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_HI_SECTION 0x8000\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_BASE_ADDR_BASE 0x44CC008ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE2_MME_CTRL_HI_SHADOW_0_BASE_ADDR_SECTION 0x2000\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_BASE 0x44CC028ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE2_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_TENSOR_A_BASE 0x44CC040ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_0_TENSOR_A_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_TENSOR_B_BASE 0x44CC098ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_0_TENSOR_B_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_BASE 0x44CC0F0ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_BASE 0x44CC15Cull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_BASE 0x44CC170ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_BASE 0x44CC184ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_BASE 0x44CC198ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_BASE 0x44CC1ACull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_BASE 0x44CC1C0ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_BASE 0x44CC1D4ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_BASE 0x44CC1E8ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_BASE 0x44CC1FCull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_BASE 0x44CC210ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_BASE 0x44CC22Cull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_BASE 0x44CC240ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_BASE 0x44CC254ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_BASE 0x44CC268ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_BASE 0x44CC280ull\n#define DCORE2_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE2_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_BASE_ADDR_BASE 0x44CC308ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE2_MME_CTRL_HI_SHADOW_1_BASE_ADDR_SECTION 0x2000\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_BASE 0x44CC328ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE2_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_TENSOR_A_BASE 0x44CC340ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_1_TENSOR_A_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_TENSOR_B_BASE 0x44CC398ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_1_TENSOR_B_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_BASE 0x44CC3F0ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_BASE 0x44CC45Cull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_BASE 0x44CC470ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_BASE 0x44CC484ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_BASE 0x44CC498ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_BASE 0x44CC4ACull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_BASE 0x44CC4C0ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_BASE 0x44CC4D4ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_BASE 0x44CC4E8ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_BASE 0x44CC4FCull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_BASE 0x44CC510ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_BASE 0x44CC52Cull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_BASE 0x44CC540ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_BASE 0x44CC554ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_BASE 0x44CC568ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_BASE 0x44CC580ull\n#define DCORE2_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE2_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_BASE_ADDR_BASE 0x44CC608ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE2_MME_CTRL_HI_SHADOW_2_BASE_ADDR_SECTION 0x2000\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_BASE 0x44CC628ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE2_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_TENSOR_A_BASE 0x44CC640ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_2_TENSOR_A_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_TENSOR_B_BASE 0x44CC698ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_2_TENSOR_B_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_BASE 0x44CC6F0ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_BASE 0x44CC75Cull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_BASE 0x44CC770ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_BASE 0x44CC784ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_BASE 0x44CC798ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_BASE 0x44CC7ACull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_BASE 0x44CC7C0ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_BASE 0x44CC7D4ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_BASE 0x44CC7E8ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_BASE 0x44CC7FCull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_BASE 0x44CC810ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_BASE 0x44CC82Cull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_BASE 0x44CC840ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_BASE 0x44CC854ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_BASE 0x44CC868ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_BASE 0x44CC880ull\n#define DCORE2_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE2_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_BASE_ADDR_BASE 0x44CC908ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE2_MME_CTRL_HI_SHADOW_3_BASE_ADDR_SECTION 0x2000\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_BASE 0x44CC928ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE2_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_TENSOR_A_BASE 0x44CC940ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_3_TENSOR_A_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_TENSOR_B_BASE 0x44CC998ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_3_TENSOR_B_SECTION 0x5800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_BASE 0x44CC9F0ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_BASE 0x44CCA5Cull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_BASE 0x44CCA70ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_BASE 0x44CCA84ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_BASE 0x44CCA98ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_BASE 0x44CCAACull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_BASE 0x44CCAC0ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_BASE 0x44CCAD4ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_BASE 0x44CCAE8ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_BASE 0x44CCAFCull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_BASE 0x44CCB10ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_BASE 0x44CCB2Cull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_BASE 0x44CCB40ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_BASE 0x44CCB54ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_BASE 0x44CCB68ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_BASE 0x44CCB80ull\n#define DCORE2_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE2_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_SECTION 0x3000\n#define mmDCORE2_MME_CTRL_HI_SPECIAL_BASE 0x44CCE80ull\n#define DCORE2_MME_CTRL_HI_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_CTRL_HI_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_EU_BIST_BASE 0x44CD000ull\n#define DCORE2_MME_EU_BIST_MAX_OFFSET 0x1000\n#define DCORE2_MME_EU_BIST_SECTION 0xE800\n#define mmDCORE2_MME_EU_BIST_SPECIAL_BASE 0x44CDE80ull\n#define DCORE2_MME_EU_BIST_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_EU_BIST_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_MSTR_IF_RR_SHRD_HBW_BASE 0x44CE000ull\n#define DCORE2_MME_CTRL_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_CTRL_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_MME_CTRL_MSTR_IF_RR_PRVT_HBW_BASE 0x44CE200ull\n#define DCORE2_MME_CTRL_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_CTRL_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_MME_CTRL_MSTR_IF_RR_SHRD_LBW_BASE 0x44CE400ull\n#define DCORE2_MME_CTRL_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_CTRL_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_MME_CTRL_MSTR_IF_RR_PRVT_LBW_BASE 0x44CE600ull\n#define DCORE2_MME_CTRL_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_CTRL_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_MME_CTRL_MSTR_IF_E2E_CRDT_BASE 0x44CE800ull\n#define DCORE2_MME_CTRL_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_MME_CTRL_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_MME_CTRL_MSTR_IF_AXUSER_BASE 0x44CEA80ull\n#define DCORE2_MME_CTRL_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_CTRL_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_MME_CTRL_MSTR_IF_DBG_HBW_BASE 0x44CEB00ull\n#define DCORE2_MME_CTRL_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_MME_CTRL_MSTR_IF_DBG_LBW_BASE 0x44CEB80ull\n#define DCORE2_MME_CTRL_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_CTRL_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_MME_CTRL_MSTR_IF_CORE_HBW_BASE 0x44CEC00ull\n#define DCORE2_MME_CTRL_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_MME_CTRL_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_MME_CTRL_MSTR_IF_CORE_LBW_BASE 0x44CED80ull\n#define DCORE2_MME_CTRL_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_MME_CTRL_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_MSTR_IF_SPECIAL_BASE 0x44CEE80ull\n#define DCORE2_MME_CTRL_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_CTRL_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_QM_ARC_ACP_ENG_BASE 0x44CF000ull\n#define DCORE2_MME_QM_ARC_ACP_ENG_MAX_OFFSET 0x1000\n#define DCORE2_MME_QM_ARC_ACP_ENG_SECTION 0xE800\n#define mmDCORE2_MME_QM_ARC_ACP_ENG_SPECIAL_BASE 0x44CFE80ull\n#define DCORE2_MME_QM_ARC_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_QM_ARC_ACP_ENG_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_SBTE0_BASE 0x44D0000ull\n#define DCORE2_MME_SBTE0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE0_SECTION 0xE800\n#define mmDCORE2_MME_SBTE0_SPECIAL_BASE 0x44D0E80ull\n#define DCORE2_MME_SBTE0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE0_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_BASE 0x44D1000ull\n#define DCORE2_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_BASE 0x44D1200ull\n#define DCORE2_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_BASE 0x44D1400ull\n#define DCORE2_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_BASE 0x44D1600ull\n#define DCORE2_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE0_MSTR_IF_E2E_CRDT_BASE 0x44D1800ull\n#define DCORE2_MME_SBTE0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_MME_SBTE0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_MME_SBTE0_MSTR_IF_AXUSER_BASE 0x44D1A80ull\n#define DCORE2_MME_SBTE0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_SBTE0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_MME_SBTE0_MSTR_IF_DBG_HBW_BASE 0x44D1B00ull\n#define DCORE2_MME_SBTE0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE0_MSTR_IF_DBG_LBW_BASE 0x44D1B80ull\n#define DCORE2_MME_SBTE0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE0_MSTR_IF_CORE_HBW_BASE 0x44D1C00ull\n#define DCORE2_MME_SBTE0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_MME_SBTE0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_MME_SBTE0_MSTR_IF_CORE_LBW_BASE 0x44D1D80ull\n#define DCORE2_MME_SBTE0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_MME_SBTE0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_MME_SBTE0_MSTR_IF_SPECIAL_BASE 0x44D1E80ull\n#define DCORE2_MME_SBTE0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE0_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE2_MME_SBTE1_BASE 0x44D8000ull\n#define DCORE2_MME_SBTE1_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE1_SECTION 0xE800\n#define mmDCORE2_MME_SBTE1_SPECIAL_BASE 0x44D8E80ull\n#define DCORE2_MME_SBTE1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE1_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_BASE 0x44D9000ull\n#define DCORE2_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_BASE 0x44D9200ull\n#define DCORE2_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_BASE 0x44D9400ull\n#define DCORE2_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_BASE 0x44D9600ull\n#define DCORE2_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE1_MSTR_IF_E2E_CRDT_BASE 0x44D9800ull\n#define DCORE2_MME_SBTE1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_MME_SBTE1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_MME_SBTE1_MSTR_IF_AXUSER_BASE 0x44D9A80ull\n#define DCORE2_MME_SBTE1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_SBTE1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_MME_SBTE1_MSTR_IF_DBG_HBW_BASE 0x44D9B00ull\n#define DCORE2_MME_SBTE1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE1_MSTR_IF_DBG_LBW_BASE 0x44D9B80ull\n#define DCORE2_MME_SBTE1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE1_MSTR_IF_CORE_HBW_BASE 0x44D9C00ull\n#define DCORE2_MME_SBTE1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_MME_SBTE1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_MME_SBTE1_MSTR_IF_CORE_LBW_BASE 0x44D9D80ull\n#define DCORE2_MME_SBTE1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_MME_SBTE1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_MME_SBTE1_MSTR_IF_SPECIAL_BASE 0x44D9E80ull\n#define DCORE2_MME_SBTE1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE1_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE2_MME_SBTE2_BASE 0x44E0000ull\n#define DCORE2_MME_SBTE2_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE2_SECTION 0xE800\n#define mmDCORE2_MME_SBTE2_SPECIAL_BASE 0x44E0E80ull\n#define DCORE2_MME_SBTE2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE2_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_BASE 0x44E1000ull\n#define DCORE2_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_BASE 0x44E1200ull\n#define DCORE2_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_BASE 0x44E1400ull\n#define DCORE2_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_BASE 0x44E1600ull\n#define DCORE2_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE2_MSTR_IF_E2E_CRDT_BASE 0x44E1800ull\n#define DCORE2_MME_SBTE2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_MME_SBTE2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_MME_SBTE2_MSTR_IF_AXUSER_BASE 0x44E1A80ull\n#define DCORE2_MME_SBTE2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_SBTE2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_MME_SBTE2_MSTR_IF_DBG_HBW_BASE 0x44E1B00ull\n#define DCORE2_MME_SBTE2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE2_MSTR_IF_DBG_LBW_BASE 0x44E1B80ull\n#define DCORE2_MME_SBTE2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE2_MSTR_IF_CORE_HBW_BASE 0x44E1C00ull\n#define DCORE2_MME_SBTE2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_MME_SBTE2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_MME_SBTE2_MSTR_IF_CORE_LBW_BASE 0x44E1D80ull\n#define DCORE2_MME_SBTE2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_MME_SBTE2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_MME_SBTE2_MSTR_IF_SPECIAL_BASE 0x44E1E80ull\n#define DCORE2_MME_SBTE2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE2_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE2_MME_SBTE3_BASE 0x44E8000ull\n#define DCORE2_MME_SBTE3_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE3_SECTION 0xE800\n#define mmDCORE2_MME_SBTE3_SPECIAL_BASE 0x44E8E80ull\n#define DCORE2_MME_SBTE3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_BASE 0x44E9000ull\n#define DCORE2_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_BASE 0x44E9200ull\n#define DCORE2_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_BASE 0x44E9400ull\n#define DCORE2_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_BASE 0x44E9600ull\n#define DCORE2_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE3_MSTR_IF_E2E_CRDT_BASE 0x44E9800ull\n#define DCORE2_MME_SBTE3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_MME_SBTE3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_MME_SBTE3_MSTR_IF_AXUSER_BASE 0x44E9A80ull\n#define DCORE2_MME_SBTE3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_SBTE3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_MME_SBTE3_MSTR_IF_DBG_HBW_BASE 0x44E9B00ull\n#define DCORE2_MME_SBTE3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE3_MSTR_IF_DBG_LBW_BASE 0x44E9B80ull\n#define DCORE2_MME_SBTE3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE3_MSTR_IF_CORE_HBW_BASE 0x44E9C00ull\n#define DCORE2_MME_SBTE3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_MME_SBTE3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_MME_SBTE3_MSTR_IF_CORE_LBW_BASE 0x44E9D80ull\n#define DCORE2_MME_SBTE3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_MME_SBTE3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_MME_SBTE3_MSTR_IF_SPECIAL_BASE 0x44E9E80ull\n#define DCORE2_MME_SBTE3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE3_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE2_MME_SBTE4_BASE 0x44F0000ull\n#define DCORE2_MME_SBTE4_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE4_SECTION 0xE800\n#define mmDCORE2_MME_SBTE4_SPECIAL_BASE 0x44F0E80ull\n#define DCORE2_MME_SBTE4_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE4_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_BASE 0x44F1000ull\n#define DCORE2_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_BASE 0x44F1200ull\n#define DCORE2_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_BASE 0x44F1400ull\n#define DCORE2_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_BASE 0x44F1600ull\n#define DCORE2_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_MME_SBTE4_MSTR_IF_E2E_CRDT_BASE 0x44F1800ull\n#define DCORE2_MME_SBTE4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_MME_SBTE4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_MME_SBTE4_MSTR_IF_AXUSER_BASE 0x44F1A80ull\n#define DCORE2_MME_SBTE4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_SBTE4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_MME_SBTE4_MSTR_IF_DBG_HBW_BASE 0x44F1B00ull\n#define DCORE2_MME_SBTE4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE4_MSTR_IF_DBG_LBW_BASE 0x44F1B80ull\n#define DCORE2_MME_SBTE4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_SBTE4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_MME_SBTE4_MSTR_IF_CORE_HBW_BASE 0x44F1C00ull\n#define DCORE2_MME_SBTE4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_MME_SBTE4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_MME_SBTE4_MSTR_IF_CORE_LBW_BASE 0x44F1D80ull\n#define DCORE2_MME_SBTE4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_MME_SBTE4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_MME_SBTE4_MSTR_IF_SPECIAL_BASE 0x44F1E80ull\n#define DCORE2_MME_SBTE4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_SBTE4_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE2_MME_ACC_BASE 0x44F8000ull\n#define DCORE2_MME_ACC_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_SECTION 0xE800\n#define mmDCORE2_MME_ACC_SPECIAL_BASE 0x44F8E80ull\n#define DCORE2_MME_ACC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_ACC_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_WB0_MSTR_IF_RR_SHRD_HBW_BASE 0x44F9000ull\n#define DCORE2_MME_WB0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_WB0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_MME_WB0_MSTR_IF_RR_PRVT_HBW_BASE 0x44F9200ull\n#define DCORE2_MME_WB0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_WB0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_MME_WB0_MSTR_IF_RR_SHRD_LBW_BASE 0x44F9400ull\n#define DCORE2_MME_WB0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_WB0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_MME_WB0_MSTR_IF_RR_PRVT_LBW_BASE 0x44F9600ull\n#define DCORE2_MME_WB0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_WB0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_MME_WB0_MSTR_IF_E2E_CRDT_BASE 0x44F9800ull\n#define DCORE2_MME_WB0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_MME_WB0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_MME_WB0_MSTR_IF_AXUSER_BASE 0x44F9A80ull\n#define DCORE2_MME_WB0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_WB0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_MME_WB0_MSTR_IF_DBG_HBW_BASE 0x44F9B00ull\n#define DCORE2_MME_WB0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_WB0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_MME_WB0_MSTR_IF_DBG_LBW_BASE 0x44F9B80ull\n#define DCORE2_MME_WB0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_WB0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_MME_WB0_MSTR_IF_CORE_HBW_BASE 0x44F9C00ull\n#define DCORE2_MME_WB0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_MME_WB0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_MME_WB0_MSTR_IF_CORE_LBW_BASE 0x44F9D80ull\n#define DCORE2_MME_WB0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_MME_WB0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_MME_WB0_MSTR_IF_SPECIAL_BASE 0x44F9E80ull\n#define DCORE2_MME_WB0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_WB0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_MME_WB1_MSTR_IF_RR_SHRD_HBW_BASE 0x44FA000ull\n#define DCORE2_MME_WB1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_WB1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_MME_WB1_MSTR_IF_RR_PRVT_HBW_BASE 0x44FA200ull\n#define DCORE2_MME_WB1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_MME_WB1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_MME_WB1_MSTR_IF_RR_SHRD_LBW_BASE 0x44FA400ull\n#define DCORE2_MME_WB1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_WB1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_MME_WB1_MSTR_IF_RR_PRVT_LBW_BASE 0x44FA600ull\n#define DCORE2_MME_WB1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_MME_WB1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_MME_WB1_MSTR_IF_E2E_CRDT_BASE 0x44FA800ull\n#define DCORE2_MME_WB1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_MME_WB1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_MME_WB1_MSTR_IF_AXUSER_BASE 0x44FAA80ull\n#define DCORE2_MME_WB1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_MME_WB1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_MME_WB1_MSTR_IF_DBG_HBW_BASE 0x44FAB00ull\n#define DCORE2_MME_WB1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_WB1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_MME_WB1_MSTR_IF_DBG_LBW_BASE 0x44FAB80ull\n#define DCORE2_MME_WB1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_MME_WB1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_MME_WB1_MSTR_IF_CORE_HBW_BASE 0x44FAC00ull\n#define DCORE2_MME_WB1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_MME_WB1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_MME_WB1_MSTR_IF_CORE_LBW_BASE 0x44FAD80ull\n#define DCORE2_MME_WB1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_MME_WB1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_MME_WB1_MSTR_IF_SPECIAL_BASE 0x44FAE80ull\n#define DCORE2_MME_WB1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_MME_WB1_MSTR_IF_SPECIAL_SECTION 0x5180\n#define mmDCORE2_SYNC_MNGR_OBJS_BASE 0x4500000ull\n#define DCORE2_SYNC_MNGR_OBJS_MAX_OFFSET 0x15A00\n#define DCORE2_SYNC_MNGR_OBJS_SECTION 0x1E000\n#define mmDCORE2_SYNC_MNGR_GLBL_BASE 0x451E000ull\n#define DCORE2_SYNC_MNGR_GLBL_MAX_OFFSET 0x1000\n#define DCORE2_SYNC_MNGR_GLBL_SECTION 0xE800\n#define mmDCORE2_SYNC_MNGR_GLBL_SPECIAL_BASE 0x451EE80ull\n#define DCORE2_SYNC_MNGR_GLBL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SYNC_MNGR_GLBL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_BASE 0x451F000ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_BASE 0x451F200ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_BASE 0x451F400ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_BASE 0x451F600ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_E2E_CRDT_BASE 0x451F800ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_SYNC_MNGR_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_AXUSER_BASE 0x451FA80ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_SYNC_MNGR_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_DBG_HBW_BASE 0x451FB00ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_SYNC_MNGR_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_DBG_LBW_BASE 0x451FB80ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_SYNC_MNGR_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_CORE_HBW_BASE 0x451FC00ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_SYNC_MNGR_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_CORE_LBW_BASE 0x451FD80ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_SYNC_MNGR_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_SYNC_MNGR_MSTR_IF_SPECIAL_BASE 0x451FE80ull\n#define DCORE2_SYNC_MNGR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SYNC_MNGR_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HIF0_BASE 0x4520000ull\n#define DCORE2_HIF0_MAX_OFFSET 0x1000\n#define DCORE2_HIF0_SECTION 0xE800\n#define mmDCORE2_HIF0_SPECIAL_BASE 0x4520E80ull\n#define DCORE2_HIF0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HIF0_SPECIAL_SECTION 0x3180\n#define mmDCORE2_HIF1_BASE 0x4524000ull\n#define DCORE2_HIF1_MAX_OFFSET 0x1000\n#define DCORE2_HIF1_SECTION 0xE800\n#define mmDCORE2_HIF1_SPECIAL_BASE 0x4524E80ull\n#define DCORE2_HIF1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HIF1_SPECIAL_SECTION 0x3180\n#define mmDCORE2_HIF2_BASE 0x4528000ull\n#define DCORE2_HIF2_MAX_OFFSET 0x1000\n#define DCORE2_HIF2_SECTION 0xE800\n#define mmDCORE2_HIF2_SPECIAL_BASE 0x4528E80ull\n#define DCORE2_HIF2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HIF2_SPECIAL_SECTION 0x3180\n#define mmDCORE2_HIF3_BASE 0x452C000ull\n#define DCORE2_HIF3_MAX_OFFSET 0x1000\n#define DCORE2_HIF3_SECTION 0xE800\n#define mmDCORE2_HIF3_SPECIAL_BASE 0x452CE80ull\n#define DCORE2_HIF3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HIF3_SPECIAL_SECTION 0x13180\n#define mmDCORE2_RTR0_CTRL_BASE 0x4540000ull\n#define DCORE2_RTR0_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_RTR0_CTRL_SECTION 0xE800\n#define mmDCORE2_RTR0_CTRL_SPECIAL_BASE 0x4540E80ull\n#define DCORE2_RTR0_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR0_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR0_H3_BASE 0x4541000ull\n#define DCORE2_RTR0_H3_MAX_OFFSET 0x1000\n#define DCORE2_RTR0_H3_SECTION 0xE800\n#define mmDCORE2_RTR0_H3_SPECIAL_BASE 0x4541E80ull\n#define DCORE2_RTR0_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR0_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR0_MSTR_IF_RR_SHRD_HBW_BASE 0x4542000ull\n#define DCORE2_RTR0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_RTR0_MSTR_IF_RR_PRVT_HBW_BASE 0x4542200ull\n#define DCORE2_RTR0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_RTR0_MSTR_IF_RR_SHRD_LBW_BASE 0x4542400ull\n#define DCORE2_RTR0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_RTR0_MSTR_IF_RR_PRVT_LBW_BASE 0x4542600ull\n#define DCORE2_RTR0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_RTR0_MSTR_IF_E2E_CRDT_BASE 0x4542800ull\n#define DCORE2_RTR0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_RTR0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_RTR0_MSTR_IF_AXUSER_BASE 0x4542A80ull\n#define DCORE2_RTR0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_RTR0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_RTR0_MSTR_IF_DBG_HBW_BASE 0x4542B00ull\n#define DCORE2_RTR0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_RTR0_MSTR_IF_DBG_LBW_BASE 0x4542B80ull\n#define DCORE2_RTR0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_RTR0_MSTR_IF_CORE_HBW_BASE 0x4542C00ull\n#define DCORE2_RTR0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_RTR0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_RTR0_MSTR_IF_CORE_LBW_BASE 0x4542D80ull\n#define DCORE2_RTR0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_RTR0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_RTR0_MSTR_IF_SPECIAL_BASE 0x4542E80ull\n#define DCORE2_RTR0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR0_ADD_DEC_HBW_BASE 0x4543000ull\n#define DCORE2_RTR0_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE2_RTR0_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE2_RTR0_ADD_DEC_LBW_BASE 0x4543400ull\n#define DCORE2_RTR0_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE2_RTR0_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE2_RTR0_ADD_DEC_SPECIAL_BASE 0x4543E80ull\n#define DCORE2_RTR0_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR0_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR0_BASE 0x4544000ull\n#define DCORE2_RTR0_MAX_OFFSET 0x1000\n#define DCORE2_RTR0_SECTION 0x3000\n#define mmDCORE2_RTR0_HBW_RD_RQ_LL_STAT_BASE 0x4544300ull\n#define DCORE2_RTR0_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR0_HBW_RD_RS_LL_STAT_BASE 0x4544340ull\n#define DCORE2_RTR0_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR0_HBW_WR_RQ_LL_STAT_BASE 0x4544380ull\n#define DCORE2_RTR0_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR0_HBW_WR_RS_LL_STAT_BASE 0x45443C0ull\n#define DCORE2_RTR0_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR0_LBW_RD_RQ_LL_STAT_BASE 0x4544400ull\n#define DCORE2_RTR0_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR0_LBW_RD_RS_LL_STAT_BASE 0x4544440ull\n#define DCORE2_RTR0_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR0_LBW_WR_RQ_LL_STAT_BASE 0x4544480ull\n#define DCORE2_RTR0_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR0_LBW_WR_RS_LL_STAT_BASE 0x45444C0ull\n#define DCORE2_RTR0_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR0_HBW_MFIFO_BASE 0x4544500ull\n#define DCORE2_RTR0_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE2_RTR0_E2E_RD_LL_STAT_BASE 0x4544540ull\n#define DCORE2_RTR0_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR0_E2E_WR_LL_STAT_BASE 0x4544580ull\n#define DCORE2_RTR0_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR0_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE2_RTR0_RTR_HBW_XACT_STAT_BASE 0x4544600ull\n#define DCORE2_RTR0_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR0_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR0_RTR_LBW_XACT_STAT_BASE 0x4544680ull\n#define DCORE2_RTR0_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR0_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR0_RTR_E2E_XACT_STAT_BASE 0x4544700ull\n#define DCORE2_RTR0_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR0_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE2_RTR0_SPECIAL_BASE 0x4544E80ull\n#define DCORE2_RTR0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR0_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR0_DBG_ADDR_BASE 0x4545000ull\n#define DCORE2_RTR0_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE2_RTR0_DBG_ADDR_SECTION 0xE800\n#define mmDCORE2_RTR0_DBG_ADDR_SPECIAL_BASE 0x4545E80ull\n#define DCORE2_RTR0_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR0_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE2_RTR1_CTRL_BASE 0x4548000ull\n#define DCORE2_RTR1_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_RTR1_CTRL_SECTION 0xE800\n#define mmDCORE2_RTR1_CTRL_SPECIAL_BASE 0x4548E80ull\n#define DCORE2_RTR1_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR1_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR1_H3_BASE 0x4549000ull\n#define DCORE2_RTR1_H3_MAX_OFFSET 0x1000\n#define DCORE2_RTR1_H3_SECTION 0xE800\n#define mmDCORE2_RTR1_H3_SPECIAL_BASE 0x4549E80ull\n#define DCORE2_RTR1_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR1_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR1_MSTR_IF_RR_SHRD_HBW_BASE 0x454A000ull\n#define DCORE2_RTR1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_RTR1_MSTR_IF_RR_PRVT_HBW_BASE 0x454A200ull\n#define DCORE2_RTR1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_RTR1_MSTR_IF_RR_SHRD_LBW_BASE 0x454A400ull\n#define DCORE2_RTR1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_RTR1_MSTR_IF_RR_PRVT_LBW_BASE 0x454A600ull\n#define DCORE2_RTR1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_RTR1_MSTR_IF_E2E_CRDT_BASE 0x454A800ull\n#define DCORE2_RTR1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_RTR1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_RTR1_MSTR_IF_AXUSER_BASE 0x454AA80ull\n#define DCORE2_RTR1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_RTR1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_RTR1_MSTR_IF_DBG_HBW_BASE 0x454AB00ull\n#define DCORE2_RTR1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_RTR1_MSTR_IF_DBG_LBW_BASE 0x454AB80ull\n#define DCORE2_RTR1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_RTR1_MSTR_IF_CORE_HBW_BASE 0x454AC00ull\n#define DCORE2_RTR1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_RTR1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_RTR1_MSTR_IF_CORE_LBW_BASE 0x454AD80ull\n#define DCORE2_RTR1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_RTR1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_RTR1_MSTR_IF_SPECIAL_BASE 0x454AE80ull\n#define DCORE2_RTR1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR1_ADD_DEC_HBW_BASE 0x454B000ull\n#define DCORE2_RTR1_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE2_RTR1_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE2_RTR1_ADD_DEC_LBW_BASE 0x454B400ull\n#define DCORE2_RTR1_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE2_RTR1_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE2_RTR1_ADD_DEC_SPECIAL_BASE 0x454BE80ull\n#define DCORE2_RTR1_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR1_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR1_BASE 0x454C000ull\n#define DCORE2_RTR1_MAX_OFFSET 0x1000\n#define DCORE2_RTR1_SECTION 0x3000\n#define mmDCORE2_RTR1_HBW_RD_RQ_LL_STAT_BASE 0x454C300ull\n#define DCORE2_RTR1_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR1_HBW_RD_RS_LL_STAT_BASE 0x454C340ull\n#define DCORE2_RTR1_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR1_HBW_WR_RQ_LL_STAT_BASE 0x454C380ull\n#define DCORE2_RTR1_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR1_HBW_WR_RS_LL_STAT_BASE 0x454C3C0ull\n#define DCORE2_RTR1_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR1_LBW_RD_RQ_LL_STAT_BASE 0x454C400ull\n#define DCORE2_RTR1_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR1_LBW_RD_RS_LL_STAT_BASE 0x454C440ull\n#define DCORE2_RTR1_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR1_LBW_WR_RQ_LL_STAT_BASE 0x454C480ull\n#define DCORE2_RTR1_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR1_LBW_WR_RS_LL_STAT_BASE 0x454C4C0ull\n#define DCORE2_RTR1_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR1_HBW_MFIFO_BASE 0x454C500ull\n#define DCORE2_RTR1_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE2_RTR1_E2E_RD_LL_STAT_BASE 0x454C540ull\n#define DCORE2_RTR1_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR1_E2E_WR_LL_STAT_BASE 0x454C580ull\n#define DCORE2_RTR1_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR1_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE2_RTR1_RTR_HBW_XACT_STAT_BASE 0x454C600ull\n#define DCORE2_RTR1_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR1_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR1_RTR_LBW_XACT_STAT_BASE 0x454C680ull\n#define DCORE2_RTR1_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR1_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR1_RTR_E2E_XACT_STAT_BASE 0x454C700ull\n#define DCORE2_RTR1_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR1_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE2_RTR1_SPECIAL_BASE 0x454CE80ull\n#define DCORE2_RTR1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR1_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR1_DBG_ADDR_BASE 0x454D000ull\n#define DCORE2_RTR1_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE2_RTR1_DBG_ADDR_SECTION 0xE800\n#define mmDCORE2_RTR1_DBG_ADDR_SPECIAL_BASE 0x454DE80ull\n#define DCORE2_RTR1_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR1_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE2_RTR2_CTRL_BASE 0x4550000ull\n#define DCORE2_RTR2_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_RTR2_CTRL_SECTION 0xE800\n#define mmDCORE2_RTR2_CTRL_SPECIAL_BASE 0x4550E80ull\n#define DCORE2_RTR2_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR2_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR2_H3_BASE 0x4551000ull\n#define DCORE2_RTR2_H3_MAX_OFFSET 0x1000\n#define DCORE2_RTR2_H3_SECTION 0xE800\n#define mmDCORE2_RTR2_H3_SPECIAL_BASE 0x4551E80ull\n#define DCORE2_RTR2_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR2_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR2_MSTR_IF_RR_SHRD_HBW_BASE 0x4552000ull\n#define DCORE2_RTR2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_RTR2_MSTR_IF_RR_PRVT_HBW_BASE 0x4552200ull\n#define DCORE2_RTR2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_RTR2_MSTR_IF_RR_SHRD_LBW_BASE 0x4552400ull\n#define DCORE2_RTR2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_RTR2_MSTR_IF_RR_PRVT_LBW_BASE 0x4552600ull\n#define DCORE2_RTR2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_RTR2_MSTR_IF_E2E_CRDT_BASE 0x4552800ull\n#define DCORE2_RTR2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_RTR2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_RTR2_MSTR_IF_AXUSER_BASE 0x4552A80ull\n#define DCORE2_RTR2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_RTR2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_RTR2_MSTR_IF_DBG_HBW_BASE 0x4552B00ull\n#define DCORE2_RTR2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_RTR2_MSTR_IF_DBG_LBW_BASE 0x4552B80ull\n#define DCORE2_RTR2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_RTR2_MSTR_IF_CORE_HBW_BASE 0x4552C00ull\n#define DCORE2_RTR2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_RTR2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_RTR2_MSTR_IF_CORE_LBW_BASE 0x4552D80ull\n#define DCORE2_RTR2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_RTR2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_RTR2_MSTR_IF_SPECIAL_BASE 0x4552E80ull\n#define DCORE2_RTR2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR2_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR2_ADD_DEC_HBW_BASE 0x4553000ull\n#define DCORE2_RTR2_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE2_RTR2_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE2_RTR2_ADD_DEC_LBW_BASE 0x4553400ull\n#define DCORE2_RTR2_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE2_RTR2_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE2_RTR2_ADD_DEC_SPECIAL_BASE 0x4553E80ull\n#define DCORE2_RTR2_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR2_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR2_BASE 0x4554000ull\n#define DCORE2_RTR2_MAX_OFFSET 0x1000\n#define DCORE2_RTR2_SECTION 0x3000\n#define mmDCORE2_RTR2_HBW_RD_RQ_LL_STAT_BASE 0x4554300ull\n#define DCORE2_RTR2_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR2_HBW_RD_RS_LL_STAT_BASE 0x4554340ull\n#define DCORE2_RTR2_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR2_HBW_WR_RQ_LL_STAT_BASE 0x4554380ull\n#define DCORE2_RTR2_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR2_HBW_WR_RS_LL_STAT_BASE 0x45543C0ull\n#define DCORE2_RTR2_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR2_LBW_RD_RQ_LL_STAT_BASE 0x4554400ull\n#define DCORE2_RTR2_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR2_LBW_RD_RS_LL_STAT_BASE 0x4554440ull\n#define DCORE2_RTR2_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR2_LBW_WR_RQ_LL_STAT_BASE 0x4554480ull\n#define DCORE2_RTR2_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR2_LBW_WR_RS_LL_STAT_BASE 0x45544C0ull\n#define DCORE2_RTR2_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR2_HBW_MFIFO_BASE 0x4554500ull\n#define DCORE2_RTR2_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE2_RTR2_E2E_RD_LL_STAT_BASE 0x4554540ull\n#define DCORE2_RTR2_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR2_E2E_WR_LL_STAT_BASE 0x4554580ull\n#define DCORE2_RTR2_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR2_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE2_RTR2_RTR_HBW_XACT_STAT_BASE 0x4554600ull\n#define DCORE2_RTR2_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR2_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR2_RTR_LBW_XACT_STAT_BASE 0x4554680ull\n#define DCORE2_RTR2_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR2_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR2_RTR_E2E_XACT_STAT_BASE 0x4554700ull\n#define DCORE2_RTR2_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR2_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE2_RTR2_SPECIAL_BASE 0x4554E80ull\n#define DCORE2_RTR2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR2_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR2_DBG_ADDR_BASE 0x4555000ull\n#define DCORE2_RTR2_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE2_RTR2_DBG_ADDR_SECTION 0xE800\n#define mmDCORE2_RTR2_DBG_ADDR_SPECIAL_BASE 0x4555E80ull\n#define DCORE2_RTR2_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR2_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE2_RTR3_CTRL_BASE 0x4558000ull\n#define DCORE2_RTR3_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_RTR3_CTRL_SECTION 0xE800\n#define mmDCORE2_RTR3_CTRL_SPECIAL_BASE 0x4558E80ull\n#define DCORE2_RTR3_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR3_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR3_H3_BASE 0x4559000ull\n#define DCORE2_RTR3_H3_MAX_OFFSET 0x1000\n#define DCORE2_RTR3_H3_SECTION 0xE800\n#define mmDCORE2_RTR3_H3_SPECIAL_BASE 0x4559E80ull\n#define DCORE2_RTR3_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR3_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR3_MSTR_IF_RR_SHRD_HBW_BASE 0x455A000ull\n#define DCORE2_RTR3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_RTR3_MSTR_IF_RR_PRVT_HBW_BASE 0x455A200ull\n#define DCORE2_RTR3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_RTR3_MSTR_IF_RR_SHRD_LBW_BASE 0x455A400ull\n#define DCORE2_RTR3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_RTR3_MSTR_IF_RR_PRVT_LBW_BASE 0x455A600ull\n#define DCORE2_RTR3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_RTR3_MSTR_IF_E2E_CRDT_BASE 0x455A800ull\n#define DCORE2_RTR3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_RTR3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_RTR3_MSTR_IF_AXUSER_BASE 0x455AA80ull\n#define DCORE2_RTR3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_RTR3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_RTR3_MSTR_IF_DBG_HBW_BASE 0x455AB00ull\n#define DCORE2_RTR3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_RTR3_MSTR_IF_DBG_LBW_BASE 0x455AB80ull\n#define DCORE2_RTR3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_RTR3_MSTR_IF_CORE_HBW_BASE 0x455AC00ull\n#define DCORE2_RTR3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_RTR3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_RTR3_MSTR_IF_CORE_LBW_BASE 0x455AD80ull\n#define DCORE2_RTR3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_RTR3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_RTR3_MSTR_IF_SPECIAL_BASE 0x455AE80ull\n#define DCORE2_RTR3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR3_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR3_ADD_DEC_HBW_BASE 0x455B000ull\n#define DCORE2_RTR3_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE2_RTR3_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE2_RTR3_ADD_DEC_LBW_BASE 0x455B400ull\n#define DCORE2_RTR3_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE2_RTR3_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE2_RTR3_ADD_DEC_SPECIAL_BASE 0x455BE80ull\n#define DCORE2_RTR3_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR3_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR3_BASE 0x455C000ull\n#define DCORE2_RTR3_MAX_OFFSET 0x1000\n#define DCORE2_RTR3_SECTION 0x3000\n#define mmDCORE2_RTR3_HBW_RD_RQ_LL_STAT_BASE 0x455C300ull\n#define DCORE2_RTR3_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR3_HBW_RD_RS_LL_STAT_BASE 0x455C340ull\n#define DCORE2_RTR3_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR3_HBW_WR_RQ_LL_STAT_BASE 0x455C380ull\n#define DCORE2_RTR3_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR3_HBW_WR_RS_LL_STAT_BASE 0x455C3C0ull\n#define DCORE2_RTR3_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR3_LBW_RD_RQ_LL_STAT_BASE 0x455C400ull\n#define DCORE2_RTR3_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR3_LBW_RD_RS_LL_STAT_BASE 0x455C440ull\n#define DCORE2_RTR3_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR3_LBW_WR_RQ_LL_STAT_BASE 0x455C480ull\n#define DCORE2_RTR3_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR3_LBW_WR_RS_LL_STAT_BASE 0x455C4C0ull\n#define DCORE2_RTR3_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR3_HBW_MFIFO_BASE 0x455C500ull\n#define DCORE2_RTR3_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE2_RTR3_E2E_RD_LL_STAT_BASE 0x455C540ull\n#define DCORE2_RTR3_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR3_E2E_WR_LL_STAT_BASE 0x455C580ull\n#define DCORE2_RTR3_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR3_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE2_RTR3_RTR_HBW_XACT_STAT_BASE 0x455C600ull\n#define DCORE2_RTR3_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR3_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR3_RTR_LBW_XACT_STAT_BASE 0x455C680ull\n#define DCORE2_RTR3_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR3_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR3_RTR_E2E_XACT_STAT_BASE 0x455C700ull\n#define DCORE2_RTR3_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR3_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE2_RTR3_SPECIAL_BASE 0x455CE80ull\n#define DCORE2_RTR3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR3_DBG_ADDR_BASE 0x455D000ull\n#define DCORE2_RTR3_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE2_RTR3_DBG_ADDR_SECTION 0xE800\n#define mmDCORE2_RTR3_DBG_ADDR_SPECIAL_BASE 0x455DE80ull\n#define DCORE2_RTR3_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR3_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE2_RTR4_CTRL_BASE 0x4560000ull\n#define DCORE2_RTR4_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_RTR4_CTRL_SECTION 0xE800\n#define mmDCORE2_RTR4_CTRL_SPECIAL_BASE 0x4560E80ull\n#define DCORE2_RTR4_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR4_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR4_H3_BASE 0x4561000ull\n#define DCORE2_RTR4_H3_MAX_OFFSET 0x1000\n#define DCORE2_RTR4_H3_SECTION 0xE800\n#define mmDCORE2_RTR4_H3_SPECIAL_BASE 0x4561E80ull\n#define DCORE2_RTR4_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR4_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR4_MSTR_IF_RR_SHRD_HBW_BASE 0x4562000ull\n#define DCORE2_RTR4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_RTR4_MSTR_IF_RR_PRVT_HBW_BASE 0x4562200ull\n#define DCORE2_RTR4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_RTR4_MSTR_IF_RR_SHRD_LBW_BASE 0x4562400ull\n#define DCORE2_RTR4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_RTR4_MSTR_IF_RR_PRVT_LBW_BASE 0x4562600ull\n#define DCORE2_RTR4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_RTR4_MSTR_IF_E2E_CRDT_BASE 0x4562800ull\n#define DCORE2_RTR4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_RTR4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_RTR4_MSTR_IF_AXUSER_BASE 0x4562A80ull\n#define DCORE2_RTR4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_RTR4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_RTR4_MSTR_IF_DBG_HBW_BASE 0x4562B00ull\n#define DCORE2_RTR4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_RTR4_MSTR_IF_DBG_LBW_BASE 0x4562B80ull\n#define DCORE2_RTR4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_RTR4_MSTR_IF_CORE_HBW_BASE 0x4562C00ull\n#define DCORE2_RTR4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_RTR4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_RTR4_MSTR_IF_CORE_LBW_BASE 0x4562D80ull\n#define DCORE2_RTR4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_RTR4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_RTR4_MSTR_IF_SPECIAL_BASE 0x4562E80ull\n#define DCORE2_RTR4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR4_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR4_ADD_DEC_HBW_BASE 0x4563000ull\n#define DCORE2_RTR4_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE2_RTR4_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE2_RTR4_ADD_DEC_LBW_BASE 0x4563400ull\n#define DCORE2_RTR4_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE2_RTR4_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE2_RTR4_ADD_DEC_SPECIAL_BASE 0x4563E80ull\n#define DCORE2_RTR4_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR4_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR4_BASE 0x4564000ull\n#define DCORE2_RTR4_MAX_OFFSET 0x1000\n#define DCORE2_RTR4_SECTION 0x3000\n#define mmDCORE2_RTR4_HBW_RD_RQ_LL_STAT_BASE 0x4564300ull\n#define DCORE2_RTR4_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR4_HBW_RD_RS_LL_STAT_BASE 0x4564340ull\n#define DCORE2_RTR4_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR4_HBW_WR_RQ_LL_STAT_BASE 0x4564380ull\n#define DCORE2_RTR4_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR4_HBW_WR_RS_LL_STAT_BASE 0x45643C0ull\n#define DCORE2_RTR4_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR4_LBW_RD_RQ_LL_STAT_BASE 0x4564400ull\n#define DCORE2_RTR4_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR4_LBW_RD_RS_LL_STAT_BASE 0x4564440ull\n#define DCORE2_RTR4_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR4_LBW_WR_RQ_LL_STAT_BASE 0x4564480ull\n#define DCORE2_RTR4_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR4_LBW_WR_RS_LL_STAT_BASE 0x45644C0ull\n#define DCORE2_RTR4_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR4_HBW_MFIFO_BASE 0x4564500ull\n#define DCORE2_RTR4_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE2_RTR4_E2E_RD_LL_STAT_BASE 0x4564540ull\n#define DCORE2_RTR4_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR4_E2E_WR_LL_STAT_BASE 0x4564580ull\n#define DCORE2_RTR4_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR4_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE2_RTR4_RTR_HBW_XACT_STAT_BASE 0x4564600ull\n#define DCORE2_RTR4_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR4_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR4_RTR_LBW_XACT_STAT_BASE 0x4564680ull\n#define DCORE2_RTR4_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR4_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR4_RTR_E2E_XACT_STAT_BASE 0x4564700ull\n#define DCORE2_RTR4_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR4_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE2_RTR4_SPECIAL_BASE 0x4564E80ull\n#define DCORE2_RTR4_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR4_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR4_DBG_ADDR_BASE 0x4565000ull\n#define DCORE2_RTR4_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE2_RTR4_DBG_ADDR_SECTION 0xE800\n#define mmDCORE2_RTR4_DBG_ADDR_SPECIAL_BASE 0x4565E80ull\n#define DCORE2_RTR4_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR4_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE2_RTR5_CTRL_BASE 0x4568000ull\n#define DCORE2_RTR5_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_RTR5_CTRL_SECTION 0xE800\n#define mmDCORE2_RTR5_CTRL_SPECIAL_BASE 0x4568E80ull\n#define DCORE2_RTR5_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR5_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR5_H3_BASE 0x4569000ull\n#define DCORE2_RTR5_H3_MAX_OFFSET 0x1000\n#define DCORE2_RTR5_H3_SECTION 0xE800\n#define mmDCORE2_RTR5_H3_SPECIAL_BASE 0x4569E80ull\n#define DCORE2_RTR5_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR5_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR5_MSTR_IF_RR_SHRD_HBW_BASE 0x456A000ull\n#define DCORE2_RTR5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_RTR5_MSTR_IF_RR_PRVT_HBW_BASE 0x456A200ull\n#define DCORE2_RTR5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_RTR5_MSTR_IF_RR_SHRD_LBW_BASE 0x456A400ull\n#define DCORE2_RTR5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_RTR5_MSTR_IF_RR_PRVT_LBW_BASE 0x456A600ull\n#define DCORE2_RTR5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_RTR5_MSTR_IF_E2E_CRDT_BASE 0x456A800ull\n#define DCORE2_RTR5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_RTR5_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_RTR5_MSTR_IF_AXUSER_BASE 0x456AA80ull\n#define DCORE2_RTR5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_RTR5_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_RTR5_MSTR_IF_DBG_HBW_BASE 0x456AB00ull\n#define DCORE2_RTR5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR5_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_RTR5_MSTR_IF_DBG_LBW_BASE 0x456AB80ull\n#define DCORE2_RTR5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR5_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_RTR5_MSTR_IF_CORE_HBW_BASE 0x456AC00ull\n#define DCORE2_RTR5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_RTR5_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_RTR5_MSTR_IF_CORE_LBW_BASE 0x456AD80ull\n#define DCORE2_RTR5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_RTR5_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_RTR5_MSTR_IF_SPECIAL_BASE 0x456AE80ull\n#define DCORE2_RTR5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR5_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR5_ADD_DEC_HBW_BASE 0x456B000ull\n#define DCORE2_RTR5_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE2_RTR5_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE2_RTR5_ADD_DEC_LBW_BASE 0x456B400ull\n#define DCORE2_RTR5_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE2_RTR5_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE2_RTR5_ADD_DEC_SPECIAL_BASE 0x456BE80ull\n#define DCORE2_RTR5_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR5_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR5_BASE 0x456C000ull\n#define DCORE2_RTR5_MAX_OFFSET 0x1000\n#define DCORE2_RTR5_SECTION 0x3000\n#define mmDCORE2_RTR5_HBW_RD_RQ_LL_STAT_BASE 0x456C300ull\n#define DCORE2_RTR5_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR5_HBW_RD_RS_LL_STAT_BASE 0x456C340ull\n#define DCORE2_RTR5_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR5_HBW_WR_RQ_LL_STAT_BASE 0x456C380ull\n#define DCORE2_RTR5_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR5_HBW_WR_RS_LL_STAT_BASE 0x456C3C0ull\n#define DCORE2_RTR5_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR5_LBW_RD_RQ_LL_STAT_BASE 0x456C400ull\n#define DCORE2_RTR5_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR5_LBW_RD_RS_LL_STAT_BASE 0x456C440ull\n#define DCORE2_RTR5_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR5_LBW_WR_RQ_LL_STAT_BASE 0x456C480ull\n#define DCORE2_RTR5_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR5_LBW_WR_RS_LL_STAT_BASE 0x456C4C0ull\n#define DCORE2_RTR5_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR5_HBW_MFIFO_BASE 0x456C500ull\n#define DCORE2_RTR5_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE2_RTR5_E2E_RD_LL_STAT_BASE 0x456C540ull\n#define DCORE2_RTR5_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR5_E2E_WR_LL_STAT_BASE 0x456C580ull\n#define DCORE2_RTR5_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR5_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE2_RTR5_RTR_HBW_XACT_STAT_BASE 0x456C600ull\n#define DCORE2_RTR5_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR5_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR5_RTR_LBW_XACT_STAT_BASE 0x456C680ull\n#define DCORE2_RTR5_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR5_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR5_RTR_E2E_XACT_STAT_BASE 0x456C700ull\n#define DCORE2_RTR5_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR5_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE2_RTR5_SPECIAL_BASE 0x456CE80ull\n#define DCORE2_RTR5_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR5_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR5_DBG_ADDR_BASE 0x456D000ull\n#define DCORE2_RTR5_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE2_RTR5_DBG_ADDR_SECTION 0xE800\n#define mmDCORE2_RTR5_DBG_ADDR_SPECIAL_BASE 0x456DE80ull\n#define DCORE2_RTR5_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR5_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE2_RTR6_CTRL_BASE 0x4570000ull\n#define DCORE2_RTR6_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_RTR6_CTRL_SECTION 0xE800\n#define mmDCORE2_RTR6_CTRL_SPECIAL_BASE 0x4570E80ull\n#define DCORE2_RTR6_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR6_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR6_H3_BASE 0x4571000ull\n#define DCORE2_RTR6_H3_MAX_OFFSET 0x1000\n#define DCORE2_RTR6_H3_SECTION 0xE800\n#define mmDCORE2_RTR6_H3_SPECIAL_BASE 0x4571E80ull\n#define DCORE2_RTR6_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR6_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR6_MSTR_IF_RR_SHRD_HBW_BASE 0x4572000ull\n#define DCORE2_RTR6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_RTR6_MSTR_IF_RR_PRVT_HBW_BASE 0x4572200ull\n#define DCORE2_RTR6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_RTR6_MSTR_IF_RR_SHRD_LBW_BASE 0x4572400ull\n#define DCORE2_RTR6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_RTR6_MSTR_IF_RR_PRVT_LBW_BASE 0x4572600ull\n#define DCORE2_RTR6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_RTR6_MSTR_IF_E2E_CRDT_BASE 0x4572800ull\n#define DCORE2_RTR6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_RTR6_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_RTR6_MSTR_IF_AXUSER_BASE 0x4572A80ull\n#define DCORE2_RTR6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_RTR6_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_RTR6_MSTR_IF_DBG_HBW_BASE 0x4572B00ull\n#define DCORE2_RTR6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR6_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_RTR6_MSTR_IF_DBG_LBW_BASE 0x4572B80ull\n#define DCORE2_RTR6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR6_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_RTR6_MSTR_IF_CORE_HBW_BASE 0x4572C00ull\n#define DCORE2_RTR6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_RTR6_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_RTR6_MSTR_IF_CORE_LBW_BASE 0x4572D80ull\n#define DCORE2_RTR6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_RTR6_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_RTR6_MSTR_IF_SPECIAL_BASE 0x4572E80ull\n#define DCORE2_RTR6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR6_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR6_ADD_DEC_HBW_BASE 0x4573000ull\n#define DCORE2_RTR6_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE2_RTR6_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE2_RTR6_ADD_DEC_LBW_BASE 0x4573400ull\n#define DCORE2_RTR6_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE2_RTR6_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE2_RTR6_ADD_DEC_SPECIAL_BASE 0x4573E80ull\n#define DCORE2_RTR6_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR6_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR6_BASE 0x4574000ull\n#define DCORE2_RTR6_MAX_OFFSET 0x1000\n#define DCORE2_RTR6_SECTION 0x3000\n#define mmDCORE2_RTR6_HBW_RD_RQ_LL_STAT_BASE 0x4574300ull\n#define DCORE2_RTR6_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR6_HBW_RD_RS_LL_STAT_BASE 0x4574340ull\n#define DCORE2_RTR6_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR6_HBW_WR_RQ_LL_STAT_BASE 0x4574380ull\n#define DCORE2_RTR6_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR6_HBW_WR_RS_LL_STAT_BASE 0x45743C0ull\n#define DCORE2_RTR6_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR6_LBW_RD_RQ_LL_STAT_BASE 0x4574400ull\n#define DCORE2_RTR6_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR6_LBW_RD_RS_LL_STAT_BASE 0x4574440ull\n#define DCORE2_RTR6_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR6_LBW_WR_RQ_LL_STAT_BASE 0x4574480ull\n#define DCORE2_RTR6_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR6_LBW_WR_RS_LL_STAT_BASE 0x45744C0ull\n#define DCORE2_RTR6_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR6_HBW_MFIFO_BASE 0x4574500ull\n#define DCORE2_RTR6_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE2_RTR6_E2E_RD_LL_STAT_BASE 0x4574540ull\n#define DCORE2_RTR6_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR6_E2E_WR_LL_STAT_BASE 0x4574580ull\n#define DCORE2_RTR6_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR6_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE2_RTR6_RTR_HBW_XACT_STAT_BASE 0x4574600ull\n#define DCORE2_RTR6_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR6_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR6_RTR_LBW_XACT_STAT_BASE 0x4574680ull\n#define DCORE2_RTR6_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR6_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR6_RTR_E2E_XACT_STAT_BASE 0x4574700ull\n#define DCORE2_RTR6_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR6_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE2_RTR6_SPECIAL_BASE 0x4574E80ull\n#define DCORE2_RTR6_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR6_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR6_DBG_ADDR_BASE 0x4575000ull\n#define DCORE2_RTR6_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE2_RTR6_DBG_ADDR_SECTION 0xE800\n#define mmDCORE2_RTR6_DBG_ADDR_SPECIAL_BASE 0x4575E80ull\n#define DCORE2_RTR6_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR6_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE2_RTR7_CTRL_BASE 0x4578000ull\n#define DCORE2_RTR7_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_RTR7_CTRL_SECTION 0xE800\n#define mmDCORE2_RTR7_CTRL_SPECIAL_BASE 0x4578E80ull\n#define DCORE2_RTR7_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR7_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR7_H3_BASE 0x4579000ull\n#define DCORE2_RTR7_H3_MAX_OFFSET 0x1000\n#define DCORE2_RTR7_H3_SECTION 0xE800\n#define mmDCORE2_RTR7_H3_SPECIAL_BASE 0x4579E80ull\n#define DCORE2_RTR7_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR7_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR7_MSTR_IF_RR_SHRD_HBW_BASE 0x457A000ull\n#define DCORE2_RTR7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_RTR7_MSTR_IF_RR_PRVT_HBW_BASE 0x457A200ull\n#define DCORE2_RTR7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_RTR7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_RTR7_MSTR_IF_RR_SHRD_LBW_BASE 0x457A400ull\n#define DCORE2_RTR7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_RTR7_MSTR_IF_RR_PRVT_LBW_BASE 0x457A600ull\n#define DCORE2_RTR7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_RTR7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_RTR7_MSTR_IF_E2E_CRDT_BASE 0x457A800ull\n#define DCORE2_RTR7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_RTR7_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_RTR7_MSTR_IF_AXUSER_BASE 0x457AA80ull\n#define DCORE2_RTR7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_RTR7_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_RTR7_MSTR_IF_DBG_HBW_BASE 0x457AB00ull\n#define DCORE2_RTR7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR7_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_RTR7_MSTR_IF_DBG_LBW_BASE 0x457AB80ull\n#define DCORE2_RTR7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_RTR7_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_RTR7_MSTR_IF_CORE_HBW_BASE 0x457AC00ull\n#define DCORE2_RTR7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_RTR7_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_RTR7_MSTR_IF_CORE_LBW_BASE 0x457AD80ull\n#define DCORE2_RTR7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_RTR7_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_RTR7_MSTR_IF_SPECIAL_BASE 0x457AE80ull\n#define DCORE2_RTR7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR7_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR7_ADD_DEC_HBW_BASE 0x457B000ull\n#define DCORE2_RTR7_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE2_RTR7_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE2_RTR7_ADD_DEC_LBW_BASE 0x457B400ull\n#define DCORE2_RTR7_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE2_RTR7_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE2_RTR7_ADD_DEC_SPECIAL_BASE 0x457BE80ull\n#define DCORE2_RTR7_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR7_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR7_BASE 0x457C000ull\n#define DCORE2_RTR7_MAX_OFFSET 0x1000\n#define DCORE2_RTR7_SECTION 0x3000\n#define mmDCORE2_RTR7_HBW_RD_RQ_LL_STAT_BASE 0x457C300ull\n#define DCORE2_RTR7_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR7_HBW_RD_RS_LL_STAT_BASE 0x457C340ull\n#define DCORE2_RTR7_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR7_HBW_WR_RQ_LL_STAT_BASE 0x457C380ull\n#define DCORE2_RTR7_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR7_HBW_WR_RS_LL_STAT_BASE 0x457C3C0ull\n#define DCORE2_RTR7_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR7_LBW_RD_RQ_LL_STAT_BASE 0x457C400ull\n#define DCORE2_RTR7_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR7_LBW_RD_RS_LL_STAT_BASE 0x457C440ull\n#define DCORE2_RTR7_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR7_LBW_WR_RQ_LL_STAT_BASE 0x457C480ull\n#define DCORE2_RTR7_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR7_LBW_WR_RS_LL_STAT_BASE 0x457C4C0ull\n#define DCORE2_RTR7_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR7_HBW_MFIFO_BASE 0x457C500ull\n#define DCORE2_RTR7_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE2_RTR7_E2E_RD_LL_STAT_BASE 0x457C540ull\n#define DCORE2_RTR7_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE2_RTR7_E2E_WR_LL_STAT_BASE 0x457C580ull\n#define DCORE2_RTR7_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE2_RTR7_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE2_RTR7_RTR_HBW_XACT_STAT_BASE 0x457C600ull\n#define DCORE2_RTR7_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR7_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR7_RTR_LBW_XACT_STAT_BASE 0x457C680ull\n#define DCORE2_RTR7_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR7_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE2_RTR7_RTR_E2E_XACT_STAT_BASE 0x457C700ull\n#define DCORE2_RTR7_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE2_RTR7_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE2_RTR7_SPECIAL_BASE 0x457CE80ull\n#define DCORE2_RTR7_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR7_SPECIAL_SECTION 0x1800\n#define mmDCORE2_RTR7_DBG_ADDR_BASE 0x457D000ull\n#define DCORE2_RTR7_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE2_RTR7_DBG_ADDR_SECTION 0xE800\n#define mmDCORE2_RTR7_DBG_ADDR_SPECIAL_BASE 0x457DE80ull\n#define DCORE2_RTR7_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_RTR7_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE2_SRAM0_BANK_BASE 0x4580000ull\n#define DCORE2_SRAM0_BANK_MAX_OFFSET 0x1000\n#define DCORE2_SRAM0_BANK_SECTION 0xE800\n#define mmDCORE2_SRAM0_BANK_SPECIAL_BASE 0x4580E80ull\n#define DCORE2_SRAM0_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM0_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM0_RTR_BASE 0x4581000ull\n#define DCORE2_SRAM0_RTR_MAX_OFFSET 0x1000\n#define DCORE2_SRAM0_RTR_SECTION 0xE800\n#define mmDCORE2_SRAM0_RTR_SPECIAL_BASE 0x4581E80ull\n#define DCORE2_SRAM0_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM0_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4582000ull\n#define DCORE2_SRAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4582100ull\n#define DCORE2_SRAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x4582200ull\n#define DCORE2_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x4582300ull\n#define DCORE2_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM0_DBG_CNT_N_LBW_DBG_CNT_BASE 0x4582400ull\n#define DCORE2_SRAM0_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM0_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM0_DBG_CNT_S_LBW_DBG_CNT_BASE 0x4582500ull\n#define DCORE2_SRAM0_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM0_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM0_DBG_CNT_L_LBW_DBG_CNT_BASE 0x4582600ull\n#define DCORE2_SRAM0_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM0_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x4582700ull\n#define DCORE2_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x4582780ull\n#define DCORE2_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x4582800ull\n#define DCORE2_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x4582880ull\n#define DCORE2_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x4582900ull\n#define DCORE2_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x4582980ull\n#define DCORE2_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x4582A00ull\n#define DCORE2_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x4582A80ull\n#define DCORE2_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE2_SRAM0_DBG_CNT_SPECIAL_BASE 0x4582E80ull\n#define DCORE2_SRAM0_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM0_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE2_SRAM1_BANK_BASE 0x4588000ull\n#define DCORE2_SRAM1_BANK_MAX_OFFSET 0x1000\n#define DCORE2_SRAM1_BANK_SECTION 0xE800\n#define mmDCORE2_SRAM1_BANK_SPECIAL_BASE 0x4588E80ull\n#define DCORE2_SRAM1_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM1_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM1_RTR_BASE 0x4589000ull\n#define DCORE2_SRAM1_RTR_MAX_OFFSET 0x1000\n#define DCORE2_SRAM1_RTR_SECTION 0xE800\n#define mmDCORE2_SRAM1_RTR_SPECIAL_BASE 0x4589E80ull\n#define DCORE2_SRAM1_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM1_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x458A000ull\n#define DCORE2_SRAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x458A100ull\n#define DCORE2_SRAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x458A200ull\n#define DCORE2_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x458A300ull\n#define DCORE2_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM1_DBG_CNT_N_LBW_DBG_CNT_BASE 0x458A400ull\n#define DCORE2_SRAM1_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM1_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM1_DBG_CNT_S_LBW_DBG_CNT_BASE 0x458A500ull\n#define DCORE2_SRAM1_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM1_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM1_DBG_CNT_L_LBW_DBG_CNT_BASE 0x458A600ull\n#define DCORE2_SRAM1_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM1_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x458A700ull\n#define DCORE2_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x458A780ull\n#define DCORE2_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x458A800ull\n#define DCORE2_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x458A880ull\n#define DCORE2_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x458A900ull\n#define DCORE2_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x458A980ull\n#define DCORE2_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x458AA00ull\n#define DCORE2_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x458AA80ull\n#define DCORE2_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE2_SRAM1_DBG_CNT_SPECIAL_BASE 0x458AE80ull\n#define DCORE2_SRAM1_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM1_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE2_SRAM2_BANK_BASE 0x4590000ull\n#define DCORE2_SRAM2_BANK_MAX_OFFSET 0x1000\n#define DCORE2_SRAM2_BANK_SECTION 0xE800\n#define mmDCORE2_SRAM2_BANK_SPECIAL_BASE 0x4590E80ull\n#define DCORE2_SRAM2_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM2_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM2_RTR_BASE 0x4591000ull\n#define DCORE2_SRAM2_RTR_MAX_OFFSET 0x1000\n#define DCORE2_SRAM2_RTR_SECTION 0xE800\n#define mmDCORE2_SRAM2_RTR_SPECIAL_BASE 0x4591E80ull\n#define DCORE2_SRAM2_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM2_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4592000ull\n#define DCORE2_SRAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4592100ull\n#define DCORE2_SRAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x4592200ull\n#define DCORE2_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x4592300ull\n#define DCORE2_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM2_DBG_CNT_N_LBW_DBG_CNT_BASE 0x4592400ull\n#define DCORE2_SRAM2_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM2_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM2_DBG_CNT_S_LBW_DBG_CNT_BASE 0x4592500ull\n#define DCORE2_SRAM2_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM2_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM2_DBG_CNT_L_LBW_DBG_CNT_BASE 0x4592600ull\n#define DCORE2_SRAM2_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM2_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x4592700ull\n#define DCORE2_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x4592780ull\n#define DCORE2_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x4592800ull\n#define DCORE2_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x4592880ull\n#define DCORE2_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x4592900ull\n#define DCORE2_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x4592980ull\n#define DCORE2_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x4592A00ull\n#define DCORE2_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x4592A80ull\n#define DCORE2_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE2_SRAM2_DBG_CNT_SPECIAL_BASE 0x4592E80ull\n#define DCORE2_SRAM2_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM2_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE2_SRAM3_BANK_BASE 0x4598000ull\n#define DCORE2_SRAM3_BANK_MAX_OFFSET 0x1000\n#define DCORE2_SRAM3_BANK_SECTION 0xE800\n#define mmDCORE2_SRAM3_BANK_SPECIAL_BASE 0x4598E80ull\n#define DCORE2_SRAM3_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM3_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM3_RTR_BASE 0x4599000ull\n#define DCORE2_SRAM3_RTR_MAX_OFFSET 0x1000\n#define DCORE2_SRAM3_RTR_SECTION 0xE800\n#define mmDCORE2_SRAM3_RTR_SPECIAL_BASE 0x4599E80ull\n#define DCORE2_SRAM3_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM3_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x459A000ull\n#define DCORE2_SRAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x459A100ull\n#define DCORE2_SRAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x459A200ull\n#define DCORE2_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x459A300ull\n#define DCORE2_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM3_DBG_CNT_N_LBW_DBG_CNT_BASE 0x459A400ull\n#define DCORE2_SRAM3_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM3_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM3_DBG_CNT_S_LBW_DBG_CNT_BASE 0x459A500ull\n#define DCORE2_SRAM3_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM3_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM3_DBG_CNT_L_LBW_DBG_CNT_BASE 0x459A600ull\n#define DCORE2_SRAM3_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM3_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x459A700ull\n#define DCORE2_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x459A780ull\n#define DCORE2_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x459A800ull\n#define DCORE2_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x459A880ull\n#define DCORE2_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x459A900ull\n#define DCORE2_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x459A980ull\n#define DCORE2_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x459AA00ull\n#define DCORE2_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x459AA80ull\n#define DCORE2_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE2_SRAM3_DBG_CNT_SPECIAL_BASE 0x459AE80ull\n#define DCORE2_SRAM3_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM3_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE2_SRAM4_BANK_BASE 0x45A0000ull\n#define DCORE2_SRAM4_BANK_MAX_OFFSET 0x1000\n#define DCORE2_SRAM4_BANK_SECTION 0xE800\n#define mmDCORE2_SRAM4_BANK_SPECIAL_BASE 0x45A0E80ull\n#define DCORE2_SRAM4_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM4_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM4_RTR_BASE 0x45A1000ull\n#define DCORE2_SRAM4_RTR_MAX_OFFSET 0x1000\n#define DCORE2_SRAM4_RTR_SECTION 0xE800\n#define mmDCORE2_SRAM4_RTR_SPECIAL_BASE 0x45A1E80ull\n#define DCORE2_SRAM4_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM4_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x45A2000ull\n#define DCORE2_SRAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x45A2100ull\n#define DCORE2_SRAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x45A2200ull\n#define DCORE2_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x45A2300ull\n#define DCORE2_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM4_DBG_CNT_N_LBW_DBG_CNT_BASE 0x45A2400ull\n#define DCORE2_SRAM4_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM4_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM4_DBG_CNT_S_LBW_DBG_CNT_BASE 0x45A2500ull\n#define DCORE2_SRAM4_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM4_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM4_DBG_CNT_L_LBW_DBG_CNT_BASE 0x45A2600ull\n#define DCORE2_SRAM4_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM4_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x45A2700ull\n#define DCORE2_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x45A2780ull\n#define DCORE2_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x45A2800ull\n#define DCORE2_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x45A2880ull\n#define DCORE2_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x45A2900ull\n#define DCORE2_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x45A2980ull\n#define DCORE2_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x45A2A00ull\n#define DCORE2_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x45A2A80ull\n#define DCORE2_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE2_SRAM4_DBG_CNT_SPECIAL_BASE 0x45A2E80ull\n#define DCORE2_SRAM4_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM4_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE2_SRAM5_BANK_BASE 0x45A8000ull\n#define DCORE2_SRAM5_BANK_MAX_OFFSET 0x1000\n#define DCORE2_SRAM5_BANK_SECTION 0xE800\n#define mmDCORE2_SRAM5_BANK_SPECIAL_BASE 0x45A8E80ull\n#define DCORE2_SRAM5_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM5_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM5_RTR_BASE 0x45A9000ull\n#define DCORE2_SRAM5_RTR_MAX_OFFSET 0x1000\n#define DCORE2_SRAM5_RTR_SECTION 0xE800\n#define mmDCORE2_SRAM5_RTR_SPECIAL_BASE 0x45A9E80ull\n#define DCORE2_SRAM5_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM5_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x45AA000ull\n#define DCORE2_SRAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x45AA100ull\n#define DCORE2_SRAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x45AA200ull\n#define DCORE2_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x45AA300ull\n#define DCORE2_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM5_DBG_CNT_N_LBW_DBG_CNT_BASE 0x45AA400ull\n#define DCORE2_SRAM5_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM5_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM5_DBG_CNT_S_LBW_DBG_CNT_BASE 0x45AA500ull\n#define DCORE2_SRAM5_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM5_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM5_DBG_CNT_L_LBW_DBG_CNT_BASE 0x45AA600ull\n#define DCORE2_SRAM5_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM5_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x45AA700ull\n#define DCORE2_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x45AA780ull\n#define DCORE2_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x45AA800ull\n#define DCORE2_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x45AA880ull\n#define DCORE2_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x45AA900ull\n#define DCORE2_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x45AA980ull\n#define DCORE2_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x45AAA00ull\n#define DCORE2_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x45AAA80ull\n#define DCORE2_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE2_SRAM5_DBG_CNT_SPECIAL_BASE 0x45AAE80ull\n#define DCORE2_SRAM5_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM5_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE2_SRAM6_BANK_BASE 0x45B0000ull\n#define DCORE2_SRAM6_BANK_MAX_OFFSET 0x1000\n#define DCORE2_SRAM6_BANK_SECTION 0xE800\n#define mmDCORE2_SRAM6_BANK_SPECIAL_BASE 0x45B0E80ull\n#define DCORE2_SRAM6_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM6_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM6_RTR_BASE 0x45B1000ull\n#define DCORE2_SRAM6_RTR_MAX_OFFSET 0x1000\n#define DCORE2_SRAM6_RTR_SECTION 0xE800\n#define mmDCORE2_SRAM6_RTR_SPECIAL_BASE 0x45B1E80ull\n#define DCORE2_SRAM6_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM6_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x45B2000ull\n#define DCORE2_SRAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x45B2100ull\n#define DCORE2_SRAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x45B2200ull\n#define DCORE2_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x45B2300ull\n#define DCORE2_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM6_DBG_CNT_N_LBW_DBG_CNT_BASE 0x45B2400ull\n#define DCORE2_SRAM6_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM6_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM6_DBG_CNT_S_LBW_DBG_CNT_BASE 0x45B2500ull\n#define DCORE2_SRAM6_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM6_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM6_DBG_CNT_L_LBW_DBG_CNT_BASE 0x45B2600ull\n#define DCORE2_SRAM6_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM6_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x45B2700ull\n#define DCORE2_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x45B2780ull\n#define DCORE2_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x45B2800ull\n#define DCORE2_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x45B2880ull\n#define DCORE2_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x45B2900ull\n#define DCORE2_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x45B2980ull\n#define DCORE2_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x45B2A00ull\n#define DCORE2_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x45B2A80ull\n#define DCORE2_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE2_SRAM6_DBG_CNT_SPECIAL_BASE 0x45B2E80ull\n#define DCORE2_SRAM6_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM6_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE2_SRAM7_BANK_BASE 0x45B8000ull\n#define DCORE2_SRAM7_BANK_MAX_OFFSET 0x1000\n#define DCORE2_SRAM7_BANK_SECTION 0xE800\n#define mmDCORE2_SRAM7_BANK_SPECIAL_BASE 0x45B8E80ull\n#define DCORE2_SRAM7_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM7_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM7_RTR_BASE 0x45B9000ull\n#define DCORE2_SRAM7_RTR_MAX_OFFSET 0x1000\n#define DCORE2_SRAM7_RTR_SECTION 0xE800\n#define mmDCORE2_SRAM7_RTR_SPECIAL_BASE 0x45B9E80ull\n#define DCORE2_SRAM7_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM7_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE2_SRAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x45BA000ull\n#define DCORE2_SRAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x45BA100ull\n#define DCORE2_SRAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x45BA200ull\n#define DCORE2_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x45BA300ull\n#define DCORE2_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM7_DBG_CNT_N_LBW_DBG_CNT_BASE 0x45BA400ull\n#define DCORE2_SRAM7_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM7_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM7_DBG_CNT_S_LBW_DBG_CNT_BASE 0x45BA500ull\n#define DCORE2_SRAM7_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM7_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM7_DBG_CNT_L_LBW_DBG_CNT_BASE 0x45BA600ull\n#define DCORE2_SRAM7_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE2_SRAM7_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE2_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x45BA700ull\n#define DCORE2_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x45BA780ull\n#define DCORE2_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x45BA800ull\n#define DCORE2_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x45BA880ull\n#define DCORE2_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x45BA900ull\n#define DCORE2_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x45BA980ull\n#define DCORE2_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x45BAA00ull\n#define DCORE2_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE2_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x45BAA80ull\n#define DCORE2_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE2_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE2_SRAM7_DBG_CNT_SPECIAL_BASE 0x45BAE80ull\n#define DCORE2_SRAM7_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_SRAM7_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE2_EDMA0_QM_DCCM_BASE 0x45C0000ull\n#define DCORE2_EDMA0_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_EDMA0_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_ARC_AUX_BASE 0x45C8000ull\n#define DCORE2_EDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE2_EDMA0_QM_ARC_AUX_SPECIAL_BASE 0x45C8E80ull\n#define DCORE2_EDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_EDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_EDMA0_QM_BASE 0x45CA000ull\n#define DCORE2_EDMA0_QM_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_QM_SECTION 0x9000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x45CA900ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x45CA908ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x45CA910ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x45CA918ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x45CA920ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x45CA928ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x45CA930ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x45CA938ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x45CA940ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x45CA948ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x45CA950ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x45CA958ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x45CA960ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x45CA968ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x45CA970ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x45CA978ull\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_EDMA0_QM_AXUSER_SECURED_BASE 0x45CAB00ull\n#define DCORE2_EDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_EDMA0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_AXUSER_NONSECURED_BASE 0x45CAB80ull\n#define DCORE2_EDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_EDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_DBG_HBW_BASE 0x45CAC00ull\n#define DCORE2_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_EDMA0_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_EDMA0_QM_DBG_LBW_BASE 0x45CAC80ull\n#define DCORE2_EDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_EDMA0_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_EDMA0_QM_CGM_BASE 0x45CAD80ull\n#define DCORE2_EDMA0_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_EDMA0_QM_CGM_SECTION 0x1000\n#define mmDCORE2_EDMA0_QM_SPECIAL_BASE 0x45CAE80ull\n#define DCORE2_EDMA0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_EDMA0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_EDMA0_CORE_BASE 0x45CB000ull\n#define DCORE2_EDMA0_CORE_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_CORE_SECTION 0x8000\n#define mmDCORE2_EDMA0_CORE_CTX_AXUSER_BASE 0x45CB800ull\n#define DCORE2_EDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_EDMA0_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmDCORE2_EDMA0_CORE_CTX_BASE 0x45CB860ull\n#define DCORE2_EDMA0_CORE_CTX_MAX_OFFSET 0x9000\n#define DCORE2_EDMA0_CORE_CTX_SECTION 0x5A00\n#define mmDCORE2_EDMA0_CORE_KDMA_CGM_BASE 0x45CBE00ull\n#define DCORE2_EDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define DCORE2_EDMA0_CORE_KDMA_CGM_SECTION 0x8000\n#define mmDCORE2_EDMA0_CORE_SPECIAL_BASE 0x45CBE80ull\n#define DCORE2_EDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_EDMA0_CORE_SPECIAL_SECTION 0x1800\n#define mmDCORE2_EDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x45CC000ull\n#define DCORE2_EDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_EDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_EDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x45CC200ull\n#define DCORE2_EDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_EDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_EDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x45CC400ull\n#define DCORE2_EDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_EDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_EDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x45CC600ull\n#define DCORE2_EDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_EDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_EDMA0_MSTR_IF_E2E_CRDT_BASE 0x45CC800ull\n#define DCORE2_EDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_EDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_EDMA0_MSTR_IF_AXUSER_BASE 0x45CCA80ull\n#define DCORE2_EDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_EDMA0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_EDMA0_MSTR_IF_DBG_HBW_BASE 0x45CCB00ull\n#define DCORE2_EDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_EDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_EDMA0_MSTR_IF_DBG_LBW_BASE 0x45CCB80ull\n#define DCORE2_EDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_EDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_EDMA0_MSTR_IF_CORE_HBW_BASE 0x45CCC00ull\n#define DCORE2_EDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_EDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_EDMA0_MSTR_IF_CORE_LBW_BASE 0x45CCD80ull\n#define DCORE2_EDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_EDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_EDMA0_MSTR_IF_SPECIAL_BASE 0x45CCE80ull\n#define DCORE2_EDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_EDMA0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE2_EDMA1_QM_DCCM_BASE 0x45D0000ull\n#define DCORE2_EDMA1_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE2_EDMA1_QM_DCCM_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_ARC_AUX_BASE 0x45D8000ull\n#define DCORE2_EDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE2_EDMA1_QM_ARC_AUX_SPECIAL_BASE 0x45D8E80ull\n#define DCORE2_EDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_EDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE2_EDMA1_QM_BASE 0x45DA000ull\n#define DCORE2_EDMA1_QM_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_QM_SECTION 0x9000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x45DA900ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x45DA908ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x45DA910ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x45DA918ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x45DA920ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x45DA928ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x45DA930ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x45DA938ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x45DA940ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x45DA948ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x45DA950ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x45DA958ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x45DA960ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x45DA968ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x45DA970ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x45DA978ull\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE2_EDMA1_QM_AXUSER_SECURED_BASE 0x45DAB00ull\n#define DCORE2_EDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE2_EDMA1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_AXUSER_NONSECURED_BASE 0x45DAB80ull\n#define DCORE2_EDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE2_EDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_DBG_HBW_BASE 0x45DAC00ull\n#define DCORE2_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_EDMA1_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_EDMA1_QM_DBG_LBW_BASE 0x45DAC80ull\n#define DCORE2_EDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_EDMA1_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE2_EDMA1_QM_CGM_BASE 0x45DAD80ull\n#define DCORE2_EDMA1_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE2_EDMA1_QM_CGM_SECTION 0x1000\n#define mmDCORE2_EDMA1_QM_SPECIAL_BASE 0x45DAE80ull\n#define DCORE2_EDMA1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_EDMA1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE2_EDMA1_CORE_BASE 0x45DB000ull\n#define DCORE2_EDMA1_CORE_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_CORE_SECTION 0x8000\n#define mmDCORE2_EDMA1_CORE_CTX_AXUSER_BASE 0x45DB800ull\n#define DCORE2_EDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_EDMA1_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmDCORE2_EDMA1_CORE_CTX_BASE 0x45DB860ull\n#define DCORE2_EDMA1_CORE_CTX_MAX_OFFSET 0x9000\n#define DCORE2_EDMA1_CORE_CTX_SECTION 0x5A00\n#define mmDCORE2_EDMA1_CORE_KDMA_CGM_BASE 0x45DBE00ull\n#define DCORE2_EDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define DCORE2_EDMA1_CORE_KDMA_CGM_SECTION 0x8000\n#define mmDCORE2_EDMA1_CORE_SPECIAL_BASE 0x45DBE80ull\n#define DCORE2_EDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_EDMA1_CORE_SPECIAL_SECTION 0x1800\n#define mmDCORE2_EDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x45DC000ull\n#define DCORE2_EDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_EDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_EDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x45DC200ull\n#define DCORE2_EDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_EDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_EDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x45DC400ull\n#define DCORE2_EDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_EDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_EDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x45DC600ull\n#define DCORE2_EDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_EDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_EDMA1_MSTR_IF_E2E_CRDT_BASE 0x45DC800ull\n#define DCORE2_EDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_EDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_EDMA1_MSTR_IF_AXUSER_BASE 0x45DCA80ull\n#define DCORE2_EDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_EDMA1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_EDMA1_MSTR_IF_DBG_HBW_BASE 0x45DCB00ull\n#define DCORE2_EDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_EDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_EDMA1_MSTR_IF_DBG_LBW_BASE 0x45DCB80ull\n#define DCORE2_EDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_EDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_EDMA1_MSTR_IF_CORE_HBW_BASE 0x45DCC00ull\n#define DCORE2_EDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_EDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_EDMA1_MSTR_IF_CORE_LBW_BASE 0x45DCD80ull\n#define DCORE2_EDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_EDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_EDMA1_MSTR_IF_SPECIAL_BASE 0x45DCE80ull\n#define DCORE2_EDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_EDMA1_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE2_DEC0_CMD_BASE 0x45E0000ull\n#define DCORE2_DEC0_CMD_MAX_OFFSET 0x1100\n#define DCORE2_DEC0_CMD_SECTION 0x1000\n#define mmDCORE2_DEC0_VSI_BASE 0x45E1000ull\n#define DCORE2_DEC0_VSI_MAX_OFFSET 0x6FC0\n#define DCORE2_DEC0_VSI_SECTION 0x1000\n#define mmDCORE2_DEC0_L2C_BASE 0x45E2000ull\n#define DCORE2_DEC0_L2C_MAX_OFFSET 0x39C0\n#define DCORE2_DEC0_L2C_SECTION 0x1000\n#define mmDCORE2_VDEC0_BRDG_CTRL_BASE 0x45E3000ull\n#define DCORE2_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_BRDG_CTRL_SECTION 0x8000\n#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x45E3800ull\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x45E3900ull\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x45E3A00ull\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x45E3B00ull\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x45E3C00ull\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmDCORE2_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x45E3E80ull\n#define DCORE2_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_VDEC0_CTRL_BASE 0x45E4000ull\n#define DCORE2_VDEC0_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_CTRL_SECTION 0xE800\n#define mmDCORE2_VDEC0_CTRL_SPECIAL_BASE 0x45E4E80ull\n#define DCORE2_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_VDEC0_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x45E5000ull\n#define DCORE2_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x45E5200ull\n#define DCORE2_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x45E5400ull\n#define DCORE2_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x45E5600ull\n#define DCORE2_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x45E5800ull\n#define DCORE2_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_VDEC0_MSTR_IF_AXUSER_BASE 0x45E5A80ull\n#define DCORE2_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_VDEC0_MSTR_IF_DBG_HBW_BASE 0x45E5B00ull\n#define DCORE2_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_VDEC0_MSTR_IF_DBG_LBW_BASE 0x45E5B80ull\n#define DCORE2_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_VDEC0_MSTR_IF_CORE_HBW_BASE 0x45E5C00ull\n#define DCORE2_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_VDEC0_MSTR_IF_CORE_LBW_BASE 0x45E5D80ull\n#define DCORE2_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_VDEC0_MSTR_IF_SPECIAL_BASE 0x45E5E80ull\n#define DCORE2_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180\n#define mmDCORE2_DEC1_CMD_BASE 0x45F0000ull\n#define DCORE2_DEC1_CMD_MAX_OFFSET 0x1100\n#define DCORE2_DEC1_CMD_SECTION 0x1000\n#define mmDCORE2_DEC1_VSI_BASE 0x45F1000ull\n#define DCORE2_DEC1_VSI_MAX_OFFSET 0x6FC0\n#define DCORE2_DEC1_VSI_SECTION 0x1000\n#define mmDCORE2_DEC1_L2C_BASE 0x45F2000ull\n#define DCORE2_DEC1_L2C_MAX_OFFSET 0x39C0\n#define DCORE2_DEC1_L2C_SECTION 0x1000\n#define mmDCORE2_VDEC1_BRDG_CTRL_BASE 0x45F3000ull\n#define DCORE2_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_BRDG_CTRL_SECTION 0x8000\n#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x45F3800ull\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x45F3900ull\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x45F3A00ull\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x45F3B00ull\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x45F3C00ull\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmDCORE2_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x45F3E80ull\n#define DCORE2_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_VDEC1_CTRL_BASE 0x45F4000ull\n#define DCORE2_VDEC1_CTRL_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_CTRL_SECTION 0xE800\n#define mmDCORE2_VDEC1_CTRL_SPECIAL_BASE 0x45F4E80ull\n#define DCORE2_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_VDEC1_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x45F5000ull\n#define DCORE2_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE2_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x45F5200ull\n#define DCORE2_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE2_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE2_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x45F5400ull\n#define DCORE2_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE2_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x45F5600ull\n#define DCORE2_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE2_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE2_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x45F5800ull\n#define DCORE2_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE2_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE2_VDEC1_MSTR_IF_AXUSER_BASE 0x45F5A80ull\n#define DCORE2_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE2_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE2_VDEC1_MSTR_IF_DBG_HBW_BASE 0x45F5B00ull\n#define DCORE2_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE2_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE2_VDEC1_MSTR_IF_DBG_LBW_BASE 0x45F5B80ull\n#define DCORE2_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE2_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE2_VDEC1_MSTR_IF_CORE_HBW_BASE 0x45F5C00ull\n#define DCORE2_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE2_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE2_VDEC1_MSTR_IF_CORE_LBW_BASE 0x45F5D80ull\n#define DCORE2_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE2_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE2_VDEC1_MSTR_IF_SPECIAL_BASE 0x45F5E80ull\n#define DCORE2_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_VDEC1_MSTR_IF_SPECIAL_SECTION 0xA180\n#define mmDCORE3_TPC0_QM_DCCM_BASE 0x4600000ull\n#define DCORE3_TPC0_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC0_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_ARC_AUX_BASE 0x4608000ull\n#define DCORE3_TPC0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE3_TPC0_QM_ARC_AUX_SPECIAL_BASE 0x4608E80ull\n#define DCORE3_TPC0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC0_QM_BASE 0x460A000ull\n#define DCORE3_TPC0_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_QM_SECTION 0x9000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x460A900ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x460A908ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x460A910ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x460A918ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x460A920ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x460A928ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x460A930ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x460A938ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x460A940ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x460A948ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x460A950ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x460A958ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x460A960ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x460A968ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x460A970ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x460A978ull\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC0_QM_AXUSER_SECURED_BASE 0x460AB00ull\n#define DCORE3_TPC0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_AXUSER_NONSECURED_BASE 0x460AB80ull\n#define DCORE3_TPC0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_DBG_HBW_BASE 0x460AC00ull\n#define DCORE3_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC0_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC0_QM_DBG_LBW_BASE 0x460AC80ull\n#define DCORE3_TPC0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC0_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC0_QM_CGM_BASE 0x460AD80ull\n#define DCORE3_TPC0_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC0_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC0_QM_SPECIAL_BASE 0x460AE80ull\n#define DCORE3_TPC0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_0_BASE 0x460B000ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC0_CFG_BASE 0x460B000ull\n#define DCORE3_TPC0_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC0_CFG_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_1_BASE 0x460B050ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_2_BASE 0x460B0A0ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_3_BASE 0x460B0F0ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_4_BASE 0x460B140ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_5_BASE 0x460B190ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_6_BASE 0x460B1E0ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_7_BASE 0x460B230ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_8_BASE 0x460B280ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_9_BASE 0x460B2D0ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_10_BASE 0x460B320ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_11_BASE 0x460B370ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_12_BASE 0x460B3C0ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_13_BASE 0x460B410ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_14_BASE 0x460B460ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_15_BASE 0x460B4B0ull\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_KERNEL_SYNC_OBJECT_BASE 0x460B500ull\n#define DCORE3_TPC0_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC0_CFG_KERNEL_BASE 0x460B508ull\n#define DCORE3_TPC0_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC0_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_0_BASE 0x460B5DCull\n#define DCORE3_TPC0_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_1_BASE 0x460B62Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_2_BASE 0x460B67Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_3_BASE 0x460B6CCull\n#define DCORE3_TPC0_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_4_BASE 0x460B71Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_5_BASE 0x460B76Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_6_BASE 0x460B7BCull\n#define DCORE3_TPC0_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_7_BASE 0x460B80Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_8_BASE 0x460B85Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_9_BASE 0x460B8ACull\n#define DCORE3_TPC0_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_10_BASE 0x460B8FCull\n#define DCORE3_TPC0_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_11_BASE 0x460B94Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_12_BASE 0x460B99Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_13_BASE 0x460B9ECull\n#define DCORE3_TPC0_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_14_BASE 0x460BA3Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_TENSOR_15_BASE 0x460BA8Cull\n#define DCORE3_TPC0_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x460BADCull\n#define DCORE3_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC0_CFG_QM_BASE 0x460BAE4ull\n#define DCORE3_TPC0_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC0_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC0_CFG_AXUSER_BASE 0x460BE00ull\n#define DCORE3_TPC0_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC0_CFG_SPECIAL_BASE 0x460BE80ull\n#define DCORE3_TPC0_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC0_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC0_MSTR_IF_RR_SHRD_HBW_BASE 0x460C000ull\n#define DCORE3_TPC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_TPC0_MSTR_IF_RR_PRVT_HBW_BASE 0x460C200ull\n#define DCORE3_TPC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_TPC0_MSTR_IF_RR_SHRD_LBW_BASE 0x460C400ull\n#define DCORE3_TPC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_TPC0_MSTR_IF_RR_PRVT_LBW_BASE 0x460C600ull\n#define DCORE3_TPC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_TPC0_MSTR_IF_E2E_CRDT_BASE 0x460C800ull\n#define DCORE3_TPC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_TPC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_TPC0_MSTR_IF_AXUSER_BASE 0x460CA80ull\n#define DCORE3_TPC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC0_MSTR_IF_DBG_HBW_BASE 0x460CB00ull\n#define DCORE3_TPC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC0_MSTR_IF_DBG_LBW_BASE 0x460CB80ull\n#define DCORE3_TPC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_TPC0_MSTR_IF_CORE_HBW_BASE 0x460CC00ull\n#define DCORE3_TPC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_TPC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_TPC0_MSTR_IF_CORE_LBW_BASE 0x460CD80ull\n#define DCORE3_TPC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_TPC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_TPC0_MSTR_IF_SPECIAL_BASE 0x460CE80ull\n#define DCORE3_TPC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE3_TPC1_QM_DCCM_BASE 0x4610000ull\n#define DCORE3_TPC1_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC1_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_ARC_AUX_BASE 0x4618000ull\n#define DCORE3_TPC1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE3_TPC1_QM_ARC_AUX_SPECIAL_BASE 0x4618E80ull\n#define DCORE3_TPC1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC1_QM_BASE 0x461A000ull\n#define DCORE3_TPC1_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_QM_SECTION 0x9000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x461A900ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x461A908ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x461A910ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x461A918ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x461A920ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x461A928ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x461A930ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x461A938ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x461A940ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x461A948ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x461A950ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x461A958ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x461A960ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x461A968ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x461A970ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x461A978ull\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC1_QM_AXUSER_SECURED_BASE 0x461AB00ull\n#define DCORE3_TPC1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_AXUSER_NONSECURED_BASE 0x461AB80ull\n#define DCORE3_TPC1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_DBG_HBW_BASE 0x461AC00ull\n#define DCORE3_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC1_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC1_QM_DBG_LBW_BASE 0x461AC80ull\n#define DCORE3_TPC1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC1_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC1_QM_CGM_BASE 0x461AD80ull\n#define DCORE3_TPC1_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC1_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC1_QM_SPECIAL_BASE 0x461AE80ull\n#define DCORE3_TPC1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_0_BASE 0x461B000ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC1_CFG_BASE 0x461B000ull\n#define DCORE3_TPC1_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC1_CFG_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_1_BASE 0x461B050ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_2_BASE 0x461B0A0ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_3_BASE 0x461B0F0ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_4_BASE 0x461B140ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_5_BASE 0x461B190ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_6_BASE 0x461B1E0ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_7_BASE 0x461B230ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_8_BASE 0x461B280ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_9_BASE 0x461B2D0ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_10_BASE 0x461B320ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_11_BASE 0x461B370ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_12_BASE 0x461B3C0ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_13_BASE 0x461B410ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_14_BASE 0x461B460ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_15_BASE 0x461B4B0ull\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_KERNEL_SYNC_OBJECT_BASE 0x461B500ull\n#define DCORE3_TPC1_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC1_CFG_KERNEL_BASE 0x461B508ull\n#define DCORE3_TPC1_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC1_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_0_BASE 0x461B5DCull\n#define DCORE3_TPC1_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_1_BASE 0x461B62Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_2_BASE 0x461B67Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_3_BASE 0x461B6CCull\n#define DCORE3_TPC1_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_4_BASE 0x461B71Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_5_BASE 0x461B76Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_6_BASE 0x461B7BCull\n#define DCORE3_TPC1_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_7_BASE 0x461B80Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_8_BASE 0x461B85Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_9_BASE 0x461B8ACull\n#define DCORE3_TPC1_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_10_BASE 0x461B8FCull\n#define DCORE3_TPC1_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_11_BASE 0x461B94Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_12_BASE 0x461B99Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_13_BASE 0x461B9ECull\n#define DCORE3_TPC1_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_14_BASE 0x461BA3Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_TENSOR_15_BASE 0x461BA8Cull\n#define DCORE3_TPC1_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x461BADCull\n#define DCORE3_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC1_CFG_QM_BASE 0x461BAE4ull\n#define DCORE3_TPC1_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC1_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC1_CFG_AXUSER_BASE 0x461BE00ull\n#define DCORE3_TPC1_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC1_CFG_SPECIAL_BASE 0x461BE80ull\n#define DCORE3_TPC1_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC1_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC1_MSTR_IF_RR_SHRD_HBW_BASE 0x461C000ull\n#define DCORE3_TPC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_TPC1_MSTR_IF_RR_PRVT_HBW_BASE 0x461C200ull\n#define DCORE3_TPC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_TPC1_MSTR_IF_RR_SHRD_LBW_BASE 0x461C400ull\n#define DCORE3_TPC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_TPC1_MSTR_IF_RR_PRVT_LBW_BASE 0x461C600ull\n#define DCORE3_TPC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_TPC1_MSTR_IF_E2E_CRDT_BASE 0x461C800ull\n#define DCORE3_TPC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_TPC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_TPC1_MSTR_IF_AXUSER_BASE 0x461CA80ull\n#define DCORE3_TPC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC1_MSTR_IF_DBG_HBW_BASE 0x461CB00ull\n#define DCORE3_TPC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC1_MSTR_IF_DBG_LBW_BASE 0x461CB80ull\n#define DCORE3_TPC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_TPC1_MSTR_IF_CORE_HBW_BASE 0x461CC00ull\n#define DCORE3_TPC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_TPC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_TPC1_MSTR_IF_CORE_LBW_BASE 0x461CD80ull\n#define DCORE3_TPC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_TPC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_TPC1_MSTR_IF_SPECIAL_BASE 0x461CE80ull\n#define DCORE3_TPC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC1_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE3_TPC2_QM_DCCM_BASE 0x4620000ull\n#define DCORE3_TPC2_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC2_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_ARC_AUX_BASE 0x4628000ull\n#define DCORE3_TPC2_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE3_TPC2_QM_ARC_AUX_SPECIAL_BASE 0x4628E80ull\n#define DCORE3_TPC2_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC2_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC2_QM_BASE 0x462A000ull\n#define DCORE3_TPC2_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_QM_SECTION 0x9000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR0_BASE 0x462A900ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR1_BASE 0x462A908ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR2_BASE 0x462A910ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR3_BASE 0x462A918ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR4_BASE 0x462A920ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR5_BASE 0x462A928ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR6_BASE 0x462A930ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR7_BASE 0x462A938ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR8_BASE 0x462A940ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR9_BASE 0x462A948ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR10_BASE 0x462A950ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR11_BASE 0x462A958ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR12_BASE 0x462A960ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR13_BASE 0x462A968ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR14_BASE 0x462A970ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR15_BASE 0x462A978ull\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC2_QM_AXUSER_SECURED_BASE 0x462AB00ull\n#define DCORE3_TPC2_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_AXUSER_NONSECURED_BASE 0x462AB80ull\n#define DCORE3_TPC2_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_DBG_HBW_BASE 0x462AC00ull\n#define DCORE3_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC2_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC2_QM_DBG_LBW_BASE 0x462AC80ull\n#define DCORE3_TPC2_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC2_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC2_QM_CGM_BASE 0x462AD80ull\n#define DCORE3_TPC2_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC2_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC2_QM_SPECIAL_BASE 0x462AE80ull\n#define DCORE3_TPC2_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC2_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_0_BASE 0x462B000ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC2_CFG_BASE 0x462B000ull\n#define DCORE3_TPC2_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC2_CFG_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_1_BASE 0x462B050ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_2_BASE 0x462B0A0ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_3_BASE 0x462B0F0ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_4_BASE 0x462B140ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_5_BASE 0x462B190ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_6_BASE 0x462B1E0ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_7_BASE 0x462B230ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_8_BASE 0x462B280ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_9_BASE 0x462B2D0ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_10_BASE 0x462B320ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_11_BASE 0x462B370ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_12_BASE 0x462B3C0ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_13_BASE 0x462B410ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_14_BASE 0x462B460ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_15_BASE 0x462B4B0ull\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_KERNEL_SYNC_OBJECT_BASE 0x462B500ull\n#define DCORE3_TPC2_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC2_CFG_KERNEL_BASE 0x462B508ull\n#define DCORE3_TPC2_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC2_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_0_BASE 0x462B5DCull\n#define DCORE3_TPC2_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_1_BASE 0x462B62Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_2_BASE 0x462B67Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_3_BASE 0x462B6CCull\n#define DCORE3_TPC2_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_4_BASE 0x462B71Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_5_BASE 0x462B76Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_6_BASE 0x462B7BCull\n#define DCORE3_TPC2_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_7_BASE 0x462B80Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_8_BASE 0x462B85Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_9_BASE 0x462B8ACull\n#define DCORE3_TPC2_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_10_BASE 0x462B8FCull\n#define DCORE3_TPC2_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_11_BASE 0x462B94Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_12_BASE 0x462B99Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_13_BASE 0x462B9ECull\n#define DCORE3_TPC2_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_14_BASE 0x462BA3Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_TENSOR_15_BASE 0x462BA8Cull\n#define DCORE3_TPC2_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x462BADCull\n#define DCORE3_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC2_CFG_QM_BASE 0x462BAE4ull\n#define DCORE3_TPC2_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC2_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC2_CFG_AXUSER_BASE 0x462BE00ull\n#define DCORE3_TPC2_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC2_CFG_SPECIAL_BASE 0x462BE80ull\n#define DCORE3_TPC2_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC2_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC2_MSTR_IF_RR_SHRD_HBW_BASE 0x462C000ull\n#define DCORE3_TPC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_TPC2_MSTR_IF_RR_PRVT_HBW_BASE 0x462C200ull\n#define DCORE3_TPC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_TPC2_MSTR_IF_RR_SHRD_LBW_BASE 0x462C400ull\n#define DCORE3_TPC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_TPC2_MSTR_IF_RR_PRVT_LBW_BASE 0x462C600ull\n#define DCORE3_TPC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_TPC2_MSTR_IF_E2E_CRDT_BASE 0x462C800ull\n#define DCORE3_TPC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_TPC2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_TPC2_MSTR_IF_AXUSER_BASE 0x462CA80ull\n#define DCORE3_TPC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC2_MSTR_IF_DBG_HBW_BASE 0x462CB00ull\n#define DCORE3_TPC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC2_MSTR_IF_DBG_LBW_BASE 0x462CB80ull\n#define DCORE3_TPC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_TPC2_MSTR_IF_CORE_HBW_BASE 0x462CC00ull\n#define DCORE3_TPC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_TPC2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_TPC2_MSTR_IF_CORE_LBW_BASE 0x462CD80ull\n#define DCORE3_TPC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_TPC2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_TPC2_MSTR_IF_SPECIAL_BASE 0x462CE80ull\n#define DCORE3_TPC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC2_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE3_TPC3_QM_DCCM_BASE 0x4630000ull\n#define DCORE3_TPC3_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC3_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_ARC_AUX_BASE 0x4638000ull\n#define DCORE3_TPC3_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE3_TPC3_QM_ARC_AUX_SPECIAL_BASE 0x4638E80ull\n#define DCORE3_TPC3_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC3_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC3_QM_BASE 0x463A000ull\n#define DCORE3_TPC3_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_QM_SECTION 0x9000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR0_BASE 0x463A900ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR1_BASE 0x463A908ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR2_BASE 0x463A910ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR3_BASE 0x463A918ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR4_BASE 0x463A920ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR5_BASE 0x463A928ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR6_BASE 0x463A930ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR7_BASE 0x463A938ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR8_BASE 0x463A940ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR9_BASE 0x463A948ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR10_BASE 0x463A950ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR11_BASE 0x463A958ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR12_BASE 0x463A960ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR13_BASE 0x463A968ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR14_BASE 0x463A970ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR15_BASE 0x463A978ull\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC3_QM_AXUSER_SECURED_BASE 0x463AB00ull\n#define DCORE3_TPC3_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_AXUSER_NONSECURED_BASE 0x463AB80ull\n#define DCORE3_TPC3_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_DBG_HBW_BASE 0x463AC00ull\n#define DCORE3_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC3_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC3_QM_DBG_LBW_BASE 0x463AC80ull\n#define DCORE3_TPC3_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC3_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC3_QM_CGM_BASE 0x463AD80ull\n#define DCORE3_TPC3_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC3_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC3_QM_SPECIAL_BASE 0x463AE80ull\n#define DCORE3_TPC3_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC3_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_0_BASE 0x463B000ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC3_CFG_BASE 0x463B000ull\n#define DCORE3_TPC3_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC3_CFG_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_1_BASE 0x463B050ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_2_BASE 0x463B0A0ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_3_BASE 0x463B0F0ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_4_BASE 0x463B140ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_5_BASE 0x463B190ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_6_BASE 0x463B1E0ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_7_BASE 0x463B230ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_8_BASE 0x463B280ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_9_BASE 0x463B2D0ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_10_BASE 0x463B320ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_11_BASE 0x463B370ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_12_BASE 0x463B3C0ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_13_BASE 0x463B410ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_14_BASE 0x463B460ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_15_BASE 0x463B4B0ull\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_KERNEL_SYNC_OBJECT_BASE 0x463B500ull\n#define DCORE3_TPC3_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC3_CFG_KERNEL_BASE 0x463B508ull\n#define DCORE3_TPC3_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC3_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_0_BASE 0x463B5DCull\n#define DCORE3_TPC3_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_1_BASE 0x463B62Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_2_BASE 0x463B67Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_3_BASE 0x463B6CCull\n#define DCORE3_TPC3_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_4_BASE 0x463B71Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_5_BASE 0x463B76Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_6_BASE 0x463B7BCull\n#define DCORE3_TPC3_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_7_BASE 0x463B80Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_8_BASE 0x463B85Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_9_BASE 0x463B8ACull\n#define DCORE3_TPC3_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_10_BASE 0x463B8FCull\n#define DCORE3_TPC3_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_11_BASE 0x463B94Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_12_BASE 0x463B99Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_13_BASE 0x463B9ECull\n#define DCORE3_TPC3_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_14_BASE 0x463BA3Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_TENSOR_15_BASE 0x463BA8Cull\n#define DCORE3_TPC3_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x463BADCull\n#define DCORE3_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC3_CFG_QM_BASE 0x463BAE4ull\n#define DCORE3_TPC3_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC3_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC3_CFG_AXUSER_BASE 0x463BE00ull\n#define DCORE3_TPC3_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC3_CFG_SPECIAL_BASE 0x463BE80ull\n#define DCORE3_TPC3_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC3_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC3_MSTR_IF_RR_SHRD_HBW_BASE 0x463C000ull\n#define DCORE3_TPC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_TPC3_MSTR_IF_RR_PRVT_HBW_BASE 0x463C200ull\n#define DCORE3_TPC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_TPC3_MSTR_IF_RR_SHRD_LBW_BASE 0x463C400ull\n#define DCORE3_TPC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_TPC3_MSTR_IF_RR_PRVT_LBW_BASE 0x463C600ull\n#define DCORE3_TPC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_TPC3_MSTR_IF_E2E_CRDT_BASE 0x463C800ull\n#define DCORE3_TPC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_TPC3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_TPC3_MSTR_IF_AXUSER_BASE 0x463CA80ull\n#define DCORE3_TPC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC3_MSTR_IF_DBG_HBW_BASE 0x463CB00ull\n#define DCORE3_TPC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC3_MSTR_IF_DBG_LBW_BASE 0x463CB80ull\n#define DCORE3_TPC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_TPC3_MSTR_IF_CORE_HBW_BASE 0x463CC00ull\n#define DCORE3_TPC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_TPC3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_TPC3_MSTR_IF_CORE_LBW_BASE 0x463CD80ull\n#define DCORE3_TPC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_TPC3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_TPC3_MSTR_IF_SPECIAL_BASE 0x463CE80ull\n#define DCORE3_TPC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC3_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE3_TPC4_QM_DCCM_BASE 0x4640000ull\n#define DCORE3_TPC4_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC4_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_ARC_AUX_BASE 0x4648000ull\n#define DCORE3_TPC4_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE3_TPC4_QM_ARC_AUX_SPECIAL_BASE 0x4648E80ull\n#define DCORE3_TPC4_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC4_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC4_QM_BASE 0x464A000ull\n#define DCORE3_TPC4_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_QM_SECTION 0x9000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR0_BASE 0x464A900ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR1_BASE 0x464A908ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR2_BASE 0x464A910ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR3_BASE 0x464A918ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR4_BASE 0x464A920ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR5_BASE 0x464A928ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR6_BASE 0x464A930ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR7_BASE 0x464A938ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR8_BASE 0x464A940ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR9_BASE 0x464A948ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR10_BASE 0x464A950ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR11_BASE 0x464A958ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR12_BASE 0x464A960ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR13_BASE 0x464A968ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR14_BASE 0x464A970ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR15_BASE 0x464A978ull\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC4_QM_AXUSER_SECURED_BASE 0x464AB00ull\n#define DCORE3_TPC4_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_AXUSER_NONSECURED_BASE 0x464AB80ull\n#define DCORE3_TPC4_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_DBG_HBW_BASE 0x464AC00ull\n#define DCORE3_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC4_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC4_QM_DBG_LBW_BASE 0x464AC80ull\n#define DCORE3_TPC4_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC4_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC4_QM_CGM_BASE 0x464AD80ull\n#define DCORE3_TPC4_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC4_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC4_QM_SPECIAL_BASE 0x464AE80ull\n#define DCORE3_TPC4_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC4_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_0_BASE 0x464B000ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC4_CFG_BASE 0x464B000ull\n#define DCORE3_TPC4_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC4_CFG_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_1_BASE 0x464B050ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_2_BASE 0x464B0A0ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_3_BASE 0x464B0F0ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_4_BASE 0x464B140ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_5_BASE 0x464B190ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_6_BASE 0x464B1E0ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_7_BASE 0x464B230ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_8_BASE 0x464B280ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_9_BASE 0x464B2D0ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_10_BASE 0x464B320ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_11_BASE 0x464B370ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_12_BASE 0x464B3C0ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_13_BASE 0x464B410ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_14_BASE 0x464B460ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_15_BASE 0x464B4B0ull\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_KERNEL_SYNC_OBJECT_BASE 0x464B500ull\n#define DCORE3_TPC4_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC4_CFG_KERNEL_BASE 0x464B508ull\n#define DCORE3_TPC4_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC4_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_0_BASE 0x464B5DCull\n#define DCORE3_TPC4_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_1_BASE 0x464B62Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_2_BASE 0x464B67Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_3_BASE 0x464B6CCull\n#define DCORE3_TPC4_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_4_BASE 0x464B71Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_5_BASE 0x464B76Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_6_BASE 0x464B7BCull\n#define DCORE3_TPC4_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_7_BASE 0x464B80Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_8_BASE 0x464B85Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_9_BASE 0x464B8ACull\n#define DCORE3_TPC4_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_10_BASE 0x464B8FCull\n#define DCORE3_TPC4_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_11_BASE 0x464B94Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_12_BASE 0x464B99Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_13_BASE 0x464B9ECull\n#define DCORE3_TPC4_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_14_BASE 0x464BA3Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_TENSOR_15_BASE 0x464BA8Cull\n#define DCORE3_TPC4_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x464BADCull\n#define DCORE3_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC4_CFG_QM_BASE 0x464BAE4ull\n#define DCORE3_TPC4_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC4_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC4_CFG_AXUSER_BASE 0x464BE00ull\n#define DCORE3_TPC4_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC4_CFG_SPECIAL_BASE 0x464BE80ull\n#define DCORE3_TPC4_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC4_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC4_MSTR_IF_RR_SHRD_HBW_BASE 0x464C000ull\n#define DCORE3_TPC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_TPC4_MSTR_IF_RR_PRVT_HBW_BASE 0x464C200ull\n#define DCORE3_TPC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_TPC4_MSTR_IF_RR_SHRD_LBW_BASE 0x464C400ull\n#define DCORE3_TPC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_TPC4_MSTR_IF_RR_PRVT_LBW_BASE 0x464C600ull\n#define DCORE3_TPC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_TPC4_MSTR_IF_E2E_CRDT_BASE 0x464C800ull\n#define DCORE3_TPC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_TPC4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_TPC4_MSTR_IF_AXUSER_BASE 0x464CA80ull\n#define DCORE3_TPC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC4_MSTR_IF_DBG_HBW_BASE 0x464CB00ull\n#define DCORE3_TPC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC4_MSTR_IF_DBG_LBW_BASE 0x464CB80ull\n#define DCORE3_TPC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_TPC4_MSTR_IF_CORE_HBW_BASE 0x464CC00ull\n#define DCORE3_TPC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_TPC4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_TPC4_MSTR_IF_CORE_LBW_BASE 0x464CD80ull\n#define DCORE3_TPC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_TPC4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_TPC4_MSTR_IF_SPECIAL_BASE 0x464CE80ull\n#define DCORE3_TPC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC4_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE3_TPC5_QM_DCCM_BASE 0x4650000ull\n#define DCORE3_TPC5_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_TPC5_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_ARC_AUX_BASE 0x4658000ull\n#define DCORE3_TPC5_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE3_TPC5_QM_ARC_AUX_SPECIAL_BASE 0x4658E80ull\n#define DCORE3_TPC5_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC5_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TPC5_QM_BASE 0x465A000ull\n#define DCORE3_TPC5_QM_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_QM_SECTION 0x9000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR0_BASE 0x465A900ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR1_BASE 0x465A908ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR2_BASE 0x465A910ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR3_BASE 0x465A918ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR4_BASE 0x465A920ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR5_BASE 0x465A928ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR6_BASE 0x465A930ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR7_BASE 0x465A938ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR8_BASE 0x465A940ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR9_BASE 0x465A948ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR10_BASE 0x465A950ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR11_BASE 0x465A958ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR12_BASE 0x465A960ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR13_BASE 0x465A968ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR14_BASE 0x465A970ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR15_BASE 0x465A978ull\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_TPC5_QM_AXUSER_SECURED_BASE 0x465AB00ull\n#define DCORE3_TPC5_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_AXUSER_NONSECURED_BASE 0x465AB80ull\n#define DCORE3_TPC5_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_DBG_HBW_BASE 0x465AC00ull\n#define DCORE3_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC5_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC5_QM_DBG_LBW_BASE 0x465AC80ull\n#define DCORE3_TPC5_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC5_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_TPC5_QM_CGM_BASE 0x465AD80ull\n#define DCORE3_TPC5_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_TPC5_QM_CGM_SECTION 0x1000\n#define mmDCORE3_TPC5_QM_SPECIAL_BASE 0x465AE80ull\n#define DCORE3_TPC5_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC5_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_0_BASE 0x465B000ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC5_CFG_BASE 0x465B000ull\n#define DCORE3_TPC5_CFG_MAX_OFFSET 0x1000\n#define DCORE3_TPC5_CFG_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_1_BASE 0x465B050ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_2_BASE 0x465B0A0ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_3_BASE 0x465B0F0ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_4_BASE 0x465B140ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_5_BASE 0x465B190ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_6_BASE 0x465B1E0ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_7_BASE 0x465B230ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_8_BASE 0x465B280ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_9_BASE 0x465B2D0ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_10_BASE 0x465B320ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_11_BASE 0x465B370ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_12_BASE 0x465B3C0ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_13_BASE 0x465B410ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_14_BASE 0x465B460ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_15_BASE 0x465B4B0ull\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_KERNEL_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_KERNEL_SYNC_OBJECT_BASE 0x465B500ull\n#define DCORE3_TPC5_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC5_CFG_KERNEL_BASE 0x465B508ull\n#define DCORE3_TPC5_CFG_KERNEL_MAX_OFFSET 0xD400\n#define DCORE3_TPC5_CFG_KERNEL_SECTION 0xD400\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_0_BASE 0x465B5DCull\n#define DCORE3_TPC5_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_0_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_1_BASE 0x465B62Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_1_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_2_BASE 0x465B67Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_2_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_3_BASE 0x465B6CCull\n#define DCORE3_TPC5_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_3_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_4_BASE 0x465B71Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_4_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_5_BASE 0x465B76Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_5_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_6_BASE 0x465B7BCull\n#define DCORE3_TPC5_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_6_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_7_BASE 0x465B80Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_7_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_8_BASE 0x465B85Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_8_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_9_BASE 0x465B8ACull\n#define DCORE3_TPC5_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_9_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_10_BASE 0x465B8FCull\n#define DCORE3_TPC5_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_10_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_11_BASE 0x465B94Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_11_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_12_BASE 0x465B99Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_12_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_13_BASE 0x465B9ECull\n#define DCORE3_TPC5_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_13_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_14_BASE 0x465BA3Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_14_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_TENSOR_15_BASE 0x465BA8Cull\n#define DCORE3_TPC5_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_QM_TENSOR_15_SECTION 0x5000\n#define mmDCORE3_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x465BADCull\n#define DCORE3_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000\n#define mmDCORE3_TPC5_CFG_QM_BASE 0x465BAE4ull\n#define DCORE3_TPC5_CFG_QM_MAX_OFFSET 0xD400\n#define DCORE3_TPC5_CFG_QM_SECTION 0x31C0\n#define mmDCORE3_TPC5_CFG_AXUSER_BASE 0x465BE00ull\n#define DCORE3_TPC5_CFG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_CFG_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC5_CFG_SPECIAL_BASE 0x465BE80ull\n#define DCORE3_TPC5_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC5_CFG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC5_MSTR_IF_RR_SHRD_HBW_BASE 0x465C000ull\n#define DCORE3_TPC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_TPC5_MSTR_IF_RR_PRVT_HBW_BASE 0x465C200ull\n#define DCORE3_TPC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_TPC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_TPC5_MSTR_IF_RR_SHRD_LBW_BASE 0x465C400ull\n#define DCORE3_TPC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_TPC5_MSTR_IF_RR_PRVT_LBW_BASE 0x465C600ull\n#define DCORE3_TPC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_TPC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_TPC5_MSTR_IF_E2E_CRDT_BASE 0x465C800ull\n#define DCORE3_TPC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_TPC5_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_TPC5_MSTR_IF_AXUSER_BASE 0x465CA80ull\n#define DCORE3_TPC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_TPC5_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_TPC5_MSTR_IF_DBG_HBW_BASE 0x465CB00ull\n#define DCORE3_TPC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC5_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_TPC5_MSTR_IF_DBG_LBW_BASE 0x465CB80ull\n#define DCORE3_TPC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_TPC5_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_TPC5_MSTR_IF_CORE_HBW_BASE 0x465CC00ull\n#define DCORE3_TPC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_TPC5_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_TPC5_MSTR_IF_CORE_LBW_BASE 0x465CD80ull\n#define DCORE3_TPC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_TPC5_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_TPC5_MSTR_IF_SPECIAL_BASE 0x465CE80ull\n#define DCORE3_TPC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC5_MSTR_IF_SPECIAL_SECTION 0x23180\n#define mmDCORE3_HMMU0_MMU_BASE 0x4680000ull\n#define DCORE3_HMMU0_MMU_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_MMU_SECTION 0xE800\n#define mmDCORE3_HMMU0_MMU_SPECIAL_BASE 0x4680E80ull\n#define DCORE3_HMMU0_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU0_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HMMU0_STLB_BASE 0x4681000ull\n#define DCORE3_HMMU0_STLB_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_STLB_SECTION 0xE800\n#define mmDCORE3_HMMU0_STLB_SPECIAL_BASE 0x4681E80ull\n#define DCORE3_HMMU0_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU0_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE3_HMMU0_SCRAMB_OUT_BASE 0x4683000ull\n#define DCORE3_HMMU0_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE3_HMMU0_SCRAMB_OUT_SPECIAL_BASE 0x4683E80ull\n#define DCORE3_HMMU0_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU0_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HMMU0_MSTR_IF_RR_SHRD_HBW_BASE 0x4684000ull\n#define DCORE3_HMMU0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_HMMU0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_HMMU0_MSTR_IF_RR_PRVT_HBW_BASE 0x4684200ull\n#define DCORE3_HMMU0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_HMMU0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_HMMU0_MSTR_IF_RR_SHRD_LBW_BASE 0x4684400ull\n#define DCORE3_HMMU0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_HMMU0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_HMMU0_MSTR_IF_RR_PRVT_LBW_BASE 0x4684600ull\n#define DCORE3_HMMU0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_HMMU0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_HMMU0_MSTR_IF_E2E_CRDT_BASE 0x4684800ull\n#define DCORE3_HMMU0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_HMMU0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_HMMU0_MSTR_IF_AXUSER_BASE 0x4684A80ull\n#define DCORE3_HMMU0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_HMMU0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_HMMU0_MSTR_IF_DBG_HBW_BASE 0x4684B00ull\n#define DCORE3_HMMU0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_HMMU0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_HMMU0_MSTR_IF_DBG_LBW_BASE 0x4684B80ull\n#define DCORE3_HMMU0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_HMMU0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_HMMU0_MSTR_IF_CORE_HBW_BASE 0x4684C00ull\n#define DCORE3_HMMU0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_HMMU0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_HMMU0_MSTR_IF_CORE_LBW_BASE 0x4684D80ull\n#define DCORE3_HMMU0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_HMMU0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_HMMU0_MSTR_IF_SPECIAL_BASE 0x4684E80ull\n#define DCORE3_HMMU0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU0_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE3_HMMU1_MMU_BASE 0x4690000ull\n#define DCORE3_HMMU1_MMU_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_MMU_SECTION 0xE800\n#define mmDCORE3_HMMU1_MMU_SPECIAL_BASE 0x4690E80ull\n#define DCORE3_HMMU1_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU1_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HMMU1_STLB_BASE 0x4691000ull\n#define DCORE3_HMMU1_STLB_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_STLB_SECTION 0xE800\n#define mmDCORE3_HMMU1_STLB_SPECIAL_BASE 0x4691E80ull\n#define DCORE3_HMMU1_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU1_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE3_HMMU1_SCRAMB_OUT_BASE 0x4693000ull\n#define DCORE3_HMMU1_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE3_HMMU1_SCRAMB_OUT_SPECIAL_BASE 0x4693E80ull\n#define DCORE3_HMMU1_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU1_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HMMU1_MSTR_IF_RR_SHRD_HBW_BASE 0x4694000ull\n#define DCORE3_HMMU1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_HMMU1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_HMMU1_MSTR_IF_RR_PRVT_HBW_BASE 0x4694200ull\n#define DCORE3_HMMU1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_HMMU1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_HMMU1_MSTR_IF_RR_SHRD_LBW_BASE 0x4694400ull\n#define DCORE3_HMMU1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_HMMU1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_HMMU1_MSTR_IF_RR_PRVT_LBW_BASE 0x4694600ull\n#define DCORE3_HMMU1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_HMMU1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_HMMU1_MSTR_IF_E2E_CRDT_BASE 0x4694800ull\n#define DCORE3_HMMU1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_HMMU1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_HMMU1_MSTR_IF_AXUSER_BASE 0x4694A80ull\n#define DCORE3_HMMU1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_HMMU1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_HMMU1_MSTR_IF_DBG_HBW_BASE 0x4694B00ull\n#define DCORE3_HMMU1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_HMMU1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_HMMU1_MSTR_IF_DBG_LBW_BASE 0x4694B80ull\n#define DCORE3_HMMU1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_HMMU1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_HMMU1_MSTR_IF_CORE_HBW_BASE 0x4694C00ull\n#define DCORE3_HMMU1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_HMMU1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_HMMU1_MSTR_IF_CORE_LBW_BASE 0x4694D80ull\n#define DCORE3_HMMU1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_HMMU1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_HMMU1_MSTR_IF_SPECIAL_BASE 0x4694E80ull\n#define DCORE3_HMMU1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU1_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE3_HMMU2_MMU_BASE 0x46A0000ull\n#define DCORE3_HMMU2_MMU_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_MMU_SECTION 0xE800\n#define mmDCORE3_HMMU2_MMU_SPECIAL_BASE 0x46A0E80ull\n#define DCORE3_HMMU2_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU2_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HMMU2_STLB_BASE 0x46A1000ull\n#define DCORE3_HMMU2_STLB_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_STLB_SECTION 0xE800\n#define mmDCORE3_HMMU2_STLB_SPECIAL_BASE 0x46A1E80ull\n#define DCORE3_HMMU2_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU2_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE3_HMMU2_SCRAMB_OUT_BASE 0x46A3000ull\n#define DCORE3_HMMU2_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE3_HMMU2_SCRAMB_OUT_SPECIAL_BASE 0x46A3E80ull\n#define DCORE3_HMMU2_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU2_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HMMU2_MSTR_IF_RR_SHRD_HBW_BASE 0x46A4000ull\n#define DCORE3_HMMU2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_HMMU2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_HMMU2_MSTR_IF_RR_PRVT_HBW_BASE 0x46A4200ull\n#define DCORE3_HMMU2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_HMMU2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_HMMU2_MSTR_IF_RR_SHRD_LBW_BASE 0x46A4400ull\n#define DCORE3_HMMU2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_HMMU2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_HMMU2_MSTR_IF_RR_PRVT_LBW_BASE 0x46A4600ull\n#define DCORE3_HMMU2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_HMMU2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_HMMU2_MSTR_IF_E2E_CRDT_BASE 0x46A4800ull\n#define DCORE3_HMMU2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_HMMU2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_HMMU2_MSTR_IF_AXUSER_BASE 0x46A4A80ull\n#define DCORE3_HMMU2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_HMMU2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_HMMU2_MSTR_IF_DBG_HBW_BASE 0x46A4B00ull\n#define DCORE3_HMMU2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_HMMU2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_HMMU2_MSTR_IF_DBG_LBW_BASE 0x46A4B80ull\n#define DCORE3_HMMU2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_HMMU2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_HMMU2_MSTR_IF_CORE_HBW_BASE 0x46A4C00ull\n#define DCORE3_HMMU2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_HMMU2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_HMMU2_MSTR_IF_CORE_LBW_BASE 0x46A4D80ull\n#define DCORE3_HMMU2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_HMMU2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_HMMU2_MSTR_IF_SPECIAL_BASE 0x46A4E80ull\n#define DCORE3_HMMU2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU2_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE3_HMMU3_MMU_BASE 0x46B0000ull\n#define DCORE3_HMMU3_MMU_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_MMU_SECTION 0xE800\n#define mmDCORE3_HMMU3_MMU_SPECIAL_BASE 0x46B0E80ull\n#define DCORE3_HMMU3_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU3_MMU_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HMMU3_STLB_BASE 0x46B1000ull\n#define DCORE3_HMMU3_STLB_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_STLB_SECTION 0xE800\n#define mmDCORE3_HMMU3_STLB_SPECIAL_BASE 0x46B1E80ull\n#define DCORE3_HMMU3_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU3_STLB_SPECIAL_SECTION 0x1180\n#define mmDCORE3_HMMU3_SCRAMB_OUT_BASE 0x46B3000ull\n#define DCORE3_HMMU3_SCRAMB_OUT_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_SCRAMB_OUT_SECTION 0xE800\n#define mmDCORE3_HMMU3_SCRAMB_OUT_SPECIAL_BASE 0x46B3E80ull\n#define DCORE3_HMMU3_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU3_SCRAMB_OUT_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HMMU3_MSTR_IF_RR_SHRD_HBW_BASE 0x46B4000ull\n#define DCORE3_HMMU3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_HMMU3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_HMMU3_MSTR_IF_RR_PRVT_HBW_BASE 0x46B4200ull\n#define DCORE3_HMMU3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_HMMU3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_HMMU3_MSTR_IF_RR_SHRD_LBW_BASE 0x46B4400ull\n#define DCORE3_HMMU3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_HMMU3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_HMMU3_MSTR_IF_RR_PRVT_LBW_BASE 0x46B4600ull\n#define DCORE3_HMMU3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_HMMU3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_HMMU3_MSTR_IF_E2E_CRDT_BASE 0x46B4800ull\n#define DCORE3_HMMU3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_HMMU3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_HMMU3_MSTR_IF_AXUSER_BASE 0x46B4A80ull\n#define DCORE3_HMMU3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_HMMU3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_HMMU3_MSTR_IF_DBG_HBW_BASE 0x46B4B00ull\n#define DCORE3_HMMU3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_HMMU3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_HMMU3_MSTR_IF_DBG_LBW_BASE 0x46B4B80ull\n#define DCORE3_HMMU3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_HMMU3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_HMMU3_MSTR_IF_CORE_HBW_BASE 0x46B4C00ull\n#define DCORE3_HMMU3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_HMMU3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_HMMU3_MSTR_IF_CORE_LBW_BASE 0x46B4D80ull\n#define DCORE3_HMMU3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_HMMU3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_HMMU3_MSTR_IF_SPECIAL_BASE 0x46B4E80ull\n#define DCORE3_HMMU3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HMMU3_MSTR_IF_SPECIAL_SECTION 0xB180\n#define mmDCORE3_MME_QM_ARC_DCCM_BASE 0x46C0000ull\n#define DCORE3_MME_QM_ARC_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_MME_QM_ARC_DCCM_SECTION 0x8000\n#define mmDCORE3_MME_QM_ARC_AUX_BASE 0x46C8000ull\n#define DCORE3_MME_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE3_MME_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE3_MME_QM_ARC_AUX_SPECIAL_BASE 0x46C8E80ull\n#define DCORE3_MME_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_QM_ARC_AUX_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_QM_ARC_DUP_ENG_BASE 0x46C9000ull\n#define DCORE3_MME_QM_ARC_DUP_ENG_MAX_OFFSET 0x1000\n#define DCORE3_MME_QM_ARC_DUP_ENG_SECTION 0x9000\n#define mmDCORE3_MME_QM_ARC_DUP_ENG_AXUSER_BASE 0x46C9900ull\n#define DCORE3_MME_QM_ARC_DUP_ENG_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_QM_ARC_DUP_ENG_AXUSER_SECTION 0x5800\n#define mmDCORE3_MME_QM_ARC_DUP_ENG_SPECIAL_BASE 0x46C9E80ull\n#define DCORE3_MME_QM_ARC_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_QM_ARC_DUP_ENG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_QM_BASE 0x46CA000ull\n#define DCORE3_MME_QM_MAX_OFFSET 0x1000\n#define DCORE3_MME_QM_SECTION 0x9000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR0_BASE 0x46CA900ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR1_BASE 0x46CA908ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR2_BASE 0x46CA910ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR3_BASE 0x46CA918ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR4_BASE 0x46CA920ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR5_BASE 0x46CA928ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR6_BASE 0x46CA930ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR7_BASE 0x46CA938ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR8_BASE 0x46CA940ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR9_BASE 0x46CA948ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR10_BASE 0x46CA950ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR11_BASE 0x46CA958ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR12_BASE 0x46CA960ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR13_BASE 0x46CA968ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR14_BASE 0x46CA970ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_MME_QM_QMAN_WR64_BASE_ADDR15_BASE 0x46CA978ull\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_MME_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_MME_QM_AXUSER_SECURED_BASE 0x46CAB00ull\n#define DCORE3_MME_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_MME_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_MME_QM_AXUSER_NONSECURED_BASE 0x46CAB80ull\n#define DCORE3_MME_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_MME_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_MME_QM_DBG_HBW_BASE 0x46CAC00ull\n#define DCORE3_MME_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_MME_QM_DBG_LBW_BASE 0x46CAC80ull\n#define DCORE3_MME_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_MME_QM_CGM_BASE 0x46CAD80ull\n#define DCORE3_MME_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_MME_QM_CGM_SECTION 0x1000\n#define mmDCORE3_MME_QM_SPECIAL_BASE 0x46CAE80ull\n#define DCORE3_MME_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_LO_BASE 0x46CB000ull\n#define DCORE3_MME_CTRL_LO_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_LO_SECTION 0x8000\n#define mmDCORE3_MME_CTRL_LO_ARCH_BASE_ADDR_BASE 0x46CB008ull\n#define DCORE3_MME_CTRL_LO_ARCH_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE3_MME_CTRL_LO_ARCH_BASE_ADDR_SECTION 0x2000\n#define mmDCORE3_MME_CTRL_LO_ARCH_NON_TENSOR_START_BASE 0x46CB028ull\n#define DCORE3_MME_CTRL_LO_ARCH_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE3_MME_CTRL_LO_ARCH_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_LO_ARCH_TENSOR_A_BASE 0x46CB040ull\n#define DCORE3_MME_CTRL_LO_ARCH_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_LO_ARCH_TENSOR_A_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_LO_ARCH_TENSOR_B_BASE 0x46CB098ull\n#define DCORE3_MME_CTRL_LO_ARCH_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_LO_ARCH_TENSOR_B_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_LO_ARCH_TENSOR_COUT_BASE 0x46CB0F0ull\n#define DCORE3_MME_CTRL_LO_ARCH_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_LO_ARCH_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_BASE 0x46CB15Cull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_BASE 0x46CB170ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_BASE 0x46CB184ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_BASE 0x46CB198ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_BASE 0x46CB1ACull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_BASE 0x46CB1C0ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_BASE 0x46CB1D4ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_BASE 0x46CB1E8ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_BASE 0x46CB1FCull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_BASE 0x46CB210ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_BASE 0x46CB22Cull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_BASE 0x46CB240ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_BASE 0x46CB254ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_BASE 0x46CB268ull\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_LO_ARCH_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_LO_ARCH_NON_TENSOR_END_BASE 0x46CB280ull\n#define DCORE3_MME_CTRL_LO_ARCH_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE3_MME_CTRL_LO_ARCH_NON_TENSOR_END_SECTION 0xB800\n#define mmDCORE3_MME_CTRL_LO_MME_AXUSER_BASE 0x46CBE00ull\n#define DCORE3_MME_CTRL_LO_MME_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_CTRL_LO_MME_AXUSER_SECTION 0x8000\n#define mmDCORE3_MME_CTRL_LO_SPECIAL_BASE 0x46CBE80ull\n#define DCORE3_MME_CTRL_LO_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_CTRL_LO_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_HI_BASE 0x46CC000ull\n#define DCORE3_MME_CTRL_HI_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_HI_SECTION 0x8000\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_BASE_ADDR_BASE 0x46CC008ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE3_MME_CTRL_HI_SHADOW_0_BASE_ADDR_SECTION 0x2000\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_BASE 0x46CC028ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE3_MME_CTRL_HI_SHADOW_0_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_TENSOR_A_BASE 0x46CC040ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_0_TENSOR_A_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_TENSOR_B_BASE 0x46CC098ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_0_TENSOR_B_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_BASE 0x46CC0F0ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_0_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_BASE 0x46CC15Cull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_BASE 0x46CC170ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_BASE 0x46CC184ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_BASE 0x46CC198ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_BASE 0x46CC1ACull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_BASE 0x46CC1C0ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_BASE 0x46CC1D4ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_BASE 0x46CC1E8ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_BASE 0x46CC1FCull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_BASE 0x46CC210ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_BASE 0x46CC22Cull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_BASE 0x46CC240ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_BASE 0x46CC254ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_BASE 0x46CC268ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_0_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_BASE 0x46CC280ull\n#define DCORE3_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE3_MME_CTRL_HI_SHADOW_0_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_BASE_ADDR_BASE 0x46CC308ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE3_MME_CTRL_HI_SHADOW_1_BASE_ADDR_SECTION 0x2000\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_BASE 0x46CC328ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE3_MME_CTRL_HI_SHADOW_1_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_TENSOR_A_BASE 0x46CC340ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_1_TENSOR_A_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_TENSOR_B_BASE 0x46CC398ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_1_TENSOR_B_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_BASE 0x46CC3F0ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_1_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_BASE 0x46CC45Cull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_BASE 0x46CC470ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_BASE 0x46CC484ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_BASE 0x46CC498ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_BASE 0x46CC4ACull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_BASE 0x46CC4C0ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_BASE 0x46CC4D4ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_BASE 0x46CC4E8ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_BASE 0x46CC4FCull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_BASE 0x46CC510ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_BASE 0x46CC52Cull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_BASE 0x46CC540ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_BASE 0x46CC554ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_BASE 0x46CC568ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_1_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_BASE 0x46CC580ull\n#define DCORE3_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE3_MME_CTRL_HI_SHADOW_1_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_BASE_ADDR_BASE 0x46CC608ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE3_MME_CTRL_HI_SHADOW_2_BASE_ADDR_SECTION 0x2000\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_BASE 0x46CC628ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE3_MME_CTRL_HI_SHADOW_2_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_TENSOR_A_BASE 0x46CC640ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_2_TENSOR_A_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_TENSOR_B_BASE 0x46CC698ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_2_TENSOR_B_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_BASE 0x46CC6F0ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_2_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_BASE 0x46CC75Cull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_BASE 0x46CC770ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_BASE 0x46CC784ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_BASE 0x46CC798ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_BASE 0x46CC7ACull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_BASE 0x46CC7C0ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_BASE 0x46CC7D4ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_BASE 0x46CC7E8ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_BASE 0x46CC7FCull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_BASE 0x46CC810ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_BASE 0x46CC82Cull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_BASE 0x46CC840ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_BASE 0x46CC854ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_BASE 0x46CC868ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_2_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_BASE 0x46CC880ull\n#define DCORE3_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE3_MME_CTRL_HI_SHADOW_2_NON_TENSOR_END_SECTION 0x8800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_BASE_ADDR_BASE 0x46CC908ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_BASE_ADDR_MAX_OFFSET 0x2000\n#define DCORE3_MME_CTRL_HI_SHADOW_3_BASE_ADDR_SECTION 0x2000\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_BASE 0x46CC928ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_MAX_OFFSET 0x1800\n#define DCORE3_MME_CTRL_HI_SHADOW_3_NON_TENSOR_START_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_TENSOR_A_BASE 0x46CC940ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_TENSOR_A_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_3_TENSOR_A_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_TENSOR_B_BASE 0x46CC998ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_TENSOR_B_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_3_TENSOR_B_SECTION 0x5800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_BASE 0x46CC9F0ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_HI_SHADOW_3_TENSOR_COUT_SECTION 0x6C00\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_BASE 0x46CCA5Cull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_BASE 0x46CCA70ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_BASE 0x46CCA84ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_BASE 0x46CCA98ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN1_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_BASE 0x46CCAACull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN2_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_BASE 0x46CCAC0ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN2_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_BASE 0x46CCAD4ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN3_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_BASE 0x46CCAE8ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN3_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_BASE 0x46CCAFCull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN4_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_BASE 0x46CCB10ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_IN4_SLAVE_SECTION 0x1C00\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_BASE 0x46CCB2Cull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT0_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_BASE 0x46CCB40ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT0_SLAVE_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_BASE 0x46CCB54ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT1_MASTER_SECTION 0x1400\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_BASE 0x46CCB68ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_HI_SHADOW_3_AGU_COUT1_SLAVE_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_BASE 0x46CCB80ull\n#define DCORE3_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_MAX_OFFSET 0x6000\n#define DCORE3_MME_CTRL_HI_SHADOW_3_NON_TENSOR_END_SECTION 0x3000\n#define mmDCORE3_MME_CTRL_HI_SPECIAL_BASE 0x46CCE80ull\n#define DCORE3_MME_CTRL_HI_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_CTRL_HI_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_EU_BIST_BASE 0x46CD000ull\n#define DCORE3_MME_EU_BIST_MAX_OFFSET 0x1000\n#define DCORE3_MME_EU_BIST_SECTION 0xE800\n#define mmDCORE3_MME_EU_BIST_SPECIAL_BASE 0x46CDE80ull\n#define DCORE3_MME_EU_BIST_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_EU_BIST_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_MSTR_IF_RR_SHRD_HBW_BASE 0x46CE000ull\n#define DCORE3_MME_CTRL_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_CTRL_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_MME_CTRL_MSTR_IF_RR_PRVT_HBW_BASE 0x46CE200ull\n#define DCORE3_MME_CTRL_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_CTRL_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_MME_CTRL_MSTR_IF_RR_SHRD_LBW_BASE 0x46CE400ull\n#define DCORE3_MME_CTRL_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_CTRL_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_MME_CTRL_MSTR_IF_RR_PRVT_LBW_BASE 0x46CE600ull\n#define DCORE3_MME_CTRL_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_CTRL_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_MME_CTRL_MSTR_IF_E2E_CRDT_BASE 0x46CE800ull\n#define DCORE3_MME_CTRL_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_MME_CTRL_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_MME_CTRL_MSTR_IF_AXUSER_BASE 0x46CEA80ull\n#define DCORE3_MME_CTRL_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_CTRL_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_MME_CTRL_MSTR_IF_DBG_HBW_BASE 0x46CEB00ull\n#define DCORE3_MME_CTRL_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_MME_CTRL_MSTR_IF_DBG_LBW_BASE 0x46CEB80ull\n#define DCORE3_MME_CTRL_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_CTRL_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_MME_CTRL_MSTR_IF_CORE_HBW_BASE 0x46CEC00ull\n#define DCORE3_MME_CTRL_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_MME_CTRL_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_MME_CTRL_MSTR_IF_CORE_LBW_BASE 0x46CED80ull\n#define DCORE3_MME_CTRL_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_MME_CTRL_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_MSTR_IF_SPECIAL_BASE 0x46CEE80ull\n#define DCORE3_MME_CTRL_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_CTRL_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_QM_ARC_ACP_ENG_BASE 0x46CF000ull\n#define DCORE3_MME_QM_ARC_ACP_ENG_MAX_OFFSET 0x1000\n#define DCORE3_MME_QM_ARC_ACP_ENG_SECTION 0xE800\n#define mmDCORE3_MME_QM_ARC_ACP_ENG_SPECIAL_BASE 0x46CFE80ull\n#define DCORE3_MME_QM_ARC_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_QM_ARC_ACP_ENG_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_SBTE0_BASE 0x46D0000ull\n#define DCORE3_MME_SBTE0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE0_SECTION 0xE800\n#define mmDCORE3_MME_SBTE0_SPECIAL_BASE 0x46D0E80ull\n#define DCORE3_MME_SBTE0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE0_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_BASE 0x46D1000ull\n#define DCORE3_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_BASE 0x46D1200ull\n#define DCORE3_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_BASE 0x46D1400ull\n#define DCORE3_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_BASE 0x46D1600ull\n#define DCORE3_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE0_MSTR_IF_E2E_CRDT_BASE 0x46D1800ull\n#define DCORE3_MME_SBTE0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_MME_SBTE0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_MME_SBTE0_MSTR_IF_AXUSER_BASE 0x46D1A80ull\n#define DCORE3_MME_SBTE0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_SBTE0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_MME_SBTE0_MSTR_IF_DBG_HBW_BASE 0x46D1B00ull\n#define DCORE3_MME_SBTE0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE0_MSTR_IF_DBG_LBW_BASE 0x46D1B80ull\n#define DCORE3_MME_SBTE0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE0_MSTR_IF_CORE_HBW_BASE 0x46D1C00ull\n#define DCORE3_MME_SBTE0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_MME_SBTE0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_MME_SBTE0_MSTR_IF_CORE_LBW_BASE 0x46D1D80ull\n#define DCORE3_MME_SBTE0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_MME_SBTE0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_MME_SBTE0_MSTR_IF_SPECIAL_BASE 0x46D1E80ull\n#define DCORE3_MME_SBTE0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE0_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE3_MME_SBTE1_BASE 0x46D8000ull\n#define DCORE3_MME_SBTE1_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE1_SECTION 0xE800\n#define mmDCORE3_MME_SBTE1_SPECIAL_BASE 0x46D8E80ull\n#define DCORE3_MME_SBTE1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE1_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_BASE 0x46D9000ull\n#define DCORE3_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_BASE 0x46D9200ull\n#define DCORE3_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_BASE 0x46D9400ull\n#define DCORE3_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_BASE 0x46D9600ull\n#define DCORE3_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE1_MSTR_IF_E2E_CRDT_BASE 0x46D9800ull\n#define DCORE3_MME_SBTE1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_MME_SBTE1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_MME_SBTE1_MSTR_IF_AXUSER_BASE 0x46D9A80ull\n#define DCORE3_MME_SBTE1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_SBTE1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_MME_SBTE1_MSTR_IF_DBG_HBW_BASE 0x46D9B00ull\n#define DCORE3_MME_SBTE1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE1_MSTR_IF_DBG_LBW_BASE 0x46D9B80ull\n#define DCORE3_MME_SBTE1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE1_MSTR_IF_CORE_HBW_BASE 0x46D9C00ull\n#define DCORE3_MME_SBTE1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_MME_SBTE1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_MME_SBTE1_MSTR_IF_CORE_LBW_BASE 0x46D9D80ull\n#define DCORE3_MME_SBTE1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_MME_SBTE1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_MME_SBTE1_MSTR_IF_SPECIAL_BASE 0x46D9E80ull\n#define DCORE3_MME_SBTE1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE1_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE3_MME_SBTE2_BASE 0x46E0000ull\n#define DCORE3_MME_SBTE2_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE2_SECTION 0xE800\n#define mmDCORE3_MME_SBTE2_SPECIAL_BASE 0x46E0E80ull\n#define DCORE3_MME_SBTE2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE2_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_BASE 0x46E1000ull\n#define DCORE3_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_BASE 0x46E1200ull\n#define DCORE3_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_BASE 0x46E1400ull\n#define DCORE3_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_BASE 0x46E1600ull\n#define DCORE3_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE2_MSTR_IF_E2E_CRDT_BASE 0x46E1800ull\n#define DCORE3_MME_SBTE2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_MME_SBTE2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_MME_SBTE2_MSTR_IF_AXUSER_BASE 0x46E1A80ull\n#define DCORE3_MME_SBTE2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_SBTE2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_MME_SBTE2_MSTR_IF_DBG_HBW_BASE 0x46E1B00ull\n#define DCORE3_MME_SBTE2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE2_MSTR_IF_DBG_LBW_BASE 0x46E1B80ull\n#define DCORE3_MME_SBTE2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE2_MSTR_IF_CORE_HBW_BASE 0x46E1C00ull\n#define DCORE3_MME_SBTE2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_MME_SBTE2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_MME_SBTE2_MSTR_IF_CORE_LBW_BASE 0x46E1D80ull\n#define DCORE3_MME_SBTE2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_MME_SBTE2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_MME_SBTE2_MSTR_IF_SPECIAL_BASE 0x46E1E80ull\n#define DCORE3_MME_SBTE2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE2_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE3_MME_SBTE3_BASE 0x46E8000ull\n#define DCORE3_MME_SBTE3_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE3_SECTION 0xE800\n#define mmDCORE3_MME_SBTE3_SPECIAL_BASE 0x46E8E80ull\n#define DCORE3_MME_SBTE3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_BASE 0x46E9000ull\n#define DCORE3_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_BASE 0x46E9200ull\n#define DCORE3_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_BASE 0x46E9400ull\n#define DCORE3_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_BASE 0x46E9600ull\n#define DCORE3_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE3_MSTR_IF_E2E_CRDT_BASE 0x46E9800ull\n#define DCORE3_MME_SBTE3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_MME_SBTE3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_MME_SBTE3_MSTR_IF_AXUSER_BASE 0x46E9A80ull\n#define DCORE3_MME_SBTE3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_SBTE3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_MME_SBTE3_MSTR_IF_DBG_HBW_BASE 0x46E9B00ull\n#define DCORE3_MME_SBTE3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE3_MSTR_IF_DBG_LBW_BASE 0x46E9B80ull\n#define DCORE3_MME_SBTE3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE3_MSTR_IF_CORE_HBW_BASE 0x46E9C00ull\n#define DCORE3_MME_SBTE3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_MME_SBTE3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_MME_SBTE3_MSTR_IF_CORE_LBW_BASE 0x46E9D80ull\n#define DCORE3_MME_SBTE3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_MME_SBTE3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_MME_SBTE3_MSTR_IF_SPECIAL_BASE 0x46E9E80ull\n#define DCORE3_MME_SBTE3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE3_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE3_MME_SBTE4_BASE 0x46F0000ull\n#define DCORE3_MME_SBTE4_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE4_SECTION 0xE800\n#define mmDCORE3_MME_SBTE4_SPECIAL_BASE 0x46F0E80ull\n#define DCORE3_MME_SBTE4_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE4_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_BASE 0x46F1000ull\n#define DCORE3_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_BASE 0x46F1200ull\n#define DCORE3_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_SBTE4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_BASE 0x46F1400ull\n#define DCORE3_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_BASE 0x46F1600ull\n#define DCORE3_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_SBTE4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_MME_SBTE4_MSTR_IF_E2E_CRDT_BASE 0x46F1800ull\n#define DCORE3_MME_SBTE4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_MME_SBTE4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_MME_SBTE4_MSTR_IF_AXUSER_BASE 0x46F1A80ull\n#define DCORE3_MME_SBTE4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_SBTE4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_MME_SBTE4_MSTR_IF_DBG_HBW_BASE 0x46F1B00ull\n#define DCORE3_MME_SBTE4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE4_MSTR_IF_DBG_LBW_BASE 0x46F1B80ull\n#define DCORE3_MME_SBTE4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_SBTE4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_MME_SBTE4_MSTR_IF_CORE_HBW_BASE 0x46F1C00ull\n#define DCORE3_MME_SBTE4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_MME_SBTE4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_MME_SBTE4_MSTR_IF_CORE_LBW_BASE 0x46F1D80ull\n#define DCORE3_MME_SBTE4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_MME_SBTE4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_MME_SBTE4_MSTR_IF_SPECIAL_BASE 0x46F1E80ull\n#define DCORE3_MME_SBTE4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_SBTE4_MSTR_IF_SPECIAL_SECTION 0x6180\n#define mmDCORE3_MME_ACC_BASE 0x46F8000ull\n#define DCORE3_MME_ACC_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_SECTION 0xE800\n#define mmDCORE3_MME_ACC_SPECIAL_BASE 0x46F8E80ull\n#define DCORE3_MME_ACC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_ACC_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_WB0_MSTR_IF_RR_SHRD_HBW_BASE 0x46F9000ull\n#define DCORE3_MME_WB0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_WB0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_MME_WB0_MSTR_IF_RR_PRVT_HBW_BASE 0x46F9200ull\n#define DCORE3_MME_WB0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_WB0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_MME_WB0_MSTR_IF_RR_SHRD_LBW_BASE 0x46F9400ull\n#define DCORE3_MME_WB0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_WB0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_MME_WB0_MSTR_IF_RR_PRVT_LBW_BASE 0x46F9600ull\n#define DCORE3_MME_WB0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_WB0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_MME_WB0_MSTR_IF_E2E_CRDT_BASE 0x46F9800ull\n#define DCORE3_MME_WB0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_MME_WB0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_MME_WB0_MSTR_IF_AXUSER_BASE 0x46F9A80ull\n#define DCORE3_MME_WB0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_WB0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_MME_WB0_MSTR_IF_DBG_HBW_BASE 0x46F9B00ull\n#define DCORE3_MME_WB0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_WB0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_MME_WB0_MSTR_IF_DBG_LBW_BASE 0x46F9B80ull\n#define DCORE3_MME_WB0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_WB0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_MME_WB0_MSTR_IF_CORE_HBW_BASE 0x46F9C00ull\n#define DCORE3_MME_WB0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_MME_WB0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_MME_WB0_MSTR_IF_CORE_LBW_BASE 0x46F9D80ull\n#define DCORE3_MME_WB0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_MME_WB0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_MME_WB0_MSTR_IF_SPECIAL_BASE 0x46F9E80ull\n#define DCORE3_MME_WB0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_WB0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_MME_WB1_MSTR_IF_RR_SHRD_HBW_BASE 0x46FA000ull\n#define DCORE3_MME_WB1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_WB1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_MME_WB1_MSTR_IF_RR_PRVT_HBW_BASE 0x46FA200ull\n#define DCORE3_MME_WB1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_MME_WB1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_MME_WB1_MSTR_IF_RR_SHRD_LBW_BASE 0x46FA400ull\n#define DCORE3_MME_WB1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_WB1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_MME_WB1_MSTR_IF_RR_PRVT_LBW_BASE 0x46FA600ull\n#define DCORE3_MME_WB1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_MME_WB1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_MME_WB1_MSTR_IF_E2E_CRDT_BASE 0x46FA800ull\n#define DCORE3_MME_WB1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_MME_WB1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_MME_WB1_MSTR_IF_AXUSER_BASE 0x46FAA80ull\n#define DCORE3_MME_WB1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_MME_WB1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_MME_WB1_MSTR_IF_DBG_HBW_BASE 0x46FAB00ull\n#define DCORE3_MME_WB1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_WB1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_MME_WB1_MSTR_IF_DBG_LBW_BASE 0x46FAB80ull\n#define DCORE3_MME_WB1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_MME_WB1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_MME_WB1_MSTR_IF_CORE_HBW_BASE 0x46FAC00ull\n#define DCORE3_MME_WB1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_MME_WB1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_MME_WB1_MSTR_IF_CORE_LBW_BASE 0x46FAD80ull\n#define DCORE3_MME_WB1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_MME_WB1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_MME_WB1_MSTR_IF_SPECIAL_BASE 0x46FAE80ull\n#define DCORE3_MME_WB1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_MME_WB1_MSTR_IF_SPECIAL_SECTION 0x5180\n#define mmDCORE3_SYNC_MNGR_OBJS_BASE 0x4700000ull\n#define DCORE3_SYNC_MNGR_OBJS_MAX_OFFSET 0x15A00\n#define DCORE3_SYNC_MNGR_OBJS_SECTION 0x1E000\n#define mmDCORE3_SYNC_MNGR_GLBL_BASE 0x471E000ull\n#define DCORE3_SYNC_MNGR_GLBL_MAX_OFFSET 0x1000\n#define DCORE3_SYNC_MNGR_GLBL_SECTION 0xE800\n#define mmDCORE3_SYNC_MNGR_GLBL_SPECIAL_BASE 0x471EE80ull\n#define DCORE3_SYNC_MNGR_GLBL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SYNC_MNGR_GLBL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_BASE 0x471F000ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_BASE 0x471F200ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_BASE 0x471F400ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_BASE 0x471F600ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_E2E_CRDT_BASE 0x471F800ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_SYNC_MNGR_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_AXUSER_BASE 0x471FA80ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_SYNC_MNGR_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_DBG_HBW_BASE 0x471FB00ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_SYNC_MNGR_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_DBG_LBW_BASE 0x471FB80ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_SYNC_MNGR_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_CORE_HBW_BASE 0x471FC00ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_SYNC_MNGR_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_CORE_LBW_BASE 0x471FD80ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_SYNC_MNGR_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_SYNC_MNGR_MSTR_IF_SPECIAL_BASE 0x471FE80ull\n#define DCORE3_SYNC_MNGR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SYNC_MNGR_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HIF0_BASE 0x4720000ull\n#define DCORE3_HIF0_MAX_OFFSET 0x1000\n#define DCORE3_HIF0_SECTION 0xE800\n#define mmDCORE3_HIF0_SPECIAL_BASE 0x4720E80ull\n#define DCORE3_HIF0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HIF0_SPECIAL_SECTION 0x3180\n#define mmDCORE3_HIF1_BASE 0x4724000ull\n#define DCORE3_HIF1_MAX_OFFSET 0x1000\n#define DCORE3_HIF1_SECTION 0xE800\n#define mmDCORE3_HIF1_SPECIAL_BASE 0x4724E80ull\n#define DCORE3_HIF1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HIF1_SPECIAL_SECTION 0x3180\n#define mmDCORE3_HIF2_BASE 0x4728000ull\n#define DCORE3_HIF2_MAX_OFFSET 0x1000\n#define DCORE3_HIF2_SECTION 0xE800\n#define mmDCORE3_HIF2_SPECIAL_BASE 0x4728E80ull\n#define DCORE3_HIF2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HIF2_SPECIAL_SECTION 0x3180\n#define mmDCORE3_HIF3_BASE 0x472C000ull\n#define DCORE3_HIF3_MAX_OFFSET 0x1000\n#define DCORE3_HIF3_SECTION 0xE800\n#define mmDCORE3_HIF3_SPECIAL_BASE 0x472CE80ull\n#define DCORE3_HIF3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HIF3_SPECIAL_SECTION 0x13180\n#define mmDCORE3_RTR0_CTRL_BASE 0x4740000ull\n#define DCORE3_RTR0_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_RTR0_CTRL_SECTION 0xE800\n#define mmDCORE3_RTR0_CTRL_SPECIAL_BASE 0x4740E80ull\n#define DCORE3_RTR0_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR0_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR0_H3_BASE 0x4741000ull\n#define DCORE3_RTR0_H3_MAX_OFFSET 0x1000\n#define DCORE3_RTR0_H3_SECTION 0xE800\n#define mmDCORE3_RTR0_H3_SPECIAL_BASE 0x4741E80ull\n#define DCORE3_RTR0_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR0_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR0_MSTR_IF_RR_SHRD_HBW_BASE 0x4742000ull\n#define DCORE3_RTR0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_RTR0_MSTR_IF_RR_PRVT_HBW_BASE 0x4742200ull\n#define DCORE3_RTR0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_RTR0_MSTR_IF_RR_SHRD_LBW_BASE 0x4742400ull\n#define DCORE3_RTR0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_RTR0_MSTR_IF_RR_PRVT_LBW_BASE 0x4742600ull\n#define DCORE3_RTR0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_RTR0_MSTR_IF_E2E_CRDT_BASE 0x4742800ull\n#define DCORE3_RTR0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_RTR0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_RTR0_MSTR_IF_AXUSER_BASE 0x4742A80ull\n#define DCORE3_RTR0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_RTR0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_RTR0_MSTR_IF_DBG_HBW_BASE 0x4742B00ull\n#define DCORE3_RTR0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_RTR0_MSTR_IF_DBG_LBW_BASE 0x4742B80ull\n#define DCORE3_RTR0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_RTR0_MSTR_IF_CORE_HBW_BASE 0x4742C00ull\n#define DCORE3_RTR0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_RTR0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_RTR0_MSTR_IF_CORE_LBW_BASE 0x4742D80ull\n#define DCORE3_RTR0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_RTR0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_RTR0_MSTR_IF_SPECIAL_BASE 0x4742E80ull\n#define DCORE3_RTR0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR0_ADD_DEC_HBW_BASE 0x4743000ull\n#define DCORE3_RTR0_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE3_RTR0_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE3_RTR0_ADD_DEC_LBW_BASE 0x4743400ull\n#define DCORE3_RTR0_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE3_RTR0_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE3_RTR0_ADD_DEC_SPECIAL_BASE 0x4743E80ull\n#define DCORE3_RTR0_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR0_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR0_BASE 0x4744000ull\n#define DCORE3_RTR0_MAX_OFFSET 0x1000\n#define DCORE3_RTR0_SECTION 0x3000\n#define mmDCORE3_RTR0_HBW_RD_RQ_LL_STAT_BASE 0x4744300ull\n#define DCORE3_RTR0_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR0_HBW_RD_RS_LL_STAT_BASE 0x4744340ull\n#define DCORE3_RTR0_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR0_HBW_WR_RQ_LL_STAT_BASE 0x4744380ull\n#define DCORE3_RTR0_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR0_HBW_WR_RS_LL_STAT_BASE 0x47443C0ull\n#define DCORE3_RTR0_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR0_LBW_RD_RQ_LL_STAT_BASE 0x4744400ull\n#define DCORE3_RTR0_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR0_LBW_RD_RS_LL_STAT_BASE 0x4744440ull\n#define DCORE3_RTR0_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR0_LBW_WR_RQ_LL_STAT_BASE 0x4744480ull\n#define DCORE3_RTR0_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR0_LBW_WR_RS_LL_STAT_BASE 0x47444C0ull\n#define DCORE3_RTR0_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR0_HBW_MFIFO_BASE 0x4744500ull\n#define DCORE3_RTR0_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE3_RTR0_E2E_RD_LL_STAT_BASE 0x4744540ull\n#define DCORE3_RTR0_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR0_E2E_WR_LL_STAT_BASE 0x4744580ull\n#define DCORE3_RTR0_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR0_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE3_RTR0_RTR_HBW_XACT_STAT_BASE 0x4744600ull\n#define DCORE3_RTR0_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR0_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR0_RTR_LBW_XACT_STAT_BASE 0x4744680ull\n#define DCORE3_RTR0_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR0_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR0_RTR_E2E_XACT_STAT_BASE 0x4744700ull\n#define DCORE3_RTR0_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR0_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE3_RTR0_SPECIAL_BASE 0x4744E80ull\n#define DCORE3_RTR0_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR0_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR0_DBG_ADDR_BASE 0x4745000ull\n#define DCORE3_RTR0_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE3_RTR0_DBG_ADDR_SECTION 0xE800\n#define mmDCORE3_RTR0_DBG_ADDR_SPECIAL_BASE 0x4745E80ull\n#define DCORE3_RTR0_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR0_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE3_RTR1_CTRL_BASE 0x4748000ull\n#define DCORE3_RTR1_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_RTR1_CTRL_SECTION 0xE800\n#define mmDCORE3_RTR1_CTRL_SPECIAL_BASE 0x4748E80ull\n#define DCORE3_RTR1_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR1_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR1_H3_BASE 0x4749000ull\n#define DCORE3_RTR1_H3_MAX_OFFSET 0x1000\n#define DCORE3_RTR1_H3_SECTION 0xE800\n#define mmDCORE3_RTR1_H3_SPECIAL_BASE 0x4749E80ull\n#define DCORE3_RTR1_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR1_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR1_MSTR_IF_RR_SHRD_HBW_BASE 0x474A000ull\n#define DCORE3_RTR1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_RTR1_MSTR_IF_RR_PRVT_HBW_BASE 0x474A200ull\n#define DCORE3_RTR1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_RTR1_MSTR_IF_RR_SHRD_LBW_BASE 0x474A400ull\n#define DCORE3_RTR1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_RTR1_MSTR_IF_RR_PRVT_LBW_BASE 0x474A600ull\n#define DCORE3_RTR1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_RTR1_MSTR_IF_E2E_CRDT_BASE 0x474A800ull\n#define DCORE3_RTR1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_RTR1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_RTR1_MSTR_IF_AXUSER_BASE 0x474AA80ull\n#define DCORE3_RTR1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_RTR1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_RTR1_MSTR_IF_DBG_HBW_BASE 0x474AB00ull\n#define DCORE3_RTR1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_RTR1_MSTR_IF_DBG_LBW_BASE 0x474AB80ull\n#define DCORE3_RTR1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_RTR1_MSTR_IF_CORE_HBW_BASE 0x474AC00ull\n#define DCORE3_RTR1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_RTR1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_RTR1_MSTR_IF_CORE_LBW_BASE 0x474AD80ull\n#define DCORE3_RTR1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_RTR1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_RTR1_MSTR_IF_SPECIAL_BASE 0x474AE80ull\n#define DCORE3_RTR1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR1_ADD_DEC_HBW_BASE 0x474B000ull\n#define DCORE3_RTR1_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE3_RTR1_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE3_RTR1_ADD_DEC_LBW_BASE 0x474B400ull\n#define DCORE3_RTR1_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE3_RTR1_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE3_RTR1_ADD_DEC_SPECIAL_BASE 0x474BE80ull\n#define DCORE3_RTR1_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR1_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR1_BASE 0x474C000ull\n#define DCORE3_RTR1_MAX_OFFSET 0x1000\n#define DCORE3_RTR1_SECTION 0x3000\n#define mmDCORE3_RTR1_HBW_RD_RQ_LL_STAT_BASE 0x474C300ull\n#define DCORE3_RTR1_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR1_HBW_RD_RS_LL_STAT_BASE 0x474C340ull\n#define DCORE3_RTR1_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR1_HBW_WR_RQ_LL_STAT_BASE 0x474C380ull\n#define DCORE3_RTR1_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR1_HBW_WR_RS_LL_STAT_BASE 0x474C3C0ull\n#define DCORE3_RTR1_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR1_LBW_RD_RQ_LL_STAT_BASE 0x474C400ull\n#define DCORE3_RTR1_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR1_LBW_RD_RS_LL_STAT_BASE 0x474C440ull\n#define DCORE3_RTR1_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR1_LBW_WR_RQ_LL_STAT_BASE 0x474C480ull\n#define DCORE3_RTR1_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR1_LBW_WR_RS_LL_STAT_BASE 0x474C4C0ull\n#define DCORE3_RTR1_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR1_HBW_MFIFO_BASE 0x474C500ull\n#define DCORE3_RTR1_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE3_RTR1_E2E_RD_LL_STAT_BASE 0x474C540ull\n#define DCORE3_RTR1_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR1_E2E_WR_LL_STAT_BASE 0x474C580ull\n#define DCORE3_RTR1_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR1_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE3_RTR1_RTR_HBW_XACT_STAT_BASE 0x474C600ull\n#define DCORE3_RTR1_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR1_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR1_RTR_LBW_XACT_STAT_BASE 0x474C680ull\n#define DCORE3_RTR1_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR1_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR1_RTR_E2E_XACT_STAT_BASE 0x474C700ull\n#define DCORE3_RTR1_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR1_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE3_RTR1_SPECIAL_BASE 0x474CE80ull\n#define DCORE3_RTR1_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR1_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR1_DBG_ADDR_BASE 0x474D000ull\n#define DCORE3_RTR1_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE3_RTR1_DBG_ADDR_SECTION 0xE800\n#define mmDCORE3_RTR1_DBG_ADDR_SPECIAL_BASE 0x474DE80ull\n#define DCORE3_RTR1_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR1_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE3_RTR2_CTRL_BASE 0x4750000ull\n#define DCORE3_RTR2_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_RTR2_CTRL_SECTION 0xE800\n#define mmDCORE3_RTR2_CTRL_SPECIAL_BASE 0x4750E80ull\n#define DCORE3_RTR2_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR2_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR2_H3_BASE 0x4751000ull\n#define DCORE3_RTR2_H3_MAX_OFFSET 0x1000\n#define DCORE3_RTR2_H3_SECTION 0xE800\n#define mmDCORE3_RTR2_H3_SPECIAL_BASE 0x4751E80ull\n#define DCORE3_RTR2_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR2_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR2_MSTR_IF_RR_SHRD_HBW_BASE 0x4752000ull\n#define DCORE3_RTR2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_RTR2_MSTR_IF_RR_PRVT_HBW_BASE 0x4752200ull\n#define DCORE3_RTR2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_RTR2_MSTR_IF_RR_SHRD_LBW_BASE 0x4752400ull\n#define DCORE3_RTR2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_RTR2_MSTR_IF_RR_PRVT_LBW_BASE 0x4752600ull\n#define DCORE3_RTR2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_RTR2_MSTR_IF_E2E_CRDT_BASE 0x4752800ull\n#define DCORE3_RTR2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_RTR2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_RTR2_MSTR_IF_AXUSER_BASE 0x4752A80ull\n#define DCORE3_RTR2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_RTR2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_RTR2_MSTR_IF_DBG_HBW_BASE 0x4752B00ull\n#define DCORE3_RTR2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_RTR2_MSTR_IF_DBG_LBW_BASE 0x4752B80ull\n#define DCORE3_RTR2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_RTR2_MSTR_IF_CORE_HBW_BASE 0x4752C00ull\n#define DCORE3_RTR2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_RTR2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_RTR2_MSTR_IF_CORE_LBW_BASE 0x4752D80ull\n#define DCORE3_RTR2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_RTR2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_RTR2_MSTR_IF_SPECIAL_BASE 0x4752E80ull\n#define DCORE3_RTR2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR2_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR2_ADD_DEC_HBW_BASE 0x4753000ull\n#define DCORE3_RTR2_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE3_RTR2_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE3_RTR2_ADD_DEC_LBW_BASE 0x4753400ull\n#define DCORE3_RTR2_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE3_RTR2_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE3_RTR2_ADD_DEC_SPECIAL_BASE 0x4753E80ull\n#define DCORE3_RTR2_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR2_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR2_BASE 0x4754000ull\n#define DCORE3_RTR2_MAX_OFFSET 0x1000\n#define DCORE3_RTR2_SECTION 0x3000\n#define mmDCORE3_RTR2_HBW_RD_RQ_LL_STAT_BASE 0x4754300ull\n#define DCORE3_RTR2_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR2_HBW_RD_RS_LL_STAT_BASE 0x4754340ull\n#define DCORE3_RTR2_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR2_HBW_WR_RQ_LL_STAT_BASE 0x4754380ull\n#define DCORE3_RTR2_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR2_HBW_WR_RS_LL_STAT_BASE 0x47543C0ull\n#define DCORE3_RTR2_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR2_LBW_RD_RQ_LL_STAT_BASE 0x4754400ull\n#define DCORE3_RTR2_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR2_LBW_RD_RS_LL_STAT_BASE 0x4754440ull\n#define DCORE3_RTR2_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR2_LBW_WR_RQ_LL_STAT_BASE 0x4754480ull\n#define DCORE3_RTR2_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR2_LBW_WR_RS_LL_STAT_BASE 0x47544C0ull\n#define DCORE3_RTR2_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR2_HBW_MFIFO_BASE 0x4754500ull\n#define DCORE3_RTR2_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE3_RTR2_E2E_RD_LL_STAT_BASE 0x4754540ull\n#define DCORE3_RTR2_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR2_E2E_WR_LL_STAT_BASE 0x4754580ull\n#define DCORE3_RTR2_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR2_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE3_RTR2_RTR_HBW_XACT_STAT_BASE 0x4754600ull\n#define DCORE3_RTR2_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR2_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR2_RTR_LBW_XACT_STAT_BASE 0x4754680ull\n#define DCORE3_RTR2_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR2_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR2_RTR_E2E_XACT_STAT_BASE 0x4754700ull\n#define DCORE3_RTR2_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR2_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE3_RTR2_SPECIAL_BASE 0x4754E80ull\n#define DCORE3_RTR2_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR2_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR2_DBG_ADDR_BASE 0x4755000ull\n#define DCORE3_RTR2_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE3_RTR2_DBG_ADDR_SECTION 0xE800\n#define mmDCORE3_RTR2_DBG_ADDR_SPECIAL_BASE 0x4755E80ull\n#define DCORE3_RTR2_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR2_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE3_RTR3_CTRL_BASE 0x4758000ull\n#define DCORE3_RTR3_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_RTR3_CTRL_SECTION 0xE800\n#define mmDCORE3_RTR3_CTRL_SPECIAL_BASE 0x4758E80ull\n#define DCORE3_RTR3_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR3_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR3_H3_BASE 0x4759000ull\n#define DCORE3_RTR3_H3_MAX_OFFSET 0x1000\n#define DCORE3_RTR3_H3_SECTION 0xE800\n#define mmDCORE3_RTR3_H3_SPECIAL_BASE 0x4759E80ull\n#define DCORE3_RTR3_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR3_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR3_MSTR_IF_RR_SHRD_HBW_BASE 0x475A000ull\n#define DCORE3_RTR3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_RTR3_MSTR_IF_RR_PRVT_HBW_BASE 0x475A200ull\n#define DCORE3_RTR3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_RTR3_MSTR_IF_RR_SHRD_LBW_BASE 0x475A400ull\n#define DCORE3_RTR3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_RTR3_MSTR_IF_RR_PRVT_LBW_BASE 0x475A600ull\n#define DCORE3_RTR3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_RTR3_MSTR_IF_E2E_CRDT_BASE 0x475A800ull\n#define DCORE3_RTR3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_RTR3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_RTR3_MSTR_IF_AXUSER_BASE 0x475AA80ull\n#define DCORE3_RTR3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_RTR3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_RTR3_MSTR_IF_DBG_HBW_BASE 0x475AB00ull\n#define DCORE3_RTR3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_RTR3_MSTR_IF_DBG_LBW_BASE 0x475AB80ull\n#define DCORE3_RTR3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_RTR3_MSTR_IF_CORE_HBW_BASE 0x475AC00ull\n#define DCORE3_RTR3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_RTR3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_RTR3_MSTR_IF_CORE_LBW_BASE 0x475AD80ull\n#define DCORE3_RTR3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_RTR3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_RTR3_MSTR_IF_SPECIAL_BASE 0x475AE80ull\n#define DCORE3_RTR3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR3_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR3_ADD_DEC_HBW_BASE 0x475B000ull\n#define DCORE3_RTR3_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE3_RTR3_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE3_RTR3_ADD_DEC_LBW_BASE 0x475B400ull\n#define DCORE3_RTR3_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE3_RTR3_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE3_RTR3_ADD_DEC_SPECIAL_BASE 0x475BE80ull\n#define DCORE3_RTR3_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR3_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR3_BASE 0x475C000ull\n#define DCORE3_RTR3_MAX_OFFSET 0x1000\n#define DCORE3_RTR3_SECTION 0x3000\n#define mmDCORE3_RTR3_HBW_RD_RQ_LL_STAT_BASE 0x475C300ull\n#define DCORE3_RTR3_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR3_HBW_RD_RS_LL_STAT_BASE 0x475C340ull\n#define DCORE3_RTR3_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR3_HBW_WR_RQ_LL_STAT_BASE 0x475C380ull\n#define DCORE3_RTR3_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR3_HBW_WR_RS_LL_STAT_BASE 0x475C3C0ull\n#define DCORE3_RTR3_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR3_LBW_RD_RQ_LL_STAT_BASE 0x475C400ull\n#define DCORE3_RTR3_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR3_LBW_RD_RS_LL_STAT_BASE 0x475C440ull\n#define DCORE3_RTR3_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR3_LBW_WR_RQ_LL_STAT_BASE 0x475C480ull\n#define DCORE3_RTR3_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR3_LBW_WR_RS_LL_STAT_BASE 0x475C4C0ull\n#define DCORE3_RTR3_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR3_HBW_MFIFO_BASE 0x475C500ull\n#define DCORE3_RTR3_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE3_RTR3_E2E_RD_LL_STAT_BASE 0x475C540ull\n#define DCORE3_RTR3_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR3_E2E_WR_LL_STAT_BASE 0x475C580ull\n#define DCORE3_RTR3_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR3_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE3_RTR3_RTR_HBW_XACT_STAT_BASE 0x475C600ull\n#define DCORE3_RTR3_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR3_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR3_RTR_LBW_XACT_STAT_BASE 0x475C680ull\n#define DCORE3_RTR3_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR3_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR3_RTR_E2E_XACT_STAT_BASE 0x475C700ull\n#define DCORE3_RTR3_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR3_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE3_RTR3_SPECIAL_BASE 0x475CE80ull\n#define DCORE3_RTR3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR3_DBG_ADDR_BASE 0x475D000ull\n#define DCORE3_RTR3_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE3_RTR3_DBG_ADDR_SECTION 0xE800\n#define mmDCORE3_RTR3_DBG_ADDR_SPECIAL_BASE 0x475DE80ull\n#define DCORE3_RTR3_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR3_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE3_RTR4_CTRL_BASE 0x4760000ull\n#define DCORE3_RTR4_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_RTR4_CTRL_SECTION 0xE800\n#define mmDCORE3_RTR4_CTRL_SPECIAL_BASE 0x4760E80ull\n#define DCORE3_RTR4_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR4_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR4_H3_BASE 0x4761000ull\n#define DCORE3_RTR4_H3_MAX_OFFSET 0x1000\n#define DCORE3_RTR4_H3_SECTION 0xE800\n#define mmDCORE3_RTR4_H3_SPECIAL_BASE 0x4761E80ull\n#define DCORE3_RTR4_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR4_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR4_MSTR_IF_RR_SHRD_HBW_BASE 0x4762000ull\n#define DCORE3_RTR4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_RTR4_MSTR_IF_RR_PRVT_HBW_BASE 0x4762200ull\n#define DCORE3_RTR4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_RTR4_MSTR_IF_RR_SHRD_LBW_BASE 0x4762400ull\n#define DCORE3_RTR4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_RTR4_MSTR_IF_RR_PRVT_LBW_BASE 0x4762600ull\n#define DCORE3_RTR4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_RTR4_MSTR_IF_E2E_CRDT_BASE 0x4762800ull\n#define DCORE3_RTR4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_RTR4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_RTR4_MSTR_IF_AXUSER_BASE 0x4762A80ull\n#define DCORE3_RTR4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_RTR4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_RTR4_MSTR_IF_DBG_HBW_BASE 0x4762B00ull\n#define DCORE3_RTR4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_RTR4_MSTR_IF_DBG_LBW_BASE 0x4762B80ull\n#define DCORE3_RTR4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_RTR4_MSTR_IF_CORE_HBW_BASE 0x4762C00ull\n#define DCORE3_RTR4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_RTR4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_RTR4_MSTR_IF_CORE_LBW_BASE 0x4762D80ull\n#define DCORE3_RTR4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_RTR4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_RTR4_MSTR_IF_SPECIAL_BASE 0x4762E80ull\n#define DCORE3_RTR4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR4_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR4_ADD_DEC_HBW_BASE 0x4763000ull\n#define DCORE3_RTR4_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE3_RTR4_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE3_RTR4_ADD_DEC_LBW_BASE 0x4763400ull\n#define DCORE3_RTR4_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE3_RTR4_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE3_RTR4_ADD_DEC_SPECIAL_BASE 0x4763E80ull\n#define DCORE3_RTR4_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR4_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR4_BASE 0x4764000ull\n#define DCORE3_RTR4_MAX_OFFSET 0x1000\n#define DCORE3_RTR4_SECTION 0x3000\n#define mmDCORE3_RTR4_HBW_RD_RQ_LL_STAT_BASE 0x4764300ull\n#define DCORE3_RTR4_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR4_HBW_RD_RS_LL_STAT_BASE 0x4764340ull\n#define DCORE3_RTR4_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR4_HBW_WR_RQ_LL_STAT_BASE 0x4764380ull\n#define DCORE3_RTR4_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR4_HBW_WR_RS_LL_STAT_BASE 0x47643C0ull\n#define DCORE3_RTR4_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR4_LBW_RD_RQ_LL_STAT_BASE 0x4764400ull\n#define DCORE3_RTR4_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR4_LBW_RD_RS_LL_STAT_BASE 0x4764440ull\n#define DCORE3_RTR4_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR4_LBW_WR_RQ_LL_STAT_BASE 0x4764480ull\n#define DCORE3_RTR4_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR4_LBW_WR_RS_LL_STAT_BASE 0x47644C0ull\n#define DCORE3_RTR4_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR4_HBW_MFIFO_BASE 0x4764500ull\n#define DCORE3_RTR4_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE3_RTR4_E2E_RD_LL_STAT_BASE 0x4764540ull\n#define DCORE3_RTR4_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR4_E2E_WR_LL_STAT_BASE 0x4764580ull\n#define DCORE3_RTR4_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR4_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE3_RTR4_RTR_HBW_XACT_STAT_BASE 0x4764600ull\n#define DCORE3_RTR4_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR4_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR4_RTR_LBW_XACT_STAT_BASE 0x4764680ull\n#define DCORE3_RTR4_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR4_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR4_RTR_E2E_XACT_STAT_BASE 0x4764700ull\n#define DCORE3_RTR4_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR4_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE3_RTR4_SPECIAL_BASE 0x4764E80ull\n#define DCORE3_RTR4_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR4_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR4_DBG_ADDR_BASE 0x4765000ull\n#define DCORE3_RTR4_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE3_RTR4_DBG_ADDR_SECTION 0xE800\n#define mmDCORE3_RTR4_DBG_ADDR_SPECIAL_BASE 0x4765E80ull\n#define DCORE3_RTR4_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR4_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE3_RTR5_CTRL_BASE 0x4768000ull\n#define DCORE3_RTR5_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_RTR5_CTRL_SECTION 0xE800\n#define mmDCORE3_RTR5_CTRL_SPECIAL_BASE 0x4768E80ull\n#define DCORE3_RTR5_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR5_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR5_H3_BASE 0x4769000ull\n#define DCORE3_RTR5_H3_MAX_OFFSET 0x1000\n#define DCORE3_RTR5_H3_SECTION 0xE800\n#define mmDCORE3_RTR5_H3_SPECIAL_BASE 0x4769E80ull\n#define DCORE3_RTR5_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR5_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR5_MSTR_IF_RR_SHRD_HBW_BASE 0x476A000ull\n#define DCORE3_RTR5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_RTR5_MSTR_IF_RR_PRVT_HBW_BASE 0x476A200ull\n#define DCORE3_RTR5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_RTR5_MSTR_IF_RR_SHRD_LBW_BASE 0x476A400ull\n#define DCORE3_RTR5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_RTR5_MSTR_IF_RR_PRVT_LBW_BASE 0x476A600ull\n#define DCORE3_RTR5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_RTR5_MSTR_IF_E2E_CRDT_BASE 0x476A800ull\n#define DCORE3_RTR5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_RTR5_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_RTR5_MSTR_IF_AXUSER_BASE 0x476AA80ull\n#define DCORE3_RTR5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_RTR5_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_RTR5_MSTR_IF_DBG_HBW_BASE 0x476AB00ull\n#define DCORE3_RTR5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR5_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_RTR5_MSTR_IF_DBG_LBW_BASE 0x476AB80ull\n#define DCORE3_RTR5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR5_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_RTR5_MSTR_IF_CORE_HBW_BASE 0x476AC00ull\n#define DCORE3_RTR5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_RTR5_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_RTR5_MSTR_IF_CORE_LBW_BASE 0x476AD80ull\n#define DCORE3_RTR5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_RTR5_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_RTR5_MSTR_IF_SPECIAL_BASE 0x476AE80ull\n#define DCORE3_RTR5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR5_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR5_ADD_DEC_HBW_BASE 0x476B000ull\n#define DCORE3_RTR5_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE3_RTR5_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE3_RTR5_ADD_DEC_LBW_BASE 0x476B400ull\n#define DCORE3_RTR5_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE3_RTR5_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE3_RTR5_ADD_DEC_SPECIAL_BASE 0x476BE80ull\n#define DCORE3_RTR5_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR5_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR5_BASE 0x476C000ull\n#define DCORE3_RTR5_MAX_OFFSET 0x1000\n#define DCORE3_RTR5_SECTION 0x3000\n#define mmDCORE3_RTR5_HBW_RD_RQ_LL_STAT_BASE 0x476C300ull\n#define DCORE3_RTR5_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR5_HBW_RD_RS_LL_STAT_BASE 0x476C340ull\n#define DCORE3_RTR5_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR5_HBW_WR_RQ_LL_STAT_BASE 0x476C380ull\n#define DCORE3_RTR5_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR5_HBW_WR_RS_LL_STAT_BASE 0x476C3C0ull\n#define DCORE3_RTR5_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR5_LBW_RD_RQ_LL_STAT_BASE 0x476C400ull\n#define DCORE3_RTR5_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR5_LBW_RD_RS_LL_STAT_BASE 0x476C440ull\n#define DCORE3_RTR5_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR5_LBW_WR_RQ_LL_STAT_BASE 0x476C480ull\n#define DCORE3_RTR5_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR5_LBW_WR_RS_LL_STAT_BASE 0x476C4C0ull\n#define DCORE3_RTR5_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR5_HBW_MFIFO_BASE 0x476C500ull\n#define DCORE3_RTR5_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE3_RTR5_E2E_RD_LL_STAT_BASE 0x476C540ull\n#define DCORE3_RTR5_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR5_E2E_WR_LL_STAT_BASE 0x476C580ull\n#define DCORE3_RTR5_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR5_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE3_RTR5_RTR_HBW_XACT_STAT_BASE 0x476C600ull\n#define DCORE3_RTR5_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR5_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR5_RTR_LBW_XACT_STAT_BASE 0x476C680ull\n#define DCORE3_RTR5_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR5_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR5_RTR_E2E_XACT_STAT_BASE 0x476C700ull\n#define DCORE3_RTR5_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR5_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE3_RTR5_SPECIAL_BASE 0x476CE80ull\n#define DCORE3_RTR5_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR5_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR5_DBG_ADDR_BASE 0x476D000ull\n#define DCORE3_RTR5_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE3_RTR5_DBG_ADDR_SECTION 0xE800\n#define mmDCORE3_RTR5_DBG_ADDR_SPECIAL_BASE 0x476DE80ull\n#define DCORE3_RTR5_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR5_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE3_RTR6_CTRL_BASE 0x4770000ull\n#define DCORE3_RTR6_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_RTR6_CTRL_SECTION 0xE800\n#define mmDCORE3_RTR6_CTRL_SPECIAL_BASE 0x4770E80ull\n#define DCORE3_RTR6_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR6_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR6_H3_BASE 0x4771000ull\n#define DCORE3_RTR6_H3_MAX_OFFSET 0x1000\n#define DCORE3_RTR6_H3_SECTION 0xE800\n#define mmDCORE3_RTR6_H3_SPECIAL_BASE 0x4771E80ull\n#define DCORE3_RTR6_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR6_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR6_MSTR_IF_RR_SHRD_HBW_BASE 0x4772000ull\n#define DCORE3_RTR6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_RTR6_MSTR_IF_RR_PRVT_HBW_BASE 0x4772200ull\n#define DCORE3_RTR6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_RTR6_MSTR_IF_RR_SHRD_LBW_BASE 0x4772400ull\n#define DCORE3_RTR6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_RTR6_MSTR_IF_RR_PRVT_LBW_BASE 0x4772600ull\n#define DCORE3_RTR6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_RTR6_MSTR_IF_E2E_CRDT_BASE 0x4772800ull\n#define DCORE3_RTR6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_RTR6_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_RTR6_MSTR_IF_AXUSER_BASE 0x4772A80ull\n#define DCORE3_RTR6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_RTR6_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_RTR6_MSTR_IF_DBG_HBW_BASE 0x4772B00ull\n#define DCORE3_RTR6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR6_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_RTR6_MSTR_IF_DBG_LBW_BASE 0x4772B80ull\n#define DCORE3_RTR6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR6_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_RTR6_MSTR_IF_CORE_HBW_BASE 0x4772C00ull\n#define DCORE3_RTR6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_RTR6_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_RTR6_MSTR_IF_CORE_LBW_BASE 0x4772D80ull\n#define DCORE3_RTR6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_RTR6_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_RTR6_MSTR_IF_SPECIAL_BASE 0x4772E80ull\n#define DCORE3_RTR6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR6_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR6_ADD_DEC_HBW_BASE 0x4773000ull\n#define DCORE3_RTR6_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE3_RTR6_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE3_RTR6_ADD_DEC_LBW_BASE 0x4773400ull\n#define DCORE3_RTR6_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE3_RTR6_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE3_RTR6_ADD_DEC_SPECIAL_BASE 0x4773E80ull\n#define DCORE3_RTR6_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR6_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR6_BASE 0x4774000ull\n#define DCORE3_RTR6_MAX_OFFSET 0x1000\n#define DCORE3_RTR6_SECTION 0x3000\n#define mmDCORE3_RTR6_HBW_RD_RQ_LL_STAT_BASE 0x4774300ull\n#define DCORE3_RTR6_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR6_HBW_RD_RS_LL_STAT_BASE 0x4774340ull\n#define DCORE3_RTR6_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR6_HBW_WR_RQ_LL_STAT_BASE 0x4774380ull\n#define DCORE3_RTR6_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR6_HBW_WR_RS_LL_STAT_BASE 0x47743C0ull\n#define DCORE3_RTR6_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR6_LBW_RD_RQ_LL_STAT_BASE 0x4774400ull\n#define DCORE3_RTR6_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR6_LBW_RD_RS_LL_STAT_BASE 0x4774440ull\n#define DCORE3_RTR6_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR6_LBW_WR_RQ_LL_STAT_BASE 0x4774480ull\n#define DCORE3_RTR6_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR6_LBW_WR_RS_LL_STAT_BASE 0x47744C0ull\n#define DCORE3_RTR6_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR6_HBW_MFIFO_BASE 0x4774500ull\n#define DCORE3_RTR6_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE3_RTR6_E2E_RD_LL_STAT_BASE 0x4774540ull\n#define DCORE3_RTR6_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR6_E2E_WR_LL_STAT_BASE 0x4774580ull\n#define DCORE3_RTR6_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR6_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE3_RTR6_RTR_HBW_XACT_STAT_BASE 0x4774600ull\n#define DCORE3_RTR6_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR6_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR6_RTR_LBW_XACT_STAT_BASE 0x4774680ull\n#define DCORE3_RTR6_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR6_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR6_RTR_E2E_XACT_STAT_BASE 0x4774700ull\n#define DCORE3_RTR6_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR6_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE3_RTR6_SPECIAL_BASE 0x4774E80ull\n#define DCORE3_RTR6_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR6_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR6_DBG_ADDR_BASE 0x4775000ull\n#define DCORE3_RTR6_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE3_RTR6_DBG_ADDR_SECTION 0xE800\n#define mmDCORE3_RTR6_DBG_ADDR_SPECIAL_BASE 0x4775E80ull\n#define DCORE3_RTR6_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR6_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE3_RTR7_CTRL_BASE 0x4778000ull\n#define DCORE3_RTR7_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_RTR7_CTRL_SECTION 0xE800\n#define mmDCORE3_RTR7_CTRL_SPECIAL_BASE 0x4778E80ull\n#define DCORE3_RTR7_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR7_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR7_H3_BASE 0x4779000ull\n#define DCORE3_RTR7_H3_MAX_OFFSET 0x1000\n#define DCORE3_RTR7_H3_SECTION 0xE800\n#define mmDCORE3_RTR7_H3_SPECIAL_BASE 0x4779E80ull\n#define DCORE3_RTR7_H3_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR7_H3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR7_MSTR_IF_RR_SHRD_HBW_BASE 0x477A000ull\n#define DCORE3_RTR7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_RTR7_MSTR_IF_RR_PRVT_HBW_BASE 0x477A200ull\n#define DCORE3_RTR7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_RTR7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_RTR7_MSTR_IF_RR_SHRD_LBW_BASE 0x477A400ull\n#define DCORE3_RTR7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_RTR7_MSTR_IF_RR_PRVT_LBW_BASE 0x477A600ull\n#define DCORE3_RTR7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_RTR7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_RTR7_MSTR_IF_E2E_CRDT_BASE 0x477A800ull\n#define DCORE3_RTR7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_RTR7_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_RTR7_MSTR_IF_AXUSER_BASE 0x477AA80ull\n#define DCORE3_RTR7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_RTR7_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_RTR7_MSTR_IF_DBG_HBW_BASE 0x477AB00ull\n#define DCORE3_RTR7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR7_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_RTR7_MSTR_IF_DBG_LBW_BASE 0x477AB80ull\n#define DCORE3_RTR7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_RTR7_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_RTR7_MSTR_IF_CORE_HBW_BASE 0x477AC00ull\n#define DCORE3_RTR7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_RTR7_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_RTR7_MSTR_IF_CORE_LBW_BASE 0x477AD80ull\n#define DCORE3_RTR7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_RTR7_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_RTR7_MSTR_IF_SPECIAL_BASE 0x477AE80ull\n#define DCORE3_RTR7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR7_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR7_ADD_DEC_HBW_BASE 0x477B000ull\n#define DCORE3_RTR7_ADD_DEC_HBW_MAX_OFFSET 0x4000\n#define DCORE3_RTR7_ADD_DEC_HBW_SECTION 0x4000\n#define mmDCORE3_RTR7_ADD_DEC_LBW_BASE 0x477B400ull\n#define DCORE3_RTR7_ADD_DEC_LBW_MAX_OFFSET 0xA600\n#define DCORE3_RTR7_ADD_DEC_LBW_SECTION 0xA800\n#define mmDCORE3_RTR7_ADD_DEC_SPECIAL_BASE 0x477BE80ull\n#define DCORE3_RTR7_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR7_ADD_DEC_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR7_BASE 0x477C000ull\n#define DCORE3_RTR7_MAX_OFFSET 0x1000\n#define DCORE3_RTR7_SECTION 0x3000\n#define mmDCORE3_RTR7_HBW_RD_RQ_LL_STAT_BASE 0x477C300ull\n#define DCORE3_RTR7_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_HBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR7_HBW_RD_RS_LL_STAT_BASE 0x477C340ull\n#define DCORE3_RTR7_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_HBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR7_HBW_WR_RQ_LL_STAT_BASE 0x477C380ull\n#define DCORE3_RTR7_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_HBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR7_HBW_WR_RS_LL_STAT_BASE 0x477C3C0ull\n#define DCORE3_RTR7_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_HBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR7_LBW_RD_RQ_LL_STAT_BASE 0x477C400ull\n#define DCORE3_RTR7_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_LBW_RD_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR7_LBW_RD_RS_LL_STAT_BASE 0x477C440ull\n#define DCORE3_RTR7_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_LBW_RD_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR7_LBW_WR_RQ_LL_STAT_BASE 0x477C480ull\n#define DCORE3_RTR7_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_LBW_WR_RQ_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR7_LBW_WR_RS_LL_STAT_BASE 0x477C4C0ull\n#define DCORE3_RTR7_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_LBW_WR_RS_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR7_HBW_MFIFO_BASE 0x477C500ull\n#define DCORE3_RTR7_HBW_MFIFO_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_HBW_MFIFO_SECTION 0x4000\n#define mmDCORE3_RTR7_E2E_RD_LL_STAT_BASE 0x477C540ull\n#define DCORE3_RTR7_E2E_RD_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_E2E_RD_LL_STAT_SECTION 0x4000\n#define mmDCORE3_RTR7_E2E_WR_LL_STAT_BASE 0x477C580ull\n#define DCORE3_RTR7_E2E_WR_LL_STAT_MAX_OFFSET 0x3000\n#define DCORE3_RTR7_E2E_WR_LL_STAT_SECTION 0x8000\n#define mmDCORE3_RTR7_RTR_HBW_XACT_STAT_BASE 0x477C600ull\n#define DCORE3_RTR7_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR7_RTR_HBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR7_RTR_LBW_XACT_STAT_BASE 0x477C680ull\n#define DCORE3_RTR7_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR7_RTR_LBW_XACT_STAT_SECTION 0x8000\n#define mmDCORE3_RTR7_RTR_E2E_XACT_STAT_BASE 0x477C700ull\n#define DCORE3_RTR7_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000\n#define DCORE3_RTR7_RTR_E2E_XACT_STAT_SECTION 0x7800\n#define mmDCORE3_RTR7_SPECIAL_BASE 0x477CE80ull\n#define DCORE3_RTR7_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR7_SPECIAL_SECTION 0x1800\n#define mmDCORE3_RTR7_DBG_ADDR_BASE 0x477D000ull\n#define DCORE3_RTR7_DBG_ADDR_MAX_OFFSET 0x1000\n#define DCORE3_RTR7_DBG_ADDR_SECTION 0xE800\n#define mmDCORE3_RTR7_DBG_ADDR_SPECIAL_BASE 0x477DE80ull\n#define DCORE3_RTR7_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_RTR7_DBG_ADDR_SPECIAL_SECTION 0x2180\n#define mmDCORE3_SRAM0_BANK_BASE 0x4780000ull\n#define DCORE3_SRAM0_BANK_MAX_OFFSET 0x1000\n#define DCORE3_SRAM0_BANK_SECTION 0xE800\n#define mmDCORE3_SRAM0_BANK_SPECIAL_BASE 0x4780E80ull\n#define DCORE3_SRAM0_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM0_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM0_RTR_BASE 0x4781000ull\n#define DCORE3_SRAM0_RTR_MAX_OFFSET 0x1000\n#define DCORE3_SRAM0_RTR_SECTION 0xE800\n#define mmDCORE3_SRAM0_RTR_SPECIAL_BASE 0x4781E80ull\n#define DCORE3_SRAM0_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM0_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4782000ull\n#define DCORE3_SRAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4782100ull\n#define DCORE3_SRAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x4782200ull\n#define DCORE3_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x4782300ull\n#define DCORE3_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM0_DBG_CNT_N_LBW_DBG_CNT_BASE 0x4782400ull\n#define DCORE3_SRAM0_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM0_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM0_DBG_CNT_S_LBW_DBG_CNT_BASE 0x4782500ull\n#define DCORE3_SRAM0_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM0_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM0_DBG_CNT_L_LBW_DBG_CNT_BASE 0x4782600ull\n#define DCORE3_SRAM0_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM0_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x4782700ull\n#define DCORE3_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x4782780ull\n#define DCORE3_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x4782800ull\n#define DCORE3_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x4782880ull\n#define DCORE3_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x4782900ull\n#define DCORE3_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x4782980ull\n#define DCORE3_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x4782A00ull\n#define DCORE3_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x4782A80ull\n#define DCORE3_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE3_SRAM0_DBG_CNT_SPECIAL_BASE 0x4782E80ull\n#define DCORE3_SRAM0_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM0_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE3_SRAM1_BANK_BASE 0x4788000ull\n#define DCORE3_SRAM1_BANK_MAX_OFFSET 0x1000\n#define DCORE3_SRAM1_BANK_SECTION 0xE800\n#define mmDCORE3_SRAM1_BANK_SPECIAL_BASE 0x4788E80ull\n#define DCORE3_SRAM1_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM1_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM1_RTR_BASE 0x4789000ull\n#define DCORE3_SRAM1_RTR_MAX_OFFSET 0x1000\n#define DCORE3_SRAM1_RTR_SECTION 0xE800\n#define mmDCORE3_SRAM1_RTR_SPECIAL_BASE 0x4789E80ull\n#define DCORE3_SRAM1_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM1_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x478A000ull\n#define DCORE3_SRAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x478A100ull\n#define DCORE3_SRAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x478A200ull\n#define DCORE3_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x478A300ull\n#define DCORE3_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM1_DBG_CNT_N_LBW_DBG_CNT_BASE 0x478A400ull\n#define DCORE3_SRAM1_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM1_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM1_DBG_CNT_S_LBW_DBG_CNT_BASE 0x478A500ull\n#define DCORE3_SRAM1_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM1_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM1_DBG_CNT_L_LBW_DBG_CNT_BASE 0x478A600ull\n#define DCORE3_SRAM1_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM1_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x478A700ull\n#define DCORE3_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x478A780ull\n#define DCORE3_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x478A800ull\n#define DCORE3_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x478A880ull\n#define DCORE3_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x478A900ull\n#define DCORE3_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x478A980ull\n#define DCORE3_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x478AA00ull\n#define DCORE3_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x478AA80ull\n#define DCORE3_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE3_SRAM1_DBG_CNT_SPECIAL_BASE 0x478AE80ull\n#define DCORE3_SRAM1_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM1_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE3_SRAM2_BANK_BASE 0x4790000ull\n#define DCORE3_SRAM2_BANK_MAX_OFFSET 0x1000\n#define DCORE3_SRAM2_BANK_SECTION 0xE800\n#define mmDCORE3_SRAM2_BANK_SPECIAL_BASE 0x4790E80ull\n#define DCORE3_SRAM2_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM2_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM2_RTR_BASE 0x4791000ull\n#define DCORE3_SRAM2_RTR_MAX_OFFSET 0x1000\n#define DCORE3_SRAM2_RTR_SECTION 0xE800\n#define mmDCORE3_SRAM2_RTR_SPECIAL_BASE 0x4791E80ull\n#define DCORE3_SRAM2_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM2_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4792000ull\n#define DCORE3_SRAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4792100ull\n#define DCORE3_SRAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x4792200ull\n#define DCORE3_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x4792300ull\n#define DCORE3_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM2_DBG_CNT_N_LBW_DBG_CNT_BASE 0x4792400ull\n#define DCORE3_SRAM2_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM2_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM2_DBG_CNT_S_LBW_DBG_CNT_BASE 0x4792500ull\n#define DCORE3_SRAM2_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM2_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM2_DBG_CNT_L_LBW_DBG_CNT_BASE 0x4792600ull\n#define DCORE3_SRAM2_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM2_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x4792700ull\n#define DCORE3_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x4792780ull\n#define DCORE3_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x4792800ull\n#define DCORE3_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x4792880ull\n#define DCORE3_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x4792900ull\n#define DCORE3_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x4792980ull\n#define DCORE3_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x4792A00ull\n#define DCORE3_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x4792A80ull\n#define DCORE3_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE3_SRAM2_DBG_CNT_SPECIAL_BASE 0x4792E80ull\n#define DCORE3_SRAM2_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM2_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE3_SRAM3_BANK_BASE 0x4798000ull\n#define DCORE3_SRAM3_BANK_MAX_OFFSET 0x1000\n#define DCORE3_SRAM3_BANK_SECTION 0xE800\n#define mmDCORE3_SRAM3_BANK_SPECIAL_BASE 0x4798E80ull\n#define DCORE3_SRAM3_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM3_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM3_RTR_BASE 0x4799000ull\n#define DCORE3_SRAM3_RTR_MAX_OFFSET 0x1000\n#define DCORE3_SRAM3_RTR_SECTION 0xE800\n#define mmDCORE3_SRAM3_RTR_SPECIAL_BASE 0x4799E80ull\n#define DCORE3_SRAM3_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM3_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x479A000ull\n#define DCORE3_SRAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x479A100ull\n#define DCORE3_SRAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x479A200ull\n#define DCORE3_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x479A300ull\n#define DCORE3_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM3_DBG_CNT_N_LBW_DBG_CNT_BASE 0x479A400ull\n#define DCORE3_SRAM3_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM3_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM3_DBG_CNT_S_LBW_DBG_CNT_BASE 0x479A500ull\n#define DCORE3_SRAM3_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM3_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM3_DBG_CNT_L_LBW_DBG_CNT_BASE 0x479A600ull\n#define DCORE3_SRAM3_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM3_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x479A700ull\n#define DCORE3_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x479A780ull\n#define DCORE3_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x479A800ull\n#define DCORE3_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x479A880ull\n#define DCORE3_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x479A900ull\n#define DCORE3_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x479A980ull\n#define DCORE3_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x479AA00ull\n#define DCORE3_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x479AA80ull\n#define DCORE3_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE3_SRAM3_DBG_CNT_SPECIAL_BASE 0x479AE80ull\n#define DCORE3_SRAM3_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM3_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE3_SRAM4_BANK_BASE 0x47A0000ull\n#define DCORE3_SRAM4_BANK_MAX_OFFSET 0x1000\n#define DCORE3_SRAM4_BANK_SECTION 0xE800\n#define mmDCORE3_SRAM4_BANK_SPECIAL_BASE 0x47A0E80ull\n#define DCORE3_SRAM4_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM4_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM4_RTR_BASE 0x47A1000ull\n#define DCORE3_SRAM4_RTR_MAX_OFFSET 0x1000\n#define DCORE3_SRAM4_RTR_SECTION 0xE800\n#define mmDCORE3_SRAM4_RTR_SPECIAL_BASE 0x47A1E80ull\n#define DCORE3_SRAM4_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM4_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x47A2000ull\n#define DCORE3_SRAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x47A2100ull\n#define DCORE3_SRAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x47A2200ull\n#define DCORE3_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x47A2300ull\n#define DCORE3_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM4_DBG_CNT_N_LBW_DBG_CNT_BASE 0x47A2400ull\n#define DCORE3_SRAM4_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM4_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM4_DBG_CNT_S_LBW_DBG_CNT_BASE 0x47A2500ull\n#define DCORE3_SRAM4_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM4_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM4_DBG_CNT_L_LBW_DBG_CNT_BASE 0x47A2600ull\n#define DCORE3_SRAM4_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM4_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x47A2700ull\n#define DCORE3_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x47A2780ull\n#define DCORE3_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x47A2800ull\n#define DCORE3_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x47A2880ull\n#define DCORE3_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x47A2900ull\n#define DCORE3_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x47A2980ull\n#define DCORE3_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x47A2A00ull\n#define DCORE3_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x47A2A80ull\n#define DCORE3_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE3_SRAM4_DBG_CNT_SPECIAL_BASE 0x47A2E80ull\n#define DCORE3_SRAM4_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM4_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE3_SRAM5_BANK_BASE 0x47A8000ull\n#define DCORE3_SRAM5_BANK_MAX_OFFSET 0x1000\n#define DCORE3_SRAM5_BANK_SECTION 0xE800\n#define mmDCORE3_SRAM5_BANK_SPECIAL_BASE 0x47A8E80ull\n#define DCORE3_SRAM5_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM5_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM5_RTR_BASE 0x47A9000ull\n#define DCORE3_SRAM5_RTR_MAX_OFFSET 0x1000\n#define DCORE3_SRAM5_RTR_SECTION 0xE800\n#define mmDCORE3_SRAM5_RTR_SPECIAL_BASE 0x47A9E80ull\n#define DCORE3_SRAM5_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM5_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x47AA000ull\n#define DCORE3_SRAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x47AA100ull\n#define DCORE3_SRAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x47AA200ull\n#define DCORE3_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x47AA300ull\n#define DCORE3_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM5_DBG_CNT_N_LBW_DBG_CNT_BASE 0x47AA400ull\n#define DCORE3_SRAM5_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM5_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM5_DBG_CNT_S_LBW_DBG_CNT_BASE 0x47AA500ull\n#define DCORE3_SRAM5_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM5_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM5_DBG_CNT_L_LBW_DBG_CNT_BASE 0x47AA600ull\n#define DCORE3_SRAM5_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM5_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x47AA700ull\n#define DCORE3_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x47AA780ull\n#define DCORE3_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x47AA800ull\n#define DCORE3_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x47AA880ull\n#define DCORE3_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x47AA900ull\n#define DCORE3_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x47AA980ull\n#define DCORE3_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x47AAA00ull\n#define DCORE3_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x47AAA80ull\n#define DCORE3_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE3_SRAM5_DBG_CNT_SPECIAL_BASE 0x47AAE80ull\n#define DCORE3_SRAM5_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM5_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE3_SRAM6_BANK_BASE 0x47B0000ull\n#define DCORE3_SRAM6_BANK_MAX_OFFSET 0x1000\n#define DCORE3_SRAM6_BANK_SECTION 0xE800\n#define mmDCORE3_SRAM6_BANK_SPECIAL_BASE 0x47B0E80ull\n#define DCORE3_SRAM6_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM6_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM6_RTR_BASE 0x47B1000ull\n#define DCORE3_SRAM6_RTR_MAX_OFFSET 0x1000\n#define DCORE3_SRAM6_RTR_SECTION 0xE800\n#define mmDCORE3_SRAM6_RTR_SPECIAL_BASE 0x47B1E80ull\n#define DCORE3_SRAM6_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM6_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x47B2000ull\n#define DCORE3_SRAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x47B2100ull\n#define DCORE3_SRAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x47B2200ull\n#define DCORE3_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x47B2300ull\n#define DCORE3_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM6_DBG_CNT_N_LBW_DBG_CNT_BASE 0x47B2400ull\n#define DCORE3_SRAM6_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM6_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM6_DBG_CNT_S_LBW_DBG_CNT_BASE 0x47B2500ull\n#define DCORE3_SRAM6_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM6_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM6_DBG_CNT_L_LBW_DBG_CNT_BASE 0x47B2600ull\n#define DCORE3_SRAM6_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM6_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x47B2700ull\n#define DCORE3_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x47B2780ull\n#define DCORE3_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x47B2800ull\n#define DCORE3_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x47B2880ull\n#define DCORE3_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x47B2900ull\n#define DCORE3_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x47B2980ull\n#define DCORE3_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x47B2A00ull\n#define DCORE3_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x47B2A80ull\n#define DCORE3_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE3_SRAM6_DBG_CNT_SPECIAL_BASE 0x47B2E80ull\n#define DCORE3_SRAM6_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM6_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE3_SRAM7_BANK_BASE 0x47B8000ull\n#define DCORE3_SRAM7_BANK_MAX_OFFSET 0x1000\n#define DCORE3_SRAM7_BANK_SECTION 0xE800\n#define mmDCORE3_SRAM7_BANK_SPECIAL_BASE 0x47B8E80ull\n#define DCORE3_SRAM7_BANK_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM7_BANK_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM7_RTR_BASE 0x47B9000ull\n#define DCORE3_SRAM7_RTR_MAX_OFFSET 0x1000\n#define DCORE3_SRAM7_RTR_SECTION 0xE800\n#define mmDCORE3_SRAM7_RTR_SPECIAL_BASE 0x47B9E80ull\n#define DCORE3_SRAM7_RTR_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM7_RTR_SPECIAL_SECTION 0x1800\n#define mmDCORE3_SRAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x47BA000ull\n#define DCORE3_SRAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x47BA100ull\n#define DCORE3_SRAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x47BA200ull\n#define DCORE3_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x47BA300ull\n#define DCORE3_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM7_DBG_CNT_N_LBW_DBG_CNT_BASE 0x47BA400ull\n#define DCORE3_SRAM7_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM7_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM7_DBG_CNT_S_LBW_DBG_CNT_BASE 0x47BA500ull\n#define DCORE3_SRAM7_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM7_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM7_DBG_CNT_L_LBW_DBG_CNT_BASE 0x47BA600ull\n#define DCORE3_SRAM7_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800\n#define DCORE3_SRAM7_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000\n#define mmDCORE3_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x47BA700ull\n#define DCORE3_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x47BA780ull\n#define DCORE3_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x47BA800ull\n#define DCORE3_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x47BA880ull\n#define DCORE3_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x47BA900ull\n#define DCORE3_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x47BA980ull\n#define DCORE3_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x47BAA00ull\n#define DCORE3_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000\n#define mmDCORE3_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x47BAA80ull\n#define DCORE3_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000\n#define DCORE3_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000\n#define mmDCORE3_SRAM7_DBG_CNT_SPECIAL_BASE 0x47BAE80ull\n#define DCORE3_SRAM7_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_SRAM7_DBG_CNT_SPECIAL_SECTION 0x5180\n#define mmDCORE3_EDMA0_QM_DCCM_BASE 0x47C0000ull\n#define DCORE3_EDMA0_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_EDMA0_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_ARC_AUX_BASE 0x47C8000ull\n#define DCORE3_EDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE3_EDMA0_QM_ARC_AUX_SPECIAL_BASE 0x47C8E80ull\n#define DCORE3_EDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_EDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_EDMA0_QM_BASE 0x47CA000ull\n#define DCORE3_EDMA0_QM_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_QM_SECTION 0x9000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x47CA900ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x47CA908ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x47CA910ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x47CA918ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x47CA920ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x47CA928ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x47CA930ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x47CA938ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x47CA940ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x47CA948ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x47CA950ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x47CA958ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x47CA960ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x47CA968ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x47CA970ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x47CA978ull\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_EDMA0_QM_AXUSER_SECURED_BASE 0x47CAB00ull\n#define DCORE3_EDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_EDMA0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_AXUSER_NONSECURED_BASE 0x47CAB80ull\n#define DCORE3_EDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_EDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_DBG_HBW_BASE 0x47CAC00ull\n#define DCORE3_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_EDMA0_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_EDMA0_QM_DBG_LBW_BASE 0x47CAC80ull\n#define DCORE3_EDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_EDMA0_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_EDMA0_QM_CGM_BASE 0x47CAD80ull\n#define DCORE3_EDMA0_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_EDMA0_QM_CGM_SECTION 0x1000\n#define mmDCORE3_EDMA0_QM_SPECIAL_BASE 0x47CAE80ull\n#define DCORE3_EDMA0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_EDMA0_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_EDMA0_CORE_BASE 0x47CB000ull\n#define DCORE3_EDMA0_CORE_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_CORE_SECTION 0x8000\n#define mmDCORE3_EDMA0_CORE_CTX_AXUSER_BASE 0x47CB800ull\n#define DCORE3_EDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_EDMA0_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmDCORE3_EDMA0_CORE_CTX_BASE 0x47CB860ull\n#define DCORE3_EDMA0_CORE_CTX_MAX_OFFSET 0x9000\n#define DCORE3_EDMA0_CORE_CTX_SECTION 0x5A00\n#define mmDCORE3_EDMA0_CORE_KDMA_CGM_BASE 0x47CBE00ull\n#define DCORE3_EDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define DCORE3_EDMA0_CORE_KDMA_CGM_SECTION 0x8000\n#define mmDCORE3_EDMA0_CORE_SPECIAL_BASE 0x47CBE80ull\n#define DCORE3_EDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_EDMA0_CORE_SPECIAL_SECTION 0x1800\n#define mmDCORE3_EDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x47CC000ull\n#define DCORE3_EDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_EDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_EDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x47CC200ull\n#define DCORE3_EDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_EDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_EDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x47CC400ull\n#define DCORE3_EDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_EDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_EDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x47CC600ull\n#define DCORE3_EDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_EDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_EDMA0_MSTR_IF_E2E_CRDT_BASE 0x47CC800ull\n#define DCORE3_EDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_EDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_EDMA0_MSTR_IF_AXUSER_BASE 0x47CCA80ull\n#define DCORE3_EDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_EDMA0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_EDMA0_MSTR_IF_DBG_HBW_BASE 0x47CCB00ull\n#define DCORE3_EDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_EDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_EDMA0_MSTR_IF_DBG_LBW_BASE 0x47CCB80ull\n#define DCORE3_EDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_EDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_EDMA0_MSTR_IF_CORE_HBW_BASE 0x47CCC00ull\n#define DCORE3_EDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_EDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_EDMA0_MSTR_IF_CORE_LBW_BASE 0x47CCD80ull\n#define DCORE3_EDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_EDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_EDMA0_MSTR_IF_SPECIAL_BASE 0x47CCE80ull\n#define DCORE3_EDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_EDMA0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE3_EDMA1_QM_DCCM_BASE 0x47D0000ull\n#define DCORE3_EDMA1_QM_DCCM_MAX_OFFSET 0x4000\n#define DCORE3_EDMA1_QM_DCCM_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_ARC_AUX_BASE 0x47D8000ull\n#define DCORE3_EDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_QM_ARC_AUX_SECTION 0xE800\n#define mmDCORE3_EDMA1_QM_ARC_AUX_SPECIAL_BASE 0x47D8E80ull\n#define DCORE3_EDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_EDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmDCORE3_EDMA1_QM_BASE 0x47DA000ull\n#define DCORE3_EDMA1_QM_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_QM_SECTION 0x9000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x47DA900ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x47DA908ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x47DA910ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x47DA918ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x47DA920ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x47DA928ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x47DA930ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x47DA938ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x47DA940ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x47DA948ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x47DA950ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x47DA958ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x47DA960ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x47DA968ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x47DA970ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x47DA978ull\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmDCORE3_EDMA1_QM_AXUSER_SECURED_BASE 0x47DAB00ull\n#define DCORE3_EDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define DCORE3_EDMA1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_AXUSER_NONSECURED_BASE 0x47DAB80ull\n#define DCORE3_EDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define DCORE3_EDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_DBG_HBW_BASE 0x47DAC00ull\n#define DCORE3_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_EDMA1_QM_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_EDMA1_QM_DBG_LBW_BASE 0x47DAC80ull\n#define DCORE3_EDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_EDMA1_QM_DBG_LBW_SECTION 0x1000\n#define mmDCORE3_EDMA1_QM_CGM_BASE 0x47DAD80ull\n#define DCORE3_EDMA1_QM_CGM_MAX_OFFSET 0xC000\n#define DCORE3_EDMA1_QM_CGM_SECTION 0x1000\n#define mmDCORE3_EDMA1_QM_SPECIAL_BASE 0x47DAE80ull\n#define DCORE3_EDMA1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_EDMA1_QM_SPECIAL_SECTION 0x1800\n#define mmDCORE3_EDMA1_CORE_BASE 0x47DB000ull\n#define DCORE3_EDMA1_CORE_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_CORE_SECTION 0x8000\n#define mmDCORE3_EDMA1_CORE_CTX_AXUSER_BASE 0x47DB800ull\n#define DCORE3_EDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_EDMA1_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmDCORE3_EDMA1_CORE_CTX_BASE 0x47DB860ull\n#define DCORE3_EDMA1_CORE_CTX_MAX_OFFSET 0x9000\n#define DCORE3_EDMA1_CORE_CTX_SECTION 0x5A00\n#define mmDCORE3_EDMA1_CORE_KDMA_CGM_BASE 0x47DBE00ull\n#define DCORE3_EDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define DCORE3_EDMA1_CORE_KDMA_CGM_SECTION 0x8000\n#define mmDCORE3_EDMA1_CORE_SPECIAL_BASE 0x47DBE80ull\n#define DCORE3_EDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_EDMA1_CORE_SPECIAL_SECTION 0x1800\n#define mmDCORE3_EDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x47DC000ull\n#define DCORE3_EDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_EDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_EDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x47DC200ull\n#define DCORE3_EDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_EDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_EDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x47DC400ull\n#define DCORE3_EDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_EDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_EDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x47DC600ull\n#define DCORE3_EDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_EDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_EDMA1_MSTR_IF_E2E_CRDT_BASE 0x47DC800ull\n#define DCORE3_EDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_EDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_EDMA1_MSTR_IF_AXUSER_BASE 0x47DCA80ull\n#define DCORE3_EDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_EDMA1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_EDMA1_MSTR_IF_DBG_HBW_BASE 0x47DCB00ull\n#define DCORE3_EDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_EDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_EDMA1_MSTR_IF_DBG_LBW_BASE 0x47DCB80ull\n#define DCORE3_EDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_EDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_EDMA1_MSTR_IF_CORE_HBW_BASE 0x47DCC00ull\n#define DCORE3_EDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_EDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_EDMA1_MSTR_IF_CORE_LBW_BASE 0x47DCD80ull\n#define DCORE3_EDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_EDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_EDMA1_MSTR_IF_SPECIAL_BASE 0x47DCE80ull\n#define DCORE3_EDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_EDMA1_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmDCORE3_DEC0_CMD_BASE 0x47E0000ull\n#define DCORE3_DEC0_CMD_MAX_OFFSET 0x1100\n#define DCORE3_DEC0_CMD_SECTION 0x1000\n#define mmDCORE3_DEC0_VSI_BASE 0x47E1000ull\n#define DCORE3_DEC0_VSI_MAX_OFFSET 0x6FC0\n#define DCORE3_DEC0_VSI_SECTION 0x1000\n#define mmDCORE3_DEC0_L2C_BASE 0x47E2000ull\n#define DCORE3_DEC0_L2C_MAX_OFFSET 0x39C0\n#define DCORE3_DEC0_L2C_SECTION 0x1000\n#define mmDCORE3_VDEC0_BRDG_CTRL_BASE 0x47E3000ull\n#define DCORE3_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_BRDG_CTRL_SECTION 0x8000\n#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x47E3800ull\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x47E3900ull\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x47E3A00ull\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x47E3B00ull\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x47E3C00ull\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmDCORE3_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x47E3E80ull\n#define DCORE3_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_VDEC0_CTRL_BASE 0x47E4000ull\n#define DCORE3_VDEC0_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_CTRL_SECTION 0xE800\n#define mmDCORE3_VDEC0_CTRL_SPECIAL_BASE 0x47E4E80ull\n#define DCORE3_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_VDEC0_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x47E5000ull\n#define DCORE3_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x47E5200ull\n#define DCORE3_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x47E5400ull\n#define DCORE3_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x47E5600ull\n#define DCORE3_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x47E5800ull\n#define DCORE3_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_VDEC0_MSTR_IF_AXUSER_BASE 0x47E5A80ull\n#define DCORE3_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_VDEC0_MSTR_IF_DBG_HBW_BASE 0x47E5B00ull\n#define DCORE3_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_VDEC0_MSTR_IF_DBG_LBW_BASE 0x47E5B80ull\n#define DCORE3_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_VDEC0_MSTR_IF_CORE_HBW_BASE 0x47E5C00ull\n#define DCORE3_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_VDEC0_MSTR_IF_CORE_LBW_BASE 0x47E5D80ull\n#define DCORE3_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_VDEC0_MSTR_IF_SPECIAL_BASE 0x47E5E80ull\n#define DCORE3_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180\n#define mmDCORE3_DEC1_CMD_BASE 0x47F0000ull\n#define DCORE3_DEC1_CMD_MAX_OFFSET 0x1100\n#define DCORE3_DEC1_CMD_SECTION 0x1000\n#define mmDCORE3_DEC1_VSI_BASE 0x47F1000ull\n#define DCORE3_DEC1_VSI_MAX_OFFSET 0x6FC0\n#define DCORE3_DEC1_VSI_SECTION 0x1000\n#define mmDCORE3_DEC1_L2C_BASE 0x47F2000ull\n#define DCORE3_DEC1_L2C_MAX_OFFSET 0x39C0\n#define DCORE3_DEC1_L2C_SECTION 0x1000\n#define mmDCORE3_VDEC1_BRDG_CTRL_BASE 0x47F3000ull\n#define DCORE3_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_BRDG_CTRL_SECTION 0x8000\n#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x47F3800ull\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x47F3900ull\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x47F3A00ull\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x47F3B00ull\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x47F3C00ull\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmDCORE3_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x47F3E80ull\n#define DCORE3_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_VDEC1_CTRL_BASE 0x47F4000ull\n#define DCORE3_VDEC1_CTRL_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_CTRL_SECTION 0xE800\n#define mmDCORE3_VDEC1_CTRL_SPECIAL_BASE 0x47F4E80ull\n#define DCORE3_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_VDEC1_CTRL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x47F5000ull\n#define DCORE3_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmDCORE3_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x47F5200ull\n#define DCORE3_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define DCORE3_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmDCORE3_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x47F5400ull\n#define DCORE3_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmDCORE3_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x47F5600ull\n#define DCORE3_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define DCORE3_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmDCORE3_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x47F5800ull\n#define DCORE3_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define DCORE3_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmDCORE3_VDEC1_MSTR_IF_AXUSER_BASE 0x47F5A80ull\n#define DCORE3_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define DCORE3_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmDCORE3_VDEC1_MSTR_IF_DBG_HBW_BASE 0x47F5B00ull\n#define DCORE3_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define DCORE3_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmDCORE3_VDEC1_MSTR_IF_DBG_LBW_BASE 0x47F5B80ull\n#define DCORE3_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define DCORE3_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmDCORE3_VDEC1_MSTR_IF_CORE_HBW_BASE 0x47F5C00ull\n#define DCORE3_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define DCORE3_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmDCORE3_VDEC1_MSTR_IF_CORE_LBW_BASE 0x47F5D80ull\n#define DCORE3_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define DCORE3_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmDCORE3_VDEC1_MSTR_IF_SPECIAL_BASE 0x47F5E80ull\n#define DCORE3_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_VDEC1_MSTR_IF_SPECIAL_SECTION 0xA180\n#define mmGIC_BASE 0x4800000ull\n#define GIC_MAX_OFFSET 0x10000\n#define GIC_SECTION 0x401000\n#define mmPCIE_WRAP_BASE 0x4C01000ull\n#define PCIE_WRAP_MAX_OFFSET 0x1000\n#define PCIE_WRAP_SECTION 0xE800\n#define mmPCIE_WRAP_SPECIAL_BASE 0x4C01E80ull\n#define PCIE_WRAP_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_WRAP_SPECIAL_SECTION 0x1800\n#define mmPCIE_DBI_BASE 0x4C02000ull\n#define PCIE_DBI_MAX_OFFSET 0xC040\n#define PCIE_DBI_SECTION 0x2000\n#define mmPCIE_CORE_BASE 0x4C04000ull\n#define PCIE_CORE_MAX_OFFSET 0x1000\n#define PCIE_CORE_SECTION 0xE800\n#define mmPCIE_CORE_SPECIAL_BASE 0x4C04E80ull\n#define PCIE_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_CORE_SPECIAL_SECTION 0x2180\n#define mmPCIE_AUX_BASE 0x4C07000ull\n#define PCIE_AUX_MAX_OFFSET 0x1000\n#define PCIE_AUX_SECTION 0xE800\n#define mmPCIE_AUX_SPECIAL_BASE 0x4C07E80ull\n#define PCIE_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_AUX_SPECIAL_SECTION 0x8180\n#define mmPCIE_PHY_BASE 0x4C10000ull\n#define PCIE_PHY_MAX_OFFSET 0x1000\n#define PCIE_PHY_SECTION 0xE800\n#define mmPCIE_PHY_SPECIAL_BASE 0x4C10E80ull\n#define PCIE_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_PHY_SPECIAL_SECTION 0x2180\n#define mmPCIE_MSI_BASE 0x4C13000ull\n#define PCIE_MSI_MAX_OFFSET 0x8000\n#define PCIE_MSI_SECTION 0x1000\n#define mmPCIE_ELBI_RR_MSTR_IF_RR_SHRD_HBW_BASE 0x4C14000ull\n#define PCIE_ELBI_RR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PCIE_ELBI_RR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPCIE_ELBI_RR_MSTR_IF_RR_PRVT_HBW_BASE 0x4C14200ull\n#define PCIE_ELBI_RR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PCIE_ELBI_RR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPCIE_ELBI_RR_MSTR_IF_RR_SHRD_LBW_BASE 0x4C14400ull\n#define PCIE_ELBI_RR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PCIE_ELBI_RR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPCIE_ELBI_RR_MSTR_IF_RR_PRVT_LBW_BASE 0x4C14600ull\n#define PCIE_ELBI_RR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PCIE_ELBI_RR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPCIE_ELBI_RR_MSTR_IF_E2E_CRDT_BASE 0x4C14800ull\n#define PCIE_ELBI_RR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PCIE_ELBI_RR_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPCIE_ELBI_RR_MSTR_IF_AXUSER_BASE 0x4C14A80ull\n#define PCIE_ELBI_RR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PCIE_ELBI_RR_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPCIE_ELBI_RR_MSTR_IF_DBG_HBW_BASE 0x4C14B00ull\n#define PCIE_ELBI_RR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PCIE_ELBI_RR_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPCIE_ELBI_RR_MSTR_IF_DBG_LBW_BASE 0x4C14B80ull\n#define PCIE_ELBI_RR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PCIE_ELBI_RR_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPCIE_ELBI_RR_MSTR_IF_CORE_HBW_BASE 0x4C14C00ull\n#define PCIE_ELBI_RR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PCIE_ELBI_RR_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPCIE_ELBI_RR_MSTR_IF_CORE_LBW_BASE 0x4C14D80ull\n#define PCIE_ELBI_RR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PCIE_ELBI_RR_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPCIE_ELBI_RR_MSTR_IF_SPECIAL_BASE 0x4C14E80ull\n#define PCIE_ELBI_RR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_ELBI_RR_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmPCIE_MSTR_RR_MSTR_IF_RR_SHRD_HBW_BASE 0x4C15000ull\n#define PCIE_MSTR_RR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PCIE_MSTR_RR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPCIE_MSTR_RR_MSTR_IF_RR_PRVT_HBW_BASE 0x4C15200ull\n#define PCIE_MSTR_RR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PCIE_MSTR_RR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPCIE_MSTR_RR_MSTR_IF_RR_SHRD_LBW_BASE 0x4C15400ull\n#define PCIE_MSTR_RR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PCIE_MSTR_RR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPCIE_MSTR_RR_MSTR_IF_RR_PRVT_LBW_BASE 0x4C15600ull\n#define PCIE_MSTR_RR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PCIE_MSTR_RR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPCIE_MSTR_RR_MSTR_IF_E2E_CRDT_BASE 0x4C15800ull\n#define PCIE_MSTR_RR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PCIE_MSTR_RR_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPCIE_MSTR_RR_MSTR_IF_AXUSER_BASE 0x4C15A80ull\n#define PCIE_MSTR_RR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PCIE_MSTR_RR_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPCIE_MSTR_RR_MSTR_IF_DBG_HBW_BASE 0x4C15B00ull\n#define PCIE_MSTR_RR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PCIE_MSTR_RR_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPCIE_MSTR_RR_MSTR_IF_DBG_LBW_BASE 0x4C15B80ull\n#define PCIE_MSTR_RR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PCIE_MSTR_RR_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPCIE_MSTR_RR_MSTR_IF_CORE_HBW_BASE 0x4C15C00ull\n#define PCIE_MSTR_RR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PCIE_MSTR_RR_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPCIE_MSTR_RR_MSTR_IF_CORE_LBW_BASE 0x4C15D80ull\n#define PCIE_MSTR_RR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PCIE_MSTR_RR_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPCIE_MSTR_RR_MSTR_IF_SPECIAL_BASE 0x4C15E80ull\n#define PCIE_MSTR_RR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_MSTR_RR_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmPCIE_LBW_RR_MSTR_IF_RR_SHRD_HBW_BASE 0x4C16000ull\n#define PCIE_LBW_RR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PCIE_LBW_RR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPCIE_LBW_RR_MSTR_IF_RR_PRVT_HBW_BASE 0x4C16200ull\n#define PCIE_LBW_RR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PCIE_LBW_RR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPCIE_LBW_RR_MSTR_IF_RR_SHRD_LBW_BASE 0x4C16400ull\n#define PCIE_LBW_RR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PCIE_LBW_RR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPCIE_LBW_RR_MSTR_IF_RR_PRVT_LBW_BASE 0x4C16600ull\n#define PCIE_LBW_RR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PCIE_LBW_RR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPCIE_LBW_RR_MSTR_IF_E2E_CRDT_BASE 0x4C16800ull\n#define PCIE_LBW_RR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PCIE_LBW_RR_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPCIE_LBW_RR_MSTR_IF_AXUSER_BASE 0x4C16A80ull\n#define PCIE_LBW_RR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PCIE_LBW_RR_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPCIE_LBW_RR_MSTR_IF_DBG_HBW_BASE 0x4C16B00ull\n#define PCIE_LBW_RR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PCIE_LBW_RR_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPCIE_LBW_RR_MSTR_IF_DBG_LBW_BASE 0x4C16B80ull\n#define PCIE_LBW_RR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PCIE_LBW_RR_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPCIE_LBW_RR_MSTR_IF_CORE_HBW_BASE 0x4C16C00ull\n#define PCIE_LBW_RR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PCIE_LBW_RR_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPCIE_LBW_RR_MSTR_IF_CORE_LBW_BASE 0x4C16D80ull\n#define PCIE_LBW_RR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PCIE_LBW_RR_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPCIE_LBW_RR_MSTR_IF_SPECIAL_BASE 0x4C16E80ull\n#define PCIE_LBW_RR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_LBW_RR_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmPCIE_MSIX_BASE 0x4C17000ull\n#define PCIE_MSIX_MAX_OFFSET 0x4000\n#define PCIE_MSIX_SECTION 0x29000\n#define mmPSOC_I2C_M0_BASE 0x4C40000ull\n#define PSOC_I2C_M0_MAX_OFFSET 0x1000\n#define PSOC_I2C_M0_SECTION 0x1000\n#define mmPSOC_I2C_M1_BASE 0x4C41000ull\n#define PSOC_I2C_M1_MAX_OFFSET 0x1000\n#define PSOC_I2C_M1_SECTION 0x1000\n#define mmPSOC_I2C_S_BASE 0x4C42000ull\n#define PSOC_I2C_S_MAX_OFFSET 0x1000\n#define PSOC_I2C_S_SECTION 0x1000\n#define mmPSOC_SPI_BASE 0x4C43000ull\n#define PSOC_SPI_MAX_OFFSET 0x1000\n#define PSOC_SPI_SECTION 0x1000\n#define mmPSOC_QSPI_BASE 0x4C44000ull\n#define PSOC_QSPI_MAX_OFFSET 0x1000\n#define PSOC_QSPI_SECTION 0x1000\n#define mmPSOC_UART_0_BASE 0x4C45000ull\n#define PSOC_UART_0_MAX_OFFSET 0x1000\n#define PSOC_UART_0_SECTION 0x1000\n#define mmPSOC_UART_1_BASE 0x4C46000ull\n#define PSOC_UART_1_MAX_OFFSET 0x1000\n#define PSOC_UART_1_SECTION 0x1000\n#define mmPSOC_TIMER_BASE 0x4C47000ull\n#define PSOC_TIMER_MAX_OFFSET 0x1000\n#define PSOC_TIMER_SECTION 0x1000\n#define mmPSOC_WDOG_BASE 0x4C48000ull\n#define PSOC_WDOG_MAX_OFFSET 0x1000\n#define PSOC_WDOG_SECTION 0x1000\n#define mmPSOC_TIMESTAMP_BASE 0x4C49000ull\n#define PSOC_TIMESTAMP_MAX_OFFSET 0x1000\n#define PSOC_TIMESTAMP_SECTION 0x1000\n#define mmPSOC_EFUSE_BASE 0x4C4A000ull\n#define PSOC_EFUSE_MAX_OFFSET 0x1000\n#define PSOC_EFUSE_SECTION 0xE800\n#define mmPSOC_EFUSE_SPECIAL_BASE 0x4C4AE80ull\n#define PSOC_EFUSE_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_EFUSE_SPECIAL_SECTION 0x1800\n#define mmPSOC_GLOBAL_CONF_BASE 0x4C4B000ull\n#define PSOC_GLOBAL_CONF_MAX_OFFSET 0x1000\n#define PSOC_GLOBAL_CONF_SECTION 0xE800\n#define mmPSOC_GLOBAL_CONF_SPECIAL_BASE 0x4C4BE80ull\n#define PSOC_GLOBAL_CONF_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_GLOBAL_CONF_SPECIAL_SECTION 0x1800\n#define mmPSOC_GPIO0_BASE 0x4C4C000ull\n#define PSOC_GPIO0_MAX_OFFSET 0x1000\n#define PSOC_GPIO0_SECTION 0x1000\n#define mmPSOC_GPIO1_BASE 0x4C4D000ull\n#define PSOC_GPIO1_MAX_OFFSET 0x1000\n#define PSOC_GPIO1_SECTION 0x1000\n#define mmPSOC_BTL_BASE 0x4C4E000ull\n#define PSOC_BTL_MAX_OFFSET 0x1000\n#define PSOC_BTL_SECTION 0xE800\n#define mmPSOC_BTL_SPECIAL_BASE 0x4C4EE80ull\n#define PSOC_BTL_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_BTL_SPECIAL_SECTION 0x1800\n#define mmPSOC_CS_TRACE_BASE 0x4C4F000ull\n#define PSOC_CS_TRACE_MAX_OFFSET 0x1000\n#define PSOC_CS_TRACE_SECTION 0xE800\n#define mmPSOC_CS_TRACE_SPECIAL_BASE 0x4C4FE80ull\n#define PSOC_CS_TRACE_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_CS_TRACE_SPECIAL_SECTION 0x1800\n#define mmPSOC_GPIO2_BASE 0x4C50000ull\n#define PSOC_GPIO2_MAX_OFFSET 0x1000\n#define PSOC_GPIO2_SECTION 0x1000\n#define mmPSOC_GPIO3_BASE 0x4C51000ull\n#define PSOC_GPIO3_MAX_OFFSET 0x1000\n#define PSOC_GPIO3_SECTION 0x2000\n#define mmPSOC_DFT_EFUSE_BASE 0x4C53000ull\n#define PSOC_DFT_EFUSE_MAX_OFFSET 0x1000\n#define PSOC_DFT_EFUSE_SECTION 0xE800\n#define mmPSOC_DFT_EFUSE_SPECIAL_BASE 0x4C53E80ull\n#define PSOC_DFT_EFUSE_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_DFT_EFUSE_SPECIAL_SECTION 0x1800\n#define mmPSOC_RPM_0_BASE 0x4C54000ull\n#define PSOC_RPM_0_MAX_OFFSET 0x1000\n#define PSOC_RPM_0_SECTION 0xE800\n#define mmPSOC_RPM_0_SPECIAL_BASE 0x4C54E80ull\n#define PSOC_RPM_0_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_RPM_0_SPECIAL_SECTION 0x1800\n#define mmPSOC_RPM_1_BASE 0x4C55000ull\n#define PSOC_RPM_1_MAX_OFFSET 0x1000\n#define PSOC_RPM_1_SECTION 0xE800\n#define mmPSOC_RPM_1_SPECIAL_BASE 0x4C55E80ull\n#define PSOC_RPM_1_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_RPM_1_SPECIAL_SECTION 0x1800\n#define mmPSOC_GPIO4_BASE 0x4C56000ull\n#define PSOC_GPIO4_MAX_OFFSET 0x1000\n#define PSOC_GPIO4_SECTION 0x1000\n#define mmPSOC_GPIO5_BASE 0x4C57000ull\n#define PSOC_GPIO5_MAX_OFFSET 0x1000\n#define PSOC_GPIO5_SECTION 0x1000\n#define mmPSOC_PID_BASE 0x4C58000ull\n#define PSOC_PID_MAX_OFFSET 0x1000\n#define PSOC_PID_SECTION 0xE800\n#define mmPSOC_PID_SPECIAL_BASE 0x4C58E80ull\n#define PSOC_PID_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_PID_SPECIAL_SECTION 0x1800\n#define mmPSOC_ARC0_CFG_BASE 0x4C59000ull\n#define PSOC_ARC0_CFG_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CFG_SECTION 0xE800\n#define mmPSOC_ARC0_CFG_SPECIAL_BASE 0x4C59E80ull\n#define PSOC_ARC0_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_ARC0_CFG_SPECIAL_SECTION 0x1800\n#define mmPSOC_ARC0_MSTR_IF_RR_SHRD_HBW_BASE 0x4C5A000ull\n#define PSOC_ARC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PSOC_ARC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPSOC_ARC0_MSTR_IF_RR_PRVT_HBW_BASE 0x4C5A200ull\n#define PSOC_ARC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PSOC_ARC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPSOC_ARC0_MSTR_IF_RR_SHRD_LBW_BASE 0x4C5A400ull\n#define PSOC_ARC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PSOC_ARC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPSOC_ARC0_MSTR_IF_RR_PRVT_LBW_BASE 0x4C5A600ull\n#define PSOC_ARC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PSOC_ARC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPSOC_ARC0_MSTR_IF_E2E_CRDT_BASE 0x4C5A800ull\n#define PSOC_ARC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PSOC_ARC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPSOC_ARC0_MSTR_IF_AXUSER_BASE 0x4C5AA80ull\n#define PSOC_ARC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PSOC_ARC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPSOC_ARC0_MSTR_IF_DBG_HBW_BASE 0x4C5AB00ull\n#define PSOC_ARC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PSOC_ARC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPSOC_ARC0_MSTR_IF_DBG_LBW_BASE 0x4C5AB80ull\n#define PSOC_ARC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PSOC_ARC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPSOC_ARC0_MSTR_IF_CORE_HBW_BASE 0x4C5AC00ull\n#define PSOC_ARC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PSOC_ARC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPSOC_ARC0_MSTR_IF_CORE_LBW_BASE 0x4C5AD80ull\n#define PSOC_ARC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PSOC_ARC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPSOC_ARC0_MSTR_IF_SPECIAL_BASE 0x4C5AE80ull\n#define PSOC_ARC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_ARC0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmPSOC_ARC0_AUX_BASE 0x4C5B000ull\n#define PSOC_ARC0_AUX_MAX_OFFSET 0x1000\n#define PSOC_ARC0_AUX_SECTION 0xE800\n#define mmPSOC_ARC0_AUX_SPECIAL_BASE 0x4C5BE80ull\n#define PSOC_ARC0_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_ARC0_AUX_SPECIAL_SECTION 0x1800\n#define mmPSOC_ARC1_CFG_BASE 0x4C5C000ull\n#define PSOC_ARC1_CFG_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CFG_SECTION 0xE800\n#define mmPSOC_ARC1_CFG_SPECIAL_BASE 0x4C5CE80ull\n#define PSOC_ARC1_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_ARC1_CFG_SPECIAL_SECTION 0x1800\n#define mmPSOC_ARC1_MSTR_IF_RR_SHRD_HBW_BASE 0x4C5D000ull\n#define PSOC_ARC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PSOC_ARC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPSOC_ARC1_MSTR_IF_RR_PRVT_HBW_BASE 0x4C5D200ull\n#define PSOC_ARC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PSOC_ARC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPSOC_ARC1_MSTR_IF_RR_SHRD_LBW_BASE 0x4C5D400ull\n#define PSOC_ARC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PSOC_ARC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPSOC_ARC1_MSTR_IF_RR_PRVT_LBW_BASE 0x4C5D600ull\n#define PSOC_ARC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PSOC_ARC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPSOC_ARC1_MSTR_IF_E2E_CRDT_BASE 0x4C5D800ull\n#define PSOC_ARC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PSOC_ARC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPSOC_ARC1_MSTR_IF_AXUSER_BASE 0x4C5DA80ull\n#define PSOC_ARC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PSOC_ARC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPSOC_ARC1_MSTR_IF_DBG_HBW_BASE 0x4C5DB00ull\n#define PSOC_ARC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PSOC_ARC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPSOC_ARC1_MSTR_IF_DBG_LBW_BASE 0x4C5DB80ull\n#define PSOC_ARC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PSOC_ARC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPSOC_ARC1_MSTR_IF_CORE_HBW_BASE 0x4C5DC00ull\n#define PSOC_ARC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PSOC_ARC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPSOC_ARC1_MSTR_IF_CORE_LBW_BASE 0x4C5DD80ull\n#define PSOC_ARC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PSOC_ARC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPSOC_ARC1_MSTR_IF_SPECIAL_BASE 0x4C5DE80ull\n#define PSOC_ARC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_ARC1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmPSOC_ARC1_AUX_BASE 0x4C5E000ull\n#define PSOC_ARC1_AUX_MAX_OFFSET 0x1000\n#define PSOC_ARC1_AUX_SECTION 0xE800\n#define mmPSOC_ARC1_AUX_SPECIAL_BASE 0x4C5EE80ull\n#define PSOC_ARC1_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_ARC1_AUX_SPECIAL_SECTION 0x1180\n#define mmPSOC_SECURITY_BASE 0x4C60000ull\n#define PSOC_SECURITY_MAX_OFFSET 0x1000\n#define PSOC_SECURITY_SECTION 0xE800\n#define mmPSOC_SECURITY_SPECIAL_BASE 0x4C60E80ull\n#define PSOC_SECURITY_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_SECURITY_SPECIAL_SECTION 0x1800\n#define mmJT_MSTR_IF_RR_SHRD_HBW_BASE 0x4C61000ull\n#define JT_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define JT_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmJT_MSTR_IF_RR_PRVT_HBW_BASE 0x4C61200ull\n#define JT_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define JT_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmJT_MSTR_IF_RR_SHRD_LBW_BASE 0x4C61400ull\n#define JT_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define JT_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmJT_MSTR_IF_RR_PRVT_LBW_BASE 0x4C61600ull\n#define JT_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define JT_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmJT_MSTR_IF_E2E_CRDT_BASE 0x4C61800ull\n#define JT_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define JT_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmJT_MSTR_IF_AXUSER_BASE 0x4C61A80ull\n#define JT_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define JT_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmJT_MSTR_IF_DBG_HBW_BASE 0x4C61B00ull\n#define JT_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define JT_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmJT_MSTR_IF_DBG_LBW_BASE 0x4C61B80ull\n#define JT_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define JT_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmJT_MSTR_IF_CORE_HBW_BASE 0x4C61C00ull\n#define JT_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define JT_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmJT_MSTR_IF_CORE_LBW_BASE 0x4C61D80ull\n#define JT_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define JT_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmJT_MSTR_IF_SPECIAL_BASE 0x4C61E80ull\n#define JT_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define JT_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSMI_MSTR_IF_RR_SHRD_HBW_BASE 0x4C62000ull\n#define SMI_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SMI_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSMI_MSTR_IF_RR_PRVT_HBW_BASE 0x4C62200ull\n#define SMI_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SMI_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSMI_MSTR_IF_RR_SHRD_LBW_BASE 0x4C62400ull\n#define SMI_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SMI_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSMI_MSTR_IF_RR_PRVT_LBW_BASE 0x4C62600ull\n#define SMI_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SMI_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSMI_MSTR_IF_E2E_CRDT_BASE 0x4C62800ull\n#define SMI_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SMI_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSMI_MSTR_IF_AXUSER_BASE 0x4C62A80ull\n#define SMI_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SMI_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSMI_MSTR_IF_DBG_HBW_BASE 0x4C62B00ull\n#define SMI_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SMI_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSMI_MSTR_IF_DBG_LBW_BASE 0x4C62B80ull\n#define SMI_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SMI_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSMI_MSTR_IF_CORE_HBW_BASE 0x4C62C00ull\n#define SMI_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SMI_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSMI_MSTR_IF_CORE_LBW_BASE 0x4C62D80ull\n#define SMI_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SMI_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSMI_MSTR_IF_SPECIAL_BASE 0x4C62E80ull\n#define SMI_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SMI_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmI2C_S_MSTR_IF_RR_SHRD_HBW_BASE 0x4C63000ull\n#define I2C_S_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define I2C_S_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmI2C_S_MSTR_IF_RR_PRVT_HBW_BASE 0x4C63200ull\n#define I2C_S_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define I2C_S_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmI2C_S_MSTR_IF_RR_SHRD_LBW_BASE 0x4C63400ull\n#define I2C_S_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define I2C_S_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmI2C_S_MSTR_IF_RR_PRVT_LBW_BASE 0x4C63600ull\n#define I2C_S_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define I2C_S_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmI2C_S_MSTR_IF_E2E_CRDT_BASE 0x4C63800ull\n#define I2C_S_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define I2C_S_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmI2C_S_MSTR_IF_AXUSER_BASE 0x4C63A80ull\n#define I2C_S_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define I2C_S_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmI2C_S_MSTR_IF_DBG_HBW_BASE 0x4C63B00ull\n#define I2C_S_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define I2C_S_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmI2C_S_MSTR_IF_DBG_LBW_BASE 0x4C63B80ull\n#define I2C_S_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define I2C_S_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmI2C_S_MSTR_IF_CORE_HBW_BASE 0x4C63C00ull\n#define I2C_S_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define I2C_S_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmI2C_S_MSTR_IF_CORE_LBW_BASE 0x4C63D80ull\n#define I2C_S_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define I2C_S_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmI2C_S_MSTR_IF_SPECIAL_BASE 0x4C63E80ull\n#define I2C_S_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define I2C_S_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmPSOC_SVID0_BASE 0x4C64000ull\n#define PSOC_SVID0_MAX_OFFSET 0x1000\n#define PSOC_SVID0_SECTION 0xE800\n#define mmPSOC_SVID0_SPECIAL_BASE 0x4C64E80ull\n#define PSOC_SVID0_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_SVID0_SPECIAL_SECTION 0x1800\n#define mmPSOC_SVID1_BASE 0x4C65000ull\n#define PSOC_SVID1_MAX_OFFSET 0x1000\n#define PSOC_SVID1_SECTION 0xE800\n#define mmPSOC_SVID1_SPECIAL_BASE 0x4C65E80ull\n#define PSOC_SVID1_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_SVID1_SPECIAL_SECTION 0x1800\n#define mmPSOC_SVID2_BASE 0x4C66000ull\n#define PSOC_SVID2_MAX_OFFSET 0x1000\n#define PSOC_SVID2_SECTION 0xE800\n#define mmPSOC_SVID2_SPECIAL_BASE 0x4C66E80ull\n#define PSOC_SVID2_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_SVID2_SPECIAL_SECTION 0x5180\n#define mmPSOC_MME_PLL_CTRL_BASE 0x4C6C000ull\n#define PSOC_MME_PLL_CTRL_MAX_OFFSET 0x3540\n#define PSOC_MME_PLL_CTRL_SECTION 0x3600\n#define mmPSOC_MME_PLL_ASIF_SLV_BASE 0x4C6C360ull\n#define PSOC_MME_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define PSOC_MME_PLL_ASIF_SLV_SECTION 0xA000\n#define mmPSOC_MME_PLL_DIV_0_RLX_BASE 0x4C6C400ull\n#define PSOC_MME_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define PSOC_MME_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmPSOC_MME_PLL_DIV_1_RLX_BASE 0x4C6C800ull\n#define PSOC_MME_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define PSOC_MME_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmPSOC_MME_PLL_DIV_2_RLX_BASE 0x4C6CA00ull\n#define PSOC_MME_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define PSOC_MME_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmPSOC_MME_PLL_DIV_3_RLX_BASE 0x4C6CC00ull\n#define PSOC_MME_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define PSOC_MME_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmPSOC_MME_PLL_SPECIAL_BASE 0x4C6CE80ull\n#define PSOC_MME_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_MME_PLL_SPECIAL_SECTION 0x1800\n#define mmPSOC_CPU_PLL_CTRL_BASE 0x4C6D000ull\n#define PSOC_CPU_PLL_CTRL_MAX_OFFSET 0x3540\n#define PSOC_CPU_PLL_CTRL_SECTION 0x3600\n#define mmPSOC_CPU_PLL_ASIF_SLV_BASE 0x4C6D360ull\n#define PSOC_CPU_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define PSOC_CPU_PLL_ASIF_SLV_SECTION 0xA000\n#define mmPSOC_CPU_PLL_DIV_0_RLX_BASE 0x4C6D400ull\n#define PSOC_CPU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define PSOC_CPU_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmPSOC_CPU_PLL_DIV_1_RLX_BASE 0x4C6D800ull\n#define PSOC_CPU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define PSOC_CPU_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmPSOC_CPU_PLL_DIV_2_RLX_BASE 0x4C6DA00ull\n#define PSOC_CPU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define PSOC_CPU_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmPSOC_CPU_PLL_DIV_3_RLX_BASE 0x4C6DC00ull\n#define PSOC_CPU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define PSOC_CPU_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmPSOC_CPU_PLL_SPECIAL_BASE 0x4C6DE80ull\n#define PSOC_CPU_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_CPU_PLL_SPECIAL_SECTION 0x1800\n#define mmPSOC_VID_PLL_CTRL_BASE 0x4C6E000ull\n#define PSOC_VID_PLL_CTRL_MAX_OFFSET 0x3540\n#define PSOC_VID_PLL_CTRL_SECTION 0x3600\n#define mmPSOC_VID_PLL_ASIF_SLV_BASE 0x4C6E360ull\n#define PSOC_VID_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define PSOC_VID_PLL_ASIF_SLV_SECTION 0xA000\n#define mmPSOC_VID_PLL_DIV_0_RLX_BASE 0x4C6E400ull\n#define PSOC_VID_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define PSOC_VID_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmPSOC_VID_PLL_DIV_1_RLX_BASE 0x4C6E800ull\n#define PSOC_VID_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define PSOC_VID_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmPSOC_VID_PLL_DIV_2_RLX_BASE 0x4C6EA00ull\n#define PSOC_VID_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define PSOC_VID_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmPSOC_VID_PLL_DIV_3_RLX_BASE 0x4C6EC00ull\n#define PSOC_VID_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define PSOC_VID_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmPSOC_VID_PLL_SPECIAL_BASE 0x4C6EE80ull\n#define PSOC_VID_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_VID_PLL_SPECIAL_SECTION 0x5180\n#define mmPSOC_RESET_CONF_BASE 0x4C74000ull\n#define PSOC_RESET_CONF_MAX_OFFSET 0x1000\n#define PSOC_RESET_CONF_SECTION 0xE800\n#define mmPSOC_RESET_CONF_SPECIAL_BASE 0x4C74E80ull\n#define PSOC_RESET_CONF_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_RESET_CONF_SPECIAL_SECTION 0x1800\n#define mmPSOC_DFT_APB_BASE 0x4C75000ull\n#define PSOC_DFT_APB_MAX_OFFSET 0x8000\n#define PSOC_DFT_APB_SECTION 0x1000\n#define mmPSOC_AVS0_BASE 0x4C76000ull\n#define PSOC_AVS0_MAX_OFFSET 0x1000\n#define PSOC_AVS0_SECTION 0xE800\n#define mmPSOC_AVS0_SPECIAL_BASE 0x4C76E80ull\n#define PSOC_AVS0_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_AVS0_SPECIAL_SECTION 0x1800\n#define mmPSOC_AVS1_BASE 0x4C77000ull\n#define PSOC_AVS1_MAX_OFFSET 0x1000\n#define PSOC_AVS1_SECTION 0xE800\n#define mmPSOC_AVS1_SPECIAL_BASE 0x4C77E80ull\n#define PSOC_AVS1_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_AVS1_SPECIAL_SECTION 0x1800\n#define mmPSOC_AVS2_BASE 0x4C78000ull\n#define PSOC_AVS2_MAX_OFFSET 0x1000\n#define PSOC_AVS2_SECTION 0xE800\n#define mmPSOC_AVS2_SPECIAL_BASE 0x4C78E80ull\n#define PSOC_AVS2_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_AVS2_SPECIAL_SECTION 0x1800\n#define mmPSOC_PWM0_BASE 0x4C79000ull\n#define PSOC_PWM0_MAX_OFFSET 0x1000\n#define PSOC_PWM0_SECTION 0xE800\n#define mmPSOC_PWM0_SPECIAL_BASE 0x4C79E80ull\n#define PSOC_PWM0_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_PWM0_SPECIAL_SECTION 0x1800\n#define mmPSOC_PWM1_BASE 0x4C7A000ull\n#define PSOC_PWM1_MAX_OFFSET 0x1000\n#define PSOC_PWM1_SECTION 0xE800\n#define mmPSOC_PWM1_SPECIAL_BASE 0x4C7AE80ull\n#define PSOC_PWM1_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_PWM1_SPECIAL_SECTION 0x1800\n#define mmSVID0_AC_BASE 0x4C7B000ull\n#define SVID0_AC_MAX_OFFSET 0x1000\n#define SVID0_AC_SECTION 0xE800\n#define mmSVID0_AC_SPECIAL_BASE 0x4C7BE80ull\n#define SVID0_AC_SPECIAL_MAX_OFFSET 0x1800\n#define SVID0_AC_SPECIAL_SECTION 0x1800\n#define mmSVID1_AC_BASE 0x4C7C000ull\n#define SVID1_AC_MAX_OFFSET 0x1000\n#define SVID1_AC_SECTION 0xE800\n#define mmSVID1_AC_SPECIAL_BASE 0x4C7CE80ull\n#define SVID1_AC_SPECIAL_MAX_OFFSET 0x1800\n#define SVID1_AC_SPECIAL_SECTION 0x1800\n#define mmSVID2_AC_BASE 0x4C7D000ull\n#define SVID2_AC_MAX_OFFSET 0x1000\n#define SVID2_AC_SECTION 0xE800\n#define mmSVID2_AC_SPECIAL_BASE 0x4C7DE80ull\n#define SVID2_AC_SPECIAL_MAX_OFFSET 0x1800\n#define SVID2_AC_SPECIAL_SECTION 0x1180\n#define mmPSOC_MSTR_IF_RR_SHRD_HBW_BASE 0x4C7F000ull\n#define PSOC_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PSOC_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPSOC_MSTR_IF_RR_PRVT_HBW_BASE 0x4C7F200ull\n#define PSOC_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PSOC_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPSOC_MSTR_IF_RR_SHRD_LBW_BASE 0x4C7F400ull\n#define PSOC_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PSOC_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPSOC_MSTR_IF_RR_PRVT_LBW_BASE 0x4C7F600ull\n#define PSOC_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PSOC_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPSOC_MSTR_IF_E2E_CRDT_BASE 0x4C7F800ull\n#define PSOC_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PSOC_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPSOC_MSTR_IF_AXUSER_BASE 0x4C7FA80ull\n#define PSOC_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PSOC_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPSOC_MSTR_IF_DBG_HBW_BASE 0x4C7FB00ull\n#define PSOC_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PSOC_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPSOC_MSTR_IF_DBG_LBW_BASE 0x4C7FB80ull\n#define PSOC_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PSOC_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPSOC_MSTR_IF_CORE_HBW_BASE 0x4C7FC00ull\n#define PSOC_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PSOC_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPSOC_MSTR_IF_CORE_LBW_BASE 0x4C7FD80ull\n#define PSOC_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PSOC_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPSOC_MSTR_IF_SPECIAL_BASE 0x4C7FE80ull\n#define PSOC_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PSOC_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmPDMA0_QM_ARC_DCCM_BASE 0x4C80000ull\n#define PDMA0_QM_ARC_DCCM_MAX_OFFSET 0x4000\n#define PDMA0_QM_ARC_DCCM_SECTION 0x8000\n#define mmPDMA0_QM_ARC_AUX_BASE 0x4C88000ull\n#define PDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define PDMA0_QM_ARC_AUX_SECTION 0xE800\n#define mmPDMA0_QM_ARC_AUX_SPECIAL_BASE 0x4C88E80ull\n#define PDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmPDMA0_QM_BASE 0x4C8A000ull\n#define PDMA0_QM_MAX_OFFSET 0x1000\n#define PDMA0_QM_SECTION 0x9000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x4C8A900ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x4C8A908ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x4C8A910ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x4C8A918ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x4C8A920ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x4C8A928ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x4C8A930ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x4C8A938ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x4C8A940ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x4C8A948ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x4C8A950ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x4C8A958ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x4C8A960ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x4C8A968ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x4C8A970ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x4C8A978ull\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define PDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmPDMA0_QM_AXUSER_SECURED_BASE 0x4C8AB00ull\n#define PDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define PDMA0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmPDMA0_QM_AXUSER_NONSECURED_BASE 0x4C8AB80ull\n#define PDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define PDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmPDMA0_QM_DBG_HBW_BASE 0x4C8AC00ull\n#define PDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define PDMA0_QM_DBG_HBW_SECTION 0x8000\n#define mmPDMA0_QM_DBG_LBW_BASE 0x4C8AC80ull\n#define PDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define PDMA0_QM_DBG_LBW_SECTION 0x1000\n#define mmPDMA0_QM_CGM_BASE 0x4C8AD80ull\n#define PDMA0_QM_CGM_MAX_OFFSET 0xC000\n#define PDMA0_QM_CGM_SECTION 0x1000\n#define mmPDMA0_QM_SPECIAL_BASE 0x4C8AE80ull\n#define PDMA0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define PDMA0_QM_SPECIAL_SECTION 0x1800\n#define mmPDMA0_CORE_BASE 0x4C8B000ull\n#define PDMA0_CORE_MAX_OFFSET 0x1000\n#define PDMA0_CORE_SECTION 0x8000\n#define mmPDMA0_CORE_CTX_AXUSER_BASE 0x4C8B800ull\n#define PDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define PDMA0_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmPDMA0_CORE_CTX_BASE 0x4C8B860ull\n#define PDMA0_CORE_CTX_MAX_OFFSET 0x9000\n#define PDMA0_CORE_CTX_SECTION 0x5A00\n#define mmPDMA0_CORE_KDMA_CGM_BASE 0x4C8BE00ull\n#define PDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define PDMA0_CORE_KDMA_CGM_SECTION 0x8000\n#define mmPDMA0_CORE_SPECIAL_BASE 0x4C8BE80ull\n#define PDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PDMA0_CORE_SPECIAL_SECTION 0x1800\n#define mmPDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x4C8C000ull\n#define PDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x4C8C200ull\n#define PDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x4C8C400ull\n#define PDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x4C8C600ull\n#define PDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPDMA0_MSTR_IF_E2E_CRDT_BASE 0x4C8C800ull\n#define PDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPDMA0_MSTR_IF_AXUSER_BASE 0x4C8CA80ull\n#define PDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PDMA0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPDMA0_MSTR_IF_DBG_HBW_BASE 0x4C8CB00ull\n#define PDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPDMA0_MSTR_IF_DBG_LBW_BASE 0x4C8CB80ull\n#define PDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPDMA0_MSTR_IF_CORE_HBW_BASE 0x4C8CC00ull\n#define PDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPDMA0_MSTR_IF_CORE_LBW_BASE 0x4C8CD80ull\n#define PDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPDMA0_MSTR_IF_SPECIAL_BASE 0x4C8CE80ull\n#define PDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PDMA0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmPDMA1_QM_ARC_DCCM_BASE 0x4C90000ull\n#define PDMA1_QM_ARC_DCCM_MAX_OFFSET 0x4000\n#define PDMA1_QM_ARC_DCCM_SECTION 0x8000\n#define mmPDMA1_QM_ARC_AUX_BASE 0x4C98000ull\n#define PDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define PDMA1_QM_ARC_AUX_SECTION 0xE800\n#define mmPDMA1_QM_ARC_AUX_SPECIAL_BASE 0x4C98E80ull\n#define PDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmPDMA1_QM_BASE 0x4C9A000ull\n#define PDMA1_QM_MAX_OFFSET 0x1000\n#define PDMA1_QM_SECTION 0x9000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x4C9A900ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x4C9A908ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x4C9A910ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x4C9A918ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x4C9A920ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x4C9A928ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x4C9A930ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x4C9A938ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x4C9A940ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x4C9A948ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x4C9A950ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x4C9A958ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x4C9A960ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x4C9A968ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x4C9A970ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x4C9A978ull\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define PDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmPDMA1_QM_AXUSER_SECURED_BASE 0x4C9AB00ull\n#define PDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define PDMA1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmPDMA1_QM_AXUSER_NONSECURED_BASE 0x4C9AB80ull\n#define PDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define PDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmPDMA1_QM_DBG_HBW_BASE 0x4C9AC00ull\n#define PDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define PDMA1_QM_DBG_HBW_SECTION 0x8000\n#define mmPDMA1_QM_DBG_LBW_BASE 0x4C9AC80ull\n#define PDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define PDMA1_QM_DBG_LBW_SECTION 0x1000\n#define mmPDMA1_QM_CGM_BASE 0x4C9AD80ull\n#define PDMA1_QM_CGM_MAX_OFFSET 0xC000\n#define PDMA1_QM_CGM_SECTION 0x1000\n#define mmPDMA1_QM_SPECIAL_BASE 0x4C9AE80ull\n#define PDMA1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define PDMA1_QM_SPECIAL_SECTION 0x1800\n#define mmPDMA1_CORE_BASE 0x4C9B000ull\n#define PDMA1_CORE_MAX_OFFSET 0x1000\n#define PDMA1_CORE_SECTION 0x8000\n#define mmPDMA1_CORE_CTX_AXUSER_BASE 0x4C9B800ull\n#define PDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000\n#define PDMA1_CORE_CTX_AXUSER_SECTION 0x6000\n#define mmPDMA1_CORE_CTX_BASE 0x4C9B860ull\n#define PDMA1_CORE_CTX_MAX_OFFSET 0x9000\n#define PDMA1_CORE_CTX_SECTION 0x5A00\n#define mmPDMA1_CORE_KDMA_CGM_BASE 0x4C9BE00ull\n#define PDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000\n#define PDMA1_CORE_KDMA_CGM_SECTION 0x8000\n#define mmPDMA1_CORE_SPECIAL_BASE 0x4C9BE80ull\n#define PDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PDMA1_CORE_SPECIAL_SECTION 0x1800\n#define mmPDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x4C9C000ull\n#define PDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x4C9C200ull\n#define PDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x4C9C400ull\n#define PDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x4C9C600ull\n#define PDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPDMA1_MSTR_IF_E2E_CRDT_BASE 0x4C9C800ull\n#define PDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPDMA1_MSTR_IF_AXUSER_BASE 0x4C9CA80ull\n#define PDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PDMA1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPDMA1_MSTR_IF_DBG_HBW_BASE 0x4C9CB00ull\n#define PDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPDMA1_MSTR_IF_DBG_LBW_BASE 0x4C9CB80ull\n#define PDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPDMA1_MSTR_IF_CORE_HBW_BASE 0x4C9CC00ull\n#define PDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPDMA1_MSTR_IF_CORE_LBW_BASE 0x4C9CD80ull\n#define PDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPDMA1_MSTR_IF_SPECIAL_BASE 0x4C9CE80ull\n#define PDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PDMA1_MSTR_IF_SPECIAL_SECTION 0x23180\n#define mmCPU_CA53_CFG_BASE 0x4CC0000ull\n#define CPU_CA53_CFG_MAX_OFFSET 0x1000\n#define CPU_CA53_CFG_SECTION 0xE800\n#define mmCPU_CA53_CFG_SPECIAL_BASE 0x4CC0E80ull\n#define CPU_CA53_CFG_SPECIAL_MAX_OFFSET 0x1800\n#define CPU_CA53_CFG_SPECIAL_SECTION 0x1800\n#define mmCPU_IF_BASE 0x4CC1000ull\n#define CPU_IF_MAX_OFFSET 0x1000\n#define CPU_IF_SECTION 0xE800\n#define mmCPU_IF_SPECIAL_BASE 0x4CC1E80ull\n#define CPU_IF_SPECIAL_MAX_OFFSET 0x1800\n#define CPU_IF_SPECIAL_SECTION 0x1800\n#define mmCPU_TIMESTAMP_BASE 0x4CC2000ull\n#define CPU_TIMESTAMP_MAX_OFFSET 0x1000\n#define CPU_TIMESTAMP_SECTION 0x1000\n#define mmCPU_MSTR_IF_RR_SHRD_HBW_BASE 0x4CC3000ull\n#define CPU_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define CPU_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmCPU_MSTR_IF_RR_PRVT_HBW_BASE 0x4CC3200ull\n#define CPU_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define CPU_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmCPU_MSTR_IF_RR_SHRD_LBW_BASE 0x4CC3400ull\n#define CPU_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define CPU_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmCPU_MSTR_IF_RR_PRVT_LBW_BASE 0x4CC3600ull\n#define CPU_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define CPU_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmCPU_MSTR_IF_E2E_CRDT_BASE 0x4CC3800ull\n#define CPU_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define CPU_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmCPU_MSTR_IF_AXUSER_BASE 0x4CC3A80ull\n#define CPU_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define CPU_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmCPU_MSTR_IF_DBG_HBW_BASE 0x4CC3B00ull\n#define CPU_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define CPU_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmCPU_MSTR_IF_DBG_LBW_BASE 0x4CC3B80ull\n#define CPU_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define CPU_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmCPU_MSTR_IF_CORE_HBW_BASE 0x4CC3C00ull\n#define CPU_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define CPU_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmCPU_MSTR_IF_CORE_LBW_BASE 0x4CC3D80ull\n#define CPU_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define CPU_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmCPU_MSTR_IF_SPECIAL_BASE 0x4CC3E80ull\n#define CPU_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define CPU_MSTR_IF_SPECIAL_SECTION 0x3C180\n#define mmPMMU_HBW_MMU_BASE 0x4D00000ull\n#define PMMU_HBW_MMU_MAX_OFFSET 0x1000\n#define PMMU_HBW_MMU_SECTION 0xE800\n#define mmPMMU_HBW_MMU_SPECIAL_BASE 0x4D00E80ull\n#define PMMU_HBW_MMU_SPECIAL_MAX_OFFSET 0x1800\n#define PMMU_HBW_MMU_SPECIAL_SECTION 0x1800\n#define mmPMMU_HBW_STLB_BASE 0x4D01000ull\n#define PMMU_HBW_STLB_MAX_OFFSET 0x1000\n#define PMMU_HBW_STLB_SECTION 0xE800\n#define mmPMMU_HBW_STLB_SPECIAL_BASE 0x4D01E80ull\n#define PMMU_HBW_STLB_SPECIAL_MAX_OFFSET 0x1800\n#define PMMU_HBW_STLB_SPECIAL_SECTION 0x1800\n#define mmPMMU_HBW_MSTR_IF_RR_SHRD_HBW_BASE 0x4D02000ull\n#define PMMU_HBW_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PMMU_HBW_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPMMU_HBW_MSTR_IF_RR_PRVT_HBW_BASE 0x4D02200ull\n#define PMMU_HBW_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PMMU_HBW_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPMMU_HBW_MSTR_IF_RR_SHRD_LBW_BASE 0x4D02400ull\n#define PMMU_HBW_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PMMU_HBW_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPMMU_HBW_MSTR_IF_RR_PRVT_LBW_BASE 0x4D02600ull\n#define PMMU_HBW_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PMMU_HBW_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPMMU_HBW_MSTR_IF_E2E_CRDT_BASE 0x4D02800ull\n#define PMMU_HBW_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PMMU_HBW_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPMMU_HBW_MSTR_IF_AXUSER_BASE 0x4D02A80ull\n#define PMMU_HBW_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PMMU_HBW_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPMMU_HBW_MSTR_IF_DBG_HBW_BASE 0x4D02B00ull\n#define PMMU_HBW_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PMMU_HBW_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPMMU_HBW_MSTR_IF_DBG_LBW_BASE 0x4D02B80ull\n#define PMMU_HBW_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PMMU_HBW_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPMMU_HBW_MSTR_IF_CORE_HBW_BASE 0x4D02C00ull\n#define PMMU_HBW_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PMMU_HBW_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPMMU_HBW_MSTR_IF_CORE_LBW_BASE 0x4D02D80ull\n#define PMMU_HBW_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PMMU_HBW_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPMMU_HBW_MSTR_IF_SPECIAL_BASE 0x4D02E80ull\n#define PMMU_HBW_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PMMU_HBW_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmPMMU_PIF_BASE 0x4D03000ull\n#define PMMU_PIF_MAX_OFFSET 0x1000\n#define PMMU_PIF_SECTION 0xE800\n#define mmPMMU_PIF_SPECIAL_BASE 0x4D03E80ull\n#define PMMU_PIF_SPECIAL_MAX_OFFSET 0x1800\n#define PMMU_PIF_SPECIAL_SECTION 0x1800\n#define mmPMMU_MME_PLL_CTRL_BASE 0x4D04000ull\n#define PMMU_MME_PLL_CTRL_MAX_OFFSET 0x3540\n#define PMMU_MME_PLL_CTRL_SECTION 0x3600\n#define mmPMMU_MME_PLL_ASIF_SLV_BASE 0x4D04360ull\n#define PMMU_MME_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define PMMU_MME_PLL_ASIF_SLV_SECTION 0xA000\n#define mmPMMU_MME_PLL_DIV_0_RLX_BASE 0x4D04400ull\n#define PMMU_MME_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define PMMU_MME_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmPMMU_MME_PLL_DIV_1_RLX_BASE 0x4D04800ull\n#define PMMU_MME_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define PMMU_MME_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmPMMU_MME_PLL_DIV_2_RLX_BASE 0x4D04A00ull\n#define PMMU_MME_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define PMMU_MME_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmPMMU_MME_PLL_DIV_3_RLX_BASE 0x4D04C00ull\n#define PMMU_MME_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define PMMU_MME_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmPMMU_MME_PLL_SPECIAL_BASE 0x4D04E80ull\n#define PMMU_MME_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define PMMU_MME_PLL_SPECIAL_SECTION 0x1800\n#define mmPMMU_VID_PLL_CTRL_BASE 0x4D05000ull\n#define PMMU_VID_PLL_CTRL_MAX_OFFSET 0x3540\n#define PMMU_VID_PLL_CTRL_SECTION 0x3600\n#define mmPMMU_VID_PLL_ASIF_SLV_BASE 0x4D05360ull\n#define PMMU_VID_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define PMMU_VID_PLL_ASIF_SLV_SECTION 0xA000\n#define mmPMMU_VID_PLL_DIV_0_RLX_BASE 0x4D05400ull\n#define PMMU_VID_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define PMMU_VID_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmPMMU_VID_PLL_DIV_1_RLX_BASE 0x4D05800ull\n#define PMMU_VID_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define PMMU_VID_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmPMMU_VID_PLL_DIV_2_RLX_BASE 0x4D05A00ull\n#define PMMU_VID_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define PMMU_VID_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmPMMU_VID_PLL_DIV_3_RLX_BASE 0x4D05C00ull\n#define PMMU_VID_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define PMMU_VID_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmPMMU_VID_PLL_SPECIAL_BASE 0x4D05E80ull\n#define PMMU_VID_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define PMMU_VID_PLL_SPECIAL_SECTION 0x3A180\n#define mmXBAR_MID_0_BASE 0x4D40000ull\n#define XBAR_MID_0_MAX_OFFSET 0x1000\n#define XBAR_MID_0_SECTION 0xE800\n#define mmXBAR_MID_0_SPECIAL_BASE 0x4D40E80ull\n#define XBAR_MID_0_SPECIAL_MAX_OFFSET 0x1800\n#define XBAR_MID_0_SPECIAL_SECTION 0x1800\n#define mmDCORE0_XBAR_DMA_PLL_CTRL_BASE 0x4D41000ull\n#define DCORE0_XBAR_DMA_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE0_XBAR_DMA_PLL_CTRL_SECTION 0x3600\n#define mmDCORE0_XBAR_DMA_PLL_ASIF_SLV_BASE 0x4D41360ull\n#define DCORE0_XBAR_DMA_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE0_XBAR_DMA_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE0_XBAR_DMA_PLL_DIV_0_RLX_BASE 0x4D41400ull\n#define DCORE0_XBAR_DMA_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE0_XBAR_DMA_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE0_XBAR_DMA_PLL_DIV_1_RLX_BASE 0x4D41800ull\n#define DCORE0_XBAR_DMA_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_DMA_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE0_XBAR_DMA_PLL_DIV_2_RLX_BASE 0x4D41A00ull\n#define DCORE0_XBAR_DMA_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_DMA_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE0_XBAR_DMA_PLL_DIV_3_RLX_BASE 0x4D41C00ull\n#define DCORE0_XBAR_DMA_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_DMA_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE0_XBAR_DMA_PLL_SPECIAL_BASE 0x4D41E80ull\n#define DCORE0_XBAR_DMA_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_XBAR_DMA_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_XBAR_MMU_PLL_CTRL_BASE 0x4D42000ull\n#define DCORE0_XBAR_MMU_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE0_XBAR_MMU_PLL_CTRL_SECTION 0x3600\n#define mmDCORE0_XBAR_MMU_PLL_ASIF_SLV_BASE 0x4D42360ull\n#define DCORE0_XBAR_MMU_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE0_XBAR_MMU_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE0_XBAR_MMU_PLL_DIV_0_RLX_BASE 0x4D42400ull\n#define DCORE0_XBAR_MMU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE0_XBAR_MMU_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE0_XBAR_MMU_PLL_DIV_1_RLX_BASE 0x4D42800ull\n#define DCORE0_XBAR_MMU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_MMU_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE0_XBAR_MMU_PLL_DIV_2_RLX_BASE 0x4D42A00ull\n#define DCORE0_XBAR_MMU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_MMU_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE0_XBAR_MMU_PLL_DIV_3_RLX_BASE 0x4D42C00ull\n#define DCORE0_XBAR_MMU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_MMU_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE0_XBAR_MMU_PLL_SPECIAL_BASE 0x4D42E80ull\n#define DCORE0_XBAR_MMU_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_XBAR_MMU_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_XBAR_IF_PLL_CTRL_BASE 0x4D43000ull\n#define DCORE0_XBAR_IF_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE0_XBAR_IF_PLL_CTRL_SECTION 0x3600\n#define mmDCORE0_XBAR_IF_PLL_ASIF_SLV_BASE 0x4D43360ull\n#define DCORE0_XBAR_IF_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE0_XBAR_IF_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE0_XBAR_IF_PLL_DIV_0_RLX_BASE 0x4D43400ull\n#define DCORE0_XBAR_IF_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE0_XBAR_IF_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE0_XBAR_IF_PLL_DIV_1_RLX_BASE 0x4D43800ull\n#define DCORE0_XBAR_IF_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_IF_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE0_XBAR_IF_PLL_DIV_2_RLX_BASE 0x4D43A00ull\n#define DCORE0_XBAR_IF_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_IF_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE0_XBAR_IF_PLL_DIV_3_RLX_BASE 0x4D43C00ull\n#define DCORE0_XBAR_IF_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_IF_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE0_XBAR_IF_PLL_SPECIAL_BASE 0x4D43E80ull\n#define DCORE0_XBAR_IF_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_XBAR_IF_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_XBAR_MESH_PLL_CTRL_BASE 0x4D44000ull\n#define DCORE0_XBAR_MESH_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE0_XBAR_MESH_PLL_CTRL_SECTION 0x3600\n#define mmDCORE0_XBAR_MESH_PLL_ASIF_SLV_BASE 0x4D44360ull\n#define DCORE0_XBAR_MESH_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE0_XBAR_MESH_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE0_XBAR_MESH_PLL_DIV_0_RLX_BASE 0x4D44400ull\n#define DCORE0_XBAR_MESH_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE0_XBAR_MESH_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE0_XBAR_MESH_PLL_DIV_1_RLX_BASE 0x4D44800ull\n#define DCORE0_XBAR_MESH_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_MESH_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE0_XBAR_MESH_PLL_DIV_2_RLX_BASE 0x4D44A00ull\n#define DCORE0_XBAR_MESH_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_MESH_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE0_XBAR_MESH_PLL_DIV_3_RLX_BASE 0x4D44C00ull\n#define DCORE0_XBAR_MESH_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE0_XBAR_MESH_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE0_XBAR_MESH_PLL_SPECIAL_BASE 0x4D44E80ull\n#define DCORE0_XBAR_MESH_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_XBAR_MESH_PLL_SPECIAL_SECTION 0x3180\n#define mmXBAR_EDGE_0_BASE 0x4D48000ull\n#define XBAR_EDGE_0_MAX_OFFSET 0x1000\n#define XBAR_EDGE_0_SECTION 0xE800\n#define mmXBAR_EDGE_0_SPECIAL_BASE 0x4D48E80ull\n#define XBAR_EDGE_0_SPECIAL_MAX_OFFSET 0x1800\n#define XBAR_EDGE_0_SPECIAL_SECTION 0x7180\n#define mmXBAR_MID_1_BASE 0x4D50000ull\n#define XBAR_MID_1_MAX_OFFSET 0x1000\n#define XBAR_MID_1_SECTION 0xE800\n#define mmXBAR_MID_1_SPECIAL_BASE 0x4D50E80ull\n#define XBAR_MID_1_SPECIAL_MAX_OFFSET 0x1800\n#define XBAR_MID_1_SPECIAL_SECTION 0x1800\n#define mmDCORE1_XBAR_DMA_PLL_CTRL_BASE 0x4D51000ull\n#define DCORE1_XBAR_DMA_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE1_XBAR_DMA_PLL_CTRL_SECTION 0x3600\n#define mmDCORE1_XBAR_DMA_PLL_ASIF_SLV_BASE 0x4D51360ull\n#define DCORE1_XBAR_DMA_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE1_XBAR_DMA_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE1_XBAR_DMA_PLL_DIV_0_RLX_BASE 0x4D51400ull\n#define DCORE1_XBAR_DMA_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_DMA_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE1_XBAR_DMA_PLL_DIV_1_RLX_BASE 0x4D51800ull\n#define DCORE1_XBAR_DMA_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_DMA_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_DMA_PLL_DIV_2_RLX_BASE 0x4D51A00ull\n#define DCORE1_XBAR_DMA_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_DMA_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_DMA_PLL_DIV_3_RLX_BASE 0x4D51C00ull\n#define DCORE1_XBAR_DMA_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_DMA_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE1_XBAR_DMA_PLL_SPECIAL_BASE 0x4D51E80ull\n#define DCORE1_XBAR_DMA_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_DMA_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_XBAR_MMU_PLL_CTRL_BASE 0x4D52000ull\n#define DCORE1_XBAR_MMU_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE1_XBAR_MMU_PLL_CTRL_SECTION 0x3600\n#define mmDCORE1_XBAR_MMU_PLL_ASIF_SLV_BASE 0x4D52360ull\n#define DCORE1_XBAR_MMU_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE1_XBAR_MMU_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE1_XBAR_MMU_PLL_DIV_0_RLX_BASE 0x4D52400ull\n#define DCORE1_XBAR_MMU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_MMU_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE1_XBAR_MMU_PLL_DIV_1_RLX_BASE 0x4D52800ull\n#define DCORE1_XBAR_MMU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_MMU_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_MMU_PLL_DIV_2_RLX_BASE 0x4D52A00ull\n#define DCORE1_XBAR_MMU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_MMU_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_MMU_PLL_DIV_3_RLX_BASE 0x4D52C00ull\n#define DCORE1_XBAR_MMU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_MMU_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE1_XBAR_MMU_PLL_SPECIAL_BASE 0x4D52E80ull\n#define DCORE1_XBAR_MMU_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_MMU_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_XBAR_IF_PLL_CTRL_BASE 0x4D53000ull\n#define DCORE1_XBAR_IF_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE1_XBAR_IF_PLL_CTRL_SECTION 0x3600\n#define mmDCORE1_XBAR_IF_PLL_ASIF_SLV_BASE 0x4D53360ull\n#define DCORE1_XBAR_IF_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE1_XBAR_IF_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE1_XBAR_IF_PLL_DIV_0_RLX_BASE 0x4D53400ull\n#define DCORE1_XBAR_IF_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_IF_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE1_XBAR_IF_PLL_DIV_1_RLX_BASE 0x4D53800ull\n#define DCORE1_XBAR_IF_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_IF_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_IF_PLL_DIV_2_RLX_BASE 0x4D53A00ull\n#define DCORE1_XBAR_IF_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_IF_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_IF_PLL_DIV_3_RLX_BASE 0x4D53C00ull\n#define DCORE1_XBAR_IF_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_IF_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE1_XBAR_IF_PLL_SPECIAL_BASE 0x4D53E80ull\n#define DCORE1_XBAR_IF_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_IF_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_XBAR_MESH_PLL_CTRL_BASE 0x4D54000ull\n#define DCORE1_XBAR_MESH_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE1_XBAR_MESH_PLL_CTRL_SECTION 0x3600\n#define mmDCORE1_XBAR_MESH_PLL_ASIF_SLV_BASE 0x4D54360ull\n#define DCORE1_XBAR_MESH_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE1_XBAR_MESH_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE1_XBAR_MESH_PLL_DIV_0_RLX_BASE 0x4D54400ull\n#define DCORE1_XBAR_MESH_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_MESH_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE1_XBAR_MESH_PLL_DIV_1_RLX_BASE 0x4D54800ull\n#define DCORE1_XBAR_MESH_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_MESH_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_MESH_PLL_DIV_2_RLX_BASE 0x4D54A00ull\n#define DCORE1_XBAR_MESH_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_MESH_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_MESH_PLL_DIV_3_RLX_BASE 0x4D54C00ull\n#define DCORE1_XBAR_MESH_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_MESH_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE1_XBAR_MESH_PLL_SPECIAL_BASE 0x4D54E80ull\n#define DCORE1_XBAR_MESH_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_MESH_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_XBAR_HBM_PLL_CTRL_BASE 0x4D55000ull\n#define DCORE1_XBAR_HBM_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE1_XBAR_HBM_PLL_CTRL_SECTION 0x3600\n#define mmDCORE1_XBAR_HBM_PLL_ASIF_SLV_BASE 0x4D55360ull\n#define DCORE1_XBAR_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE1_XBAR_HBM_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE1_XBAR_HBM_PLL_DIV_0_RLX_BASE 0x4D55400ull\n#define DCORE1_XBAR_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_HBM_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE1_XBAR_HBM_PLL_DIV_1_RLX_BASE 0x4D55800ull\n#define DCORE1_XBAR_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_HBM_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_HBM_PLL_DIV_2_RLX_BASE 0x4D55A00ull\n#define DCORE1_XBAR_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_HBM_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE1_XBAR_HBM_PLL_DIV_3_RLX_BASE 0x4D55C00ull\n#define DCORE1_XBAR_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE1_XBAR_HBM_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE1_XBAR_HBM_PLL_SPECIAL_BASE 0x4D55E80ull\n#define DCORE1_XBAR_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_XBAR_HBM_PLL_SPECIAL_SECTION 0x2180\n#define mmXBAR_EDGE_1_BASE 0x4D58000ull\n#define XBAR_EDGE_1_MAX_OFFSET 0x1000\n#define XBAR_EDGE_1_SECTION 0xE800\n#define mmXBAR_EDGE_1_SPECIAL_BASE 0x4D58E80ull\n#define XBAR_EDGE_1_SPECIAL_MAX_OFFSET 0x1800\n#define XBAR_EDGE_1_SPECIAL_SECTION 0x7180\n#define mmXBAR_MID_2_BASE 0x4D60000ull\n#define XBAR_MID_2_MAX_OFFSET 0x1000\n#define XBAR_MID_2_SECTION 0xE800\n#define mmXBAR_MID_2_SPECIAL_BASE 0x4D60E80ull\n#define XBAR_MID_2_SPECIAL_MAX_OFFSET 0x1800\n#define XBAR_MID_2_SPECIAL_SECTION 0x1800\n#define mmDCORE2_XBAR_DMA_PLL_CTRL_BASE 0x4D61000ull\n#define DCORE2_XBAR_DMA_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE2_XBAR_DMA_PLL_CTRL_SECTION 0x3600\n#define mmDCORE2_XBAR_DMA_PLL_ASIF_SLV_BASE 0x4D61360ull\n#define DCORE2_XBAR_DMA_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE2_XBAR_DMA_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE2_XBAR_DMA_PLL_DIV_0_RLX_BASE 0x4D61400ull\n#define DCORE2_XBAR_DMA_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_DMA_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE2_XBAR_DMA_PLL_DIV_1_RLX_BASE 0x4D61800ull\n#define DCORE2_XBAR_DMA_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_DMA_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_DMA_PLL_DIV_2_RLX_BASE 0x4D61A00ull\n#define DCORE2_XBAR_DMA_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_DMA_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_DMA_PLL_DIV_3_RLX_BASE 0x4D61C00ull\n#define DCORE2_XBAR_DMA_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_DMA_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE2_XBAR_DMA_PLL_SPECIAL_BASE 0x4D61E80ull\n#define DCORE2_XBAR_DMA_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_DMA_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_XBAR_MMU_PLL_CTRL_BASE 0x4D62000ull\n#define DCORE2_XBAR_MMU_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE2_XBAR_MMU_PLL_CTRL_SECTION 0x3600\n#define mmDCORE2_XBAR_MMU_PLL_ASIF_SLV_BASE 0x4D62360ull\n#define DCORE2_XBAR_MMU_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE2_XBAR_MMU_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE2_XBAR_MMU_PLL_DIV_0_RLX_BASE 0x4D62400ull\n#define DCORE2_XBAR_MMU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_MMU_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE2_XBAR_MMU_PLL_DIV_1_RLX_BASE 0x4D62800ull\n#define DCORE2_XBAR_MMU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_MMU_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_MMU_PLL_DIV_2_RLX_BASE 0x4D62A00ull\n#define DCORE2_XBAR_MMU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_MMU_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_MMU_PLL_DIV_3_RLX_BASE 0x4D62C00ull\n#define DCORE2_XBAR_MMU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_MMU_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE2_XBAR_MMU_PLL_SPECIAL_BASE 0x4D62E80ull\n#define DCORE2_XBAR_MMU_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_MMU_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_XBAR_IF_PLL_CTRL_BASE 0x4D63000ull\n#define DCORE2_XBAR_IF_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE2_XBAR_IF_PLL_CTRL_SECTION 0x3600\n#define mmDCORE2_XBAR_IF_PLL_ASIF_SLV_BASE 0x4D63360ull\n#define DCORE2_XBAR_IF_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE2_XBAR_IF_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE2_XBAR_IF_PLL_DIV_0_RLX_BASE 0x4D63400ull\n#define DCORE2_XBAR_IF_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_IF_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE2_XBAR_IF_PLL_DIV_1_RLX_BASE 0x4D63800ull\n#define DCORE2_XBAR_IF_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_IF_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_IF_PLL_DIV_2_RLX_BASE 0x4D63A00ull\n#define DCORE2_XBAR_IF_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_IF_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_IF_PLL_DIV_3_RLX_BASE 0x4D63C00ull\n#define DCORE2_XBAR_IF_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_IF_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE2_XBAR_IF_PLL_SPECIAL_BASE 0x4D63E80ull\n#define DCORE2_XBAR_IF_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_IF_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_XBAR_BANK_PLL_CTRL_BASE 0x4D64000ull\n#define DCORE2_XBAR_BANK_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE2_XBAR_BANK_PLL_CTRL_SECTION 0x3600\n#define mmDCORE2_XBAR_BANK_PLL_ASIF_SLV_BASE 0x4D64360ull\n#define DCORE2_XBAR_BANK_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE2_XBAR_BANK_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE2_XBAR_BANK_PLL_DIV_0_RLX_BASE 0x4D64400ull\n#define DCORE2_XBAR_BANK_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_BANK_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE2_XBAR_BANK_PLL_DIV_1_RLX_BASE 0x4D64800ull\n#define DCORE2_XBAR_BANK_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_BANK_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_BANK_PLL_DIV_2_RLX_BASE 0x4D64A00ull\n#define DCORE2_XBAR_BANK_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_BANK_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_BANK_PLL_DIV_3_RLX_BASE 0x4D64C00ull\n#define DCORE2_XBAR_BANK_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_BANK_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE2_XBAR_BANK_PLL_SPECIAL_BASE 0x4D64E80ull\n#define DCORE2_XBAR_BANK_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_BANK_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_XBAR_HBM_PLL_CTRL_BASE 0x4D65000ull\n#define DCORE2_XBAR_HBM_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE2_XBAR_HBM_PLL_CTRL_SECTION 0x3600\n#define mmDCORE2_XBAR_HBM_PLL_ASIF_SLV_BASE 0x4D65360ull\n#define DCORE2_XBAR_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE2_XBAR_HBM_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE2_XBAR_HBM_PLL_DIV_0_RLX_BASE 0x4D65400ull\n#define DCORE2_XBAR_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_HBM_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE2_XBAR_HBM_PLL_DIV_1_RLX_BASE 0x4D65800ull\n#define DCORE2_XBAR_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_HBM_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_HBM_PLL_DIV_2_RLX_BASE 0x4D65A00ull\n#define DCORE2_XBAR_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_HBM_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE2_XBAR_HBM_PLL_DIV_3_RLX_BASE 0x4D65C00ull\n#define DCORE2_XBAR_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE2_XBAR_HBM_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE2_XBAR_HBM_PLL_SPECIAL_BASE 0x4D65E80ull\n#define DCORE2_XBAR_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_XBAR_HBM_PLL_SPECIAL_SECTION 0x2180\n#define mmXBAR_EDGE_2_BASE 0x4D68000ull\n#define XBAR_EDGE_2_MAX_OFFSET 0x1000\n#define XBAR_EDGE_2_SECTION 0xE800\n#define mmXBAR_EDGE_2_SPECIAL_BASE 0x4D68E80ull\n#define XBAR_EDGE_2_SPECIAL_MAX_OFFSET 0x1800\n#define XBAR_EDGE_2_SPECIAL_SECTION 0x7180\n#define mmXBAR_MID_3_BASE 0x4D70000ull\n#define XBAR_MID_3_MAX_OFFSET 0x1000\n#define XBAR_MID_3_SECTION 0xE800\n#define mmXBAR_MID_3_SPECIAL_BASE 0x4D70E80ull\n#define XBAR_MID_3_SPECIAL_MAX_OFFSET 0x1800\n#define XBAR_MID_3_SPECIAL_SECTION 0x1800\n#define mmDCORE3_XBAR_DMA_PLL_CTRL_BASE 0x4D71000ull\n#define DCORE3_XBAR_DMA_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE3_XBAR_DMA_PLL_CTRL_SECTION 0x3600\n#define mmDCORE3_XBAR_DMA_PLL_ASIF_SLV_BASE 0x4D71360ull\n#define DCORE3_XBAR_DMA_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE3_XBAR_DMA_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE3_XBAR_DMA_PLL_DIV_0_RLX_BASE 0x4D71400ull\n#define DCORE3_XBAR_DMA_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE3_XBAR_DMA_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE3_XBAR_DMA_PLL_DIV_1_RLX_BASE 0x4D71800ull\n#define DCORE3_XBAR_DMA_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_DMA_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE3_XBAR_DMA_PLL_DIV_2_RLX_BASE 0x4D71A00ull\n#define DCORE3_XBAR_DMA_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_DMA_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE3_XBAR_DMA_PLL_DIV_3_RLX_BASE 0x4D71C00ull\n#define DCORE3_XBAR_DMA_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_DMA_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE3_XBAR_DMA_PLL_SPECIAL_BASE 0x4D71E80ull\n#define DCORE3_XBAR_DMA_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_XBAR_DMA_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_XBAR_MMU_PLL_CTRL_BASE 0x4D72000ull\n#define DCORE3_XBAR_MMU_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE3_XBAR_MMU_PLL_CTRL_SECTION 0x3600\n#define mmDCORE3_XBAR_MMU_PLL_ASIF_SLV_BASE 0x4D72360ull\n#define DCORE3_XBAR_MMU_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE3_XBAR_MMU_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE3_XBAR_MMU_PLL_DIV_0_RLX_BASE 0x4D72400ull\n#define DCORE3_XBAR_MMU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE3_XBAR_MMU_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE3_XBAR_MMU_PLL_DIV_1_RLX_BASE 0x4D72800ull\n#define DCORE3_XBAR_MMU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_MMU_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE3_XBAR_MMU_PLL_DIV_2_RLX_BASE 0x4D72A00ull\n#define DCORE3_XBAR_MMU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_MMU_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE3_XBAR_MMU_PLL_DIV_3_RLX_BASE 0x4D72C00ull\n#define DCORE3_XBAR_MMU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_MMU_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE3_XBAR_MMU_PLL_SPECIAL_BASE 0x4D72E80ull\n#define DCORE3_XBAR_MMU_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_XBAR_MMU_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_XBAR_IF_PLL_CTRL_BASE 0x4D73000ull\n#define DCORE3_XBAR_IF_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE3_XBAR_IF_PLL_CTRL_SECTION 0x3600\n#define mmDCORE3_XBAR_IF_PLL_ASIF_SLV_BASE 0x4D73360ull\n#define DCORE3_XBAR_IF_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE3_XBAR_IF_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE3_XBAR_IF_PLL_DIV_0_RLX_BASE 0x4D73400ull\n#define DCORE3_XBAR_IF_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE3_XBAR_IF_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE3_XBAR_IF_PLL_DIV_1_RLX_BASE 0x4D73800ull\n#define DCORE3_XBAR_IF_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_IF_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE3_XBAR_IF_PLL_DIV_2_RLX_BASE 0x4D73A00ull\n#define DCORE3_XBAR_IF_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_IF_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE3_XBAR_IF_PLL_DIV_3_RLX_BASE 0x4D73C00ull\n#define DCORE3_XBAR_IF_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_IF_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE3_XBAR_IF_PLL_SPECIAL_BASE 0x4D73E80ull\n#define DCORE3_XBAR_IF_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_XBAR_IF_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_XBAR_BANK_PLL_CTRL_BASE 0x4D74000ull\n#define DCORE3_XBAR_BANK_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE3_XBAR_BANK_PLL_CTRL_SECTION 0x3600\n#define mmDCORE3_XBAR_BANK_PLL_ASIF_SLV_BASE 0x4D74360ull\n#define DCORE3_XBAR_BANK_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE3_XBAR_BANK_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE3_XBAR_BANK_PLL_DIV_0_RLX_BASE 0x4D74400ull\n#define DCORE3_XBAR_BANK_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE3_XBAR_BANK_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE3_XBAR_BANK_PLL_DIV_1_RLX_BASE 0x4D74800ull\n#define DCORE3_XBAR_BANK_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_BANK_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE3_XBAR_BANK_PLL_DIV_2_RLX_BASE 0x4D74A00ull\n#define DCORE3_XBAR_BANK_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_BANK_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE3_XBAR_BANK_PLL_DIV_3_RLX_BASE 0x4D74C00ull\n#define DCORE3_XBAR_BANK_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE3_XBAR_BANK_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE3_XBAR_BANK_PLL_SPECIAL_BASE 0x4D74E80ull\n#define DCORE3_XBAR_BANK_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_XBAR_BANK_PLL_SPECIAL_SECTION 0x3180\n#define mmXBAR_EDGE_3_BASE 0x4D78000ull\n#define XBAR_EDGE_3_MAX_OFFSET 0x1000\n#define XBAR_EDGE_3_SECTION 0xE800\n#define mmXBAR_EDGE_3_SPECIAL_BASE 0x4D78E80ull\n#define XBAR_EDGE_3_SPECIAL_MAX_OFFSET 0x1800\n#define XBAR_EDGE_3_SPECIAL_SECTION 0x7180\n#define mmPCIE_PMA_0_BASE 0x4D80000ull\n#define PCIE_PMA_0_MAX_OFFSET 0x40000\n#define PCIE_PMA_0_SECTION 0x40000\n#define mmPCIE_PMA_1_BASE 0x4DC0000ull\n#define PCIE_PMA_1_MAX_OFFSET 0x40000\n#define PCIE_PMA_1_SECTION 0x40000\n#define mmROT0_QM_ARC_DCCM_BASE 0x4E00000ull\n#define ROT0_QM_ARC_DCCM_MAX_OFFSET 0x4000\n#define ROT0_QM_ARC_DCCM_SECTION 0x8000\n#define mmROT0_QM_ARC_AUX_BASE 0x4E08000ull\n#define ROT0_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define ROT0_QM_ARC_AUX_SECTION 0xE800\n#define mmROT0_QM_ARC_AUX_SPECIAL_BASE 0x4E08E80ull\n#define ROT0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define ROT0_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmROT0_QM_BASE 0x4E0A000ull\n#define ROT0_QM_MAX_OFFSET 0x1000\n#define ROT0_QM_SECTION 0x9000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x4E0A900ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x4E0A908ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x4E0A910ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x4E0A918ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x4E0A920ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x4E0A928ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x4E0A930ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x4E0A938ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x4E0A940ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x4E0A948ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x4E0A950ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x4E0A958ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x4E0A960ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x4E0A968ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x4E0A970ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmROT0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x4E0A978ull\n#define ROT0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define ROT0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmROT0_QM_AXUSER_SECURED_BASE 0x4E0AB00ull\n#define ROT0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define ROT0_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmROT0_QM_AXUSER_NONSECURED_BASE 0x4E0AB80ull\n#define ROT0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define ROT0_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmROT0_QM_DBG_HBW_BASE 0x4E0AC00ull\n#define ROT0_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define ROT0_QM_DBG_HBW_SECTION 0x8000\n#define mmROT0_QM_DBG_LBW_BASE 0x4E0AC80ull\n#define ROT0_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define ROT0_QM_DBG_LBW_SECTION 0x1000\n#define mmROT0_QM_CGM_BASE 0x4E0AD80ull\n#define ROT0_QM_CGM_MAX_OFFSET 0xC000\n#define ROT0_QM_CGM_SECTION 0x1000\n#define mmROT0_QM_SPECIAL_BASE 0x4E0AE80ull\n#define ROT0_QM_SPECIAL_MAX_OFFSET 0x1800\n#define ROT0_QM_SPECIAL_SECTION 0x1800\n#define mmROT0_BASE 0x4E0B000ull\n#define ROT0_MAX_OFFSET 0x1000\n#define ROT0_SECTION 0x1000\n#define mmROT0_DESC_BASE 0x4E0B100ull\n#define ROT0_DESC_MAX_OFFSET 0x1080\n#define ROT0_DESC_SECTION 0xD800\n#define mmROT0_SPECIAL_BASE 0x4E0BE80ull\n#define ROT0_SPECIAL_MAX_OFFSET 0x1800\n#define ROT0_SPECIAL_SECTION 0x1800\n#define mmROT0_MSTR_IF_RR_SHRD_HBW_BASE 0x4E0C000ull\n#define ROT0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define ROT0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmROT0_MSTR_IF_RR_PRVT_HBW_BASE 0x4E0C200ull\n#define ROT0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define ROT0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmROT0_MSTR_IF_RR_SHRD_LBW_BASE 0x4E0C400ull\n#define ROT0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define ROT0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmROT0_MSTR_IF_RR_PRVT_LBW_BASE 0x4E0C600ull\n#define ROT0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define ROT0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmROT0_MSTR_IF_E2E_CRDT_BASE 0x4E0C800ull\n#define ROT0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define ROT0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmROT0_MSTR_IF_AXUSER_BASE 0x4E0CA80ull\n#define ROT0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define ROT0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmROT0_MSTR_IF_DBG_HBW_BASE 0x4E0CB00ull\n#define ROT0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define ROT0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmROT0_MSTR_IF_DBG_LBW_BASE 0x4E0CB80ull\n#define ROT0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define ROT0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmROT0_MSTR_IF_CORE_HBW_BASE 0x4E0CC00ull\n#define ROT0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define ROT0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmROT0_MSTR_IF_CORE_LBW_BASE 0x4E0CD80ull\n#define ROT0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define ROT0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmROT0_MSTR_IF_SPECIAL_BASE 0x4E0CE80ull\n#define ROT0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define ROT0_MSTR_IF_SPECIAL_SECTION 0x3180\n#define mmROT1_QM_ARC_DCCM_BASE 0x4E10000ull\n#define ROT1_QM_ARC_DCCM_MAX_OFFSET 0x4000\n#define ROT1_QM_ARC_DCCM_SECTION 0x8000\n#define mmROT1_QM_ARC_AUX_BASE 0x4E18000ull\n#define ROT1_QM_ARC_AUX_MAX_OFFSET 0x1000\n#define ROT1_QM_ARC_AUX_SECTION 0xE800\n#define mmROT1_QM_ARC_AUX_SPECIAL_BASE 0x4E18E80ull\n#define ROT1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define ROT1_QM_ARC_AUX_SPECIAL_SECTION 0x1180\n#define mmROT1_QM_BASE 0x4E1A000ull\n#define ROT1_QM_MAX_OFFSET 0x1000\n#define ROT1_QM_SECTION 0x9000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x4E1A900ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x4E1A908ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x4E1A910ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x4E1A918ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x4E1A920ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x4E1A928ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x4E1A930ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x4E1A938ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x4E1A940ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x4E1A948ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x4E1A950ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x4E1A958ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x4E1A960ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x4E1A968ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x4E1A970ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmROT1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x4E1A978ull\n#define ROT1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define ROT1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmROT1_QM_AXUSER_SECURED_BASE 0x4E1AB00ull\n#define ROT1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define ROT1_QM_AXUSER_SECURED_SECTION 0x8000\n#define mmROT1_QM_AXUSER_NONSECURED_BASE 0x4E1AB80ull\n#define ROT1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define ROT1_QM_AXUSER_NONSECURED_SECTION 0x8000\n#define mmROT1_QM_DBG_HBW_BASE 0x4E1AC00ull\n#define ROT1_QM_DBG_HBW_MAX_OFFSET 0x5800\n#define ROT1_QM_DBG_HBW_SECTION 0x8000\n#define mmROT1_QM_DBG_LBW_BASE 0x4E1AC80ull\n#define ROT1_QM_DBG_LBW_MAX_OFFSET 0x5800\n#define ROT1_QM_DBG_LBW_SECTION 0x1000\n#define mmROT1_QM_CGM_BASE 0x4E1AD80ull\n#define ROT1_QM_CGM_MAX_OFFSET 0xC000\n#define ROT1_QM_CGM_SECTION 0x1000\n#define mmROT1_QM_SPECIAL_BASE 0x4E1AE80ull\n#define ROT1_QM_SPECIAL_MAX_OFFSET 0x1800\n#define ROT1_QM_SPECIAL_SECTION 0x1800\n#define mmROT1_BASE 0x4E1B000ull\n#define ROT1_MAX_OFFSET 0x1000\n#define ROT1_SECTION 0x1000\n#define mmROT1_DESC_BASE 0x4E1B100ull\n#define ROT1_DESC_MAX_OFFSET 0x1080\n#define ROT1_DESC_SECTION 0xD800\n#define mmROT1_SPECIAL_BASE 0x4E1BE80ull\n#define ROT1_SPECIAL_MAX_OFFSET 0x1800\n#define ROT1_SPECIAL_SECTION 0x1800\n#define mmROT1_MSTR_IF_RR_SHRD_HBW_BASE 0x4E1C000ull\n#define ROT1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define ROT1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmROT1_MSTR_IF_RR_PRVT_HBW_BASE 0x4E1C200ull\n#define ROT1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define ROT1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmROT1_MSTR_IF_RR_SHRD_LBW_BASE 0x4E1C400ull\n#define ROT1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define ROT1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmROT1_MSTR_IF_RR_PRVT_LBW_BASE 0x4E1C600ull\n#define ROT1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define ROT1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmROT1_MSTR_IF_E2E_CRDT_BASE 0x4E1C800ull\n#define ROT1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define ROT1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmROT1_MSTR_IF_AXUSER_BASE 0x4E1CA80ull\n#define ROT1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define ROT1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmROT1_MSTR_IF_DBG_HBW_BASE 0x4E1CB00ull\n#define ROT1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define ROT1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmROT1_MSTR_IF_DBG_LBW_BASE 0x4E1CB80ull\n#define ROT1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define ROT1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmROT1_MSTR_IF_CORE_HBW_BASE 0x4E1CC00ull\n#define ROT1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define ROT1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmROT1_MSTR_IF_CORE_LBW_BASE 0x4E1CD80ull\n#define ROT1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define ROT1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmROT1_MSTR_IF_SPECIAL_BASE 0x4E1CE80ull\n#define ROT1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define ROT1_MSTR_IF_SPECIAL_SECTION 0x23180\n#define mmSFT0_HBW_RTR_IF0_RTR_CTRL_BASE 0x4E40000ull\n#define SFT0_HBW_RTR_IF0_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT0_HBW_RTR_IF0_RTR_CTRL_SECTION 0xE800\n#define mmSFT0_HBW_RTR_IF0_RTR_CTRL_SPECIAL_BASE 0x4E40E80ull\n#define SFT0_HBW_RTR_IF0_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_HBW_RTR_IF0_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT0_HBW_RTR_IF0_RTR_H3_BASE 0x4E41000ull\n#define SFT0_HBW_RTR_IF0_RTR_H3_MAX_OFFSET 0x1000\n#define SFT0_HBW_RTR_IF0_RTR_H3_SECTION 0xE800\n#define mmSFT0_HBW_RTR_IF0_RTR_H3_SPECIAL_BASE 0x4E41E80ull\n#define SFT0_HBW_RTR_IF0_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_HBW_RTR_IF0_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE 0x4E42000ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_BASE 0x4E42200ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_BASE 0x4E42400ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_BASE 0x4E42600ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_BASE 0x4E42800ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT0_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_AXUSER_BASE 0x4E42A80ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT0_HBW_RTR_IF0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_DBG_HBW_BASE 0x4E42B00ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT0_HBW_RTR_IF0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_DBG_LBW_BASE 0x4E42B80ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT0_HBW_RTR_IF0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_CORE_HBW_BASE 0x4E42C00ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT0_HBW_RTR_IF0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_CORE_LBW_BASE 0x4E42D80ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT0_HBW_RTR_IF0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT0_HBW_RTR_IF0_MSTR_IF_SPECIAL_BASE 0x4E42E80ull\n#define SFT0_HBW_RTR_IF0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_HBW_RTR_IF0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT0_HBW_RTR_IF0_ADDR_DEC_HBW_BASE 0x4E43000ull\n#define SFT0_HBW_RTR_IF0_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT0_HBW_RTR_IF0_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT0_HBW_RTR_IF0_ADDR_DEC_LBW_BASE 0x4E43400ull\n#define SFT0_HBW_RTR_IF0_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT0_HBW_RTR_IF0_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT0_HBW_RTR_IF0_ADDR_DEC_SPECIAL_BASE 0x4E43E80ull\n#define SFT0_HBW_RTR_IF0_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_HBW_RTR_IF0_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT0_HBW_RTR_IF1_RTR_CTRL_BASE 0x4E44000ull\n#define SFT0_HBW_RTR_IF1_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT0_HBW_RTR_IF1_RTR_CTRL_SECTION 0xE800\n#define mmSFT0_HBW_RTR_IF1_RTR_CTRL_SPECIAL_BASE 0x4E44E80ull\n#define SFT0_HBW_RTR_IF1_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_HBW_RTR_IF1_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT0_HBW_RTR_IF1_RTR_H3_BASE 0x4E45000ull\n#define SFT0_HBW_RTR_IF1_RTR_H3_MAX_OFFSET 0x1000\n#define SFT0_HBW_RTR_IF1_RTR_H3_SECTION 0xE800\n#define mmSFT0_HBW_RTR_IF1_RTR_H3_SPECIAL_BASE 0x4E45E80ull\n#define SFT0_HBW_RTR_IF1_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_HBW_RTR_IF1_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_BASE 0x4E46000ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_BASE 0x4E46200ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_BASE 0x4E46400ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_BASE 0x4E46600ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_BASE 0x4E46800ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT0_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_AXUSER_BASE 0x4E46A80ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT0_HBW_RTR_IF1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_DBG_HBW_BASE 0x4E46B00ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT0_HBW_RTR_IF1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_DBG_LBW_BASE 0x4E46B80ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT0_HBW_RTR_IF1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_CORE_HBW_BASE 0x4E46C00ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT0_HBW_RTR_IF1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_CORE_LBW_BASE 0x4E46D80ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT0_HBW_RTR_IF1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT0_HBW_RTR_IF1_MSTR_IF_SPECIAL_BASE 0x4E46E80ull\n#define SFT0_HBW_RTR_IF1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_HBW_RTR_IF1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT0_HBW_RTR_IF1_ADDR_DEC_HBW_BASE 0x4E47000ull\n#define SFT0_HBW_RTR_IF1_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT0_HBW_RTR_IF1_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT0_HBW_RTR_IF1_ADDR_DEC_LBW_BASE 0x4E47400ull\n#define SFT0_HBW_RTR_IF1_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT0_HBW_RTR_IF1_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT0_HBW_RTR_IF1_ADDR_DEC_SPECIAL_BASE 0x4E47E80ull\n#define SFT0_HBW_RTR_IF1_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_HBW_RTR_IF1_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT0_LBW_RTR_IF_RTR_CTRL_BASE 0x4E48000ull\n#define SFT0_LBW_RTR_IF_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT0_LBW_RTR_IF_RTR_CTRL_SECTION 0xE800\n#define mmSFT0_LBW_RTR_IF_RTR_CTRL_SPECIAL_BASE 0x4E48E80ull\n#define SFT0_LBW_RTR_IF_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_LBW_RTR_IF_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT0_LBW_RTR_IF_RTR_H3_BASE 0x4E49000ull\n#define SFT0_LBW_RTR_IF_RTR_H3_MAX_OFFSET 0x1000\n#define SFT0_LBW_RTR_IF_RTR_H3_SECTION 0xE800\n#define mmSFT0_LBW_RTR_IF_RTR_H3_SPECIAL_BASE 0x4E49E80ull\n#define SFT0_LBW_RTR_IF_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_LBW_RTR_IF_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_BASE 0x4E4A000ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_BASE 0x4E4A200ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_BASE 0x4E4A400ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_BASE 0x4E4A600ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_E2E_CRDT_BASE 0x4E4A800ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT0_LBW_RTR_IF_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_AXUSER_BASE 0x4E4AA80ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT0_LBW_RTR_IF_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_DBG_HBW_BASE 0x4E4AB00ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT0_LBW_RTR_IF_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_DBG_LBW_BASE 0x4E4AB80ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT0_LBW_RTR_IF_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_CORE_HBW_BASE 0x4E4AC00ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT0_LBW_RTR_IF_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_CORE_LBW_BASE 0x4E4AD80ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT0_LBW_RTR_IF_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT0_LBW_RTR_IF_MSTR_IF_SPECIAL_BASE 0x4E4AE80ull\n#define SFT0_LBW_RTR_IF_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_LBW_RTR_IF_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT0_LBW_RTR_IF_ADDR_DEC_HBW_BASE 0x4E4B000ull\n#define SFT0_LBW_RTR_IF_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT0_LBW_RTR_IF_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT0_LBW_RTR_IF_ADDR_DEC_LBW_BASE 0x4E4B400ull\n#define SFT0_LBW_RTR_IF_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT0_LBW_RTR_IF_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT0_LBW_RTR_IF_ADDR_DEC_SPECIAL_BASE 0x4E4BE80ull\n#define SFT0_LBW_RTR_IF_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_LBW_RTR_IF_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT0_BASE 0x4E4C000ull\n#define SFT0_MAX_OFFSET 0x1000\n#define SFT0_SECTION 0xE800\n#define mmSFT0_SPECIAL_BASE 0x4E4CE80ull\n#define SFT0_SPECIAL_MAX_OFFSET 0x1800\n#define SFT0_SPECIAL_SECTION 0x3180\n#define mmSFT1_HBW_RTR_IF0_RTR_CTRL_BASE 0x4E50000ull\n#define SFT1_HBW_RTR_IF0_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT1_HBW_RTR_IF0_RTR_CTRL_SECTION 0xE800\n#define mmSFT1_HBW_RTR_IF0_RTR_CTRL_SPECIAL_BASE 0x4E50E80ull\n#define SFT1_HBW_RTR_IF0_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_HBW_RTR_IF0_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT1_HBW_RTR_IF0_RTR_H3_BASE 0x4E51000ull\n#define SFT1_HBW_RTR_IF0_RTR_H3_MAX_OFFSET 0x1000\n#define SFT1_HBW_RTR_IF0_RTR_H3_SECTION 0xE800\n#define mmSFT1_HBW_RTR_IF0_RTR_H3_SPECIAL_BASE 0x4E51E80ull\n#define SFT1_HBW_RTR_IF0_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_HBW_RTR_IF0_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE 0x4E52000ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_BASE 0x4E52200ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_BASE 0x4E52400ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_BASE 0x4E52600ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_BASE 0x4E52800ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT1_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_AXUSER_BASE 0x4E52A80ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT1_HBW_RTR_IF0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_DBG_HBW_BASE 0x4E52B00ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT1_HBW_RTR_IF0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_DBG_LBW_BASE 0x4E52B80ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT1_HBW_RTR_IF0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_CORE_HBW_BASE 0x4E52C00ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT1_HBW_RTR_IF0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_CORE_LBW_BASE 0x4E52D80ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT1_HBW_RTR_IF0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT1_HBW_RTR_IF0_MSTR_IF_SPECIAL_BASE 0x4E52E80ull\n#define SFT1_HBW_RTR_IF0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_HBW_RTR_IF0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT1_HBW_RTR_IF0_ADDR_DEC_HBW_BASE 0x4E53000ull\n#define SFT1_HBW_RTR_IF0_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT1_HBW_RTR_IF0_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT1_HBW_RTR_IF0_ADDR_DEC_LBW_BASE 0x4E53400ull\n#define SFT1_HBW_RTR_IF0_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT1_HBW_RTR_IF0_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT1_HBW_RTR_IF0_ADDR_DEC_SPECIAL_BASE 0x4E53E80ull\n#define SFT1_HBW_RTR_IF0_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_HBW_RTR_IF0_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT1_HBW_RTR_IF1_RTR_CTRL_BASE 0x4E54000ull\n#define SFT1_HBW_RTR_IF1_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT1_HBW_RTR_IF1_RTR_CTRL_SECTION 0xE800\n#define mmSFT1_HBW_RTR_IF1_RTR_CTRL_SPECIAL_BASE 0x4E54E80ull\n#define SFT1_HBW_RTR_IF1_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_HBW_RTR_IF1_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT1_HBW_RTR_IF1_RTR_H3_BASE 0x4E55000ull\n#define SFT1_HBW_RTR_IF1_RTR_H3_MAX_OFFSET 0x1000\n#define SFT1_HBW_RTR_IF1_RTR_H3_SECTION 0xE800\n#define mmSFT1_HBW_RTR_IF1_RTR_H3_SPECIAL_BASE 0x4E55E80ull\n#define SFT1_HBW_RTR_IF1_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_HBW_RTR_IF1_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_BASE 0x4E56000ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_BASE 0x4E56200ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_BASE 0x4E56400ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_BASE 0x4E56600ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_BASE 0x4E56800ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT1_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_AXUSER_BASE 0x4E56A80ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT1_HBW_RTR_IF1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_DBG_HBW_BASE 0x4E56B00ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT1_HBW_RTR_IF1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_DBG_LBW_BASE 0x4E56B80ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT1_HBW_RTR_IF1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_CORE_HBW_BASE 0x4E56C00ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT1_HBW_RTR_IF1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_CORE_LBW_BASE 0x4E56D80ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT1_HBW_RTR_IF1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT1_HBW_RTR_IF1_MSTR_IF_SPECIAL_BASE 0x4E56E80ull\n#define SFT1_HBW_RTR_IF1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_HBW_RTR_IF1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT1_HBW_RTR_IF1_ADDR_DEC_HBW_BASE 0x4E57000ull\n#define SFT1_HBW_RTR_IF1_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT1_HBW_RTR_IF1_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT1_HBW_RTR_IF1_ADDR_DEC_LBW_BASE 0x4E57400ull\n#define SFT1_HBW_RTR_IF1_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT1_HBW_RTR_IF1_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT1_HBW_RTR_IF1_ADDR_DEC_SPECIAL_BASE 0x4E57E80ull\n#define SFT1_HBW_RTR_IF1_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_HBW_RTR_IF1_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT1_LBW_RTR_IF_RTR_CTRL_BASE 0x4E58000ull\n#define SFT1_LBW_RTR_IF_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT1_LBW_RTR_IF_RTR_CTRL_SECTION 0xE800\n#define mmSFT1_LBW_RTR_IF_RTR_CTRL_SPECIAL_BASE 0x4E58E80ull\n#define SFT1_LBW_RTR_IF_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_LBW_RTR_IF_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT1_LBW_RTR_IF_RTR_H3_BASE 0x4E59000ull\n#define SFT1_LBW_RTR_IF_RTR_H3_MAX_OFFSET 0x1000\n#define SFT1_LBW_RTR_IF_RTR_H3_SECTION 0xE800\n#define mmSFT1_LBW_RTR_IF_RTR_H3_SPECIAL_BASE 0x4E59E80ull\n#define SFT1_LBW_RTR_IF_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_LBW_RTR_IF_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_BASE 0x4E5A000ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_BASE 0x4E5A200ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_BASE 0x4E5A400ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_BASE 0x4E5A600ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_E2E_CRDT_BASE 0x4E5A800ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT1_LBW_RTR_IF_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_AXUSER_BASE 0x4E5AA80ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT1_LBW_RTR_IF_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_DBG_HBW_BASE 0x4E5AB00ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT1_LBW_RTR_IF_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_DBG_LBW_BASE 0x4E5AB80ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT1_LBW_RTR_IF_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_CORE_HBW_BASE 0x4E5AC00ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT1_LBW_RTR_IF_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_CORE_LBW_BASE 0x4E5AD80ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT1_LBW_RTR_IF_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT1_LBW_RTR_IF_MSTR_IF_SPECIAL_BASE 0x4E5AE80ull\n#define SFT1_LBW_RTR_IF_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_LBW_RTR_IF_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT1_LBW_RTR_IF_ADDR_DEC_HBW_BASE 0x4E5B000ull\n#define SFT1_LBW_RTR_IF_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT1_LBW_RTR_IF_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT1_LBW_RTR_IF_ADDR_DEC_LBW_BASE 0x4E5B400ull\n#define SFT1_LBW_RTR_IF_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT1_LBW_RTR_IF_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT1_LBW_RTR_IF_ADDR_DEC_SPECIAL_BASE 0x4E5BE80ull\n#define SFT1_LBW_RTR_IF_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_LBW_RTR_IF_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT1_BASE 0x4E5C000ull\n#define SFT1_MAX_OFFSET 0x1000\n#define SFT1_SECTION 0xE800\n#define mmSFT1_SPECIAL_BASE 0x4E5CE80ull\n#define SFT1_SPECIAL_MAX_OFFSET 0x1800\n#define SFT1_SPECIAL_SECTION 0x3180\n#define mmSFT2_HBW_RTR_IF0_RTR_CTRL_BASE 0x4E60000ull\n#define SFT2_HBW_RTR_IF0_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT2_HBW_RTR_IF0_RTR_CTRL_SECTION 0xE800\n#define mmSFT2_HBW_RTR_IF0_RTR_CTRL_SPECIAL_BASE 0x4E60E80ull\n#define SFT2_HBW_RTR_IF0_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_HBW_RTR_IF0_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT2_HBW_RTR_IF0_RTR_H3_BASE 0x4E61000ull\n#define SFT2_HBW_RTR_IF0_RTR_H3_MAX_OFFSET 0x1000\n#define SFT2_HBW_RTR_IF0_RTR_H3_SECTION 0xE800\n#define mmSFT2_HBW_RTR_IF0_RTR_H3_SPECIAL_BASE 0x4E61E80ull\n#define SFT2_HBW_RTR_IF0_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_HBW_RTR_IF0_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE 0x4E62000ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_BASE 0x4E62200ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_BASE 0x4E62400ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_BASE 0x4E62600ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_BASE 0x4E62800ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT2_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_AXUSER_BASE 0x4E62A80ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT2_HBW_RTR_IF0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_DBG_HBW_BASE 0x4E62B00ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT2_HBW_RTR_IF0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_DBG_LBW_BASE 0x4E62B80ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT2_HBW_RTR_IF0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_CORE_HBW_BASE 0x4E62C00ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT2_HBW_RTR_IF0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_CORE_LBW_BASE 0x4E62D80ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT2_HBW_RTR_IF0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT2_HBW_RTR_IF0_MSTR_IF_SPECIAL_BASE 0x4E62E80ull\n#define SFT2_HBW_RTR_IF0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_HBW_RTR_IF0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT2_HBW_RTR_IF0_ADDR_DEC_HBW_BASE 0x4E63000ull\n#define SFT2_HBW_RTR_IF0_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT2_HBW_RTR_IF0_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT2_HBW_RTR_IF0_ADDR_DEC_LBW_BASE 0x4E63400ull\n#define SFT2_HBW_RTR_IF0_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT2_HBW_RTR_IF0_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT2_HBW_RTR_IF0_ADDR_DEC_SPECIAL_BASE 0x4E63E80ull\n#define SFT2_HBW_RTR_IF0_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_HBW_RTR_IF0_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT2_HBW_RTR_IF1_RTR_CTRL_BASE 0x4E64000ull\n#define SFT2_HBW_RTR_IF1_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT2_HBW_RTR_IF1_RTR_CTRL_SECTION 0xE800\n#define mmSFT2_HBW_RTR_IF1_RTR_CTRL_SPECIAL_BASE 0x4E64E80ull\n#define SFT2_HBW_RTR_IF1_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_HBW_RTR_IF1_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT2_HBW_RTR_IF1_RTR_H3_BASE 0x4E65000ull\n#define SFT2_HBW_RTR_IF1_RTR_H3_MAX_OFFSET 0x1000\n#define SFT2_HBW_RTR_IF1_RTR_H3_SECTION 0xE800\n#define mmSFT2_HBW_RTR_IF1_RTR_H3_SPECIAL_BASE 0x4E65E80ull\n#define SFT2_HBW_RTR_IF1_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_HBW_RTR_IF1_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_BASE 0x4E66000ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_BASE 0x4E66200ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_BASE 0x4E66400ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_BASE 0x4E66600ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_BASE 0x4E66800ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT2_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_AXUSER_BASE 0x4E66A80ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT2_HBW_RTR_IF1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_DBG_HBW_BASE 0x4E66B00ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT2_HBW_RTR_IF1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_DBG_LBW_BASE 0x4E66B80ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT2_HBW_RTR_IF1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_CORE_HBW_BASE 0x4E66C00ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT2_HBW_RTR_IF1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_CORE_LBW_BASE 0x4E66D80ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT2_HBW_RTR_IF1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT2_HBW_RTR_IF1_MSTR_IF_SPECIAL_BASE 0x4E66E80ull\n#define SFT2_HBW_RTR_IF1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_HBW_RTR_IF1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT2_HBW_RTR_IF1_ADDR_DEC_HBW_BASE 0x4E67000ull\n#define SFT2_HBW_RTR_IF1_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT2_HBW_RTR_IF1_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT2_HBW_RTR_IF1_ADDR_DEC_LBW_BASE 0x4E67400ull\n#define SFT2_HBW_RTR_IF1_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT2_HBW_RTR_IF1_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT2_HBW_RTR_IF1_ADDR_DEC_SPECIAL_BASE 0x4E67E80ull\n#define SFT2_HBW_RTR_IF1_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_HBW_RTR_IF1_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT2_LBW_RTR_IF_RTR_CTRL_BASE 0x4E68000ull\n#define SFT2_LBW_RTR_IF_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT2_LBW_RTR_IF_RTR_CTRL_SECTION 0xE800\n#define mmSFT2_LBW_RTR_IF_RTR_CTRL_SPECIAL_BASE 0x4E68E80ull\n#define SFT2_LBW_RTR_IF_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_LBW_RTR_IF_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT2_LBW_RTR_IF_RTR_H3_BASE 0x4E69000ull\n#define SFT2_LBW_RTR_IF_RTR_H3_MAX_OFFSET 0x1000\n#define SFT2_LBW_RTR_IF_RTR_H3_SECTION 0xE800\n#define mmSFT2_LBW_RTR_IF_RTR_H3_SPECIAL_BASE 0x4E69E80ull\n#define SFT2_LBW_RTR_IF_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_LBW_RTR_IF_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_BASE 0x4E6A000ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_BASE 0x4E6A200ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_BASE 0x4E6A400ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_BASE 0x4E6A600ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_E2E_CRDT_BASE 0x4E6A800ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT2_LBW_RTR_IF_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_AXUSER_BASE 0x4E6AA80ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT2_LBW_RTR_IF_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_DBG_HBW_BASE 0x4E6AB00ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT2_LBW_RTR_IF_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_DBG_LBW_BASE 0x4E6AB80ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT2_LBW_RTR_IF_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_CORE_HBW_BASE 0x4E6AC00ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT2_LBW_RTR_IF_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_CORE_LBW_BASE 0x4E6AD80ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT2_LBW_RTR_IF_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT2_LBW_RTR_IF_MSTR_IF_SPECIAL_BASE 0x4E6AE80ull\n#define SFT2_LBW_RTR_IF_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_LBW_RTR_IF_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT2_LBW_RTR_IF_ADDR_DEC_HBW_BASE 0x4E6B000ull\n#define SFT2_LBW_RTR_IF_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT2_LBW_RTR_IF_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT2_LBW_RTR_IF_ADDR_DEC_LBW_BASE 0x4E6B400ull\n#define SFT2_LBW_RTR_IF_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT2_LBW_RTR_IF_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT2_LBW_RTR_IF_ADDR_DEC_SPECIAL_BASE 0x4E6BE80ull\n#define SFT2_LBW_RTR_IF_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_LBW_RTR_IF_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT2_BASE 0x4E6C000ull\n#define SFT2_MAX_OFFSET 0x1000\n#define SFT2_SECTION 0xE800\n#define mmSFT2_SPECIAL_BASE 0x4E6CE80ull\n#define SFT2_SPECIAL_MAX_OFFSET 0x1800\n#define SFT2_SPECIAL_SECTION 0x3180\n#define mmSFT3_HBW_RTR_IF0_RTR_CTRL_BASE 0x4E70000ull\n#define SFT3_HBW_RTR_IF0_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT3_HBW_RTR_IF0_RTR_CTRL_SECTION 0xE800\n#define mmSFT3_HBW_RTR_IF0_RTR_CTRL_SPECIAL_BASE 0x4E70E80ull\n#define SFT3_HBW_RTR_IF0_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_HBW_RTR_IF0_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT3_HBW_RTR_IF0_RTR_H3_BASE 0x4E71000ull\n#define SFT3_HBW_RTR_IF0_RTR_H3_MAX_OFFSET 0x1000\n#define SFT3_HBW_RTR_IF0_RTR_H3_SECTION 0xE800\n#define mmSFT3_HBW_RTR_IF0_RTR_H3_SPECIAL_BASE 0x4E71E80ull\n#define SFT3_HBW_RTR_IF0_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_HBW_RTR_IF0_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE 0x4E72000ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_BASE 0x4E72200ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_BASE 0x4E72400ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_BASE 0x4E72600ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_BASE 0x4E72800ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT3_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_AXUSER_BASE 0x4E72A80ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT3_HBW_RTR_IF0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_DBG_HBW_BASE 0x4E72B00ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT3_HBW_RTR_IF0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_DBG_LBW_BASE 0x4E72B80ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT3_HBW_RTR_IF0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_CORE_HBW_BASE 0x4E72C00ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT3_HBW_RTR_IF0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_CORE_LBW_BASE 0x4E72D80ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT3_HBW_RTR_IF0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT3_HBW_RTR_IF0_MSTR_IF_SPECIAL_BASE 0x4E72E80ull\n#define SFT3_HBW_RTR_IF0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_HBW_RTR_IF0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT3_HBW_RTR_IF0_ADDR_DEC_HBW_BASE 0x4E73000ull\n#define SFT3_HBW_RTR_IF0_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT3_HBW_RTR_IF0_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT3_HBW_RTR_IF0_ADDR_DEC_LBW_BASE 0x4E73400ull\n#define SFT3_HBW_RTR_IF0_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT3_HBW_RTR_IF0_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT3_HBW_RTR_IF0_ADDR_DEC_SPECIAL_BASE 0x4E73E80ull\n#define SFT3_HBW_RTR_IF0_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_HBW_RTR_IF0_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT3_HBW_RTR_IF1_RTR_CTRL_BASE 0x4E74000ull\n#define SFT3_HBW_RTR_IF1_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT3_HBW_RTR_IF1_RTR_CTRL_SECTION 0xE800\n#define mmSFT3_HBW_RTR_IF1_RTR_CTRL_SPECIAL_BASE 0x4E74E80ull\n#define SFT3_HBW_RTR_IF1_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_HBW_RTR_IF1_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT3_HBW_RTR_IF1_RTR_H3_BASE 0x4E75000ull\n#define SFT3_HBW_RTR_IF1_RTR_H3_MAX_OFFSET 0x1000\n#define SFT3_HBW_RTR_IF1_RTR_H3_SECTION 0xE800\n#define mmSFT3_HBW_RTR_IF1_RTR_H3_SPECIAL_BASE 0x4E75E80ull\n#define SFT3_HBW_RTR_IF1_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_HBW_RTR_IF1_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_BASE 0x4E76000ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_BASE 0x4E76200ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_BASE 0x4E76400ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_BASE 0x4E76600ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_BASE 0x4E76800ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT3_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_AXUSER_BASE 0x4E76A80ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT3_HBW_RTR_IF1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_DBG_HBW_BASE 0x4E76B00ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT3_HBW_RTR_IF1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_DBG_LBW_BASE 0x4E76B80ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT3_HBW_RTR_IF1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_CORE_HBW_BASE 0x4E76C00ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT3_HBW_RTR_IF1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_CORE_LBW_BASE 0x4E76D80ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT3_HBW_RTR_IF1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT3_HBW_RTR_IF1_MSTR_IF_SPECIAL_BASE 0x4E76E80ull\n#define SFT3_HBW_RTR_IF1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_HBW_RTR_IF1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT3_HBW_RTR_IF1_ADDR_DEC_HBW_BASE 0x4E77000ull\n#define SFT3_HBW_RTR_IF1_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT3_HBW_RTR_IF1_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT3_HBW_RTR_IF1_ADDR_DEC_LBW_BASE 0x4E77400ull\n#define SFT3_HBW_RTR_IF1_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT3_HBW_RTR_IF1_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT3_HBW_RTR_IF1_ADDR_DEC_SPECIAL_BASE 0x4E77E80ull\n#define SFT3_HBW_RTR_IF1_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_HBW_RTR_IF1_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT3_LBW_RTR_IF_RTR_CTRL_BASE 0x4E78000ull\n#define SFT3_LBW_RTR_IF_RTR_CTRL_MAX_OFFSET 0x1000\n#define SFT3_LBW_RTR_IF_RTR_CTRL_SECTION 0xE800\n#define mmSFT3_LBW_RTR_IF_RTR_CTRL_SPECIAL_BASE 0x4E78E80ull\n#define SFT3_LBW_RTR_IF_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_LBW_RTR_IF_RTR_CTRL_SPECIAL_SECTION 0x1800\n#define mmSFT3_LBW_RTR_IF_RTR_H3_BASE 0x4E79000ull\n#define SFT3_LBW_RTR_IF_RTR_H3_MAX_OFFSET 0x1000\n#define SFT3_LBW_RTR_IF_RTR_H3_SECTION 0xE800\n#define mmSFT3_LBW_RTR_IF_RTR_H3_SPECIAL_BASE 0x4E79E80ull\n#define SFT3_LBW_RTR_IF_RTR_H3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_LBW_RTR_IF_RTR_H3_SPECIAL_SECTION 0x1800\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_BASE 0x4E7A000ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define SFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_BASE 0x4E7A200ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define SFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_BASE 0x4E7A400ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define SFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_BASE 0x4E7A600ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define SFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_E2E_CRDT_BASE 0x4E7A800ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define SFT3_LBW_RTR_IF_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_AXUSER_BASE 0x4E7AA80ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define SFT3_LBW_RTR_IF_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_DBG_HBW_BASE 0x4E7AB00ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define SFT3_LBW_RTR_IF_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_DBG_LBW_BASE 0x4E7AB80ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define SFT3_LBW_RTR_IF_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_CORE_HBW_BASE 0x4E7AC00ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define SFT3_LBW_RTR_IF_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_CORE_LBW_BASE 0x4E7AD80ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define SFT3_LBW_RTR_IF_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmSFT3_LBW_RTR_IF_MSTR_IF_SPECIAL_BASE 0x4E7AE80ull\n#define SFT3_LBW_RTR_IF_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_LBW_RTR_IF_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmSFT3_LBW_RTR_IF_ADDR_DEC_HBW_BASE 0x4E7B000ull\n#define SFT3_LBW_RTR_IF_ADDR_DEC_HBW_MAX_OFFSET 0x4000\n#define SFT3_LBW_RTR_IF_ADDR_DEC_HBW_SECTION 0x4000\n#define mmSFT3_LBW_RTR_IF_ADDR_DEC_LBW_BASE 0x4E7B400ull\n#define SFT3_LBW_RTR_IF_ADDR_DEC_LBW_MAX_OFFSET 0xA600\n#define SFT3_LBW_RTR_IF_ADDR_DEC_LBW_SECTION 0xA800\n#define mmSFT3_LBW_RTR_IF_ADDR_DEC_SPECIAL_BASE 0x4E7BE80ull\n#define SFT3_LBW_RTR_IF_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_LBW_RTR_IF_ADDR_DEC_SPECIAL_SECTION 0x1800\n#define mmSFT3_BASE 0x4E7C000ull\n#define SFT3_MAX_OFFSET 0x1000\n#define SFT3_SECTION 0xE800\n#define mmSFT3_SPECIAL_BASE 0x4E7CE80ull\n#define SFT3_SPECIAL_MAX_OFFSET 0x1800\n#define SFT3_SPECIAL_SECTION 0x4180\n#define mmARC_FARM_FARM_BASE 0x4E81000ull\n#define ARC_FARM_FARM_MAX_OFFSET 0x1000\n#define ARC_FARM_FARM_SECTION 0xE800\n#define mmARC_FARM_FARM_SPECIAL_BASE 0x4E81E80ull\n#define ARC_FARM_FARM_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_FARM_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_FARM_MSTR_IF_RR_SHRD_HBW_BASE 0x4E82000ull\n#define ARC_FARM_FARM_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define ARC_FARM_FARM_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmARC_FARM_FARM_MSTR_IF_RR_PRVT_HBW_BASE 0x4E82200ull\n#define ARC_FARM_FARM_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define ARC_FARM_FARM_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmARC_FARM_FARM_MSTR_IF_RR_SHRD_LBW_BASE 0x4E82400ull\n#define ARC_FARM_FARM_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define ARC_FARM_FARM_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmARC_FARM_FARM_MSTR_IF_RR_PRVT_LBW_BASE 0x4E82600ull\n#define ARC_FARM_FARM_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define ARC_FARM_FARM_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmARC_FARM_FARM_MSTR_IF_E2E_CRDT_BASE 0x4E82800ull\n#define ARC_FARM_FARM_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define ARC_FARM_FARM_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmARC_FARM_FARM_MSTR_IF_AXUSER_BASE 0x4E82A80ull\n#define ARC_FARM_FARM_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define ARC_FARM_FARM_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmARC_FARM_FARM_MSTR_IF_DBG_HBW_BASE 0x4E82B00ull\n#define ARC_FARM_FARM_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define ARC_FARM_FARM_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmARC_FARM_FARM_MSTR_IF_DBG_LBW_BASE 0x4E82B80ull\n#define ARC_FARM_FARM_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define ARC_FARM_FARM_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmARC_FARM_FARM_MSTR_IF_CORE_HBW_BASE 0x4E82C00ull\n#define ARC_FARM_FARM_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define ARC_FARM_FARM_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmARC_FARM_FARM_MSTR_IF_CORE_LBW_BASE 0x4E82D80ull\n#define ARC_FARM_FARM_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define ARC_FARM_FARM_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmARC_FARM_FARM_MSTR_IF_SPECIAL_BASE 0x4E82E80ull\n#define ARC_FARM_FARM_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_FARM_MSTR_IF_SPECIAL_SECTION 0x5180\n#define mmARC_FARM_ARC0_AUX_BASE 0x4E88000ull\n#define ARC_FARM_ARC0_AUX_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC0_AUX_SECTION 0xE800\n#define mmARC_FARM_ARC0_AUX_SPECIAL_BASE 0x4E88E80ull\n#define ARC_FARM_ARC0_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC0_AUX_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_ARC0_DUP_ENG_BASE 0x4E89000ull\n#define ARC_FARM_ARC0_DUP_ENG_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC0_DUP_ENG_SECTION 0x9000\n#define mmARC_FARM_ARC0_DUP_ENG_AXUSER_BASE 0x4E89900ull\n#define ARC_FARM_ARC0_DUP_ENG_AXUSER_MAX_OFFSET 0x5000\n#define ARC_FARM_ARC0_DUP_ENG_AXUSER_SECTION 0x5800\n#define mmARC_FARM_ARC0_DUP_ENG_SPECIAL_BASE 0x4E89E80ull\n#define ARC_FARM_ARC0_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC0_DUP_ENG_SPECIAL_SECTION 0x1180\n#define mmARC_FARM_KDMA_BASE 0x4E8B000ull\n#define ARC_FARM_KDMA_MAX_OFFSET 0x1000\n#define ARC_FARM_KDMA_SECTION 0x8000\n#define mmARC_FARM_KDMA_CTX_AXUSER_BASE 0x4E8B800ull\n#define ARC_FARM_KDMA_CTX_AXUSER_MAX_OFFSET 0x5000\n#define ARC_FARM_KDMA_CTX_AXUSER_SECTION 0x6000\n#define mmARC_FARM_KDMA_CTX_BASE 0x4E8B860ull\n#define ARC_FARM_KDMA_CTX_MAX_OFFSET 0x9000\n#define ARC_FARM_KDMA_CTX_SECTION 0x5A00\n#define mmARC_FARM_KDMA_KDMA_CGM_BASE 0x4E8BE00ull\n#define ARC_FARM_KDMA_KDMA_CGM_MAX_OFFSET 0xC000\n#define ARC_FARM_KDMA_KDMA_CGM_SECTION 0x8000\n#define mmARC_FARM_KDMA_SPECIAL_BASE 0x4E8BE80ull\n#define ARC_FARM_KDMA_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_KDMA_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_KDMA_MSTR_IF_RR_SHRD_HBW_BASE 0x4E8C000ull\n#define ARC_FARM_KDMA_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define ARC_FARM_KDMA_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmARC_FARM_KDMA_MSTR_IF_RR_PRVT_HBW_BASE 0x4E8C200ull\n#define ARC_FARM_KDMA_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define ARC_FARM_KDMA_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmARC_FARM_KDMA_MSTR_IF_RR_SHRD_LBW_BASE 0x4E8C400ull\n#define ARC_FARM_KDMA_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define ARC_FARM_KDMA_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmARC_FARM_KDMA_MSTR_IF_RR_PRVT_LBW_BASE 0x4E8C600ull\n#define ARC_FARM_KDMA_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define ARC_FARM_KDMA_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmARC_FARM_KDMA_MSTR_IF_E2E_CRDT_BASE 0x4E8C800ull\n#define ARC_FARM_KDMA_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define ARC_FARM_KDMA_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmARC_FARM_KDMA_MSTR_IF_AXUSER_BASE 0x4E8CA80ull\n#define ARC_FARM_KDMA_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define ARC_FARM_KDMA_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmARC_FARM_KDMA_MSTR_IF_DBG_HBW_BASE 0x4E8CB00ull\n#define ARC_FARM_KDMA_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define ARC_FARM_KDMA_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmARC_FARM_KDMA_MSTR_IF_DBG_LBW_BASE 0x4E8CB80ull\n#define ARC_FARM_KDMA_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define ARC_FARM_KDMA_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmARC_FARM_KDMA_MSTR_IF_CORE_HBW_BASE 0x4E8CC00ull\n#define ARC_FARM_KDMA_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define ARC_FARM_KDMA_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmARC_FARM_KDMA_MSTR_IF_CORE_LBW_BASE 0x4E8CD80ull\n#define ARC_FARM_KDMA_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define ARC_FARM_KDMA_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmARC_FARM_KDMA_MSTR_IF_SPECIAL_BASE 0x4E8CE80ull\n#define ARC_FARM_KDMA_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_KDMA_MSTR_IF_SPECIAL_SECTION 0x2180\n#define mmARC_FARM_ARC0_ACP_ENG_BASE 0x4E8F000ull\n#define ARC_FARM_ARC0_ACP_ENG_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC0_ACP_ENG_SECTION 0xE800\n#define mmARC_FARM_ARC0_ACP_ENG_SPECIAL_BASE 0x4E8FE80ull\n#define ARC_FARM_ARC0_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC0_ACP_ENG_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_ARC0_DCCM0_BASE 0x4E90000ull\n#define ARC_FARM_ARC0_DCCM0_MAX_OFFSET 0x4000\n#define ARC_FARM_ARC0_DCCM0_SECTION 0x8000\n#define mmARC_FARM_ARC0_DCCM1_BASE 0x4E98000ull\n#define ARC_FARM_ARC0_DCCM1_MAX_OFFSET 0x4000\n#define ARC_FARM_ARC0_DCCM1_SECTION 0x10000\n#define mmARC_FARM_ARC1_AUX_BASE 0x4EA8000ull\n#define ARC_FARM_ARC1_AUX_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC1_AUX_SECTION 0xE800\n#define mmARC_FARM_ARC1_AUX_SPECIAL_BASE 0x4EA8E80ull\n#define ARC_FARM_ARC1_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC1_AUX_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_ARC1_DUP_ENG_BASE 0x4EA9000ull\n#define ARC_FARM_ARC1_DUP_ENG_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC1_DUP_ENG_SECTION 0x9000\n#define mmARC_FARM_ARC1_DUP_ENG_AXUSER_BASE 0x4EA9900ull\n#define ARC_FARM_ARC1_DUP_ENG_AXUSER_MAX_OFFSET 0x5000\n#define ARC_FARM_ARC1_DUP_ENG_AXUSER_SECTION 0x5800\n#define mmARC_FARM_ARC1_DUP_ENG_SPECIAL_BASE 0x4EA9E80ull\n#define ARC_FARM_ARC1_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC1_DUP_ENG_SPECIAL_SECTION 0x5180\n#define mmARC_FARM_ARC1_ACP_ENG_BASE 0x4EAF000ull\n#define ARC_FARM_ARC1_ACP_ENG_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC1_ACP_ENG_SECTION 0xE800\n#define mmARC_FARM_ARC1_ACP_ENG_SPECIAL_BASE 0x4EAFE80ull\n#define ARC_FARM_ARC1_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC1_ACP_ENG_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_ARC1_DCCM0_BASE 0x4EB0000ull\n#define ARC_FARM_ARC1_DCCM0_MAX_OFFSET 0x4000\n#define ARC_FARM_ARC1_DCCM0_SECTION 0x8000\n#define mmARC_FARM_ARC1_DCCM1_BASE 0x4EB8000ull\n#define ARC_FARM_ARC1_DCCM1_MAX_OFFSET 0x4000\n#define ARC_FARM_ARC1_DCCM1_SECTION 0x10000\n#define mmARC_FARM_ARC2_AUX_BASE 0x4EC8000ull\n#define ARC_FARM_ARC2_AUX_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC2_AUX_SECTION 0xE800\n#define mmARC_FARM_ARC2_AUX_SPECIAL_BASE 0x4EC8E80ull\n#define ARC_FARM_ARC2_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC2_AUX_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_ARC2_DUP_ENG_BASE 0x4EC9000ull\n#define ARC_FARM_ARC2_DUP_ENG_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC2_DUP_ENG_SECTION 0x9000\n#define mmARC_FARM_ARC2_DUP_ENG_AXUSER_BASE 0x4EC9900ull\n#define ARC_FARM_ARC2_DUP_ENG_AXUSER_MAX_OFFSET 0x5000\n#define ARC_FARM_ARC2_DUP_ENG_AXUSER_SECTION 0x5800\n#define mmARC_FARM_ARC2_DUP_ENG_SPECIAL_BASE 0x4EC9E80ull\n#define ARC_FARM_ARC2_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC2_DUP_ENG_SPECIAL_SECTION 0x5180\n#define mmARC_FARM_ARC2_ACP_ENG_BASE 0x4ECF000ull\n#define ARC_FARM_ARC2_ACP_ENG_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC2_ACP_ENG_SECTION 0xE800\n#define mmARC_FARM_ARC2_ACP_ENG_SPECIAL_BASE 0x4ECFE80ull\n#define ARC_FARM_ARC2_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC2_ACP_ENG_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_ARC2_DCCM0_BASE 0x4ED0000ull\n#define ARC_FARM_ARC2_DCCM0_MAX_OFFSET 0x4000\n#define ARC_FARM_ARC2_DCCM0_SECTION 0x8000\n#define mmARC_FARM_ARC2_DCCM1_BASE 0x4ED8000ull\n#define ARC_FARM_ARC2_DCCM1_MAX_OFFSET 0x4000\n#define ARC_FARM_ARC2_DCCM1_SECTION 0x10000\n#define mmARC_FARM_ARC3_AUX_BASE 0x4EE8000ull\n#define ARC_FARM_ARC3_AUX_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC3_AUX_SECTION 0xE800\n#define mmARC_FARM_ARC3_AUX_SPECIAL_BASE 0x4EE8E80ull\n#define ARC_FARM_ARC3_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC3_AUX_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_ARC3_DUP_ENG_BASE 0x4EE9000ull\n#define ARC_FARM_ARC3_DUP_ENG_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC3_DUP_ENG_SECTION 0x9000\n#define mmARC_FARM_ARC3_DUP_ENG_AXUSER_BASE 0x4EE9900ull\n#define ARC_FARM_ARC3_DUP_ENG_AXUSER_MAX_OFFSET 0x5000\n#define ARC_FARM_ARC3_DUP_ENG_AXUSER_SECTION 0x5800\n#define mmARC_FARM_ARC3_DUP_ENG_SPECIAL_BASE 0x4EE9E80ull\n#define ARC_FARM_ARC3_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC3_DUP_ENG_SPECIAL_SECTION 0x5180\n#define mmARC_FARM_ARC3_ACP_ENG_BASE 0x4EEF000ull\n#define ARC_FARM_ARC3_ACP_ENG_MAX_OFFSET 0x1000\n#define ARC_FARM_ARC3_ACP_ENG_SECTION 0xE800\n#define mmARC_FARM_ARC3_ACP_ENG_SPECIAL_BASE 0x4EEFE80ull\n#define ARC_FARM_ARC3_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800\n#define ARC_FARM_ARC3_ACP_ENG_SPECIAL_SECTION 0x1800\n#define mmARC_FARM_ARC3_DCCM0_BASE 0x4EF0000ull\n#define ARC_FARM_ARC3_DCCM0_MAX_OFFSET 0x4000\n#define ARC_FARM_ARC3_DCCM0_SECTION 0x8000\n#define mmARC_FARM_ARC3_DCCM1_BASE 0x4EF8000ull\n#define ARC_FARM_ARC3_DCCM1_MAX_OFFSET 0x4000\n#define ARC_FARM_ARC3_DCCM1_SECTION 0x8000\n#define mmPCIE_DEC0_CMD_BASE 0x4F00000ull\n#define PCIE_DEC0_CMD_MAX_OFFSET 0x1100\n#define PCIE_DEC0_CMD_SECTION 0x1000\n#define mmPCIE_DEC0_VSI_BASE 0x4F01000ull\n#define PCIE_DEC0_VSI_MAX_OFFSET 0x6FC0\n#define PCIE_DEC0_VSI_SECTION 0x1000\n#define mmPCIE_DEC0_L2C_BASE 0x4F02000ull\n#define PCIE_DEC0_L2C_MAX_OFFSET 0x39C0\n#define PCIE_DEC0_L2C_SECTION 0x1000\n#define mmPCIE_VDEC0_BRDG_CTRL_BASE 0x4F03000ull\n#define PCIE_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_BRDG_CTRL_SECTION 0x8000\n#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x4F03800ull\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x4F03900ull\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x4F03A00ull\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x4F03B00ull\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x4F03C00ull\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define PCIE_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmPCIE_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x4F03E80ull\n#define PCIE_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmPCIE_VDEC0_CTRL_BASE 0x4F04000ull\n#define PCIE_VDEC0_CTRL_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_CTRL_SECTION 0xE800\n#define mmPCIE_VDEC0_CTRL_SPECIAL_BASE 0x4F04E80ull\n#define PCIE_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_VDEC0_CTRL_SPECIAL_SECTION 0x1800\n#define mmPCIE_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x4F05000ull\n#define PCIE_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PCIE_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPCIE_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x4F05200ull\n#define PCIE_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PCIE_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPCIE_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x4F05400ull\n#define PCIE_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PCIE_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPCIE_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x4F05600ull\n#define PCIE_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PCIE_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPCIE_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x4F05800ull\n#define PCIE_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PCIE_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPCIE_VDEC0_MSTR_IF_AXUSER_BASE 0x4F05A80ull\n#define PCIE_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PCIE_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPCIE_VDEC0_MSTR_IF_DBG_HBW_BASE 0x4F05B00ull\n#define PCIE_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PCIE_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPCIE_VDEC0_MSTR_IF_DBG_LBW_BASE 0x4F05B80ull\n#define PCIE_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PCIE_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPCIE_VDEC0_MSTR_IF_CORE_HBW_BASE 0x4F05C00ull\n#define PCIE_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PCIE_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPCIE_VDEC0_MSTR_IF_CORE_LBW_BASE 0x4F05D80ull\n#define PCIE_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PCIE_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPCIE_VDEC0_MSTR_IF_SPECIAL_BASE 0x4F05E80ull\n#define PCIE_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180\n#define mmPCIE_DEC1_CMD_BASE 0x4F10000ull\n#define PCIE_DEC1_CMD_MAX_OFFSET 0x1100\n#define PCIE_DEC1_CMD_SECTION 0x1000\n#define mmPCIE_DEC1_VSI_BASE 0x4F11000ull\n#define PCIE_DEC1_VSI_MAX_OFFSET 0x6FC0\n#define PCIE_DEC1_VSI_SECTION 0x1000\n#define mmPCIE_DEC1_L2C_BASE 0x4F12000ull\n#define PCIE_DEC1_L2C_MAX_OFFSET 0x39C0\n#define PCIE_DEC1_L2C_SECTION 0x1000\n#define mmPCIE_VDEC1_BRDG_CTRL_BASE 0x4F13000ull\n#define PCIE_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_BRDG_CTRL_SECTION 0x8000\n#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x4F13800ull\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000\n#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x4F13900ull\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000\n#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x4F13A00ull\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000\n#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x4F13B00ull\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000\n#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x4F13C00ull\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000\n#define PCIE_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800\n#define mmPCIE_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x4F13E80ull\n#define PCIE_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800\n#define mmPCIE_VDEC1_CTRL_BASE 0x4F14000ull\n#define PCIE_VDEC1_CTRL_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_CTRL_SECTION 0xE800\n#define mmPCIE_VDEC1_CTRL_SPECIAL_BASE 0x4F14E80ull\n#define PCIE_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_VDEC1_CTRL_SPECIAL_SECTION 0x1800\n#define mmPCIE_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x4F15000ull\n#define PCIE_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define PCIE_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmPCIE_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x4F15200ull\n#define PCIE_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define PCIE_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmPCIE_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x4F15400ull\n#define PCIE_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define PCIE_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmPCIE_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x4F15600ull\n#define PCIE_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define PCIE_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmPCIE_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x4F15800ull\n#define PCIE_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define PCIE_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmPCIE_VDEC1_MSTR_IF_AXUSER_BASE 0x4F15A80ull\n#define PCIE_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define PCIE_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmPCIE_VDEC1_MSTR_IF_DBG_HBW_BASE 0x4F15B00ull\n#define PCIE_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define PCIE_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmPCIE_VDEC1_MSTR_IF_DBG_LBW_BASE 0x4F15B80ull\n#define PCIE_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define PCIE_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmPCIE_VDEC1_MSTR_IF_CORE_HBW_BASE 0x4F15C00ull\n#define PCIE_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define PCIE_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmPCIE_VDEC1_MSTR_IF_CORE_LBW_BASE 0x4F15D80ull\n#define PCIE_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define PCIE_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmPCIE_VDEC1_MSTR_IF_SPECIAL_BASE 0x4F15E80ull\n#define PCIE_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define PCIE_VDEC1_MSTR_IF_SPECIAL_SECTION 0x2A180\n#define mmDCORE0_XFT_BASE 0x4F40000ull\n#define DCORE0_XFT_MAX_OFFSET 0x1000\n#define DCORE0_XFT_SECTION 0xE800\n#define mmDCORE0_XFT_SPECIAL_BASE 0x4F40E80ull\n#define DCORE0_XFT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_XFT_SPECIAL_SECTION 0x1800\n#define mmDCORE0_HBM_PLL_CTRL_BASE 0x4F41000ull\n#define DCORE0_HBM_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE0_HBM_PLL_CTRL_SECTION 0x3600\n#define mmDCORE0_HBM_PLL_ASIF_SLV_BASE 0x4F41360ull\n#define DCORE0_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE0_HBM_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE0_HBM_PLL_DIV_0_RLX_BASE 0x4F41400ull\n#define DCORE0_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE0_HBM_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE0_HBM_PLL_DIV_1_RLX_BASE 0x4F41800ull\n#define DCORE0_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE0_HBM_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE0_HBM_PLL_DIV_2_RLX_BASE 0x4F41A00ull\n#define DCORE0_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE0_HBM_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE0_HBM_PLL_DIV_3_RLX_BASE 0x4F41C00ull\n#define DCORE0_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE0_HBM_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE0_HBM_PLL_SPECIAL_BASE 0x4F41E80ull\n#define DCORE0_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_HBM_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_TPC_PLL_CTRL_BASE 0x4F42000ull\n#define DCORE0_TPC_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE0_TPC_PLL_CTRL_SECTION 0x3600\n#define mmDCORE0_TPC_PLL_ASIF_SLV_BASE 0x4F42360ull\n#define DCORE0_TPC_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE0_TPC_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE0_TPC_PLL_DIV_0_RLX_BASE 0x4F42400ull\n#define DCORE0_TPC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE0_TPC_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE0_TPC_PLL_DIV_1_RLX_BASE 0x4F42800ull\n#define DCORE0_TPC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE0_TPC_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE0_TPC_PLL_DIV_2_RLX_BASE 0x4F42A00ull\n#define DCORE0_TPC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE0_TPC_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE0_TPC_PLL_DIV_3_RLX_BASE 0x4F42C00ull\n#define DCORE0_TPC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE0_TPC_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE0_TPC_PLL_SPECIAL_BASE 0x4F42E80ull\n#define DCORE0_TPC_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_TPC_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE0_PCI_PLL_CTRL_BASE 0x4F43000ull\n#define DCORE0_PCI_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE0_PCI_PLL_CTRL_SECTION 0x3600\n#define mmDCORE0_PCI_PLL_ASIF_SLV_BASE 0x4F43360ull\n#define DCORE0_PCI_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE0_PCI_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE0_PCI_PLL_DIV_0_RLX_BASE 0x4F43400ull\n#define DCORE0_PCI_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE0_PCI_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE0_PCI_PLL_DIV_1_RLX_BASE 0x4F43800ull\n#define DCORE0_PCI_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE0_PCI_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE0_PCI_PLL_DIV_2_RLX_BASE 0x4F43A00ull\n#define DCORE0_PCI_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE0_PCI_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE0_PCI_PLL_DIV_3_RLX_BASE 0x4F43C00ull\n#define DCORE0_PCI_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE0_PCI_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE0_PCI_PLL_SPECIAL_BASE 0x4F43E80ull\n#define DCORE0_PCI_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE0_PCI_PLL_SPECIAL_SECTION 0x1180\n#define mmDCORE0_TSTDVS_BASE 0x4F45000ull\n#define DCORE0_TSTDVS_MAX_OFFSET 0x7800\n#define DCORE0_TSTDVS_SECTION 0x1000\n#define mmDCORE0_TS_WRAP_BASE 0x4F46000ull\n#define DCORE0_TS_WRAP_MAX_OFFSET 0x2380\n#define DCORE0_TS_WRAP_SECTION 0x2000\n#define mmDCORE0_TS_WRAP_ASIF_SLV_BASE 0x4F46200ull\n#define DCORE0_TS_WRAP_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE0_TS_WRAP_ASIF_SLV_SECTION 0x9E00\n#define mmDCORE1_XFT_BASE 0x4F50000ull\n#define DCORE1_XFT_MAX_OFFSET 0x1000\n#define DCORE1_XFT_SECTION 0xE800\n#define mmDCORE1_XFT_SPECIAL_BASE 0x4F50E80ull\n#define DCORE1_XFT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_XFT_SPECIAL_SECTION 0x1800\n#define mmDCORE1_HBM_PLL_CTRL_BASE 0x4F51000ull\n#define DCORE1_HBM_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE1_HBM_PLL_CTRL_SECTION 0x3600\n#define mmDCORE1_HBM_PLL_ASIF_SLV_BASE 0x4F51360ull\n#define DCORE1_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE1_HBM_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE1_HBM_PLL_DIV_0_RLX_BASE 0x4F51400ull\n#define DCORE1_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE1_HBM_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE1_HBM_PLL_DIV_1_RLX_BASE 0x4F51800ull\n#define DCORE1_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE1_HBM_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE1_HBM_PLL_DIV_2_RLX_BASE 0x4F51A00ull\n#define DCORE1_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE1_HBM_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE1_HBM_PLL_DIV_3_RLX_BASE 0x4F51C00ull\n#define DCORE1_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE1_HBM_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE1_HBM_PLL_SPECIAL_BASE 0x4F51E80ull\n#define DCORE1_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_HBM_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_TPC_PLL_CTRL_BASE 0x4F52000ull\n#define DCORE1_TPC_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE1_TPC_PLL_CTRL_SECTION 0x3600\n#define mmDCORE1_TPC_PLL_ASIF_SLV_BASE 0x4F52360ull\n#define DCORE1_TPC_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE1_TPC_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE1_TPC_PLL_DIV_0_RLX_BASE 0x4F52400ull\n#define DCORE1_TPC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE1_TPC_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE1_TPC_PLL_DIV_1_RLX_BASE 0x4F52800ull\n#define DCORE1_TPC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE1_TPC_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE1_TPC_PLL_DIV_2_RLX_BASE 0x4F52A00ull\n#define DCORE1_TPC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE1_TPC_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE1_TPC_PLL_DIV_3_RLX_BASE 0x4F52C00ull\n#define DCORE1_TPC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE1_TPC_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE1_TPC_PLL_SPECIAL_BASE 0x4F52E80ull\n#define DCORE1_TPC_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_TPC_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE1_NIC_PLL_CTRL_BASE 0x4F53000ull\n#define DCORE1_NIC_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE1_NIC_PLL_CTRL_SECTION 0x3600\n#define mmDCORE1_NIC_PLL_ASIF_SLV_BASE 0x4F53360ull\n#define DCORE1_NIC_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE1_NIC_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE1_NIC_PLL_DIV_0_RLX_BASE 0x4F53400ull\n#define DCORE1_NIC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE1_NIC_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE1_NIC_PLL_DIV_1_RLX_BASE 0x4F53800ull\n#define DCORE1_NIC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE1_NIC_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE1_NIC_PLL_DIV_2_RLX_BASE 0x4F53A00ull\n#define DCORE1_NIC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE1_NIC_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE1_NIC_PLL_DIV_3_RLX_BASE 0x4F53C00ull\n#define DCORE1_NIC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE1_NIC_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE1_NIC_PLL_SPECIAL_BASE 0x4F53E80ull\n#define DCORE1_NIC_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE1_NIC_PLL_SPECIAL_SECTION 0x1180\n#define mmDCORE1_TSTDVS_BASE 0x4F55000ull\n#define DCORE1_TSTDVS_MAX_OFFSET 0x7800\n#define DCORE1_TSTDVS_SECTION 0x1000\n#define mmDCORE1_TS_WRAP_BASE 0x4F56000ull\n#define DCORE1_TS_WRAP_MAX_OFFSET 0x2380\n#define DCORE1_TS_WRAP_SECTION 0x2000\n#define mmDCORE1_TS_WRAP_ASIF_SLV_BASE 0x4F56200ull\n#define DCORE1_TS_WRAP_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE1_TS_WRAP_ASIF_SLV_SECTION 0x9E00\n#define mmDCORE2_XFT_BASE 0x4F60000ull\n#define DCORE2_XFT_MAX_OFFSET 0x1000\n#define DCORE2_XFT_SECTION 0xE800\n#define mmDCORE2_XFT_SPECIAL_BASE 0x4F60E80ull\n#define DCORE2_XFT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_XFT_SPECIAL_SECTION 0x1800\n#define mmDCORE2_HBM_PLL_CTRL_BASE 0x4F61000ull\n#define DCORE2_HBM_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE2_HBM_PLL_CTRL_SECTION 0x3600\n#define mmDCORE2_HBM_PLL_ASIF_SLV_BASE 0x4F61360ull\n#define DCORE2_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE2_HBM_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE2_HBM_PLL_DIV_0_RLX_BASE 0x4F61400ull\n#define DCORE2_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE2_HBM_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE2_HBM_PLL_DIV_1_RLX_BASE 0x4F61800ull\n#define DCORE2_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE2_HBM_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE2_HBM_PLL_DIV_2_RLX_BASE 0x4F61A00ull\n#define DCORE2_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE2_HBM_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE2_HBM_PLL_DIV_3_RLX_BASE 0x4F61C00ull\n#define DCORE2_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE2_HBM_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE2_HBM_PLL_SPECIAL_BASE 0x4F61E80ull\n#define DCORE2_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_HBM_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE2_TPC_PLL_CTRL_BASE 0x4F62000ull\n#define DCORE2_TPC_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE2_TPC_PLL_CTRL_SECTION 0x3600\n#define mmDCORE2_TPC_PLL_ASIF_SLV_BASE 0x4F62360ull\n#define DCORE2_TPC_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE2_TPC_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE2_TPC_PLL_DIV_0_RLX_BASE 0x4F62400ull\n#define DCORE2_TPC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE2_TPC_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE2_TPC_PLL_DIV_1_RLX_BASE 0x4F62800ull\n#define DCORE2_TPC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE2_TPC_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE2_TPC_PLL_DIV_2_RLX_BASE 0x4F62A00ull\n#define DCORE2_TPC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE2_TPC_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE2_TPC_PLL_DIV_3_RLX_BASE 0x4F62C00ull\n#define DCORE2_TPC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE2_TPC_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE2_TPC_PLL_SPECIAL_BASE 0x4F62E80ull\n#define DCORE2_TPC_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE2_TPC_PLL_SPECIAL_SECTION 0x2180\n#define mmDCORE2_TSTDVS_BASE 0x4F65000ull\n#define DCORE2_TSTDVS_MAX_OFFSET 0x7800\n#define DCORE2_TSTDVS_SECTION 0x1000\n#define mmDCORE2_TS_WRAP_BASE 0x4F66000ull\n#define DCORE2_TS_WRAP_MAX_OFFSET 0x2380\n#define DCORE2_TS_WRAP_SECTION 0x2000\n#define mmDCORE2_TS_WRAP_ASIF_SLV_BASE 0x4F66200ull\n#define DCORE2_TS_WRAP_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE2_TS_WRAP_ASIF_SLV_SECTION 0x9E00\n#define mmDCORE3_XFT_BASE 0x4F70000ull\n#define DCORE3_XFT_MAX_OFFSET 0x1000\n#define DCORE3_XFT_SECTION 0xE800\n#define mmDCORE3_XFT_SPECIAL_BASE 0x4F70E80ull\n#define DCORE3_XFT_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_XFT_SPECIAL_SECTION 0x1800\n#define mmDCORE3_HBM_PLL_CTRL_BASE 0x4F71000ull\n#define DCORE3_HBM_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE3_HBM_PLL_CTRL_SECTION 0x3600\n#define mmDCORE3_HBM_PLL_ASIF_SLV_BASE 0x4F71360ull\n#define DCORE3_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE3_HBM_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE3_HBM_PLL_DIV_0_RLX_BASE 0x4F71400ull\n#define DCORE3_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE3_HBM_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE3_HBM_PLL_DIV_1_RLX_BASE 0x4F71800ull\n#define DCORE3_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE3_HBM_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE3_HBM_PLL_DIV_2_RLX_BASE 0x4F71A00ull\n#define DCORE3_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE3_HBM_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE3_HBM_PLL_DIV_3_RLX_BASE 0x4F71C00ull\n#define DCORE3_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE3_HBM_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE3_HBM_PLL_SPECIAL_BASE 0x4F71E80ull\n#define DCORE3_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_HBM_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_TPC_PLL_CTRL_BASE 0x4F72000ull\n#define DCORE3_TPC_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE3_TPC_PLL_CTRL_SECTION 0x3600\n#define mmDCORE3_TPC_PLL_ASIF_SLV_BASE 0x4F72360ull\n#define DCORE3_TPC_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE3_TPC_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE3_TPC_PLL_DIV_0_RLX_BASE 0x4F72400ull\n#define DCORE3_TPC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE3_TPC_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE3_TPC_PLL_DIV_1_RLX_BASE 0x4F72800ull\n#define DCORE3_TPC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE3_TPC_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE3_TPC_PLL_DIV_2_RLX_BASE 0x4F72A00ull\n#define DCORE3_TPC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE3_TPC_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE3_TPC_PLL_DIV_3_RLX_BASE 0x4F72C00ull\n#define DCORE3_TPC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE3_TPC_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE3_TPC_PLL_SPECIAL_BASE 0x4F72E80ull\n#define DCORE3_TPC_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_TPC_PLL_SPECIAL_SECTION 0x1800\n#define mmDCORE3_NIC_PLL_CTRL_BASE 0x4F73000ull\n#define DCORE3_NIC_PLL_CTRL_MAX_OFFSET 0x3540\n#define DCORE3_NIC_PLL_CTRL_SECTION 0x3600\n#define mmDCORE3_NIC_PLL_ASIF_SLV_BASE 0x4F73360ull\n#define DCORE3_NIC_PLL_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE3_NIC_PLL_ASIF_SLV_SECTION 0xA000\n#define mmDCORE3_NIC_PLL_DIV_0_RLX_BASE 0x4F73400ull\n#define DCORE3_NIC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800\n#define DCORE3_NIC_PLL_DIV_0_RLX_SECTION 0x4000\n#define mmDCORE3_NIC_PLL_DIV_1_RLX_BASE 0x4F73800ull\n#define DCORE3_NIC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000\n#define DCORE3_NIC_PLL_DIV_1_RLX_SECTION 0x2000\n#define mmDCORE3_NIC_PLL_DIV_2_RLX_BASE 0x4F73A00ull\n#define DCORE3_NIC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000\n#define DCORE3_NIC_PLL_DIV_2_RLX_SECTION 0x2000\n#define mmDCORE3_NIC_PLL_DIV_3_RLX_BASE 0x4F73C00ull\n#define DCORE3_NIC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000\n#define DCORE3_NIC_PLL_DIV_3_RLX_SECTION 0x2800\n#define mmDCORE3_NIC_PLL_SPECIAL_BASE 0x4F73E80ull\n#define DCORE3_NIC_PLL_SPECIAL_MAX_OFFSET 0x1800\n#define DCORE3_NIC_PLL_SPECIAL_SECTION 0x1180\n#define mmDCORE3_TSTDVS_BASE 0x4F75000ull\n#define DCORE3_TSTDVS_MAX_OFFSET 0x7800\n#define DCORE3_TSTDVS_SECTION 0x1000\n#define mmDCORE3_TS_WRAP_BASE 0x4F76000ull\n#define DCORE3_TS_WRAP_MAX_OFFSET 0x2380\n#define DCORE3_TS_WRAP_SECTION 0x2000\n#define mmDCORE3_TS_WRAP_ASIF_SLV_BASE 0x4F76200ull\n#define DCORE3_TS_WRAP_ASIF_SLV_MAX_OFFSET 0x3800\n#define DCORE3_TS_WRAP_ASIF_SLV_SECTION 0x9E00\n#define mmPCIE_PMA_2_BASE 0x4F80000ull\n#define PCIE_PMA_2_MAX_OFFSET 0x40000\n#define PCIE_PMA_2_SECTION 0x40000\n#define mmPCIE_PMA_3_BASE 0x4FC0000ull\n#define PCIE_PMA_3_MAX_OFFSET 0x40000\n#define PCIE_PMA_3_SECTION 0x40000\n#define mmHBM0_MC0_BASE 0x5000000ull\n#define HBM0_MC0_MAX_OFFSET 0x1000\n#define HBM0_MC0_SECTION 0xE800\n#define mmHBM0_MC0_SPECIAL_BASE 0x5000E80ull\n#define HBM0_MC0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC0BIST0_BASE 0x5001000ull\n#define HBM0_MC0BIST0_MAX_OFFSET 0x1000\n#define HBM0_MC0BIST0_SECTION 0xE800\n#define mmHBM0_MC0BIST0_SPECIAL_BASE 0x5001E80ull\n#define HBM0_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC0BIST1_BASE 0x5002000ull\n#define HBM0_MC0BIST1_MAX_OFFSET 0x1000\n#define HBM0_MC0BIST1_SECTION 0xE800\n#define mmHBM0_MC0BIST1_SPECIAL_BASE 0x5002E80ull\n#define HBM0_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC0BIST2_BASE 0x5003000ull\n#define HBM0_MC0BIST2_MAX_OFFSET 0x1000\n#define HBM0_MC0BIST2_SECTION 0xE800\n#define mmHBM0_MC0BIST2_SPECIAL_BASE 0x5003E80ull\n#define HBM0_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC0BIST3_BASE 0x5004000ull\n#define HBM0_MC0BIST3_MAX_OFFSET 0x1000\n#define HBM0_MC0BIST3_SECTION 0xE800\n#define mmHBM0_MC0BIST3_SPECIAL_BASE 0x5004E80ull\n#define HBM0_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC0BIST4_BASE 0x5005000ull\n#define HBM0_MC0BIST4_MAX_OFFSET 0x1000\n#define HBM0_MC0BIST4_SECTION 0xE800\n#define mmHBM0_MC0BIST4_SPECIAL_BASE 0x5005E80ull\n#define HBM0_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC0BIST5_BASE 0x5006000ull\n#define HBM0_MC0BIST5_MAX_OFFSET 0x1000\n#define HBM0_MC0BIST5_SECTION 0xE800\n#define mmHBM0_MC0BIST5_SPECIAL_BASE 0x5006E80ull\n#define HBM0_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC0BIST6_BASE 0x5007000ull\n#define HBM0_MC0BIST6_MAX_OFFSET 0x1000\n#define HBM0_MC0BIST6_SECTION 0xE800\n#define mmHBM0_MC0BIST6_SPECIAL_BASE 0x5007E80ull\n#define HBM0_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC0BIST7_BASE 0x5008000ull\n#define HBM0_MC0BIST7_MAX_OFFSET 0x1000\n#define HBM0_MC0BIST7_SECTION 0xE800\n#define mmHBM0_MC0BIST7_SPECIAL_BASE 0x5008E80ull\n#define HBM0_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC0BIST8_MEM_BASE 0x5009000ull\n#define HBM0_MC0BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM0_MC0BIST8_MEM_SECTION 0xE800\n#define mmHBM0_MC0BIST8_MEM_SPECIAL_BASE 0x5009E80ull\n#define HBM0_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC0BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM0_MC1_BASE 0x5020000ull\n#define HBM0_MC1_MAX_OFFSET 0x1000\n#define HBM0_MC1_SECTION 0xE800\n#define mmHBM0_MC1_SPECIAL_BASE 0x5020E80ull\n#define HBM0_MC1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC1BIST0_BASE 0x5021000ull\n#define HBM0_MC1BIST0_MAX_OFFSET 0x1000\n#define HBM0_MC1BIST0_SECTION 0xE800\n#define mmHBM0_MC1BIST0_SPECIAL_BASE 0x5021E80ull\n#define HBM0_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC1BIST1_BASE 0x5022000ull\n#define HBM0_MC1BIST1_MAX_OFFSET 0x1000\n#define HBM0_MC1BIST1_SECTION 0xE800\n#define mmHBM0_MC1BIST1_SPECIAL_BASE 0x5022E80ull\n#define HBM0_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC1BIST2_BASE 0x5023000ull\n#define HBM0_MC1BIST2_MAX_OFFSET 0x1000\n#define HBM0_MC1BIST2_SECTION 0xE800\n#define mmHBM0_MC1BIST2_SPECIAL_BASE 0x5023E80ull\n#define HBM0_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC1BIST3_BASE 0x5024000ull\n#define HBM0_MC1BIST3_MAX_OFFSET 0x1000\n#define HBM0_MC1BIST3_SECTION 0xE800\n#define mmHBM0_MC1BIST3_SPECIAL_BASE 0x5024E80ull\n#define HBM0_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC1BIST4_BASE 0x5025000ull\n#define HBM0_MC1BIST4_MAX_OFFSET 0x1000\n#define HBM0_MC1BIST4_SECTION 0xE800\n#define mmHBM0_MC1BIST4_SPECIAL_BASE 0x5025E80ull\n#define HBM0_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC1BIST5_BASE 0x5026000ull\n#define HBM0_MC1BIST5_MAX_OFFSET 0x1000\n#define HBM0_MC1BIST5_SECTION 0xE800\n#define mmHBM0_MC1BIST5_SPECIAL_BASE 0x5026E80ull\n#define HBM0_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC1BIST6_BASE 0x5027000ull\n#define HBM0_MC1BIST6_MAX_OFFSET 0x1000\n#define HBM0_MC1BIST6_SECTION 0xE800\n#define mmHBM0_MC1BIST6_SPECIAL_BASE 0x5027E80ull\n#define HBM0_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC1BIST7_BASE 0x5028000ull\n#define HBM0_MC1BIST7_MAX_OFFSET 0x1000\n#define HBM0_MC1BIST7_SECTION 0xE800\n#define mmHBM0_MC1BIST7_SPECIAL_BASE 0x5028E80ull\n#define HBM0_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM0_MC1BIST8_MEM_BASE 0x5029000ull\n#define HBM0_MC1BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM0_MC1BIST8_MEM_SECTION 0xE800\n#define mmHBM0_MC1BIST8_MEM_SPECIAL_BASE 0x5029E80ull\n#define HBM0_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM0_MC1BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM0_PHY_BASE 0x5040000ull\n#define HBM0_PHY_MAX_OFFSET 0x4000\n#define HBM0_PHY_SECTION 0x40000\n#define mmHBM1_MC0_BASE 0x5080000ull\n#define HBM1_MC0_MAX_OFFSET 0x1000\n#define HBM1_MC0_SECTION 0xE800\n#define mmHBM1_MC0_SPECIAL_BASE 0x5080E80ull\n#define HBM1_MC0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC0BIST0_BASE 0x5081000ull\n#define HBM1_MC0BIST0_MAX_OFFSET 0x1000\n#define HBM1_MC0BIST0_SECTION 0xE800\n#define mmHBM1_MC0BIST0_SPECIAL_BASE 0x5081E80ull\n#define HBM1_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC0BIST1_BASE 0x5082000ull\n#define HBM1_MC0BIST1_MAX_OFFSET 0x1000\n#define HBM1_MC0BIST1_SECTION 0xE800\n#define mmHBM1_MC0BIST1_SPECIAL_BASE 0x5082E80ull\n#define HBM1_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC0BIST2_BASE 0x5083000ull\n#define HBM1_MC0BIST2_MAX_OFFSET 0x1000\n#define HBM1_MC0BIST2_SECTION 0xE800\n#define mmHBM1_MC0BIST2_SPECIAL_BASE 0x5083E80ull\n#define HBM1_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC0BIST3_BASE 0x5084000ull\n#define HBM1_MC0BIST3_MAX_OFFSET 0x1000\n#define HBM1_MC0BIST3_SECTION 0xE800\n#define mmHBM1_MC0BIST3_SPECIAL_BASE 0x5084E80ull\n#define HBM1_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC0BIST4_BASE 0x5085000ull\n#define HBM1_MC0BIST4_MAX_OFFSET 0x1000\n#define HBM1_MC0BIST4_SECTION 0xE800\n#define mmHBM1_MC0BIST4_SPECIAL_BASE 0x5085E80ull\n#define HBM1_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC0BIST5_BASE 0x5086000ull\n#define HBM1_MC0BIST5_MAX_OFFSET 0x1000\n#define HBM1_MC0BIST5_SECTION 0xE800\n#define mmHBM1_MC0BIST5_SPECIAL_BASE 0x5086E80ull\n#define HBM1_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC0BIST6_BASE 0x5087000ull\n#define HBM1_MC0BIST6_MAX_OFFSET 0x1000\n#define HBM1_MC0BIST6_SECTION 0xE800\n#define mmHBM1_MC0BIST6_SPECIAL_BASE 0x5087E80ull\n#define HBM1_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC0BIST7_BASE 0x5088000ull\n#define HBM1_MC0BIST7_MAX_OFFSET 0x1000\n#define HBM1_MC0BIST7_SECTION 0xE800\n#define mmHBM1_MC0BIST7_SPECIAL_BASE 0x5088E80ull\n#define HBM1_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC0BIST8_MEM_BASE 0x5089000ull\n#define HBM1_MC0BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM1_MC0BIST8_MEM_SECTION 0xE800\n#define mmHBM1_MC0BIST8_MEM_SPECIAL_BASE 0x5089E80ull\n#define HBM1_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC0BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM1_MC1_BASE 0x50A0000ull\n#define HBM1_MC1_MAX_OFFSET 0x1000\n#define HBM1_MC1_SECTION 0xE800\n#define mmHBM1_MC1_SPECIAL_BASE 0x50A0E80ull\n#define HBM1_MC1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC1BIST0_BASE 0x50A1000ull\n#define HBM1_MC1BIST0_MAX_OFFSET 0x1000\n#define HBM1_MC1BIST0_SECTION 0xE800\n#define mmHBM1_MC1BIST0_SPECIAL_BASE 0x50A1E80ull\n#define HBM1_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC1BIST1_BASE 0x50A2000ull\n#define HBM1_MC1BIST1_MAX_OFFSET 0x1000\n#define HBM1_MC1BIST1_SECTION 0xE800\n#define mmHBM1_MC1BIST1_SPECIAL_BASE 0x50A2E80ull\n#define HBM1_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC1BIST2_BASE 0x50A3000ull\n#define HBM1_MC1BIST2_MAX_OFFSET 0x1000\n#define HBM1_MC1BIST2_SECTION 0xE800\n#define mmHBM1_MC1BIST2_SPECIAL_BASE 0x50A3E80ull\n#define HBM1_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC1BIST3_BASE 0x50A4000ull\n#define HBM1_MC1BIST3_MAX_OFFSET 0x1000\n#define HBM1_MC1BIST3_SECTION 0xE800\n#define mmHBM1_MC1BIST3_SPECIAL_BASE 0x50A4E80ull\n#define HBM1_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC1BIST4_BASE 0x50A5000ull\n#define HBM1_MC1BIST4_MAX_OFFSET 0x1000\n#define HBM1_MC1BIST4_SECTION 0xE800\n#define mmHBM1_MC1BIST4_SPECIAL_BASE 0x50A5E80ull\n#define HBM1_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC1BIST5_BASE 0x50A6000ull\n#define HBM1_MC1BIST5_MAX_OFFSET 0x1000\n#define HBM1_MC1BIST5_SECTION 0xE800\n#define mmHBM1_MC1BIST5_SPECIAL_BASE 0x50A6E80ull\n#define HBM1_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC1BIST6_BASE 0x50A7000ull\n#define HBM1_MC1BIST6_MAX_OFFSET 0x1000\n#define HBM1_MC1BIST6_SECTION 0xE800\n#define mmHBM1_MC1BIST6_SPECIAL_BASE 0x50A7E80ull\n#define HBM1_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC1BIST7_BASE 0x50A8000ull\n#define HBM1_MC1BIST7_MAX_OFFSET 0x1000\n#define HBM1_MC1BIST7_SECTION 0xE800\n#define mmHBM1_MC1BIST7_SPECIAL_BASE 0x50A8E80ull\n#define HBM1_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM1_MC1BIST8_MEM_BASE 0x50A9000ull\n#define HBM1_MC1BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM1_MC1BIST8_MEM_SECTION 0xE800\n#define mmHBM1_MC1BIST8_MEM_SPECIAL_BASE 0x50A9E80ull\n#define HBM1_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM1_MC1BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM1_PHY_BASE 0x50C0000ull\n#define HBM1_PHY_MAX_OFFSET 0x4000\n#define HBM1_PHY_SECTION 0x40000\n#define mmHBM2_MC0_BASE 0x5100000ull\n#define HBM2_MC0_MAX_OFFSET 0x1000\n#define HBM2_MC0_SECTION 0xE800\n#define mmHBM2_MC0_SPECIAL_BASE 0x5100E80ull\n#define HBM2_MC0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC0BIST0_BASE 0x5101000ull\n#define HBM2_MC0BIST0_MAX_OFFSET 0x1000\n#define HBM2_MC0BIST0_SECTION 0xE800\n#define mmHBM2_MC0BIST0_SPECIAL_BASE 0x5101E80ull\n#define HBM2_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC0BIST1_BASE 0x5102000ull\n#define HBM2_MC0BIST1_MAX_OFFSET 0x1000\n#define HBM2_MC0BIST1_SECTION 0xE800\n#define mmHBM2_MC0BIST1_SPECIAL_BASE 0x5102E80ull\n#define HBM2_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC0BIST2_BASE 0x5103000ull\n#define HBM2_MC0BIST2_MAX_OFFSET 0x1000\n#define HBM2_MC0BIST2_SECTION 0xE800\n#define mmHBM2_MC0BIST2_SPECIAL_BASE 0x5103E80ull\n#define HBM2_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC0BIST3_BASE 0x5104000ull\n#define HBM2_MC0BIST3_MAX_OFFSET 0x1000\n#define HBM2_MC0BIST3_SECTION 0xE800\n#define mmHBM2_MC0BIST3_SPECIAL_BASE 0x5104E80ull\n#define HBM2_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC0BIST4_BASE 0x5105000ull\n#define HBM2_MC0BIST4_MAX_OFFSET 0x1000\n#define HBM2_MC0BIST4_SECTION 0xE800\n#define mmHBM2_MC0BIST4_SPECIAL_BASE 0x5105E80ull\n#define HBM2_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC0BIST5_BASE 0x5106000ull\n#define HBM2_MC0BIST5_MAX_OFFSET 0x1000\n#define HBM2_MC0BIST5_SECTION 0xE800\n#define mmHBM2_MC0BIST5_SPECIAL_BASE 0x5106E80ull\n#define HBM2_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC0BIST6_BASE 0x5107000ull\n#define HBM2_MC0BIST6_MAX_OFFSET 0x1000\n#define HBM2_MC0BIST6_SECTION 0xE800\n#define mmHBM2_MC0BIST6_SPECIAL_BASE 0x5107E80ull\n#define HBM2_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC0BIST7_BASE 0x5108000ull\n#define HBM2_MC0BIST7_MAX_OFFSET 0x1000\n#define HBM2_MC0BIST7_SECTION 0xE800\n#define mmHBM2_MC0BIST7_SPECIAL_BASE 0x5108E80ull\n#define HBM2_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC0BIST8_MEM_BASE 0x5109000ull\n#define HBM2_MC0BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM2_MC0BIST8_MEM_SECTION 0xE800\n#define mmHBM2_MC0BIST8_MEM_SPECIAL_BASE 0x5109E80ull\n#define HBM2_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC0BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM2_MC1_BASE 0x5120000ull\n#define HBM2_MC1_MAX_OFFSET 0x1000\n#define HBM2_MC1_SECTION 0xE800\n#define mmHBM2_MC1_SPECIAL_BASE 0x5120E80ull\n#define HBM2_MC1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC1BIST0_BASE 0x5121000ull\n#define HBM2_MC1BIST0_MAX_OFFSET 0x1000\n#define HBM2_MC1BIST0_SECTION 0xE800\n#define mmHBM2_MC1BIST0_SPECIAL_BASE 0x5121E80ull\n#define HBM2_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC1BIST1_BASE 0x5122000ull\n#define HBM2_MC1BIST1_MAX_OFFSET 0x1000\n#define HBM2_MC1BIST1_SECTION 0xE800\n#define mmHBM2_MC1BIST1_SPECIAL_BASE 0x5122E80ull\n#define HBM2_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC1BIST2_BASE 0x5123000ull\n#define HBM2_MC1BIST2_MAX_OFFSET 0x1000\n#define HBM2_MC1BIST2_SECTION 0xE800\n#define mmHBM2_MC1BIST2_SPECIAL_BASE 0x5123E80ull\n#define HBM2_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC1BIST3_BASE 0x5124000ull\n#define HBM2_MC1BIST3_MAX_OFFSET 0x1000\n#define HBM2_MC1BIST3_SECTION 0xE800\n#define mmHBM2_MC1BIST3_SPECIAL_BASE 0x5124E80ull\n#define HBM2_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC1BIST4_BASE 0x5125000ull\n#define HBM2_MC1BIST4_MAX_OFFSET 0x1000\n#define HBM2_MC1BIST4_SECTION 0xE800\n#define mmHBM2_MC1BIST4_SPECIAL_BASE 0x5125E80ull\n#define HBM2_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC1BIST5_BASE 0x5126000ull\n#define HBM2_MC1BIST5_MAX_OFFSET 0x1000\n#define HBM2_MC1BIST5_SECTION 0xE800\n#define mmHBM2_MC1BIST5_SPECIAL_BASE 0x5126E80ull\n#define HBM2_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC1BIST6_BASE 0x5127000ull\n#define HBM2_MC1BIST6_MAX_OFFSET 0x1000\n#define HBM2_MC1BIST6_SECTION 0xE800\n#define mmHBM2_MC1BIST6_SPECIAL_BASE 0x5127E80ull\n#define HBM2_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC1BIST7_BASE 0x5128000ull\n#define HBM2_MC1BIST7_MAX_OFFSET 0x1000\n#define HBM2_MC1BIST7_SECTION 0xE800\n#define mmHBM2_MC1BIST7_SPECIAL_BASE 0x5128E80ull\n#define HBM2_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM2_MC1BIST8_MEM_BASE 0x5129000ull\n#define HBM2_MC1BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM2_MC1BIST8_MEM_SECTION 0xE800\n#define mmHBM2_MC1BIST8_MEM_SPECIAL_BASE 0x5129E80ull\n#define HBM2_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM2_MC1BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM2_PHY_BASE 0x5140000ull\n#define HBM2_PHY_MAX_OFFSET 0x4000\n#define HBM2_PHY_SECTION 0x40000\n#define mmHBM3_MC0_BASE 0x5180000ull\n#define HBM3_MC0_MAX_OFFSET 0x1000\n#define HBM3_MC0_SECTION 0xE800\n#define mmHBM3_MC0_SPECIAL_BASE 0x5180E80ull\n#define HBM3_MC0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC0BIST0_BASE 0x5181000ull\n#define HBM3_MC0BIST0_MAX_OFFSET 0x1000\n#define HBM3_MC0BIST0_SECTION 0xE800\n#define mmHBM3_MC0BIST0_SPECIAL_BASE 0x5181E80ull\n#define HBM3_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC0BIST1_BASE 0x5182000ull\n#define HBM3_MC0BIST1_MAX_OFFSET 0x1000\n#define HBM3_MC0BIST1_SECTION 0xE800\n#define mmHBM3_MC0BIST1_SPECIAL_BASE 0x5182E80ull\n#define HBM3_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC0BIST2_BASE 0x5183000ull\n#define HBM3_MC0BIST2_MAX_OFFSET 0x1000\n#define HBM3_MC0BIST2_SECTION 0xE800\n#define mmHBM3_MC0BIST2_SPECIAL_BASE 0x5183E80ull\n#define HBM3_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC0BIST3_BASE 0x5184000ull\n#define HBM3_MC0BIST3_MAX_OFFSET 0x1000\n#define HBM3_MC0BIST3_SECTION 0xE800\n#define mmHBM3_MC0BIST3_SPECIAL_BASE 0x5184E80ull\n#define HBM3_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC0BIST4_BASE 0x5185000ull\n#define HBM3_MC0BIST4_MAX_OFFSET 0x1000\n#define HBM3_MC0BIST4_SECTION 0xE800\n#define mmHBM3_MC0BIST4_SPECIAL_BASE 0x5185E80ull\n#define HBM3_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC0BIST5_BASE 0x5186000ull\n#define HBM3_MC0BIST5_MAX_OFFSET 0x1000\n#define HBM3_MC0BIST5_SECTION 0xE800\n#define mmHBM3_MC0BIST5_SPECIAL_BASE 0x5186E80ull\n#define HBM3_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC0BIST6_BASE 0x5187000ull\n#define HBM3_MC0BIST6_MAX_OFFSET 0x1000\n#define HBM3_MC0BIST6_SECTION 0xE800\n#define mmHBM3_MC0BIST6_SPECIAL_BASE 0x5187E80ull\n#define HBM3_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC0BIST7_BASE 0x5188000ull\n#define HBM3_MC0BIST7_MAX_OFFSET 0x1000\n#define HBM3_MC0BIST7_SECTION 0xE800\n#define mmHBM3_MC0BIST7_SPECIAL_BASE 0x5188E80ull\n#define HBM3_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC0BIST8_MEM_BASE 0x5189000ull\n#define HBM3_MC0BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM3_MC0BIST8_MEM_SECTION 0xE800\n#define mmHBM3_MC0BIST8_MEM_SPECIAL_BASE 0x5189E80ull\n#define HBM3_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC0BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM3_MC1_BASE 0x51A0000ull\n#define HBM3_MC1_MAX_OFFSET 0x1000\n#define HBM3_MC1_SECTION 0xE800\n#define mmHBM3_MC1_SPECIAL_BASE 0x51A0E80ull\n#define HBM3_MC1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC1BIST0_BASE 0x51A1000ull\n#define HBM3_MC1BIST0_MAX_OFFSET 0x1000\n#define HBM3_MC1BIST0_SECTION 0xE800\n#define mmHBM3_MC1BIST0_SPECIAL_BASE 0x51A1E80ull\n#define HBM3_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC1BIST1_BASE 0x51A2000ull\n#define HBM3_MC1BIST1_MAX_OFFSET 0x1000\n#define HBM3_MC1BIST1_SECTION 0xE800\n#define mmHBM3_MC1BIST1_SPECIAL_BASE 0x51A2E80ull\n#define HBM3_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC1BIST2_BASE 0x51A3000ull\n#define HBM3_MC1BIST2_MAX_OFFSET 0x1000\n#define HBM3_MC1BIST2_SECTION 0xE800\n#define mmHBM3_MC1BIST2_SPECIAL_BASE 0x51A3E80ull\n#define HBM3_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC1BIST3_BASE 0x51A4000ull\n#define HBM3_MC1BIST3_MAX_OFFSET 0x1000\n#define HBM3_MC1BIST3_SECTION 0xE800\n#define mmHBM3_MC1BIST3_SPECIAL_BASE 0x51A4E80ull\n#define HBM3_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC1BIST4_BASE 0x51A5000ull\n#define HBM3_MC1BIST4_MAX_OFFSET 0x1000\n#define HBM3_MC1BIST4_SECTION 0xE800\n#define mmHBM3_MC1BIST4_SPECIAL_BASE 0x51A5E80ull\n#define HBM3_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC1BIST5_BASE 0x51A6000ull\n#define HBM3_MC1BIST5_MAX_OFFSET 0x1000\n#define HBM3_MC1BIST5_SECTION 0xE800\n#define mmHBM3_MC1BIST5_SPECIAL_BASE 0x51A6E80ull\n#define HBM3_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC1BIST6_BASE 0x51A7000ull\n#define HBM3_MC1BIST6_MAX_OFFSET 0x1000\n#define HBM3_MC1BIST6_SECTION 0xE800\n#define mmHBM3_MC1BIST6_SPECIAL_BASE 0x51A7E80ull\n#define HBM3_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC1BIST7_BASE 0x51A8000ull\n#define HBM3_MC1BIST7_MAX_OFFSET 0x1000\n#define HBM3_MC1BIST7_SECTION 0xE800\n#define mmHBM3_MC1BIST7_SPECIAL_BASE 0x51A8E80ull\n#define HBM3_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM3_MC1BIST8_MEM_BASE 0x51A9000ull\n#define HBM3_MC1BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM3_MC1BIST8_MEM_SECTION 0xE800\n#define mmHBM3_MC1BIST8_MEM_SPECIAL_BASE 0x51A9E80ull\n#define HBM3_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM3_MC1BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM3_PHY_BASE 0x51C0000ull\n#define HBM3_PHY_MAX_OFFSET 0x4000\n#define HBM3_PHY_SECTION 0x40000\n#define mmHBM4_MC0_BASE 0x5200000ull\n#define HBM4_MC0_MAX_OFFSET 0x1000\n#define HBM4_MC0_SECTION 0xE800\n#define mmHBM4_MC0_SPECIAL_BASE 0x5200E80ull\n#define HBM4_MC0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC0BIST0_BASE 0x5201000ull\n#define HBM4_MC0BIST0_MAX_OFFSET 0x1000\n#define HBM4_MC0BIST0_SECTION 0xE800\n#define mmHBM4_MC0BIST0_SPECIAL_BASE 0x5201E80ull\n#define HBM4_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC0BIST1_BASE 0x5202000ull\n#define HBM4_MC0BIST1_MAX_OFFSET 0x1000\n#define HBM4_MC0BIST1_SECTION 0xE800\n#define mmHBM4_MC0BIST1_SPECIAL_BASE 0x5202E80ull\n#define HBM4_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC0BIST2_BASE 0x5203000ull\n#define HBM4_MC0BIST2_MAX_OFFSET 0x1000\n#define HBM4_MC0BIST2_SECTION 0xE800\n#define mmHBM4_MC0BIST2_SPECIAL_BASE 0x5203E80ull\n#define HBM4_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC0BIST3_BASE 0x5204000ull\n#define HBM4_MC0BIST3_MAX_OFFSET 0x1000\n#define HBM4_MC0BIST3_SECTION 0xE800\n#define mmHBM4_MC0BIST3_SPECIAL_BASE 0x5204E80ull\n#define HBM4_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC0BIST4_BASE 0x5205000ull\n#define HBM4_MC0BIST4_MAX_OFFSET 0x1000\n#define HBM4_MC0BIST4_SECTION 0xE800\n#define mmHBM4_MC0BIST4_SPECIAL_BASE 0x5205E80ull\n#define HBM4_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC0BIST5_BASE 0x5206000ull\n#define HBM4_MC0BIST5_MAX_OFFSET 0x1000\n#define HBM4_MC0BIST5_SECTION 0xE800\n#define mmHBM4_MC0BIST5_SPECIAL_BASE 0x5206E80ull\n#define HBM4_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC0BIST6_BASE 0x5207000ull\n#define HBM4_MC0BIST6_MAX_OFFSET 0x1000\n#define HBM4_MC0BIST6_SECTION 0xE800\n#define mmHBM4_MC0BIST6_SPECIAL_BASE 0x5207E80ull\n#define HBM4_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC0BIST7_BASE 0x5208000ull\n#define HBM4_MC0BIST7_MAX_OFFSET 0x1000\n#define HBM4_MC0BIST7_SECTION 0xE800\n#define mmHBM4_MC0BIST7_SPECIAL_BASE 0x5208E80ull\n#define HBM4_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC0BIST8_MEM_BASE 0x5209000ull\n#define HBM4_MC0BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM4_MC0BIST8_MEM_SECTION 0xE800\n#define mmHBM4_MC0BIST8_MEM_SPECIAL_BASE 0x5209E80ull\n#define HBM4_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC0BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM4_MC1_BASE 0x5220000ull\n#define HBM4_MC1_MAX_OFFSET 0x1000\n#define HBM4_MC1_SECTION 0xE800\n#define mmHBM4_MC1_SPECIAL_BASE 0x5220E80ull\n#define HBM4_MC1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC1BIST0_BASE 0x5221000ull\n#define HBM4_MC1BIST0_MAX_OFFSET 0x1000\n#define HBM4_MC1BIST0_SECTION 0xE800\n#define mmHBM4_MC1BIST0_SPECIAL_BASE 0x5221E80ull\n#define HBM4_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC1BIST1_BASE 0x5222000ull\n#define HBM4_MC1BIST1_MAX_OFFSET 0x1000\n#define HBM4_MC1BIST1_SECTION 0xE800\n#define mmHBM4_MC1BIST1_SPECIAL_BASE 0x5222E80ull\n#define HBM4_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC1BIST2_BASE 0x5223000ull\n#define HBM4_MC1BIST2_MAX_OFFSET 0x1000\n#define HBM4_MC1BIST2_SECTION 0xE800\n#define mmHBM4_MC1BIST2_SPECIAL_BASE 0x5223E80ull\n#define HBM4_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC1BIST3_BASE 0x5224000ull\n#define HBM4_MC1BIST3_MAX_OFFSET 0x1000\n#define HBM4_MC1BIST3_SECTION 0xE800\n#define mmHBM4_MC1BIST3_SPECIAL_BASE 0x5224E80ull\n#define HBM4_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC1BIST4_BASE 0x5225000ull\n#define HBM4_MC1BIST4_MAX_OFFSET 0x1000\n#define HBM4_MC1BIST4_SECTION 0xE800\n#define mmHBM4_MC1BIST4_SPECIAL_BASE 0x5225E80ull\n#define HBM4_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC1BIST5_BASE 0x5226000ull\n#define HBM4_MC1BIST5_MAX_OFFSET 0x1000\n#define HBM4_MC1BIST5_SECTION 0xE800\n#define mmHBM4_MC1BIST5_SPECIAL_BASE 0x5226E80ull\n#define HBM4_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC1BIST6_BASE 0x5227000ull\n#define HBM4_MC1BIST6_MAX_OFFSET 0x1000\n#define HBM4_MC1BIST6_SECTION 0xE800\n#define mmHBM4_MC1BIST6_SPECIAL_BASE 0x5227E80ull\n#define HBM4_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC1BIST7_BASE 0x5228000ull\n#define HBM4_MC1BIST7_MAX_OFFSET 0x1000\n#define HBM4_MC1BIST7_SECTION 0xE800\n#define mmHBM4_MC1BIST7_SPECIAL_BASE 0x5228E80ull\n#define HBM4_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM4_MC1BIST8_MEM_BASE 0x5229000ull\n#define HBM4_MC1BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM4_MC1BIST8_MEM_SECTION 0xE800\n#define mmHBM4_MC1BIST8_MEM_SPECIAL_BASE 0x5229E80ull\n#define HBM4_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM4_MC1BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM4_PHY_BASE 0x5240000ull\n#define HBM4_PHY_MAX_OFFSET 0x4000\n#define HBM4_PHY_SECTION 0x40000\n#define mmHBM5_MC0_BASE 0x5280000ull\n#define HBM5_MC0_MAX_OFFSET 0x1000\n#define HBM5_MC0_SECTION 0xE800\n#define mmHBM5_MC0_SPECIAL_BASE 0x5280E80ull\n#define HBM5_MC0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC0BIST0_BASE 0x5281000ull\n#define HBM5_MC0BIST0_MAX_OFFSET 0x1000\n#define HBM5_MC0BIST0_SECTION 0xE800\n#define mmHBM5_MC0BIST0_SPECIAL_BASE 0x5281E80ull\n#define HBM5_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC0BIST1_BASE 0x5282000ull\n#define HBM5_MC0BIST1_MAX_OFFSET 0x1000\n#define HBM5_MC0BIST1_SECTION 0xE800\n#define mmHBM5_MC0BIST1_SPECIAL_BASE 0x5282E80ull\n#define HBM5_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC0BIST2_BASE 0x5283000ull\n#define HBM5_MC0BIST2_MAX_OFFSET 0x1000\n#define HBM5_MC0BIST2_SECTION 0xE800\n#define mmHBM5_MC0BIST2_SPECIAL_BASE 0x5283E80ull\n#define HBM5_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC0BIST3_BASE 0x5284000ull\n#define HBM5_MC0BIST3_MAX_OFFSET 0x1000\n#define HBM5_MC0BIST3_SECTION 0xE800\n#define mmHBM5_MC0BIST3_SPECIAL_BASE 0x5284E80ull\n#define HBM5_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC0BIST4_BASE 0x5285000ull\n#define HBM5_MC0BIST4_MAX_OFFSET 0x1000\n#define HBM5_MC0BIST4_SECTION 0xE800\n#define mmHBM5_MC0BIST4_SPECIAL_BASE 0x5285E80ull\n#define HBM5_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC0BIST5_BASE 0x5286000ull\n#define HBM5_MC0BIST5_MAX_OFFSET 0x1000\n#define HBM5_MC0BIST5_SECTION 0xE800\n#define mmHBM5_MC0BIST5_SPECIAL_BASE 0x5286E80ull\n#define HBM5_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC0BIST6_BASE 0x5287000ull\n#define HBM5_MC0BIST6_MAX_OFFSET 0x1000\n#define HBM5_MC0BIST6_SECTION 0xE800\n#define mmHBM5_MC0BIST6_SPECIAL_BASE 0x5287E80ull\n#define HBM5_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC0BIST7_BASE 0x5288000ull\n#define HBM5_MC0BIST7_MAX_OFFSET 0x1000\n#define HBM5_MC0BIST7_SECTION 0xE800\n#define mmHBM5_MC0BIST7_SPECIAL_BASE 0x5288E80ull\n#define HBM5_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC0BIST8_MEM_BASE 0x5289000ull\n#define HBM5_MC0BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM5_MC0BIST8_MEM_SECTION 0xE800\n#define mmHBM5_MC0BIST8_MEM_SPECIAL_BASE 0x5289E80ull\n#define HBM5_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC0BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM5_MC1_BASE 0x52A0000ull\n#define HBM5_MC1_MAX_OFFSET 0x1000\n#define HBM5_MC1_SECTION 0xE800\n#define mmHBM5_MC1_SPECIAL_BASE 0x52A0E80ull\n#define HBM5_MC1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC1BIST0_BASE 0x52A1000ull\n#define HBM5_MC1BIST0_MAX_OFFSET 0x1000\n#define HBM5_MC1BIST0_SECTION 0xE800\n#define mmHBM5_MC1BIST0_SPECIAL_BASE 0x52A1E80ull\n#define HBM5_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1BIST0_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC1BIST1_BASE 0x52A2000ull\n#define HBM5_MC1BIST1_MAX_OFFSET 0x1000\n#define HBM5_MC1BIST1_SECTION 0xE800\n#define mmHBM5_MC1BIST1_SPECIAL_BASE 0x52A2E80ull\n#define HBM5_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1BIST1_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC1BIST2_BASE 0x52A3000ull\n#define HBM5_MC1BIST2_MAX_OFFSET 0x1000\n#define HBM5_MC1BIST2_SECTION 0xE800\n#define mmHBM5_MC1BIST2_SPECIAL_BASE 0x52A3E80ull\n#define HBM5_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1BIST2_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC1BIST3_BASE 0x52A4000ull\n#define HBM5_MC1BIST3_MAX_OFFSET 0x1000\n#define HBM5_MC1BIST3_SECTION 0xE800\n#define mmHBM5_MC1BIST3_SPECIAL_BASE 0x52A4E80ull\n#define HBM5_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1BIST3_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC1BIST4_BASE 0x52A5000ull\n#define HBM5_MC1BIST4_MAX_OFFSET 0x1000\n#define HBM5_MC1BIST4_SECTION 0xE800\n#define mmHBM5_MC1BIST4_SPECIAL_BASE 0x52A5E80ull\n#define HBM5_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1BIST4_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC1BIST5_BASE 0x52A6000ull\n#define HBM5_MC1BIST5_MAX_OFFSET 0x1000\n#define HBM5_MC1BIST5_SECTION 0xE800\n#define mmHBM5_MC1BIST5_SPECIAL_BASE 0x52A6E80ull\n#define HBM5_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1BIST5_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC1BIST6_BASE 0x52A7000ull\n#define HBM5_MC1BIST6_MAX_OFFSET 0x1000\n#define HBM5_MC1BIST6_SECTION 0xE800\n#define mmHBM5_MC1BIST6_SPECIAL_BASE 0x52A7E80ull\n#define HBM5_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1BIST6_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC1BIST7_BASE 0x52A8000ull\n#define HBM5_MC1BIST7_MAX_OFFSET 0x1000\n#define HBM5_MC1BIST7_SECTION 0xE800\n#define mmHBM5_MC1BIST7_SPECIAL_BASE 0x52A8E80ull\n#define HBM5_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1BIST7_SPECIAL_SECTION 0x1800\n#define mmHBM5_MC1BIST8_MEM_BASE 0x52A9000ull\n#define HBM5_MC1BIST8_MEM_MAX_OFFSET 0x1000\n#define HBM5_MC1BIST8_MEM_SECTION 0xE800\n#define mmHBM5_MC1BIST8_MEM_SPECIAL_BASE 0x52A9E80ull\n#define HBM5_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800\n#define HBM5_MC1BIST8_MEM_SPECIAL_SECTION 0x16180\n#define mmHBM5_PHY_BASE 0x52C0000ull\n#define HBM5_PHY_MAX_OFFSET 0x4000\n#define HBM5_PHY_SECTION 0x140000\n#define mmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5400000ull\n#define NIC0_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5400080ull\n#define NIC0_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5400100ull\n#define NIC0_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5400180ull\n#define NIC0_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_0_SPECIAL_BASE 0x5400E80ull\n#define NIC0_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5401000ull\n#define NIC0_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5401080ull\n#define NIC0_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5401100ull\n#define NIC0_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5401180ull\n#define NIC0_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_1_SPECIAL_BASE 0x5401E80ull\n#define NIC0_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5402000ull\n#define NIC0_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5402080ull\n#define NIC0_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5402100ull\n#define NIC0_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5402180ull\n#define NIC0_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_2_SPECIAL_BASE 0x5402E80ull\n#define NIC0_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5403000ull\n#define NIC0_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5403080ull\n#define NIC0_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5403100ull\n#define NIC0_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5403180ull\n#define NIC0_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_3_SPECIAL_BASE 0x5403E80ull\n#define NIC0_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5404000ull\n#define NIC0_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5404080ull\n#define NIC0_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5404100ull\n#define NIC0_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5404180ull\n#define NIC0_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_4_SPECIAL_BASE 0x5404E80ull\n#define NIC0_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5405000ull\n#define NIC0_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5405080ull\n#define NIC0_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5405100ull\n#define NIC0_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5405180ull\n#define NIC0_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_5_SPECIAL_BASE 0x5405E80ull\n#define NIC0_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5406000ull\n#define NIC0_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5406080ull\n#define NIC0_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5406100ull\n#define NIC0_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5406180ull\n#define NIC0_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_6_SPECIAL_BASE 0x5406E80ull\n#define NIC0_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5407000ull\n#define NIC0_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5407080ull\n#define NIC0_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5407100ull\n#define NIC0_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5407180ull\n#define NIC0_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_7_SPECIAL_BASE 0x5407E80ull\n#define NIC0_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5408000ull\n#define NIC0_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5408080ull\n#define NIC0_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5408100ull\n#define NIC0_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5408180ull\n#define NIC0_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_8_SPECIAL_BASE 0x5408E80ull\n#define NIC0_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5409000ull\n#define NIC0_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5409080ull\n#define NIC0_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5409100ull\n#define NIC0_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5409180ull\n#define NIC0_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_9_SPECIAL_BASE 0x5409E80ull\n#define NIC0_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_10_UNSECURE_DOORBELL0_BASE 0x540A000ull\n#define NIC0_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_10_UNSECURE_DOORBELL1_BASE 0x540A080ull\n#define NIC0_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x540A100ull\n#define NIC0_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x540A180ull\n#define NIC0_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_10_SPECIAL_BASE 0x540AE80ull\n#define NIC0_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_11_UNSECURE_DOORBELL0_BASE 0x540B000ull\n#define NIC0_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_11_UNSECURE_DOORBELL1_BASE 0x540B080ull\n#define NIC0_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x540B100ull\n#define NIC0_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x540B180ull\n#define NIC0_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_11_SPECIAL_BASE 0x540BE80ull\n#define NIC0_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_12_UNSECURE_DOORBELL0_BASE 0x540C000ull\n#define NIC0_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_12_UNSECURE_DOORBELL1_BASE 0x540C080ull\n#define NIC0_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x540C100ull\n#define NIC0_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x540C180ull\n#define NIC0_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_12_SPECIAL_BASE 0x540CE80ull\n#define NIC0_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_13_UNSECURE_DOORBELL0_BASE 0x540D000ull\n#define NIC0_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_13_UNSECURE_DOORBELL1_BASE 0x540D080ull\n#define NIC0_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x540D100ull\n#define NIC0_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x540D180ull\n#define NIC0_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_13_SPECIAL_BASE 0x540DE80ull\n#define NIC0_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR0_14_UNSECURE_DOORBELL0_BASE 0x540E000ull\n#define NIC0_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR0_14_UNSECURE_DOORBELL1_BASE 0x540E080ull\n#define NIC0_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x540E100ull\n#define NIC0_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x540E180ull\n#define NIC0_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR0_14_SPECIAL_BASE 0x540EE80ull\n#define NIC0_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC0_QM_DCCM0_BASE 0x5410000ull\n#define NIC0_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC0_QM_DCCM0_SECTION 0x8000\n#define mmNIC0_QM_ARC_AUX0_BASE 0x5418000ull\n#define NIC0_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC0_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC0_QM_ARC_AUX0_SPECIAL_BASE 0x5418E80ull\n#define NIC0_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC0_QM0_BASE 0x541A000ull\n#define NIC0_QM0_MAX_OFFSET 0x1000\n#define NIC0_QM0_SECTION 0x9000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x541A900ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x541A908ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x541A910ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x541A918ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x541A920ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x541A928ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x541A930ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x541A938ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x541A940ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x541A948ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x541A950ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x541A958ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x541A960ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x541A968ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x541A970ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x541A978ull\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC0_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC0_QM0_AXUSER_SECURED_BASE 0x541AB00ull\n#define NIC0_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC0_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC0_QM0_AXUSER_NONSECURED_BASE 0x541AB80ull\n#define NIC0_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC0_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC0_QM0_DBG_HBW_BASE 0x541AC00ull\n#define NIC0_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC0_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC0_QM0_DBG_LBW_BASE 0x541AC80ull\n#define NIC0_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC0_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC0_QM0_CGM_BASE 0x541AD80ull\n#define NIC0_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC0_QM0_CGM_SECTION 0x1000\n#define mmNIC0_QM0_SPECIAL_BASE 0x541AE80ull\n#define NIC0_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC0_QPC0_BASE 0x541F000ull\n#define NIC0_QPC0_MAX_OFFSET 0x1000\n#define NIC0_QPC0_SECTION 0x7200\n#define mmNIC0_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x541F720ull\n#define NIC0_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x541F728ull\n#define NIC0_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x541F730ull\n#define NIC0_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x541F738ull\n#define NIC0_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x541F740ull\n#define NIC0_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x541F748ull\n#define NIC0_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x541F750ull\n#define NIC0_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x541F758ull\n#define NIC0_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x541F760ull\n#define NIC0_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x541F768ull\n#define NIC0_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x541F770ull\n#define NIC0_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x541F778ull\n#define NIC0_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x541F780ull\n#define NIC0_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x541F788ull\n#define NIC0_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x541F790ull\n#define NIC0_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x541F798ull\n#define NIC0_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x541F7A0ull\n#define NIC0_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x541F7A8ull\n#define NIC0_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x541F7B0ull\n#define NIC0_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x541F7B8ull\n#define NIC0_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x541F7C0ull\n#define NIC0_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x541F7C8ull\n#define NIC0_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x541F7D0ull\n#define NIC0_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x541F7D8ull\n#define NIC0_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x541F7E0ull\n#define NIC0_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x541F7E8ull\n#define NIC0_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x541F7F0ull\n#define NIC0_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x541F7F8ull\n#define NIC0_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x541F800ull\n#define NIC0_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x541F808ull\n#define NIC0_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x541F810ull\n#define NIC0_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x541F818ull\n#define NIC0_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC0_QPC0_AXUSER_CONG_QUE_BASE 0x541FB80ull\n#define NIC0_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC0_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC0_QPC0_AXUSER_RXWQE_BASE 0x541FBE0ull\n#define NIC0_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC0_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC0_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x541FC40ull\n#define NIC0_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC0_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC0_QPC0_AXUSER_DB_FIFO_BASE 0x541FCA0ull\n#define NIC0_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC0_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x541FD00ull\n#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC0_QPC0_AXUSER_ERR_FIFO_BASE 0x541FD60ull\n#define NIC0_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC0_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC0_QPC0_AXUSER_QPC_RESP_BASE 0x541FDC0ull\n#define NIC0_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC0_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC0_QPC0_AXUSER_QPC_REQ_BASE 0x541FE20ull\n#define NIC0_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC0_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC0_QPC0_SPECIAL_BASE 0x541FE80ull\n#define NIC0_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_0_UNSECURE_DOORBELL0_BASE 0x5420000ull\n#define NIC0_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_0_UNSECURE_DOORBELL1_BASE 0x5420080ull\n#define NIC0_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x5420100ull\n#define NIC0_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x5420180ull\n#define NIC0_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_0_SPECIAL_BASE 0x5420E80ull\n#define NIC0_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_1_UNSECURE_DOORBELL0_BASE 0x5421000ull\n#define NIC0_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_1_UNSECURE_DOORBELL1_BASE 0x5421080ull\n#define NIC0_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x5421100ull\n#define NIC0_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x5421180ull\n#define NIC0_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_1_SPECIAL_BASE 0x5421E80ull\n#define NIC0_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_2_UNSECURE_DOORBELL0_BASE 0x5422000ull\n#define NIC0_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_2_UNSECURE_DOORBELL1_BASE 0x5422080ull\n#define NIC0_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x5422100ull\n#define NIC0_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x5422180ull\n#define NIC0_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_2_SPECIAL_BASE 0x5422E80ull\n#define NIC0_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_3_UNSECURE_DOORBELL0_BASE 0x5423000ull\n#define NIC0_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_3_UNSECURE_DOORBELL1_BASE 0x5423080ull\n#define NIC0_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x5423100ull\n#define NIC0_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x5423180ull\n#define NIC0_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_3_SPECIAL_BASE 0x5423E80ull\n#define NIC0_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_4_UNSECURE_DOORBELL0_BASE 0x5424000ull\n#define NIC0_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_4_UNSECURE_DOORBELL1_BASE 0x5424080ull\n#define NIC0_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x5424100ull\n#define NIC0_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x5424180ull\n#define NIC0_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_4_SPECIAL_BASE 0x5424E80ull\n#define NIC0_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_5_UNSECURE_DOORBELL0_BASE 0x5425000ull\n#define NIC0_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_5_UNSECURE_DOORBELL1_BASE 0x5425080ull\n#define NIC0_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x5425100ull\n#define NIC0_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x5425180ull\n#define NIC0_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_5_SPECIAL_BASE 0x5425E80ull\n#define NIC0_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_6_UNSECURE_DOORBELL0_BASE 0x5426000ull\n#define NIC0_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_6_UNSECURE_DOORBELL1_BASE 0x5426080ull\n#define NIC0_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x5426100ull\n#define NIC0_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x5426180ull\n#define NIC0_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_6_SPECIAL_BASE 0x5426E80ull\n#define NIC0_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_7_UNSECURE_DOORBELL0_BASE 0x5427000ull\n#define NIC0_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_7_UNSECURE_DOORBELL1_BASE 0x5427080ull\n#define NIC0_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x5427100ull\n#define NIC0_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x5427180ull\n#define NIC0_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_7_SPECIAL_BASE 0x5427E80ull\n#define NIC0_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_8_UNSECURE_DOORBELL0_BASE 0x5428000ull\n#define NIC0_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_8_UNSECURE_DOORBELL1_BASE 0x5428080ull\n#define NIC0_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x5428100ull\n#define NIC0_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x5428180ull\n#define NIC0_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_8_SPECIAL_BASE 0x5428E80ull\n#define NIC0_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_9_UNSECURE_DOORBELL0_BASE 0x5429000ull\n#define NIC0_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_9_UNSECURE_DOORBELL1_BASE 0x5429080ull\n#define NIC0_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x5429100ull\n#define NIC0_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x5429180ull\n#define NIC0_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_9_SPECIAL_BASE 0x5429E80ull\n#define NIC0_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_10_UNSECURE_DOORBELL0_BASE 0x542A000ull\n#define NIC0_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_10_UNSECURE_DOORBELL1_BASE 0x542A080ull\n#define NIC0_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x542A100ull\n#define NIC0_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x542A180ull\n#define NIC0_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_10_SPECIAL_BASE 0x542AE80ull\n#define NIC0_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_11_UNSECURE_DOORBELL0_BASE 0x542B000ull\n#define NIC0_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_11_UNSECURE_DOORBELL1_BASE 0x542B080ull\n#define NIC0_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x542B100ull\n#define NIC0_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x542B180ull\n#define NIC0_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_11_SPECIAL_BASE 0x542BE80ull\n#define NIC0_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_12_UNSECURE_DOORBELL0_BASE 0x542C000ull\n#define NIC0_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_12_UNSECURE_DOORBELL1_BASE 0x542C080ull\n#define NIC0_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x542C100ull\n#define NIC0_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x542C180ull\n#define NIC0_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_12_SPECIAL_BASE 0x542CE80ull\n#define NIC0_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_13_UNSECURE_DOORBELL0_BASE 0x542D000ull\n#define NIC0_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_13_UNSECURE_DOORBELL1_BASE 0x542D080ull\n#define NIC0_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x542D100ull\n#define NIC0_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x542D180ull\n#define NIC0_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_13_SPECIAL_BASE 0x542DE80ull\n#define NIC0_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC0_UMR1_14_UNSECURE_DOORBELL0_BASE 0x542E000ull\n#define NIC0_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC0_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC0_UMR1_14_UNSECURE_DOORBELL1_BASE 0x542E080ull\n#define NIC0_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC0_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC0_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x542E100ull\n#define NIC0_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC0_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC0_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x542E180ull\n#define NIC0_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC0_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC0_UMR1_14_SPECIAL_BASE 0x542EE80ull\n#define NIC0_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC0_QM_DCCM1_BASE 0x5430000ull\n#define NIC0_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC0_QM_DCCM1_SECTION 0x8000\n#define mmNIC0_QM_ARC_AUX1_BASE 0x5438000ull\n#define NIC0_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC0_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC0_QM_ARC_AUX1_SPECIAL_BASE 0x5438E80ull\n#define NIC0_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC0_QM1_BASE 0x543A000ull\n#define NIC0_QM1_MAX_OFFSET 0x1000\n#define NIC0_QM1_SECTION 0x9000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x543A900ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x543A908ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x543A910ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x543A918ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x543A920ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x543A928ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x543A930ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x543A938ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x543A940ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x543A948ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x543A950ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x543A958ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x543A960ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x543A968ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x543A970ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x543A978ull\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC0_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC0_QM1_AXUSER_SECURED_BASE 0x543AB00ull\n#define NIC0_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC0_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC0_QM1_AXUSER_NONSECURED_BASE 0x543AB80ull\n#define NIC0_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC0_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC0_QM1_DBG_HBW_BASE 0x543AC00ull\n#define NIC0_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC0_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC0_QM1_DBG_LBW_BASE 0x543AC80ull\n#define NIC0_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC0_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC0_QM1_CGM_BASE 0x543AD80ull\n#define NIC0_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC0_QM1_CGM_SECTION 0x1000\n#define mmNIC0_QM1_SPECIAL_BASE 0x543AE80ull\n#define NIC0_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC0_QPC1_BASE 0x543F000ull\n#define NIC0_QPC1_MAX_OFFSET 0x1000\n#define NIC0_QPC1_SECTION 0x7200\n#define mmNIC0_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x543F720ull\n#define NIC0_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x543F728ull\n#define NIC0_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x543F730ull\n#define NIC0_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x543F738ull\n#define NIC0_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x543F740ull\n#define NIC0_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x543F748ull\n#define NIC0_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x543F750ull\n#define NIC0_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x543F758ull\n#define NIC0_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x543F760ull\n#define NIC0_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x543F768ull\n#define NIC0_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x543F770ull\n#define NIC0_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x543F778ull\n#define NIC0_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x543F780ull\n#define NIC0_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x543F788ull\n#define NIC0_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x543F790ull\n#define NIC0_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x543F798ull\n#define NIC0_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x543F7A0ull\n#define NIC0_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x543F7A8ull\n#define NIC0_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x543F7B0ull\n#define NIC0_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x543F7B8ull\n#define NIC0_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x543F7C0ull\n#define NIC0_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x543F7C8ull\n#define NIC0_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x543F7D0ull\n#define NIC0_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x543F7D8ull\n#define NIC0_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x543F7E0ull\n#define NIC0_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x543F7E8ull\n#define NIC0_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x543F7F0ull\n#define NIC0_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x543F7F8ull\n#define NIC0_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x543F800ull\n#define NIC0_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x543F808ull\n#define NIC0_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x543F810ull\n#define NIC0_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC0_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x543F818ull\n#define NIC0_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC0_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC0_QPC1_AXUSER_CONG_QUE_BASE 0x543FB80ull\n#define NIC0_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC0_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC0_QPC1_AXUSER_RXWQE_BASE 0x543FBE0ull\n#define NIC0_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC0_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC0_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x543FC40ull\n#define NIC0_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC0_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC0_QPC1_AXUSER_DB_FIFO_BASE 0x543FCA0ull\n#define NIC0_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC0_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC0_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x543FD00ull\n#define NIC0_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC0_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC0_QPC1_AXUSER_ERR_FIFO_BASE 0x543FD60ull\n#define NIC0_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC0_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC0_QPC1_AXUSER_QPC_RESP_BASE 0x543FDC0ull\n#define NIC0_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC0_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC0_QPC1_AXUSER_QPC_REQ_BASE 0x543FE20ull\n#define NIC0_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC0_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC0_QPC1_SPECIAL_BASE 0x543FE80ull\n#define NIC0_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC0_TMR_BASE 0x5448000ull\n#define NIC0_TMR_MAX_OFFSET 0x1000\n#define NIC0_TMR_SECTION 0xD600\n#define mmNIC0_TMR_AXUSER_TMR_FREE_LIST_BASE 0x5448D60ull\n#define NIC0_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC0_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC0_TMR_AXUSER_TMR_FIFO_BASE 0x5448DC0ull\n#define NIC0_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC0_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC0_TMR_AXUSER_TMR_FSM_BASE 0x5448E20ull\n#define NIC0_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC0_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC0_TMR_SPECIAL_BASE 0x5448E80ull\n#define NIC0_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC0_RXB_CORE_BASE 0x5449000ull\n#define NIC0_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC0_RXB_CORE_SECTION 0x6100\n#define mmNIC0_RXB_CORE_SCT_AWUSER_BASE 0x5449610ull\n#define NIC0_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC0_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC0_RXB_CORE_SPECIAL_BASE 0x5449E80ull\n#define NIC0_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC0_RXE0_BASE 0x544A000ull\n#define NIC0_RXE0_MAX_OFFSET 0x1000\n#define NIC0_RXE0_SECTION 0x9000\n#define mmNIC0_RXE0_WQE_ARUSER_BASE 0x544A900ull\n#define NIC0_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC0_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC0_RXE0_SPECIAL_BASE 0x544AE80ull\n#define NIC0_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC0_RXE1_BASE 0x544B000ull\n#define NIC0_RXE1_MAX_OFFSET 0x1000\n#define NIC0_RXE1_SECTION 0x9000\n#define mmNIC0_RXE1_WQE_ARUSER_BASE 0x544B900ull\n#define NIC0_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC0_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC0_RXE1_SPECIAL_BASE 0x544BE80ull\n#define NIC0_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ0_BASE 0x544C000ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ1_BASE 0x544C050ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ2_BASE 0x544C0A0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ3_BASE 0x544C0F0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ4_BASE 0x544C140ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ5_BASE 0x544C190ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ6_BASE 0x544C1E0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ7_BASE 0x544C230ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ8_BASE 0x544C280ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ9_BASE 0x544C2D0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ10_BASE 0x544C320ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ11_BASE 0x544C370ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ12_BASE 0x544C3C0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ13_BASE 0x544C410ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ14_BASE 0x544C460ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ15_BASE 0x544C4B0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ16_BASE 0x544C500ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ17_BASE 0x544C550ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ18_BASE 0x544C5A0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ19_BASE 0x544C5F0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ20_BASE 0x544C640ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ21_BASE 0x544C690ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ22_BASE 0x544C6E0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ23_BASE 0x544C730ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ24_BASE 0x544C780ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ25_BASE 0x544C7D0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ26_BASE 0x544C820ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ27_BASE 0x544C870ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ28_BASE 0x544C8C0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ29_BASE 0x544C910ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ30_BASE 0x544C960ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC0_RXE0_AXUSER_AXUSER_CQ31_BASE 0x544C9B0ull\n#define NIC0_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC0_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC0_RXE0_AXUSER_SPECIAL_BASE 0x544CE80ull\n#define NIC0_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ0_BASE 0x544D000ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ1_BASE 0x544D050ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ2_BASE 0x544D0A0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ3_BASE 0x544D0F0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ4_BASE 0x544D140ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ5_BASE 0x544D190ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ6_BASE 0x544D1E0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ7_BASE 0x544D230ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ8_BASE 0x544D280ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ9_BASE 0x544D2D0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ10_BASE 0x544D320ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ11_BASE 0x544D370ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ12_BASE 0x544D3C0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ13_BASE 0x544D410ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ14_BASE 0x544D460ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ15_BASE 0x544D4B0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ16_BASE 0x544D500ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ17_BASE 0x544D550ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ18_BASE 0x544D5A0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ19_BASE 0x544D5F0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ20_BASE 0x544D640ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ21_BASE 0x544D690ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ22_BASE 0x544D6E0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ23_BASE 0x544D730ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ24_BASE 0x544D780ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ25_BASE 0x544D7D0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ26_BASE 0x544D820ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ27_BASE 0x544D870ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ28_BASE 0x544D8C0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ29_BASE 0x544D910ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ30_BASE 0x544D960ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC0_RXE1_AXUSER_AXUSER_CQ31_BASE 0x544D9B0ull\n#define NIC0_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC0_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC0_RXE1_AXUSER_SPECIAL_BASE 0x544DE80ull\n#define NIC0_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC0_TXS0_BASE 0x5450000ull\n#define NIC0_TXS0_MAX_OFFSET 0x1000\n#define NIC0_TXS0_SECTION 0xE800\n#define mmNIC0_TXS0_SPECIAL_BASE 0x5450E80ull\n#define NIC0_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC0_TXS1_BASE 0x5451000ull\n#define NIC0_TXS1_MAX_OFFSET 0x1000\n#define NIC0_TXS1_SECTION 0xE800\n#define mmNIC0_TXS1_SPECIAL_BASE 0x5451E80ull\n#define NIC0_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC0_TXE0_BASE 0x5452000ull\n#define NIC0_TXE0_MAX_OFFSET 0x1000\n#define NIC0_TXE0_SECTION 0xE800\n#define mmNIC0_TXE0_SPECIAL_BASE 0x5452E80ull\n#define NIC0_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC0_TXE1_BASE 0x5453000ull\n#define NIC0_TXE1_MAX_OFFSET 0x1000\n#define NIC0_TXE1_SECTION 0xE800\n#define mmNIC0_TXE1_SPECIAL_BASE 0x5453E80ull\n#define NIC0_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC0_TXB_BASE 0x5454000ull\n#define NIC0_TXB_MAX_OFFSET 0x1000\n#define NIC0_TXB_SECTION 0xE800\n#define mmNIC0_TXB_SPECIAL_BASE 0x5454E80ull\n#define NIC0_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC0_MSTR_IF_RR_SHRD_HBW_BASE 0x5455000ull\n#define NIC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC0_MSTR_IF_RR_PRVT_HBW_BASE 0x5455200ull\n#define NIC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC0_MSTR_IF_RR_SHRD_LBW_BASE 0x5455400ull\n#define NIC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC0_MSTR_IF_RR_PRVT_LBW_BASE 0x5455600ull\n#define NIC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC0_MSTR_IF_E2E_CRDT_BASE 0x5455800ull\n#define NIC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC0_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC0_MSTR_IF_AXUSER_BASE 0x5455A80ull\n#define NIC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC0_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC0_MSTR_IF_DBG_HBW_BASE 0x5455B00ull\n#define NIC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC0_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC0_MSTR_IF_DBG_LBW_BASE 0x5455B80ull\n#define NIC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC0_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC0_MSTR_IF_CORE_HBW_BASE 0x5455C00ull\n#define NIC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC0_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC0_MSTR_IF_CORE_LBW_BASE 0x5455D80ull\n#define NIC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC0_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC0_MSTR_IF_SPECIAL_BASE 0x5455E80ull\n#define NIC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC0_TX_AXUSER_BASE 0x5456000ull\n#define NIC0_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC0_TX_AXUSER_SECTION 0x2000\n#define mmNIC0_SERDES0_BASE 0x5458000ull\n#define NIC0_SERDES0_MAX_OFFSET 0x3E40\n#define NIC0_SERDES0_SECTION 0x4000\n#define mmNIC0_SERDES1_BASE 0x545C000ull\n#define NIC0_SERDES1_MAX_OFFSET 0x3E40\n#define NIC0_SERDES1_SECTION 0x4000\n#define mmNIC0_PHY_BASE 0x5460000ull\n#define NIC0_PHY_MAX_OFFSET 0x1000\n#define NIC0_PHY_SECTION 0xE800\n#define mmNIC0_PHY_SPECIAL_BASE 0x5460E80ull\n#define NIC0_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC0_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT0_MAC_AUX_BASE 0x5468000ull\n#define PRT0_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT0_MAC_AUX_SECTION 0xE800\n#define mmPRT0_MAC_AUX_SPECIAL_BASE 0x5468E80ull\n#define PRT0_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT0_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT0_MAC_CORE_BASE 0x5469000ull\n#define PRT0_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT0_MAC_CORE_SECTION 0xE800\n#define mmPRT0_MAC_CORE_SPECIAL_BASE 0x5469E80ull\n#define PRT0_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT0_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC0_MAC_RS_FEC_BASE 0x546A000ull\n#define NIC0_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC0_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC0_MAC_GLOB_STAT_CONTROL_REG_BASE 0x546B000ull\n#define NIC0_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC0_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC0_MAC_GLOB_STAT_RX0_BASE 0x546B100ull\n#define NIC0_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC0_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC0_MAC_GLOB_STAT_RX1_BASE 0x546B18Cull\n#define NIC0_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC0_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC0_MAC_GLOB_STAT_RX2_BASE 0x546B218ull\n#define NIC0_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC0_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC0_MAC_GLOB_STAT_RX3_BASE 0x546B2A4ull\n#define NIC0_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC0_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC0_MAC_GLOB_STAT_TX0_BASE 0x546B330ull\n#define NIC0_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC0_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC0_MAC_GLOB_STAT_TX1_BASE 0x546B398ull\n#define NIC0_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC0_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC0_MAC_GLOB_STAT_TX2_BASE 0x546B400ull\n#define NIC0_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC0_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC0_MAC_GLOB_STAT_TX3_BASE 0x546B468ull\n#define NIC0_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC0_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC0_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x546B800ull\n#define NIC0_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC0_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC0_MAC_CH0_MAC_PCS_BASE 0x546C000ull\n#define NIC0_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC0_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC0_MAC_CH0_MAC_128_BASE 0x546C400ull\n#define NIC0_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC0_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC0_MAC_CH0_MAC_AN_BASE 0x546C800ull\n#define NIC0_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC0_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC0_MAC_CH1_MAC_PCS_BASE 0x546D000ull\n#define NIC0_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC0_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC0_MAC_CH1_MAC_128_BASE 0x546D400ull\n#define NIC0_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC0_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC0_MAC_CH1_MAC_AN_BASE 0x546D800ull\n#define NIC0_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC0_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC0_MAC_CH2_MAC_PCS_BASE 0x546E000ull\n#define NIC0_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC0_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC0_MAC_CH2_MAC_128_BASE 0x546E400ull\n#define NIC0_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC0_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC0_MAC_CH2_MAC_AN_BASE 0x546E800ull\n#define NIC0_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC0_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC0_MAC_CH3_MAC_PCS_BASE 0x546F000ull\n#define NIC0_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC0_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC0_MAC_CH3_MAC_128_BASE 0x546F400ull\n#define NIC0_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC0_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC0_MAC_CH3_MAC_AN_BASE 0x546F800ull\n#define NIC0_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC0_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC1_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5480000ull\n#define NIC1_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5480080ull\n#define NIC1_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5480100ull\n#define NIC1_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5480180ull\n#define NIC1_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_0_SPECIAL_BASE 0x5480E80ull\n#define NIC1_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5481000ull\n#define NIC1_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5481080ull\n#define NIC1_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5481100ull\n#define NIC1_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5481180ull\n#define NIC1_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_1_SPECIAL_BASE 0x5481E80ull\n#define NIC1_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5482000ull\n#define NIC1_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5482080ull\n#define NIC1_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5482100ull\n#define NIC1_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5482180ull\n#define NIC1_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_2_SPECIAL_BASE 0x5482E80ull\n#define NIC1_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5483000ull\n#define NIC1_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5483080ull\n#define NIC1_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5483100ull\n#define NIC1_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5483180ull\n#define NIC1_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_3_SPECIAL_BASE 0x5483E80ull\n#define NIC1_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5484000ull\n#define NIC1_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5484080ull\n#define NIC1_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5484100ull\n#define NIC1_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5484180ull\n#define NIC1_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_4_SPECIAL_BASE 0x5484E80ull\n#define NIC1_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5485000ull\n#define NIC1_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5485080ull\n#define NIC1_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5485100ull\n#define NIC1_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5485180ull\n#define NIC1_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_5_SPECIAL_BASE 0x5485E80ull\n#define NIC1_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5486000ull\n#define NIC1_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5486080ull\n#define NIC1_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5486100ull\n#define NIC1_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5486180ull\n#define NIC1_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_6_SPECIAL_BASE 0x5486E80ull\n#define NIC1_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5487000ull\n#define NIC1_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5487080ull\n#define NIC1_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5487100ull\n#define NIC1_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5487180ull\n#define NIC1_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_7_SPECIAL_BASE 0x5487E80ull\n#define NIC1_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5488000ull\n#define NIC1_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5488080ull\n#define NIC1_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5488100ull\n#define NIC1_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5488180ull\n#define NIC1_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_8_SPECIAL_BASE 0x5488E80ull\n#define NIC1_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5489000ull\n#define NIC1_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5489080ull\n#define NIC1_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5489100ull\n#define NIC1_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5489180ull\n#define NIC1_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_9_SPECIAL_BASE 0x5489E80ull\n#define NIC1_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_10_UNSECURE_DOORBELL0_BASE 0x548A000ull\n#define NIC1_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_10_UNSECURE_DOORBELL1_BASE 0x548A080ull\n#define NIC1_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x548A100ull\n#define NIC1_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x548A180ull\n#define NIC1_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_10_SPECIAL_BASE 0x548AE80ull\n#define NIC1_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_11_UNSECURE_DOORBELL0_BASE 0x548B000ull\n#define NIC1_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_11_UNSECURE_DOORBELL1_BASE 0x548B080ull\n#define NIC1_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x548B100ull\n#define NIC1_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x548B180ull\n#define NIC1_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_11_SPECIAL_BASE 0x548BE80ull\n#define NIC1_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_12_UNSECURE_DOORBELL0_BASE 0x548C000ull\n#define NIC1_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_12_UNSECURE_DOORBELL1_BASE 0x548C080ull\n#define NIC1_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x548C100ull\n#define NIC1_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x548C180ull\n#define NIC1_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_12_SPECIAL_BASE 0x548CE80ull\n#define NIC1_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_13_UNSECURE_DOORBELL0_BASE 0x548D000ull\n#define NIC1_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_13_UNSECURE_DOORBELL1_BASE 0x548D080ull\n#define NIC1_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x548D100ull\n#define NIC1_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x548D180ull\n#define NIC1_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_13_SPECIAL_BASE 0x548DE80ull\n#define NIC1_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR0_14_UNSECURE_DOORBELL0_BASE 0x548E000ull\n#define NIC1_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR0_14_UNSECURE_DOORBELL1_BASE 0x548E080ull\n#define NIC1_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x548E100ull\n#define NIC1_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x548E180ull\n#define NIC1_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR0_14_SPECIAL_BASE 0x548EE80ull\n#define NIC1_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC1_QM_DCCM0_BASE 0x5490000ull\n#define NIC1_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC1_QM_DCCM0_SECTION 0x8000\n#define mmNIC1_QM_ARC_AUX0_BASE 0x5498000ull\n#define NIC1_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC1_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC1_QM_ARC_AUX0_SPECIAL_BASE 0x5498E80ull\n#define NIC1_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC1_QM0_BASE 0x549A000ull\n#define NIC1_QM0_MAX_OFFSET 0x1000\n#define NIC1_QM0_SECTION 0x9000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x549A900ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x549A908ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x549A910ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x549A918ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x549A920ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x549A928ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x549A930ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x549A938ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x549A940ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x549A948ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x549A950ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x549A958ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x549A960ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x549A968ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x549A970ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x549A978ull\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC1_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC1_QM0_AXUSER_SECURED_BASE 0x549AB00ull\n#define NIC1_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC1_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC1_QM0_AXUSER_NONSECURED_BASE 0x549AB80ull\n#define NIC1_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC1_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC1_QM0_DBG_HBW_BASE 0x549AC00ull\n#define NIC1_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC1_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC1_QM0_DBG_LBW_BASE 0x549AC80ull\n#define NIC1_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC1_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC1_QM0_CGM_BASE 0x549AD80ull\n#define NIC1_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC1_QM0_CGM_SECTION 0x1000\n#define mmNIC1_QM0_SPECIAL_BASE 0x549AE80ull\n#define NIC1_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC1_QPC0_BASE 0x549F000ull\n#define NIC1_QPC0_MAX_OFFSET 0x1000\n#define NIC1_QPC0_SECTION 0x7200\n#define mmNIC1_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x549F720ull\n#define NIC1_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x549F728ull\n#define NIC1_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x549F730ull\n#define NIC1_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x549F738ull\n#define NIC1_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x549F740ull\n#define NIC1_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x549F748ull\n#define NIC1_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x549F750ull\n#define NIC1_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x549F758ull\n#define NIC1_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x549F760ull\n#define NIC1_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x549F768ull\n#define NIC1_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x549F770ull\n#define NIC1_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x549F778ull\n#define NIC1_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x549F780ull\n#define NIC1_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x549F788ull\n#define NIC1_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x549F790ull\n#define NIC1_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x549F798ull\n#define NIC1_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x549F7A0ull\n#define NIC1_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x549F7A8ull\n#define NIC1_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x549F7B0ull\n#define NIC1_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x549F7B8ull\n#define NIC1_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x549F7C0ull\n#define NIC1_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x549F7C8ull\n#define NIC1_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x549F7D0ull\n#define NIC1_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x549F7D8ull\n#define NIC1_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x549F7E0ull\n#define NIC1_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x549F7E8ull\n#define NIC1_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x549F7F0ull\n#define NIC1_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x549F7F8ull\n#define NIC1_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x549F800ull\n#define NIC1_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x549F808ull\n#define NIC1_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x549F810ull\n#define NIC1_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x549F818ull\n#define NIC1_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC1_QPC0_AXUSER_CONG_QUE_BASE 0x549FB80ull\n#define NIC1_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC1_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC1_QPC0_AXUSER_RXWQE_BASE 0x549FBE0ull\n#define NIC1_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC1_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC1_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x549FC40ull\n#define NIC1_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC1_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC1_QPC0_AXUSER_DB_FIFO_BASE 0x549FCA0ull\n#define NIC1_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC1_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC1_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x549FD00ull\n#define NIC1_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC1_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC1_QPC0_AXUSER_ERR_FIFO_BASE 0x549FD60ull\n#define NIC1_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC1_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC1_QPC0_AXUSER_QPC_RESP_BASE 0x549FDC0ull\n#define NIC1_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC1_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC1_QPC0_AXUSER_QPC_REQ_BASE 0x549FE20ull\n#define NIC1_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC1_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC1_QPC0_SPECIAL_BASE 0x549FE80ull\n#define NIC1_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_0_UNSECURE_DOORBELL0_BASE 0x54A0000ull\n#define NIC1_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_0_UNSECURE_DOORBELL1_BASE 0x54A0080ull\n#define NIC1_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x54A0100ull\n#define NIC1_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x54A0180ull\n#define NIC1_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_0_SPECIAL_BASE 0x54A0E80ull\n#define NIC1_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_1_UNSECURE_DOORBELL0_BASE 0x54A1000ull\n#define NIC1_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_1_UNSECURE_DOORBELL1_BASE 0x54A1080ull\n#define NIC1_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x54A1100ull\n#define NIC1_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x54A1180ull\n#define NIC1_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_1_SPECIAL_BASE 0x54A1E80ull\n#define NIC1_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_2_UNSECURE_DOORBELL0_BASE 0x54A2000ull\n#define NIC1_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_2_UNSECURE_DOORBELL1_BASE 0x54A2080ull\n#define NIC1_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x54A2100ull\n#define NIC1_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x54A2180ull\n#define NIC1_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_2_SPECIAL_BASE 0x54A2E80ull\n#define NIC1_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_3_UNSECURE_DOORBELL0_BASE 0x54A3000ull\n#define NIC1_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_3_UNSECURE_DOORBELL1_BASE 0x54A3080ull\n#define NIC1_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x54A3100ull\n#define NIC1_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x54A3180ull\n#define NIC1_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_3_SPECIAL_BASE 0x54A3E80ull\n#define NIC1_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_4_UNSECURE_DOORBELL0_BASE 0x54A4000ull\n#define NIC1_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_4_UNSECURE_DOORBELL1_BASE 0x54A4080ull\n#define NIC1_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x54A4100ull\n#define NIC1_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x54A4180ull\n#define NIC1_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_4_SPECIAL_BASE 0x54A4E80ull\n#define NIC1_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_5_UNSECURE_DOORBELL0_BASE 0x54A5000ull\n#define NIC1_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_5_UNSECURE_DOORBELL1_BASE 0x54A5080ull\n#define NIC1_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x54A5100ull\n#define NIC1_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x54A5180ull\n#define NIC1_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_5_SPECIAL_BASE 0x54A5E80ull\n#define NIC1_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_6_UNSECURE_DOORBELL0_BASE 0x54A6000ull\n#define NIC1_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_6_UNSECURE_DOORBELL1_BASE 0x54A6080ull\n#define NIC1_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x54A6100ull\n#define NIC1_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x54A6180ull\n#define NIC1_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_6_SPECIAL_BASE 0x54A6E80ull\n#define NIC1_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_7_UNSECURE_DOORBELL0_BASE 0x54A7000ull\n#define NIC1_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_7_UNSECURE_DOORBELL1_BASE 0x54A7080ull\n#define NIC1_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x54A7100ull\n#define NIC1_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x54A7180ull\n#define NIC1_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_7_SPECIAL_BASE 0x54A7E80ull\n#define NIC1_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_8_UNSECURE_DOORBELL0_BASE 0x54A8000ull\n#define NIC1_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_8_UNSECURE_DOORBELL1_BASE 0x54A8080ull\n#define NIC1_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x54A8100ull\n#define NIC1_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x54A8180ull\n#define NIC1_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_8_SPECIAL_BASE 0x54A8E80ull\n#define NIC1_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_9_UNSECURE_DOORBELL0_BASE 0x54A9000ull\n#define NIC1_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_9_UNSECURE_DOORBELL1_BASE 0x54A9080ull\n#define NIC1_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x54A9100ull\n#define NIC1_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x54A9180ull\n#define NIC1_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_9_SPECIAL_BASE 0x54A9E80ull\n#define NIC1_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_10_UNSECURE_DOORBELL0_BASE 0x54AA000ull\n#define NIC1_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_10_UNSECURE_DOORBELL1_BASE 0x54AA080ull\n#define NIC1_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x54AA100ull\n#define NIC1_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x54AA180ull\n#define NIC1_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_10_SPECIAL_BASE 0x54AAE80ull\n#define NIC1_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_11_UNSECURE_DOORBELL0_BASE 0x54AB000ull\n#define NIC1_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_11_UNSECURE_DOORBELL1_BASE 0x54AB080ull\n#define NIC1_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x54AB100ull\n#define NIC1_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x54AB180ull\n#define NIC1_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_11_SPECIAL_BASE 0x54ABE80ull\n#define NIC1_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_12_UNSECURE_DOORBELL0_BASE 0x54AC000ull\n#define NIC1_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_12_UNSECURE_DOORBELL1_BASE 0x54AC080ull\n#define NIC1_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x54AC100ull\n#define NIC1_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x54AC180ull\n#define NIC1_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_12_SPECIAL_BASE 0x54ACE80ull\n#define NIC1_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_13_UNSECURE_DOORBELL0_BASE 0x54AD000ull\n#define NIC1_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_13_UNSECURE_DOORBELL1_BASE 0x54AD080ull\n#define NIC1_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x54AD100ull\n#define NIC1_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x54AD180ull\n#define NIC1_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_13_SPECIAL_BASE 0x54ADE80ull\n#define NIC1_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC1_UMR1_14_UNSECURE_DOORBELL0_BASE 0x54AE000ull\n#define NIC1_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC1_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC1_UMR1_14_UNSECURE_DOORBELL1_BASE 0x54AE080ull\n#define NIC1_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC1_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC1_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x54AE100ull\n#define NIC1_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC1_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC1_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x54AE180ull\n#define NIC1_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC1_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC1_UMR1_14_SPECIAL_BASE 0x54AEE80ull\n#define NIC1_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC1_QM_DCCM1_BASE 0x54B0000ull\n#define NIC1_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC1_QM_DCCM1_SECTION 0x8000\n#define mmNIC1_QM_ARC_AUX1_BASE 0x54B8000ull\n#define NIC1_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC1_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC1_QM_ARC_AUX1_SPECIAL_BASE 0x54B8E80ull\n#define NIC1_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC1_QM1_BASE 0x54BA000ull\n#define NIC1_QM1_MAX_OFFSET 0x1000\n#define NIC1_QM1_SECTION 0x9000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x54BA900ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x54BA908ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x54BA910ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x54BA918ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x54BA920ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x54BA928ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x54BA930ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x54BA938ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x54BA940ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x54BA948ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x54BA950ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x54BA958ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x54BA960ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x54BA968ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x54BA970ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x54BA978ull\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC1_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC1_QM1_AXUSER_SECURED_BASE 0x54BAB00ull\n#define NIC1_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC1_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC1_QM1_AXUSER_NONSECURED_BASE 0x54BAB80ull\n#define NIC1_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC1_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC1_QM1_DBG_HBW_BASE 0x54BAC00ull\n#define NIC1_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC1_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC1_QM1_DBG_LBW_BASE 0x54BAC80ull\n#define NIC1_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC1_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC1_QM1_CGM_BASE 0x54BAD80ull\n#define NIC1_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC1_QM1_CGM_SECTION 0x1000\n#define mmNIC1_QM1_SPECIAL_BASE 0x54BAE80ull\n#define NIC1_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC1_QPC1_BASE 0x54BF000ull\n#define NIC1_QPC1_MAX_OFFSET 0x1000\n#define NIC1_QPC1_SECTION 0x7200\n#define mmNIC1_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x54BF720ull\n#define NIC1_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x54BF728ull\n#define NIC1_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x54BF730ull\n#define NIC1_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x54BF738ull\n#define NIC1_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x54BF740ull\n#define NIC1_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x54BF748ull\n#define NIC1_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x54BF750ull\n#define NIC1_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x54BF758ull\n#define NIC1_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x54BF760ull\n#define NIC1_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x54BF768ull\n#define NIC1_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x54BF770ull\n#define NIC1_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x54BF778ull\n#define NIC1_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x54BF780ull\n#define NIC1_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x54BF788ull\n#define NIC1_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x54BF790ull\n#define NIC1_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x54BF798ull\n#define NIC1_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x54BF7A0ull\n#define NIC1_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x54BF7A8ull\n#define NIC1_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x54BF7B0ull\n#define NIC1_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x54BF7B8ull\n#define NIC1_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x54BF7C0ull\n#define NIC1_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x54BF7C8ull\n#define NIC1_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x54BF7D0ull\n#define NIC1_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x54BF7D8ull\n#define NIC1_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x54BF7E0ull\n#define NIC1_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x54BF7E8ull\n#define NIC1_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x54BF7F0ull\n#define NIC1_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x54BF7F8ull\n#define NIC1_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x54BF800ull\n#define NIC1_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x54BF808ull\n#define NIC1_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x54BF810ull\n#define NIC1_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC1_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x54BF818ull\n#define NIC1_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC1_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC1_QPC1_AXUSER_CONG_QUE_BASE 0x54BFB80ull\n#define NIC1_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC1_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC1_QPC1_AXUSER_RXWQE_BASE 0x54BFBE0ull\n#define NIC1_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC1_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC1_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x54BFC40ull\n#define NIC1_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC1_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC1_QPC1_AXUSER_DB_FIFO_BASE 0x54BFCA0ull\n#define NIC1_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC1_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC1_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x54BFD00ull\n#define NIC1_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC1_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC1_QPC1_AXUSER_ERR_FIFO_BASE 0x54BFD60ull\n#define NIC1_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC1_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC1_QPC1_AXUSER_QPC_RESP_BASE 0x54BFDC0ull\n#define NIC1_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC1_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC1_QPC1_AXUSER_QPC_REQ_BASE 0x54BFE20ull\n#define NIC1_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC1_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC1_QPC1_SPECIAL_BASE 0x54BFE80ull\n#define NIC1_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC1_TMR_BASE 0x54C8000ull\n#define NIC1_TMR_MAX_OFFSET 0x1000\n#define NIC1_TMR_SECTION 0xD600\n#define mmNIC1_TMR_AXUSER_TMR_FREE_LIST_BASE 0x54C8D60ull\n#define NIC1_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC1_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC1_TMR_AXUSER_TMR_FIFO_BASE 0x54C8DC0ull\n#define NIC1_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC1_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC1_TMR_AXUSER_TMR_FSM_BASE 0x54C8E20ull\n#define NIC1_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC1_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC1_TMR_SPECIAL_BASE 0x54C8E80ull\n#define NIC1_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC1_RXB_CORE_BASE 0x54C9000ull\n#define NIC1_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC1_RXB_CORE_SECTION 0x6100\n#define mmNIC1_RXB_CORE_SCT_AWUSER_BASE 0x54C9610ull\n#define NIC1_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC1_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC1_RXB_CORE_SPECIAL_BASE 0x54C9E80ull\n#define NIC1_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC1_RXE0_BASE 0x54CA000ull\n#define NIC1_RXE0_MAX_OFFSET 0x1000\n#define NIC1_RXE0_SECTION 0x9000\n#define mmNIC1_RXE0_WQE_ARUSER_BASE 0x54CA900ull\n#define NIC1_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC1_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC1_RXE0_SPECIAL_BASE 0x54CAE80ull\n#define NIC1_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC1_RXE1_BASE 0x54CB000ull\n#define NIC1_RXE1_MAX_OFFSET 0x1000\n#define NIC1_RXE1_SECTION 0x9000\n#define mmNIC1_RXE1_WQE_ARUSER_BASE 0x54CB900ull\n#define NIC1_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC1_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC1_RXE1_SPECIAL_BASE 0x54CBE80ull\n#define NIC1_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ0_BASE 0x54CC000ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ1_BASE 0x54CC050ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ2_BASE 0x54CC0A0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ3_BASE 0x54CC0F0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ4_BASE 0x54CC140ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ5_BASE 0x54CC190ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ6_BASE 0x54CC1E0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ7_BASE 0x54CC230ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ8_BASE 0x54CC280ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ9_BASE 0x54CC2D0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ10_BASE 0x54CC320ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ11_BASE 0x54CC370ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ12_BASE 0x54CC3C0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ13_BASE 0x54CC410ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ14_BASE 0x54CC460ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ15_BASE 0x54CC4B0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ16_BASE 0x54CC500ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ17_BASE 0x54CC550ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ18_BASE 0x54CC5A0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ19_BASE 0x54CC5F0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ20_BASE 0x54CC640ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ21_BASE 0x54CC690ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ22_BASE 0x54CC6E0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ23_BASE 0x54CC730ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ24_BASE 0x54CC780ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ25_BASE 0x54CC7D0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ26_BASE 0x54CC820ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ27_BASE 0x54CC870ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ28_BASE 0x54CC8C0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ29_BASE 0x54CC910ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ30_BASE 0x54CC960ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC1_RXE0_AXUSER_AXUSER_CQ31_BASE 0x54CC9B0ull\n#define NIC1_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC1_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC1_RXE0_AXUSER_SPECIAL_BASE 0x54CCE80ull\n#define NIC1_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ0_BASE 0x54CD000ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ1_BASE 0x54CD050ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ2_BASE 0x54CD0A0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ3_BASE 0x54CD0F0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ4_BASE 0x54CD140ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ5_BASE 0x54CD190ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ6_BASE 0x54CD1E0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ7_BASE 0x54CD230ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ8_BASE 0x54CD280ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ9_BASE 0x54CD2D0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ10_BASE 0x54CD320ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ11_BASE 0x54CD370ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ12_BASE 0x54CD3C0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ13_BASE 0x54CD410ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ14_BASE 0x54CD460ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ15_BASE 0x54CD4B0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ16_BASE 0x54CD500ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ17_BASE 0x54CD550ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ18_BASE 0x54CD5A0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ19_BASE 0x54CD5F0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ20_BASE 0x54CD640ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ21_BASE 0x54CD690ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ22_BASE 0x54CD6E0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ23_BASE 0x54CD730ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ24_BASE 0x54CD780ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ25_BASE 0x54CD7D0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ26_BASE 0x54CD820ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ27_BASE 0x54CD870ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ28_BASE 0x54CD8C0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ29_BASE 0x54CD910ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ30_BASE 0x54CD960ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC1_RXE1_AXUSER_AXUSER_CQ31_BASE 0x54CD9B0ull\n#define NIC1_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC1_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC1_RXE1_AXUSER_SPECIAL_BASE 0x54CDE80ull\n#define NIC1_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC1_TXS0_BASE 0x54D0000ull\n#define NIC1_TXS0_MAX_OFFSET 0x1000\n#define NIC1_TXS0_SECTION 0xE800\n#define mmNIC1_TXS0_SPECIAL_BASE 0x54D0E80ull\n#define NIC1_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC1_TXS1_BASE 0x54D1000ull\n#define NIC1_TXS1_MAX_OFFSET 0x1000\n#define NIC1_TXS1_SECTION 0xE800\n#define mmNIC1_TXS1_SPECIAL_BASE 0x54D1E80ull\n#define NIC1_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC1_TXE0_BASE 0x54D2000ull\n#define NIC1_TXE0_MAX_OFFSET 0x1000\n#define NIC1_TXE0_SECTION 0xE800\n#define mmNIC1_TXE0_SPECIAL_BASE 0x54D2E80ull\n#define NIC1_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC1_TXE1_BASE 0x54D3000ull\n#define NIC1_TXE1_MAX_OFFSET 0x1000\n#define NIC1_TXE1_SECTION 0xE800\n#define mmNIC1_TXE1_SPECIAL_BASE 0x54D3E80ull\n#define NIC1_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC1_TXB_BASE 0x54D4000ull\n#define NIC1_TXB_MAX_OFFSET 0x1000\n#define NIC1_TXB_SECTION 0xE800\n#define mmNIC1_TXB_SPECIAL_BASE 0x54D4E80ull\n#define NIC1_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC1_MSTR_IF_RR_SHRD_HBW_BASE 0x54D5000ull\n#define NIC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC1_MSTR_IF_RR_PRVT_HBW_BASE 0x54D5200ull\n#define NIC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC1_MSTR_IF_RR_SHRD_LBW_BASE 0x54D5400ull\n#define NIC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC1_MSTR_IF_RR_PRVT_LBW_BASE 0x54D5600ull\n#define NIC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC1_MSTR_IF_E2E_CRDT_BASE 0x54D5800ull\n#define NIC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC1_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC1_MSTR_IF_AXUSER_BASE 0x54D5A80ull\n#define NIC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC1_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC1_MSTR_IF_DBG_HBW_BASE 0x54D5B00ull\n#define NIC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC1_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC1_MSTR_IF_DBG_LBW_BASE 0x54D5B80ull\n#define NIC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC1_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC1_MSTR_IF_CORE_HBW_BASE 0x54D5C00ull\n#define NIC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC1_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC1_MSTR_IF_CORE_LBW_BASE 0x54D5D80ull\n#define NIC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC1_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC1_MSTR_IF_SPECIAL_BASE 0x54D5E80ull\n#define NIC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC1_TX_AXUSER_BASE 0x54D6000ull\n#define NIC1_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC1_TX_AXUSER_SECTION 0x2000\n#define mmNIC1_SERDES0_BASE 0x54D8000ull\n#define NIC1_SERDES0_MAX_OFFSET 0x3E40\n#define NIC1_SERDES0_SECTION 0x4000\n#define mmNIC1_SERDES1_BASE 0x54DC000ull\n#define NIC1_SERDES1_MAX_OFFSET 0x3E40\n#define NIC1_SERDES1_SECTION 0x4000\n#define mmNIC1_PHY_BASE 0x54E0000ull\n#define NIC1_PHY_MAX_OFFSET 0x1000\n#define NIC1_PHY_SECTION 0xE800\n#define mmNIC1_PHY_SPECIAL_BASE 0x54E0E80ull\n#define NIC1_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC1_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT1_MAC_AUX_BASE 0x54E8000ull\n#define PRT1_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT1_MAC_AUX_SECTION 0xE800\n#define mmPRT1_MAC_AUX_SPECIAL_BASE 0x54E8E80ull\n#define PRT1_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT1_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT1_MAC_CORE_BASE 0x54E9000ull\n#define PRT1_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT1_MAC_CORE_SECTION 0xE800\n#define mmPRT1_MAC_CORE_SPECIAL_BASE 0x54E9E80ull\n#define PRT1_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT1_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC1_MAC_RS_FEC_BASE 0x54EA000ull\n#define NIC1_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC1_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC1_MAC_GLOB_STAT_CONTROL_REG_BASE 0x54EB000ull\n#define NIC1_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC1_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC1_MAC_GLOB_STAT_RX0_BASE 0x54EB100ull\n#define NIC1_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC1_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC1_MAC_GLOB_STAT_RX1_BASE 0x54EB18Cull\n#define NIC1_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC1_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC1_MAC_GLOB_STAT_RX2_BASE 0x54EB218ull\n#define NIC1_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC1_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC1_MAC_GLOB_STAT_RX3_BASE 0x54EB2A4ull\n#define NIC1_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC1_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC1_MAC_GLOB_STAT_TX0_BASE 0x54EB330ull\n#define NIC1_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC1_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC1_MAC_GLOB_STAT_TX1_BASE 0x54EB398ull\n#define NIC1_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC1_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC1_MAC_GLOB_STAT_TX2_BASE 0x54EB400ull\n#define NIC1_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC1_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC1_MAC_GLOB_STAT_TX3_BASE 0x54EB468ull\n#define NIC1_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC1_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC1_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x54EB800ull\n#define NIC1_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC1_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC1_MAC_CH0_MAC_PCS_BASE 0x54EC000ull\n#define NIC1_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC1_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC1_MAC_CH0_MAC_128_BASE 0x54EC400ull\n#define NIC1_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC1_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC1_MAC_CH0_MAC_AN_BASE 0x54EC800ull\n#define NIC1_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC1_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC1_MAC_CH1_MAC_PCS_BASE 0x54ED000ull\n#define NIC1_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC1_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC1_MAC_CH1_MAC_128_BASE 0x54ED400ull\n#define NIC1_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC1_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC1_MAC_CH1_MAC_AN_BASE 0x54ED800ull\n#define NIC1_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC1_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC1_MAC_CH2_MAC_PCS_BASE 0x54EE000ull\n#define NIC1_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC1_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC1_MAC_CH2_MAC_128_BASE 0x54EE400ull\n#define NIC1_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC1_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC1_MAC_CH2_MAC_AN_BASE 0x54EE800ull\n#define NIC1_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC1_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC1_MAC_CH3_MAC_PCS_BASE 0x54EF000ull\n#define NIC1_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC1_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC1_MAC_CH3_MAC_128_BASE 0x54EF400ull\n#define NIC1_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC1_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC1_MAC_CH3_MAC_AN_BASE 0x54EF800ull\n#define NIC1_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC1_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC2_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5500000ull\n#define NIC2_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5500080ull\n#define NIC2_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5500100ull\n#define NIC2_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5500180ull\n#define NIC2_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_0_SPECIAL_BASE 0x5500E80ull\n#define NIC2_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5501000ull\n#define NIC2_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5501080ull\n#define NIC2_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5501100ull\n#define NIC2_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5501180ull\n#define NIC2_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_1_SPECIAL_BASE 0x5501E80ull\n#define NIC2_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5502000ull\n#define NIC2_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5502080ull\n#define NIC2_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5502100ull\n#define NIC2_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5502180ull\n#define NIC2_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_2_SPECIAL_BASE 0x5502E80ull\n#define NIC2_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5503000ull\n#define NIC2_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5503080ull\n#define NIC2_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5503100ull\n#define NIC2_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5503180ull\n#define NIC2_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_3_SPECIAL_BASE 0x5503E80ull\n#define NIC2_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5504000ull\n#define NIC2_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5504080ull\n#define NIC2_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5504100ull\n#define NIC2_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5504180ull\n#define NIC2_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_4_SPECIAL_BASE 0x5504E80ull\n#define NIC2_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5505000ull\n#define NIC2_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5505080ull\n#define NIC2_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5505100ull\n#define NIC2_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5505180ull\n#define NIC2_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_5_SPECIAL_BASE 0x5505E80ull\n#define NIC2_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5506000ull\n#define NIC2_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5506080ull\n#define NIC2_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5506100ull\n#define NIC2_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5506180ull\n#define NIC2_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_6_SPECIAL_BASE 0x5506E80ull\n#define NIC2_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5507000ull\n#define NIC2_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5507080ull\n#define NIC2_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5507100ull\n#define NIC2_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5507180ull\n#define NIC2_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_7_SPECIAL_BASE 0x5507E80ull\n#define NIC2_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5508000ull\n#define NIC2_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5508080ull\n#define NIC2_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5508100ull\n#define NIC2_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5508180ull\n#define NIC2_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_8_SPECIAL_BASE 0x5508E80ull\n#define NIC2_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5509000ull\n#define NIC2_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5509080ull\n#define NIC2_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5509100ull\n#define NIC2_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5509180ull\n#define NIC2_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_9_SPECIAL_BASE 0x5509E80ull\n#define NIC2_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_10_UNSECURE_DOORBELL0_BASE 0x550A000ull\n#define NIC2_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_10_UNSECURE_DOORBELL1_BASE 0x550A080ull\n#define NIC2_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x550A100ull\n#define NIC2_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x550A180ull\n#define NIC2_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_10_SPECIAL_BASE 0x550AE80ull\n#define NIC2_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_11_UNSECURE_DOORBELL0_BASE 0x550B000ull\n#define NIC2_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_11_UNSECURE_DOORBELL1_BASE 0x550B080ull\n#define NIC2_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x550B100ull\n#define NIC2_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x550B180ull\n#define NIC2_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_11_SPECIAL_BASE 0x550BE80ull\n#define NIC2_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_12_UNSECURE_DOORBELL0_BASE 0x550C000ull\n#define NIC2_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_12_UNSECURE_DOORBELL1_BASE 0x550C080ull\n#define NIC2_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x550C100ull\n#define NIC2_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x550C180ull\n#define NIC2_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_12_SPECIAL_BASE 0x550CE80ull\n#define NIC2_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_13_UNSECURE_DOORBELL0_BASE 0x550D000ull\n#define NIC2_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_13_UNSECURE_DOORBELL1_BASE 0x550D080ull\n#define NIC2_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x550D100ull\n#define NIC2_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x550D180ull\n#define NIC2_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_13_SPECIAL_BASE 0x550DE80ull\n#define NIC2_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR0_14_UNSECURE_DOORBELL0_BASE 0x550E000ull\n#define NIC2_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR0_14_UNSECURE_DOORBELL1_BASE 0x550E080ull\n#define NIC2_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x550E100ull\n#define NIC2_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x550E180ull\n#define NIC2_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR0_14_SPECIAL_BASE 0x550EE80ull\n#define NIC2_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC2_QM_DCCM0_BASE 0x5510000ull\n#define NIC2_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC2_QM_DCCM0_SECTION 0x8000\n#define mmNIC2_QM_ARC_AUX0_BASE 0x5518000ull\n#define NIC2_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC2_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC2_QM_ARC_AUX0_SPECIAL_BASE 0x5518E80ull\n#define NIC2_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC2_QM0_BASE 0x551A000ull\n#define NIC2_QM0_MAX_OFFSET 0x1000\n#define NIC2_QM0_SECTION 0x9000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x551A900ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x551A908ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x551A910ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x551A918ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x551A920ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x551A928ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x551A930ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x551A938ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x551A940ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x551A948ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x551A950ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x551A958ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x551A960ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x551A968ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x551A970ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x551A978ull\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC2_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC2_QM0_AXUSER_SECURED_BASE 0x551AB00ull\n#define NIC2_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC2_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC2_QM0_AXUSER_NONSECURED_BASE 0x551AB80ull\n#define NIC2_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC2_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC2_QM0_DBG_HBW_BASE 0x551AC00ull\n#define NIC2_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC2_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC2_QM0_DBG_LBW_BASE 0x551AC80ull\n#define NIC2_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC2_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC2_QM0_CGM_BASE 0x551AD80ull\n#define NIC2_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC2_QM0_CGM_SECTION 0x1000\n#define mmNIC2_QM0_SPECIAL_BASE 0x551AE80ull\n#define NIC2_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC2_QPC0_BASE 0x551F000ull\n#define NIC2_QPC0_MAX_OFFSET 0x1000\n#define NIC2_QPC0_SECTION 0x7200\n#define mmNIC2_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x551F720ull\n#define NIC2_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x551F728ull\n#define NIC2_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x551F730ull\n#define NIC2_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x551F738ull\n#define NIC2_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x551F740ull\n#define NIC2_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x551F748ull\n#define NIC2_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x551F750ull\n#define NIC2_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x551F758ull\n#define NIC2_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x551F760ull\n#define NIC2_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x551F768ull\n#define NIC2_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x551F770ull\n#define NIC2_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x551F778ull\n#define NIC2_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x551F780ull\n#define NIC2_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x551F788ull\n#define NIC2_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x551F790ull\n#define NIC2_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x551F798ull\n#define NIC2_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x551F7A0ull\n#define NIC2_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x551F7A8ull\n#define NIC2_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x551F7B0ull\n#define NIC2_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x551F7B8ull\n#define NIC2_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x551F7C0ull\n#define NIC2_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x551F7C8ull\n#define NIC2_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x551F7D0ull\n#define NIC2_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x551F7D8ull\n#define NIC2_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x551F7E0ull\n#define NIC2_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x551F7E8ull\n#define NIC2_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x551F7F0ull\n#define NIC2_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x551F7F8ull\n#define NIC2_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x551F800ull\n#define NIC2_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x551F808ull\n#define NIC2_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x551F810ull\n#define NIC2_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x551F818ull\n#define NIC2_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC2_QPC0_AXUSER_CONG_QUE_BASE 0x551FB80ull\n#define NIC2_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC2_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC2_QPC0_AXUSER_RXWQE_BASE 0x551FBE0ull\n#define NIC2_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC2_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC2_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x551FC40ull\n#define NIC2_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC2_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC2_QPC0_AXUSER_DB_FIFO_BASE 0x551FCA0ull\n#define NIC2_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC2_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC2_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x551FD00ull\n#define NIC2_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC2_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC2_QPC0_AXUSER_ERR_FIFO_BASE 0x551FD60ull\n#define NIC2_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC2_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC2_QPC0_AXUSER_QPC_RESP_BASE 0x551FDC0ull\n#define NIC2_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC2_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC2_QPC0_AXUSER_QPC_REQ_BASE 0x551FE20ull\n#define NIC2_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC2_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC2_QPC0_SPECIAL_BASE 0x551FE80ull\n#define NIC2_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_0_UNSECURE_DOORBELL0_BASE 0x5520000ull\n#define NIC2_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_0_UNSECURE_DOORBELL1_BASE 0x5520080ull\n#define NIC2_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x5520100ull\n#define NIC2_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x5520180ull\n#define NIC2_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_0_SPECIAL_BASE 0x5520E80ull\n#define NIC2_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_1_UNSECURE_DOORBELL0_BASE 0x5521000ull\n#define NIC2_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_1_UNSECURE_DOORBELL1_BASE 0x5521080ull\n#define NIC2_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x5521100ull\n#define NIC2_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x5521180ull\n#define NIC2_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_1_SPECIAL_BASE 0x5521E80ull\n#define NIC2_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_2_UNSECURE_DOORBELL0_BASE 0x5522000ull\n#define NIC2_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_2_UNSECURE_DOORBELL1_BASE 0x5522080ull\n#define NIC2_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x5522100ull\n#define NIC2_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x5522180ull\n#define NIC2_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_2_SPECIAL_BASE 0x5522E80ull\n#define NIC2_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_3_UNSECURE_DOORBELL0_BASE 0x5523000ull\n#define NIC2_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_3_UNSECURE_DOORBELL1_BASE 0x5523080ull\n#define NIC2_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x5523100ull\n#define NIC2_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x5523180ull\n#define NIC2_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_3_SPECIAL_BASE 0x5523E80ull\n#define NIC2_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_4_UNSECURE_DOORBELL0_BASE 0x5524000ull\n#define NIC2_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_4_UNSECURE_DOORBELL1_BASE 0x5524080ull\n#define NIC2_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x5524100ull\n#define NIC2_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x5524180ull\n#define NIC2_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_4_SPECIAL_BASE 0x5524E80ull\n#define NIC2_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_5_UNSECURE_DOORBELL0_BASE 0x5525000ull\n#define NIC2_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_5_UNSECURE_DOORBELL1_BASE 0x5525080ull\n#define NIC2_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x5525100ull\n#define NIC2_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x5525180ull\n#define NIC2_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_5_SPECIAL_BASE 0x5525E80ull\n#define NIC2_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_6_UNSECURE_DOORBELL0_BASE 0x5526000ull\n#define NIC2_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_6_UNSECURE_DOORBELL1_BASE 0x5526080ull\n#define NIC2_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x5526100ull\n#define NIC2_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x5526180ull\n#define NIC2_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_6_SPECIAL_BASE 0x5526E80ull\n#define NIC2_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_7_UNSECURE_DOORBELL0_BASE 0x5527000ull\n#define NIC2_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_7_UNSECURE_DOORBELL1_BASE 0x5527080ull\n#define NIC2_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x5527100ull\n#define NIC2_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x5527180ull\n#define NIC2_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_7_SPECIAL_BASE 0x5527E80ull\n#define NIC2_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_8_UNSECURE_DOORBELL0_BASE 0x5528000ull\n#define NIC2_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_8_UNSECURE_DOORBELL1_BASE 0x5528080ull\n#define NIC2_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x5528100ull\n#define NIC2_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x5528180ull\n#define NIC2_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_8_SPECIAL_BASE 0x5528E80ull\n#define NIC2_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_9_UNSECURE_DOORBELL0_BASE 0x5529000ull\n#define NIC2_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_9_UNSECURE_DOORBELL1_BASE 0x5529080ull\n#define NIC2_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x5529100ull\n#define NIC2_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x5529180ull\n#define NIC2_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_9_SPECIAL_BASE 0x5529E80ull\n#define NIC2_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_10_UNSECURE_DOORBELL0_BASE 0x552A000ull\n#define NIC2_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_10_UNSECURE_DOORBELL1_BASE 0x552A080ull\n#define NIC2_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x552A100ull\n#define NIC2_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x552A180ull\n#define NIC2_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_10_SPECIAL_BASE 0x552AE80ull\n#define NIC2_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_11_UNSECURE_DOORBELL0_BASE 0x552B000ull\n#define NIC2_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_11_UNSECURE_DOORBELL1_BASE 0x552B080ull\n#define NIC2_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x552B100ull\n#define NIC2_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x552B180ull\n#define NIC2_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_11_SPECIAL_BASE 0x552BE80ull\n#define NIC2_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_12_UNSECURE_DOORBELL0_BASE 0x552C000ull\n#define NIC2_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_12_UNSECURE_DOORBELL1_BASE 0x552C080ull\n#define NIC2_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x552C100ull\n#define NIC2_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x552C180ull\n#define NIC2_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_12_SPECIAL_BASE 0x552CE80ull\n#define NIC2_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_13_UNSECURE_DOORBELL0_BASE 0x552D000ull\n#define NIC2_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_13_UNSECURE_DOORBELL1_BASE 0x552D080ull\n#define NIC2_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x552D100ull\n#define NIC2_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x552D180ull\n#define NIC2_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_13_SPECIAL_BASE 0x552DE80ull\n#define NIC2_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC2_UMR1_14_UNSECURE_DOORBELL0_BASE 0x552E000ull\n#define NIC2_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC2_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC2_UMR1_14_UNSECURE_DOORBELL1_BASE 0x552E080ull\n#define NIC2_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC2_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC2_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x552E100ull\n#define NIC2_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC2_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC2_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x552E180ull\n#define NIC2_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC2_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC2_UMR1_14_SPECIAL_BASE 0x552EE80ull\n#define NIC2_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC2_QM_DCCM1_BASE 0x5530000ull\n#define NIC2_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC2_QM_DCCM1_SECTION 0x8000\n#define mmNIC2_QM_ARC_AUX1_BASE 0x5538000ull\n#define NIC2_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC2_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC2_QM_ARC_AUX1_SPECIAL_BASE 0x5538E80ull\n#define NIC2_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC2_QM1_BASE 0x553A000ull\n#define NIC2_QM1_MAX_OFFSET 0x1000\n#define NIC2_QM1_SECTION 0x9000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x553A900ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x553A908ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x553A910ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x553A918ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x553A920ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x553A928ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x553A930ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x553A938ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x553A940ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x553A948ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x553A950ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x553A958ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x553A960ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x553A968ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x553A970ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x553A978ull\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC2_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC2_QM1_AXUSER_SECURED_BASE 0x553AB00ull\n#define NIC2_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC2_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC2_QM1_AXUSER_NONSECURED_BASE 0x553AB80ull\n#define NIC2_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC2_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC2_QM1_DBG_HBW_BASE 0x553AC00ull\n#define NIC2_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC2_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC2_QM1_DBG_LBW_BASE 0x553AC80ull\n#define NIC2_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC2_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC2_QM1_CGM_BASE 0x553AD80ull\n#define NIC2_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC2_QM1_CGM_SECTION 0x1000\n#define mmNIC2_QM1_SPECIAL_BASE 0x553AE80ull\n#define NIC2_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC2_QPC1_BASE 0x553F000ull\n#define NIC2_QPC1_MAX_OFFSET 0x1000\n#define NIC2_QPC1_SECTION 0x7200\n#define mmNIC2_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x553F720ull\n#define NIC2_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x553F728ull\n#define NIC2_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x553F730ull\n#define NIC2_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x553F738ull\n#define NIC2_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x553F740ull\n#define NIC2_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x553F748ull\n#define NIC2_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x553F750ull\n#define NIC2_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x553F758ull\n#define NIC2_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x553F760ull\n#define NIC2_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x553F768ull\n#define NIC2_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x553F770ull\n#define NIC2_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x553F778ull\n#define NIC2_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x553F780ull\n#define NIC2_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x553F788ull\n#define NIC2_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x553F790ull\n#define NIC2_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x553F798ull\n#define NIC2_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x553F7A0ull\n#define NIC2_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x553F7A8ull\n#define NIC2_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x553F7B0ull\n#define NIC2_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x553F7B8ull\n#define NIC2_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x553F7C0ull\n#define NIC2_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x553F7C8ull\n#define NIC2_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x553F7D0ull\n#define NIC2_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x553F7D8ull\n#define NIC2_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x553F7E0ull\n#define NIC2_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x553F7E8ull\n#define NIC2_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x553F7F0ull\n#define NIC2_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x553F7F8ull\n#define NIC2_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x553F800ull\n#define NIC2_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x553F808ull\n#define NIC2_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x553F810ull\n#define NIC2_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC2_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x553F818ull\n#define NIC2_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC2_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC2_QPC1_AXUSER_CONG_QUE_BASE 0x553FB80ull\n#define NIC2_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC2_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC2_QPC1_AXUSER_RXWQE_BASE 0x553FBE0ull\n#define NIC2_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC2_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC2_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x553FC40ull\n#define NIC2_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC2_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC2_QPC1_AXUSER_DB_FIFO_BASE 0x553FCA0ull\n#define NIC2_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC2_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC2_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x553FD00ull\n#define NIC2_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC2_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC2_QPC1_AXUSER_ERR_FIFO_BASE 0x553FD60ull\n#define NIC2_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC2_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC2_QPC1_AXUSER_QPC_RESP_BASE 0x553FDC0ull\n#define NIC2_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC2_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC2_QPC1_AXUSER_QPC_REQ_BASE 0x553FE20ull\n#define NIC2_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC2_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC2_QPC1_SPECIAL_BASE 0x553FE80ull\n#define NIC2_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC2_TMR_BASE 0x5548000ull\n#define NIC2_TMR_MAX_OFFSET 0x1000\n#define NIC2_TMR_SECTION 0xD600\n#define mmNIC2_TMR_AXUSER_TMR_FREE_LIST_BASE 0x5548D60ull\n#define NIC2_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC2_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC2_TMR_AXUSER_TMR_FIFO_BASE 0x5548DC0ull\n#define NIC2_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC2_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC2_TMR_AXUSER_TMR_FSM_BASE 0x5548E20ull\n#define NIC2_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC2_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC2_TMR_SPECIAL_BASE 0x5548E80ull\n#define NIC2_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC2_RXB_CORE_BASE 0x5549000ull\n#define NIC2_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC2_RXB_CORE_SECTION 0x6100\n#define mmNIC2_RXB_CORE_SCT_AWUSER_BASE 0x5549610ull\n#define NIC2_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC2_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC2_RXB_CORE_SPECIAL_BASE 0x5549E80ull\n#define NIC2_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC2_RXE0_BASE 0x554A000ull\n#define NIC2_RXE0_MAX_OFFSET 0x1000\n#define NIC2_RXE0_SECTION 0x9000\n#define mmNIC2_RXE0_WQE_ARUSER_BASE 0x554A900ull\n#define NIC2_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC2_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC2_RXE0_SPECIAL_BASE 0x554AE80ull\n#define NIC2_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC2_RXE1_BASE 0x554B000ull\n#define NIC2_RXE1_MAX_OFFSET 0x1000\n#define NIC2_RXE1_SECTION 0x9000\n#define mmNIC2_RXE1_WQE_ARUSER_BASE 0x554B900ull\n#define NIC2_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC2_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC2_RXE1_SPECIAL_BASE 0x554BE80ull\n#define NIC2_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ0_BASE 0x554C000ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ1_BASE 0x554C050ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ2_BASE 0x554C0A0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ3_BASE 0x554C0F0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ4_BASE 0x554C140ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ5_BASE 0x554C190ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ6_BASE 0x554C1E0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ7_BASE 0x554C230ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ8_BASE 0x554C280ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ9_BASE 0x554C2D0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ10_BASE 0x554C320ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ11_BASE 0x554C370ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ12_BASE 0x554C3C0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ13_BASE 0x554C410ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ14_BASE 0x554C460ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ15_BASE 0x554C4B0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ16_BASE 0x554C500ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ17_BASE 0x554C550ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ18_BASE 0x554C5A0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ19_BASE 0x554C5F0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ20_BASE 0x554C640ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ21_BASE 0x554C690ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ22_BASE 0x554C6E0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ23_BASE 0x554C730ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ24_BASE 0x554C780ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ25_BASE 0x554C7D0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ26_BASE 0x554C820ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ27_BASE 0x554C870ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ28_BASE 0x554C8C0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ29_BASE 0x554C910ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ30_BASE 0x554C960ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC2_RXE0_AXUSER_AXUSER_CQ31_BASE 0x554C9B0ull\n#define NIC2_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC2_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC2_RXE0_AXUSER_SPECIAL_BASE 0x554CE80ull\n#define NIC2_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ0_BASE 0x554D000ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ1_BASE 0x554D050ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ2_BASE 0x554D0A0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ3_BASE 0x554D0F0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ4_BASE 0x554D140ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ5_BASE 0x554D190ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ6_BASE 0x554D1E0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ7_BASE 0x554D230ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ8_BASE 0x554D280ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ9_BASE 0x554D2D0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ10_BASE 0x554D320ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ11_BASE 0x554D370ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ12_BASE 0x554D3C0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ13_BASE 0x554D410ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ14_BASE 0x554D460ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ15_BASE 0x554D4B0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ16_BASE 0x554D500ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ17_BASE 0x554D550ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ18_BASE 0x554D5A0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ19_BASE 0x554D5F0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ20_BASE 0x554D640ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ21_BASE 0x554D690ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ22_BASE 0x554D6E0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ23_BASE 0x554D730ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ24_BASE 0x554D780ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ25_BASE 0x554D7D0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ26_BASE 0x554D820ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ27_BASE 0x554D870ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ28_BASE 0x554D8C0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ29_BASE 0x554D910ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ30_BASE 0x554D960ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC2_RXE1_AXUSER_AXUSER_CQ31_BASE 0x554D9B0ull\n#define NIC2_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC2_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC2_RXE1_AXUSER_SPECIAL_BASE 0x554DE80ull\n#define NIC2_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC2_TXS0_BASE 0x5550000ull\n#define NIC2_TXS0_MAX_OFFSET 0x1000\n#define NIC2_TXS0_SECTION 0xE800\n#define mmNIC2_TXS0_SPECIAL_BASE 0x5550E80ull\n#define NIC2_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC2_TXS1_BASE 0x5551000ull\n#define NIC2_TXS1_MAX_OFFSET 0x1000\n#define NIC2_TXS1_SECTION 0xE800\n#define mmNIC2_TXS1_SPECIAL_BASE 0x5551E80ull\n#define NIC2_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC2_TXE0_BASE 0x5552000ull\n#define NIC2_TXE0_MAX_OFFSET 0x1000\n#define NIC2_TXE0_SECTION 0xE800\n#define mmNIC2_TXE0_SPECIAL_BASE 0x5552E80ull\n#define NIC2_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC2_TXE1_BASE 0x5553000ull\n#define NIC2_TXE1_MAX_OFFSET 0x1000\n#define NIC2_TXE1_SECTION 0xE800\n#define mmNIC2_TXE1_SPECIAL_BASE 0x5553E80ull\n#define NIC2_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC2_TXB_BASE 0x5554000ull\n#define NIC2_TXB_MAX_OFFSET 0x1000\n#define NIC2_TXB_SECTION 0xE800\n#define mmNIC2_TXB_SPECIAL_BASE 0x5554E80ull\n#define NIC2_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC2_MSTR_IF_RR_SHRD_HBW_BASE 0x5555000ull\n#define NIC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC2_MSTR_IF_RR_PRVT_HBW_BASE 0x5555200ull\n#define NIC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC2_MSTR_IF_RR_SHRD_LBW_BASE 0x5555400ull\n#define NIC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC2_MSTR_IF_RR_PRVT_LBW_BASE 0x5555600ull\n#define NIC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC2_MSTR_IF_E2E_CRDT_BASE 0x5555800ull\n#define NIC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC2_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC2_MSTR_IF_AXUSER_BASE 0x5555A80ull\n#define NIC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC2_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC2_MSTR_IF_DBG_HBW_BASE 0x5555B00ull\n#define NIC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC2_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC2_MSTR_IF_DBG_LBW_BASE 0x5555B80ull\n#define NIC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC2_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC2_MSTR_IF_CORE_HBW_BASE 0x5555C00ull\n#define NIC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC2_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC2_MSTR_IF_CORE_LBW_BASE 0x5555D80ull\n#define NIC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC2_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC2_MSTR_IF_SPECIAL_BASE 0x5555E80ull\n#define NIC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC2_TX_AXUSER_BASE 0x5556000ull\n#define NIC2_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC2_TX_AXUSER_SECTION 0x2000\n#define mmNIC2_SERDES0_BASE 0x5558000ull\n#define NIC2_SERDES0_MAX_OFFSET 0x3E40\n#define NIC2_SERDES0_SECTION 0x4000\n#define mmNIC2_SERDES1_BASE 0x555C000ull\n#define NIC2_SERDES1_MAX_OFFSET 0x3E40\n#define NIC2_SERDES1_SECTION 0x4000\n#define mmNIC2_PHY_BASE 0x5560000ull\n#define NIC2_PHY_MAX_OFFSET 0x1000\n#define NIC2_PHY_SECTION 0xE800\n#define mmNIC2_PHY_SPECIAL_BASE 0x5560E80ull\n#define NIC2_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC2_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT2_MAC_AUX_BASE 0x5568000ull\n#define PRT2_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT2_MAC_AUX_SECTION 0xE800\n#define mmPRT2_MAC_AUX_SPECIAL_BASE 0x5568E80ull\n#define PRT2_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT2_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT2_MAC_CORE_BASE 0x5569000ull\n#define PRT2_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT2_MAC_CORE_SECTION 0xE800\n#define mmPRT2_MAC_CORE_SPECIAL_BASE 0x5569E80ull\n#define PRT2_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT2_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC2_MAC_RS_FEC_BASE 0x556A000ull\n#define NIC2_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC2_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC2_MAC_GLOB_STAT_CONTROL_REG_BASE 0x556B000ull\n#define NIC2_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC2_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC2_MAC_GLOB_STAT_RX0_BASE 0x556B100ull\n#define NIC2_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC2_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC2_MAC_GLOB_STAT_RX1_BASE 0x556B18Cull\n#define NIC2_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC2_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC2_MAC_GLOB_STAT_RX2_BASE 0x556B218ull\n#define NIC2_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC2_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC2_MAC_GLOB_STAT_RX3_BASE 0x556B2A4ull\n#define NIC2_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC2_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC2_MAC_GLOB_STAT_TX0_BASE 0x556B330ull\n#define NIC2_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC2_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC2_MAC_GLOB_STAT_TX1_BASE 0x556B398ull\n#define NIC2_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC2_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC2_MAC_GLOB_STAT_TX2_BASE 0x556B400ull\n#define NIC2_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC2_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC2_MAC_GLOB_STAT_TX3_BASE 0x556B468ull\n#define NIC2_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC2_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC2_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x556B800ull\n#define NIC2_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC2_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC2_MAC_CH0_MAC_PCS_BASE 0x556C000ull\n#define NIC2_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC2_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC2_MAC_CH0_MAC_128_BASE 0x556C400ull\n#define NIC2_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC2_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC2_MAC_CH0_MAC_AN_BASE 0x556C800ull\n#define NIC2_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC2_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC2_MAC_CH1_MAC_PCS_BASE 0x556D000ull\n#define NIC2_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC2_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC2_MAC_CH1_MAC_128_BASE 0x556D400ull\n#define NIC2_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC2_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC2_MAC_CH1_MAC_AN_BASE 0x556D800ull\n#define NIC2_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC2_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC2_MAC_CH2_MAC_PCS_BASE 0x556E000ull\n#define NIC2_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC2_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC2_MAC_CH2_MAC_128_BASE 0x556E400ull\n#define NIC2_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC2_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC2_MAC_CH2_MAC_AN_BASE 0x556E800ull\n#define NIC2_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC2_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC2_MAC_CH3_MAC_PCS_BASE 0x556F000ull\n#define NIC2_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC2_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC2_MAC_CH3_MAC_128_BASE 0x556F400ull\n#define NIC2_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC2_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC2_MAC_CH3_MAC_AN_BASE 0x556F800ull\n#define NIC2_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC2_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC3_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5580000ull\n#define NIC3_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5580080ull\n#define NIC3_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5580100ull\n#define NIC3_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5580180ull\n#define NIC3_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_0_SPECIAL_BASE 0x5580E80ull\n#define NIC3_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5581000ull\n#define NIC3_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5581080ull\n#define NIC3_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5581100ull\n#define NIC3_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5581180ull\n#define NIC3_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_1_SPECIAL_BASE 0x5581E80ull\n#define NIC3_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5582000ull\n#define NIC3_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5582080ull\n#define NIC3_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5582100ull\n#define NIC3_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5582180ull\n#define NIC3_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_2_SPECIAL_BASE 0x5582E80ull\n#define NIC3_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5583000ull\n#define NIC3_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5583080ull\n#define NIC3_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5583100ull\n#define NIC3_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5583180ull\n#define NIC3_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_3_SPECIAL_BASE 0x5583E80ull\n#define NIC3_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5584000ull\n#define NIC3_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5584080ull\n#define NIC3_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5584100ull\n#define NIC3_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5584180ull\n#define NIC3_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_4_SPECIAL_BASE 0x5584E80ull\n#define NIC3_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5585000ull\n#define NIC3_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5585080ull\n#define NIC3_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5585100ull\n#define NIC3_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5585180ull\n#define NIC3_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_5_SPECIAL_BASE 0x5585E80ull\n#define NIC3_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5586000ull\n#define NIC3_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5586080ull\n#define NIC3_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5586100ull\n#define NIC3_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5586180ull\n#define NIC3_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_6_SPECIAL_BASE 0x5586E80ull\n#define NIC3_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5587000ull\n#define NIC3_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5587080ull\n#define NIC3_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5587100ull\n#define NIC3_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5587180ull\n#define NIC3_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_7_SPECIAL_BASE 0x5587E80ull\n#define NIC3_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5588000ull\n#define NIC3_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5588080ull\n#define NIC3_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5588100ull\n#define NIC3_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5588180ull\n#define NIC3_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_8_SPECIAL_BASE 0x5588E80ull\n#define NIC3_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5589000ull\n#define NIC3_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5589080ull\n#define NIC3_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5589100ull\n#define NIC3_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5589180ull\n#define NIC3_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_9_SPECIAL_BASE 0x5589E80ull\n#define NIC3_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_10_UNSECURE_DOORBELL0_BASE 0x558A000ull\n#define NIC3_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_10_UNSECURE_DOORBELL1_BASE 0x558A080ull\n#define NIC3_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x558A100ull\n#define NIC3_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x558A180ull\n#define NIC3_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_10_SPECIAL_BASE 0x558AE80ull\n#define NIC3_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_11_UNSECURE_DOORBELL0_BASE 0x558B000ull\n#define NIC3_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_11_UNSECURE_DOORBELL1_BASE 0x558B080ull\n#define NIC3_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x558B100ull\n#define NIC3_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x558B180ull\n#define NIC3_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_11_SPECIAL_BASE 0x558BE80ull\n#define NIC3_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_12_UNSECURE_DOORBELL0_BASE 0x558C000ull\n#define NIC3_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_12_UNSECURE_DOORBELL1_BASE 0x558C080ull\n#define NIC3_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x558C100ull\n#define NIC3_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x558C180ull\n#define NIC3_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_12_SPECIAL_BASE 0x558CE80ull\n#define NIC3_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_13_UNSECURE_DOORBELL0_BASE 0x558D000ull\n#define NIC3_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_13_UNSECURE_DOORBELL1_BASE 0x558D080ull\n#define NIC3_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x558D100ull\n#define NIC3_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x558D180ull\n#define NIC3_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_13_SPECIAL_BASE 0x558DE80ull\n#define NIC3_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR0_14_UNSECURE_DOORBELL0_BASE 0x558E000ull\n#define NIC3_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR0_14_UNSECURE_DOORBELL1_BASE 0x558E080ull\n#define NIC3_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x558E100ull\n#define NIC3_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x558E180ull\n#define NIC3_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR0_14_SPECIAL_BASE 0x558EE80ull\n#define NIC3_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC3_QM_DCCM0_BASE 0x5590000ull\n#define NIC3_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC3_QM_DCCM0_SECTION 0x8000\n#define mmNIC3_QM_ARC_AUX0_BASE 0x5598000ull\n#define NIC3_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC3_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC3_QM_ARC_AUX0_SPECIAL_BASE 0x5598E80ull\n#define NIC3_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC3_QM0_BASE 0x559A000ull\n#define NIC3_QM0_MAX_OFFSET 0x1000\n#define NIC3_QM0_SECTION 0x9000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x559A900ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x559A908ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x559A910ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x559A918ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x559A920ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x559A928ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x559A930ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x559A938ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x559A940ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x559A948ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x559A950ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x559A958ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x559A960ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x559A968ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x559A970ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x559A978ull\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC3_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC3_QM0_AXUSER_SECURED_BASE 0x559AB00ull\n#define NIC3_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC3_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC3_QM0_AXUSER_NONSECURED_BASE 0x559AB80ull\n#define NIC3_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC3_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC3_QM0_DBG_HBW_BASE 0x559AC00ull\n#define NIC3_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC3_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC3_QM0_DBG_LBW_BASE 0x559AC80ull\n#define NIC3_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC3_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC3_QM0_CGM_BASE 0x559AD80ull\n#define NIC3_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC3_QM0_CGM_SECTION 0x1000\n#define mmNIC3_QM0_SPECIAL_BASE 0x559AE80ull\n#define NIC3_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC3_QPC0_BASE 0x559F000ull\n#define NIC3_QPC0_MAX_OFFSET 0x1000\n#define NIC3_QPC0_SECTION 0x7200\n#define mmNIC3_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x559F720ull\n#define NIC3_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x559F728ull\n#define NIC3_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x559F730ull\n#define NIC3_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x559F738ull\n#define NIC3_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x559F740ull\n#define NIC3_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x559F748ull\n#define NIC3_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x559F750ull\n#define NIC3_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x559F758ull\n#define NIC3_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x559F760ull\n#define NIC3_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x559F768ull\n#define NIC3_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x559F770ull\n#define NIC3_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x559F778ull\n#define NIC3_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x559F780ull\n#define NIC3_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x559F788ull\n#define NIC3_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x559F790ull\n#define NIC3_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x559F798ull\n#define NIC3_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x559F7A0ull\n#define NIC3_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x559F7A8ull\n#define NIC3_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x559F7B0ull\n#define NIC3_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x559F7B8ull\n#define NIC3_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x559F7C0ull\n#define NIC3_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x559F7C8ull\n#define NIC3_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x559F7D0ull\n#define NIC3_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x559F7D8ull\n#define NIC3_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x559F7E0ull\n#define NIC3_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x559F7E8ull\n#define NIC3_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x559F7F0ull\n#define NIC3_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x559F7F8ull\n#define NIC3_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x559F800ull\n#define NIC3_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x559F808ull\n#define NIC3_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x559F810ull\n#define NIC3_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x559F818ull\n#define NIC3_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC3_QPC0_AXUSER_CONG_QUE_BASE 0x559FB80ull\n#define NIC3_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC3_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC3_QPC0_AXUSER_RXWQE_BASE 0x559FBE0ull\n#define NIC3_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC3_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC3_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x559FC40ull\n#define NIC3_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC3_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC3_QPC0_AXUSER_DB_FIFO_BASE 0x559FCA0ull\n#define NIC3_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC3_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC3_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x559FD00ull\n#define NIC3_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC3_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC3_QPC0_AXUSER_ERR_FIFO_BASE 0x559FD60ull\n#define NIC3_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC3_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC3_QPC0_AXUSER_QPC_RESP_BASE 0x559FDC0ull\n#define NIC3_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC3_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC3_QPC0_AXUSER_QPC_REQ_BASE 0x559FE20ull\n#define NIC3_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC3_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC3_QPC0_SPECIAL_BASE 0x559FE80ull\n#define NIC3_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_0_UNSECURE_DOORBELL0_BASE 0x55A0000ull\n#define NIC3_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_0_UNSECURE_DOORBELL1_BASE 0x55A0080ull\n#define NIC3_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x55A0100ull\n#define NIC3_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x55A0180ull\n#define NIC3_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_0_SPECIAL_BASE 0x55A0E80ull\n#define NIC3_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_1_UNSECURE_DOORBELL0_BASE 0x55A1000ull\n#define NIC3_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_1_UNSECURE_DOORBELL1_BASE 0x55A1080ull\n#define NIC3_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x55A1100ull\n#define NIC3_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x55A1180ull\n#define NIC3_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_1_SPECIAL_BASE 0x55A1E80ull\n#define NIC3_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_2_UNSECURE_DOORBELL0_BASE 0x55A2000ull\n#define NIC3_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_2_UNSECURE_DOORBELL1_BASE 0x55A2080ull\n#define NIC3_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x55A2100ull\n#define NIC3_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x55A2180ull\n#define NIC3_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_2_SPECIAL_BASE 0x55A2E80ull\n#define NIC3_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_3_UNSECURE_DOORBELL0_BASE 0x55A3000ull\n#define NIC3_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_3_UNSECURE_DOORBELL1_BASE 0x55A3080ull\n#define NIC3_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x55A3100ull\n#define NIC3_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x55A3180ull\n#define NIC3_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_3_SPECIAL_BASE 0x55A3E80ull\n#define NIC3_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_4_UNSECURE_DOORBELL0_BASE 0x55A4000ull\n#define NIC3_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_4_UNSECURE_DOORBELL1_BASE 0x55A4080ull\n#define NIC3_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x55A4100ull\n#define NIC3_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x55A4180ull\n#define NIC3_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_4_SPECIAL_BASE 0x55A4E80ull\n#define NIC3_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_5_UNSECURE_DOORBELL0_BASE 0x55A5000ull\n#define NIC3_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_5_UNSECURE_DOORBELL1_BASE 0x55A5080ull\n#define NIC3_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x55A5100ull\n#define NIC3_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x55A5180ull\n#define NIC3_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_5_SPECIAL_BASE 0x55A5E80ull\n#define NIC3_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_6_UNSECURE_DOORBELL0_BASE 0x55A6000ull\n#define NIC3_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_6_UNSECURE_DOORBELL1_BASE 0x55A6080ull\n#define NIC3_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x55A6100ull\n#define NIC3_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x55A6180ull\n#define NIC3_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_6_SPECIAL_BASE 0x55A6E80ull\n#define NIC3_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_7_UNSECURE_DOORBELL0_BASE 0x55A7000ull\n#define NIC3_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_7_UNSECURE_DOORBELL1_BASE 0x55A7080ull\n#define NIC3_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x55A7100ull\n#define NIC3_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x55A7180ull\n#define NIC3_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_7_SPECIAL_BASE 0x55A7E80ull\n#define NIC3_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_8_UNSECURE_DOORBELL0_BASE 0x55A8000ull\n#define NIC3_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_8_UNSECURE_DOORBELL1_BASE 0x55A8080ull\n#define NIC3_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x55A8100ull\n#define NIC3_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x55A8180ull\n#define NIC3_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_8_SPECIAL_BASE 0x55A8E80ull\n#define NIC3_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_9_UNSECURE_DOORBELL0_BASE 0x55A9000ull\n#define NIC3_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_9_UNSECURE_DOORBELL1_BASE 0x55A9080ull\n#define NIC3_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x55A9100ull\n#define NIC3_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x55A9180ull\n#define NIC3_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_9_SPECIAL_BASE 0x55A9E80ull\n#define NIC3_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_10_UNSECURE_DOORBELL0_BASE 0x55AA000ull\n#define NIC3_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_10_UNSECURE_DOORBELL1_BASE 0x55AA080ull\n#define NIC3_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x55AA100ull\n#define NIC3_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x55AA180ull\n#define NIC3_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_10_SPECIAL_BASE 0x55AAE80ull\n#define NIC3_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_11_UNSECURE_DOORBELL0_BASE 0x55AB000ull\n#define NIC3_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_11_UNSECURE_DOORBELL1_BASE 0x55AB080ull\n#define NIC3_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x55AB100ull\n#define NIC3_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x55AB180ull\n#define NIC3_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_11_SPECIAL_BASE 0x55ABE80ull\n#define NIC3_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_12_UNSECURE_DOORBELL0_BASE 0x55AC000ull\n#define NIC3_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_12_UNSECURE_DOORBELL1_BASE 0x55AC080ull\n#define NIC3_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x55AC100ull\n#define NIC3_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x55AC180ull\n#define NIC3_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_12_SPECIAL_BASE 0x55ACE80ull\n#define NIC3_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_13_UNSECURE_DOORBELL0_BASE 0x55AD000ull\n#define NIC3_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_13_UNSECURE_DOORBELL1_BASE 0x55AD080ull\n#define NIC3_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x55AD100ull\n#define NIC3_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x55AD180ull\n#define NIC3_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_13_SPECIAL_BASE 0x55ADE80ull\n#define NIC3_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC3_UMR1_14_UNSECURE_DOORBELL0_BASE 0x55AE000ull\n#define NIC3_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC3_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC3_UMR1_14_UNSECURE_DOORBELL1_BASE 0x55AE080ull\n#define NIC3_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC3_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC3_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x55AE100ull\n#define NIC3_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC3_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC3_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x55AE180ull\n#define NIC3_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC3_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC3_UMR1_14_SPECIAL_BASE 0x55AEE80ull\n#define NIC3_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC3_QM_DCCM1_BASE 0x55B0000ull\n#define NIC3_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC3_QM_DCCM1_SECTION 0x8000\n#define mmNIC3_QM_ARC_AUX1_BASE 0x55B8000ull\n#define NIC3_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC3_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC3_QM_ARC_AUX1_SPECIAL_BASE 0x55B8E80ull\n#define NIC3_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC3_QM1_BASE 0x55BA000ull\n#define NIC3_QM1_MAX_OFFSET 0x1000\n#define NIC3_QM1_SECTION 0x9000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x55BA900ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x55BA908ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x55BA910ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x55BA918ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x55BA920ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x55BA928ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x55BA930ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x55BA938ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x55BA940ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x55BA948ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x55BA950ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x55BA958ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x55BA960ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x55BA968ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x55BA970ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x55BA978ull\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC3_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC3_QM1_AXUSER_SECURED_BASE 0x55BAB00ull\n#define NIC3_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC3_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC3_QM1_AXUSER_NONSECURED_BASE 0x55BAB80ull\n#define NIC3_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC3_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC3_QM1_DBG_HBW_BASE 0x55BAC00ull\n#define NIC3_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC3_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC3_QM1_DBG_LBW_BASE 0x55BAC80ull\n#define NIC3_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC3_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC3_QM1_CGM_BASE 0x55BAD80ull\n#define NIC3_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC3_QM1_CGM_SECTION 0x1000\n#define mmNIC3_QM1_SPECIAL_BASE 0x55BAE80ull\n#define NIC3_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC3_QPC1_BASE 0x55BF000ull\n#define NIC3_QPC1_MAX_OFFSET 0x1000\n#define NIC3_QPC1_SECTION 0x7200\n#define mmNIC3_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x55BF720ull\n#define NIC3_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x55BF728ull\n#define NIC3_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x55BF730ull\n#define NIC3_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x55BF738ull\n#define NIC3_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x55BF740ull\n#define NIC3_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x55BF748ull\n#define NIC3_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x55BF750ull\n#define NIC3_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x55BF758ull\n#define NIC3_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x55BF760ull\n#define NIC3_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x55BF768ull\n#define NIC3_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x55BF770ull\n#define NIC3_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x55BF778ull\n#define NIC3_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x55BF780ull\n#define NIC3_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x55BF788ull\n#define NIC3_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x55BF790ull\n#define NIC3_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x55BF798ull\n#define NIC3_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x55BF7A0ull\n#define NIC3_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x55BF7A8ull\n#define NIC3_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x55BF7B0ull\n#define NIC3_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x55BF7B8ull\n#define NIC3_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x55BF7C0ull\n#define NIC3_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x55BF7C8ull\n#define NIC3_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x55BF7D0ull\n#define NIC3_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x55BF7D8ull\n#define NIC3_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x55BF7E0ull\n#define NIC3_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x55BF7E8ull\n#define NIC3_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x55BF7F0ull\n#define NIC3_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x55BF7F8ull\n#define NIC3_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x55BF800ull\n#define NIC3_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x55BF808ull\n#define NIC3_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x55BF810ull\n#define NIC3_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC3_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x55BF818ull\n#define NIC3_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC3_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC3_QPC1_AXUSER_CONG_QUE_BASE 0x55BFB80ull\n#define NIC3_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC3_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC3_QPC1_AXUSER_RXWQE_BASE 0x55BFBE0ull\n#define NIC3_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC3_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC3_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x55BFC40ull\n#define NIC3_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC3_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC3_QPC1_AXUSER_DB_FIFO_BASE 0x55BFCA0ull\n#define NIC3_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC3_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC3_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x55BFD00ull\n#define NIC3_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC3_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC3_QPC1_AXUSER_ERR_FIFO_BASE 0x55BFD60ull\n#define NIC3_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC3_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC3_QPC1_AXUSER_QPC_RESP_BASE 0x55BFDC0ull\n#define NIC3_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC3_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC3_QPC1_AXUSER_QPC_REQ_BASE 0x55BFE20ull\n#define NIC3_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC3_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC3_QPC1_SPECIAL_BASE 0x55BFE80ull\n#define NIC3_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC3_TMR_BASE 0x55C8000ull\n#define NIC3_TMR_MAX_OFFSET 0x1000\n#define NIC3_TMR_SECTION 0xD600\n#define mmNIC3_TMR_AXUSER_TMR_FREE_LIST_BASE 0x55C8D60ull\n#define NIC3_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC3_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC3_TMR_AXUSER_TMR_FIFO_BASE 0x55C8DC0ull\n#define NIC3_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC3_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC3_TMR_AXUSER_TMR_FSM_BASE 0x55C8E20ull\n#define NIC3_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC3_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC3_TMR_SPECIAL_BASE 0x55C8E80ull\n#define NIC3_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC3_RXB_CORE_BASE 0x55C9000ull\n#define NIC3_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC3_RXB_CORE_SECTION 0x6100\n#define mmNIC3_RXB_CORE_SCT_AWUSER_BASE 0x55C9610ull\n#define NIC3_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC3_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC3_RXB_CORE_SPECIAL_BASE 0x55C9E80ull\n#define NIC3_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC3_RXE0_BASE 0x55CA000ull\n#define NIC3_RXE0_MAX_OFFSET 0x1000\n#define NIC3_RXE0_SECTION 0x9000\n#define mmNIC3_RXE0_WQE_ARUSER_BASE 0x55CA900ull\n#define NIC3_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC3_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC3_RXE0_SPECIAL_BASE 0x55CAE80ull\n#define NIC3_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC3_RXE1_BASE 0x55CB000ull\n#define NIC3_RXE1_MAX_OFFSET 0x1000\n#define NIC3_RXE1_SECTION 0x9000\n#define mmNIC3_RXE1_WQE_ARUSER_BASE 0x55CB900ull\n#define NIC3_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC3_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC3_RXE1_SPECIAL_BASE 0x55CBE80ull\n#define NIC3_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ0_BASE 0x55CC000ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ1_BASE 0x55CC050ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ2_BASE 0x55CC0A0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ3_BASE 0x55CC0F0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ4_BASE 0x55CC140ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ5_BASE 0x55CC190ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ6_BASE 0x55CC1E0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ7_BASE 0x55CC230ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ8_BASE 0x55CC280ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ9_BASE 0x55CC2D0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ10_BASE 0x55CC320ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ11_BASE 0x55CC370ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ12_BASE 0x55CC3C0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ13_BASE 0x55CC410ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ14_BASE 0x55CC460ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ15_BASE 0x55CC4B0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ16_BASE 0x55CC500ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ17_BASE 0x55CC550ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ18_BASE 0x55CC5A0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ19_BASE 0x55CC5F0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ20_BASE 0x55CC640ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ21_BASE 0x55CC690ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ22_BASE 0x55CC6E0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ23_BASE 0x55CC730ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ24_BASE 0x55CC780ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ25_BASE 0x55CC7D0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ26_BASE 0x55CC820ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ27_BASE 0x55CC870ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ28_BASE 0x55CC8C0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ29_BASE 0x55CC910ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ30_BASE 0x55CC960ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC3_RXE0_AXUSER_AXUSER_CQ31_BASE 0x55CC9B0ull\n#define NIC3_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC3_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC3_RXE0_AXUSER_SPECIAL_BASE 0x55CCE80ull\n#define NIC3_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ0_BASE 0x55CD000ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ1_BASE 0x55CD050ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ2_BASE 0x55CD0A0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ3_BASE 0x55CD0F0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ4_BASE 0x55CD140ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ5_BASE 0x55CD190ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ6_BASE 0x55CD1E0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ7_BASE 0x55CD230ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ8_BASE 0x55CD280ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ9_BASE 0x55CD2D0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ10_BASE 0x55CD320ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ11_BASE 0x55CD370ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ12_BASE 0x55CD3C0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ13_BASE 0x55CD410ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ14_BASE 0x55CD460ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ15_BASE 0x55CD4B0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ16_BASE 0x55CD500ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ17_BASE 0x55CD550ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ18_BASE 0x55CD5A0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ19_BASE 0x55CD5F0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ20_BASE 0x55CD640ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ21_BASE 0x55CD690ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ22_BASE 0x55CD6E0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ23_BASE 0x55CD730ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ24_BASE 0x55CD780ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ25_BASE 0x55CD7D0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ26_BASE 0x55CD820ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ27_BASE 0x55CD870ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ28_BASE 0x55CD8C0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ29_BASE 0x55CD910ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ30_BASE 0x55CD960ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC3_RXE1_AXUSER_AXUSER_CQ31_BASE 0x55CD9B0ull\n#define NIC3_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC3_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC3_RXE1_AXUSER_SPECIAL_BASE 0x55CDE80ull\n#define NIC3_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC3_TXS0_BASE 0x55D0000ull\n#define NIC3_TXS0_MAX_OFFSET 0x1000\n#define NIC3_TXS0_SECTION 0xE800\n#define mmNIC3_TXS0_SPECIAL_BASE 0x55D0E80ull\n#define NIC3_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC3_TXS1_BASE 0x55D1000ull\n#define NIC3_TXS1_MAX_OFFSET 0x1000\n#define NIC3_TXS1_SECTION 0xE800\n#define mmNIC3_TXS1_SPECIAL_BASE 0x55D1E80ull\n#define NIC3_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC3_TXE0_BASE 0x55D2000ull\n#define NIC3_TXE0_MAX_OFFSET 0x1000\n#define NIC3_TXE0_SECTION 0xE800\n#define mmNIC3_TXE0_SPECIAL_BASE 0x55D2E80ull\n#define NIC3_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC3_TXE1_BASE 0x55D3000ull\n#define NIC3_TXE1_MAX_OFFSET 0x1000\n#define NIC3_TXE1_SECTION 0xE800\n#define mmNIC3_TXE1_SPECIAL_BASE 0x55D3E80ull\n#define NIC3_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC3_TXB_BASE 0x55D4000ull\n#define NIC3_TXB_MAX_OFFSET 0x1000\n#define NIC3_TXB_SECTION 0xE800\n#define mmNIC3_TXB_SPECIAL_BASE 0x55D4E80ull\n#define NIC3_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC3_MSTR_IF_RR_SHRD_HBW_BASE 0x55D5000ull\n#define NIC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC3_MSTR_IF_RR_PRVT_HBW_BASE 0x55D5200ull\n#define NIC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC3_MSTR_IF_RR_SHRD_LBW_BASE 0x55D5400ull\n#define NIC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC3_MSTR_IF_RR_PRVT_LBW_BASE 0x55D5600ull\n#define NIC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC3_MSTR_IF_E2E_CRDT_BASE 0x55D5800ull\n#define NIC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC3_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC3_MSTR_IF_AXUSER_BASE 0x55D5A80ull\n#define NIC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC3_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC3_MSTR_IF_DBG_HBW_BASE 0x55D5B00ull\n#define NIC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC3_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC3_MSTR_IF_DBG_LBW_BASE 0x55D5B80ull\n#define NIC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC3_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC3_MSTR_IF_CORE_HBW_BASE 0x55D5C00ull\n#define NIC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC3_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC3_MSTR_IF_CORE_LBW_BASE 0x55D5D80ull\n#define NIC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC3_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC3_MSTR_IF_SPECIAL_BASE 0x55D5E80ull\n#define NIC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC3_TX_AXUSER_BASE 0x55D6000ull\n#define NIC3_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC3_TX_AXUSER_SECTION 0x2000\n#define mmNIC3_SERDES0_BASE 0x55D8000ull\n#define NIC3_SERDES0_MAX_OFFSET 0x3E40\n#define NIC3_SERDES0_SECTION 0x4000\n#define mmNIC3_SERDES1_BASE 0x55DC000ull\n#define NIC3_SERDES1_MAX_OFFSET 0x3E40\n#define NIC3_SERDES1_SECTION 0x4000\n#define mmNIC3_PHY_BASE 0x55E0000ull\n#define NIC3_PHY_MAX_OFFSET 0x1000\n#define NIC3_PHY_SECTION 0xE800\n#define mmNIC3_PHY_SPECIAL_BASE 0x55E0E80ull\n#define NIC3_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC3_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT3_MAC_AUX_BASE 0x55E8000ull\n#define PRT3_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT3_MAC_AUX_SECTION 0xE800\n#define mmPRT3_MAC_AUX_SPECIAL_BASE 0x55E8E80ull\n#define PRT3_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT3_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT3_MAC_CORE_BASE 0x55E9000ull\n#define PRT3_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT3_MAC_CORE_SECTION 0xE800\n#define mmPRT3_MAC_CORE_SPECIAL_BASE 0x55E9E80ull\n#define PRT3_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT3_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC3_MAC_RS_FEC_BASE 0x55EA000ull\n#define NIC3_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC3_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC3_MAC_GLOB_STAT_CONTROL_REG_BASE 0x55EB000ull\n#define NIC3_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC3_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC3_MAC_GLOB_STAT_RX0_BASE 0x55EB100ull\n#define NIC3_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC3_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC3_MAC_GLOB_STAT_RX1_BASE 0x55EB18Cull\n#define NIC3_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC3_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC3_MAC_GLOB_STAT_RX2_BASE 0x55EB218ull\n#define NIC3_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC3_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC3_MAC_GLOB_STAT_RX3_BASE 0x55EB2A4ull\n#define NIC3_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC3_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC3_MAC_GLOB_STAT_TX0_BASE 0x55EB330ull\n#define NIC3_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC3_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC3_MAC_GLOB_STAT_TX1_BASE 0x55EB398ull\n#define NIC3_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC3_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC3_MAC_GLOB_STAT_TX2_BASE 0x55EB400ull\n#define NIC3_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC3_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC3_MAC_GLOB_STAT_TX3_BASE 0x55EB468ull\n#define NIC3_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC3_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC3_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x55EB800ull\n#define NIC3_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC3_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC3_MAC_CH0_MAC_PCS_BASE 0x55EC000ull\n#define NIC3_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC3_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC3_MAC_CH0_MAC_128_BASE 0x55EC400ull\n#define NIC3_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC3_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC3_MAC_CH0_MAC_AN_BASE 0x55EC800ull\n#define NIC3_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC3_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC3_MAC_CH1_MAC_PCS_BASE 0x55ED000ull\n#define NIC3_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC3_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC3_MAC_CH1_MAC_128_BASE 0x55ED400ull\n#define NIC3_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC3_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC3_MAC_CH1_MAC_AN_BASE 0x55ED800ull\n#define NIC3_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC3_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC3_MAC_CH2_MAC_PCS_BASE 0x55EE000ull\n#define NIC3_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC3_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC3_MAC_CH2_MAC_128_BASE 0x55EE400ull\n#define NIC3_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC3_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC3_MAC_CH2_MAC_AN_BASE 0x55EE800ull\n#define NIC3_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC3_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC3_MAC_CH3_MAC_PCS_BASE 0x55EF000ull\n#define NIC3_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC3_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC3_MAC_CH3_MAC_128_BASE 0x55EF400ull\n#define NIC3_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC3_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC3_MAC_CH3_MAC_AN_BASE 0x55EF800ull\n#define NIC3_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC3_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC4_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5600000ull\n#define NIC4_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5600080ull\n#define NIC4_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5600100ull\n#define NIC4_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5600180ull\n#define NIC4_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_0_SPECIAL_BASE 0x5600E80ull\n#define NIC4_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5601000ull\n#define NIC4_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5601080ull\n#define NIC4_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5601100ull\n#define NIC4_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5601180ull\n#define NIC4_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_1_SPECIAL_BASE 0x5601E80ull\n#define NIC4_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5602000ull\n#define NIC4_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5602080ull\n#define NIC4_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5602100ull\n#define NIC4_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5602180ull\n#define NIC4_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_2_SPECIAL_BASE 0x5602E80ull\n#define NIC4_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5603000ull\n#define NIC4_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5603080ull\n#define NIC4_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5603100ull\n#define NIC4_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5603180ull\n#define NIC4_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_3_SPECIAL_BASE 0x5603E80ull\n#define NIC4_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5604000ull\n#define NIC4_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5604080ull\n#define NIC4_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5604100ull\n#define NIC4_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5604180ull\n#define NIC4_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_4_SPECIAL_BASE 0x5604E80ull\n#define NIC4_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5605000ull\n#define NIC4_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5605080ull\n#define NIC4_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5605100ull\n#define NIC4_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5605180ull\n#define NIC4_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_5_SPECIAL_BASE 0x5605E80ull\n#define NIC4_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5606000ull\n#define NIC4_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5606080ull\n#define NIC4_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5606100ull\n#define NIC4_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5606180ull\n#define NIC4_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_6_SPECIAL_BASE 0x5606E80ull\n#define NIC4_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5607000ull\n#define NIC4_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5607080ull\n#define NIC4_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5607100ull\n#define NIC4_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5607180ull\n#define NIC4_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_7_SPECIAL_BASE 0x5607E80ull\n#define NIC4_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5608000ull\n#define NIC4_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5608080ull\n#define NIC4_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5608100ull\n#define NIC4_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5608180ull\n#define NIC4_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_8_SPECIAL_BASE 0x5608E80ull\n#define NIC4_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5609000ull\n#define NIC4_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5609080ull\n#define NIC4_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5609100ull\n#define NIC4_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5609180ull\n#define NIC4_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_9_SPECIAL_BASE 0x5609E80ull\n#define NIC4_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_10_UNSECURE_DOORBELL0_BASE 0x560A000ull\n#define NIC4_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_10_UNSECURE_DOORBELL1_BASE 0x560A080ull\n#define NIC4_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x560A100ull\n#define NIC4_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x560A180ull\n#define NIC4_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_10_SPECIAL_BASE 0x560AE80ull\n#define NIC4_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_11_UNSECURE_DOORBELL0_BASE 0x560B000ull\n#define NIC4_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_11_UNSECURE_DOORBELL1_BASE 0x560B080ull\n#define NIC4_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x560B100ull\n#define NIC4_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x560B180ull\n#define NIC4_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_11_SPECIAL_BASE 0x560BE80ull\n#define NIC4_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_12_UNSECURE_DOORBELL0_BASE 0x560C000ull\n#define NIC4_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_12_UNSECURE_DOORBELL1_BASE 0x560C080ull\n#define NIC4_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x560C100ull\n#define NIC4_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x560C180ull\n#define NIC4_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_12_SPECIAL_BASE 0x560CE80ull\n#define NIC4_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_13_UNSECURE_DOORBELL0_BASE 0x560D000ull\n#define NIC4_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_13_UNSECURE_DOORBELL1_BASE 0x560D080ull\n#define NIC4_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x560D100ull\n#define NIC4_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x560D180ull\n#define NIC4_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_13_SPECIAL_BASE 0x560DE80ull\n#define NIC4_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR0_14_UNSECURE_DOORBELL0_BASE 0x560E000ull\n#define NIC4_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR0_14_UNSECURE_DOORBELL1_BASE 0x560E080ull\n#define NIC4_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x560E100ull\n#define NIC4_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x560E180ull\n#define NIC4_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR0_14_SPECIAL_BASE 0x560EE80ull\n#define NIC4_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC4_QM_DCCM0_BASE 0x5610000ull\n#define NIC4_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC4_QM_DCCM0_SECTION 0x8000\n#define mmNIC4_QM_ARC_AUX0_BASE 0x5618000ull\n#define NIC4_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC4_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC4_QM_ARC_AUX0_SPECIAL_BASE 0x5618E80ull\n#define NIC4_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC4_QM0_BASE 0x561A000ull\n#define NIC4_QM0_MAX_OFFSET 0x1000\n#define NIC4_QM0_SECTION 0x9000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x561A900ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x561A908ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x561A910ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x561A918ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x561A920ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x561A928ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x561A930ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x561A938ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x561A940ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x561A948ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x561A950ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x561A958ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x561A960ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x561A968ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x561A970ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x561A978ull\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC4_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC4_QM0_AXUSER_SECURED_BASE 0x561AB00ull\n#define NIC4_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC4_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC4_QM0_AXUSER_NONSECURED_BASE 0x561AB80ull\n#define NIC4_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC4_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC4_QM0_DBG_HBW_BASE 0x561AC00ull\n#define NIC4_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC4_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC4_QM0_DBG_LBW_BASE 0x561AC80ull\n#define NIC4_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC4_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC4_QM0_CGM_BASE 0x561AD80ull\n#define NIC4_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC4_QM0_CGM_SECTION 0x1000\n#define mmNIC4_QM0_SPECIAL_BASE 0x561AE80ull\n#define NIC4_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC4_QPC0_BASE 0x561F000ull\n#define NIC4_QPC0_MAX_OFFSET 0x1000\n#define NIC4_QPC0_SECTION 0x7200\n#define mmNIC4_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x561F720ull\n#define NIC4_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x561F728ull\n#define NIC4_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x561F730ull\n#define NIC4_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x561F738ull\n#define NIC4_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x561F740ull\n#define NIC4_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x561F748ull\n#define NIC4_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x561F750ull\n#define NIC4_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x561F758ull\n#define NIC4_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x561F760ull\n#define NIC4_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x561F768ull\n#define NIC4_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x561F770ull\n#define NIC4_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x561F778ull\n#define NIC4_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x561F780ull\n#define NIC4_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x561F788ull\n#define NIC4_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x561F790ull\n#define NIC4_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x561F798ull\n#define NIC4_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x561F7A0ull\n#define NIC4_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x561F7A8ull\n#define NIC4_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x561F7B0ull\n#define NIC4_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x561F7B8ull\n#define NIC4_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x561F7C0ull\n#define NIC4_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x561F7C8ull\n#define NIC4_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x561F7D0ull\n#define NIC4_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x561F7D8ull\n#define NIC4_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x561F7E0ull\n#define NIC4_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x561F7E8ull\n#define NIC4_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x561F7F0ull\n#define NIC4_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x561F7F8ull\n#define NIC4_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x561F800ull\n#define NIC4_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x561F808ull\n#define NIC4_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x561F810ull\n#define NIC4_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x561F818ull\n#define NIC4_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC4_QPC0_AXUSER_CONG_QUE_BASE 0x561FB80ull\n#define NIC4_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC4_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC4_QPC0_AXUSER_RXWQE_BASE 0x561FBE0ull\n#define NIC4_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC4_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC4_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x561FC40ull\n#define NIC4_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC4_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC4_QPC0_AXUSER_DB_FIFO_BASE 0x561FCA0ull\n#define NIC4_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC4_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC4_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x561FD00ull\n#define NIC4_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC4_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC4_QPC0_AXUSER_ERR_FIFO_BASE 0x561FD60ull\n#define NIC4_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC4_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC4_QPC0_AXUSER_QPC_RESP_BASE 0x561FDC0ull\n#define NIC4_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC4_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC4_QPC0_AXUSER_QPC_REQ_BASE 0x561FE20ull\n#define NIC4_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC4_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC4_QPC0_SPECIAL_BASE 0x561FE80ull\n#define NIC4_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_0_UNSECURE_DOORBELL0_BASE 0x5620000ull\n#define NIC4_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_0_UNSECURE_DOORBELL1_BASE 0x5620080ull\n#define NIC4_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x5620100ull\n#define NIC4_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x5620180ull\n#define NIC4_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_0_SPECIAL_BASE 0x5620E80ull\n#define NIC4_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_1_UNSECURE_DOORBELL0_BASE 0x5621000ull\n#define NIC4_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_1_UNSECURE_DOORBELL1_BASE 0x5621080ull\n#define NIC4_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x5621100ull\n#define NIC4_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x5621180ull\n#define NIC4_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_1_SPECIAL_BASE 0x5621E80ull\n#define NIC4_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_2_UNSECURE_DOORBELL0_BASE 0x5622000ull\n#define NIC4_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_2_UNSECURE_DOORBELL1_BASE 0x5622080ull\n#define NIC4_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x5622100ull\n#define NIC4_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x5622180ull\n#define NIC4_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_2_SPECIAL_BASE 0x5622E80ull\n#define NIC4_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_3_UNSECURE_DOORBELL0_BASE 0x5623000ull\n#define NIC4_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_3_UNSECURE_DOORBELL1_BASE 0x5623080ull\n#define NIC4_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x5623100ull\n#define NIC4_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x5623180ull\n#define NIC4_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_3_SPECIAL_BASE 0x5623E80ull\n#define NIC4_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_4_UNSECURE_DOORBELL0_BASE 0x5624000ull\n#define NIC4_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_4_UNSECURE_DOORBELL1_BASE 0x5624080ull\n#define NIC4_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x5624100ull\n#define NIC4_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x5624180ull\n#define NIC4_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_4_SPECIAL_BASE 0x5624E80ull\n#define NIC4_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_5_UNSECURE_DOORBELL0_BASE 0x5625000ull\n#define NIC4_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_5_UNSECURE_DOORBELL1_BASE 0x5625080ull\n#define NIC4_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x5625100ull\n#define NIC4_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x5625180ull\n#define NIC4_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_5_SPECIAL_BASE 0x5625E80ull\n#define NIC4_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_6_UNSECURE_DOORBELL0_BASE 0x5626000ull\n#define NIC4_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_6_UNSECURE_DOORBELL1_BASE 0x5626080ull\n#define NIC4_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x5626100ull\n#define NIC4_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x5626180ull\n#define NIC4_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_6_SPECIAL_BASE 0x5626E80ull\n#define NIC4_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_7_UNSECURE_DOORBELL0_BASE 0x5627000ull\n#define NIC4_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_7_UNSECURE_DOORBELL1_BASE 0x5627080ull\n#define NIC4_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x5627100ull\n#define NIC4_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x5627180ull\n#define NIC4_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_7_SPECIAL_BASE 0x5627E80ull\n#define NIC4_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_8_UNSECURE_DOORBELL0_BASE 0x5628000ull\n#define NIC4_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_8_UNSECURE_DOORBELL1_BASE 0x5628080ull\n#define NIC4_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x5628100ull\n#define NIC4_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x5628180ull\n#define NIC4_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_8_SPECIAL_BASE 0x5628E80ull\n#define NIC4_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_9_UNSECURE_DOORBELL0_BASE 0x5629000ull\n#define NIC4_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_9_UNSECURE_DOORBELL1_BASE 0x5629080ull\n#define NIC4_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x5629100ull\n#define NIC4_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x5629180ull\n#define NIC4_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_9_SPECIAL_BASE 0x5629E80ull\n#define NIC4_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_10_UNSECURE_DOORBELL0_BASE 0x562A000ull\n#define NIC4_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_10_UNSECURE_DOORBELL1_BASE 0x562A080ull\n#define NIC4_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x562A100ull\n#define NIC4_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x562A180ull\n#define NIC4_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_10_SPECIAL_BASE 0x562AE80ull\n#define NIC4_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_11_UNSECURE_DOORBELL0_BASE 0x562B000ull\n#define NIC4_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_11_UNSECURE_DOORBELL1_BASE 0x562B080ull\n#define NIC4_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x562B100ull\n#define NIC4_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x562B180ull\n#define NIC4_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_11_SPECIAL_BASE 0x562BE80ull\n#define NIC4_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_12_UNSECURE_DOORBELL0_BASE 0x562C000ull\n#define NIC4_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_12_UNSECURE_DOORBELL1_BASE 0x562C080ull\n#define NIC4_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x562C100ull\n#define NIC4_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x562C180ull\n#define NIC4_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_12_SPECIAL_BASE 0x562CE80ull\n#define NIC4_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_13_UNSECURE_DOORBELL0_BASE 0x562D000ull\n#define NIC4_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_13_UNSECURE_DOORBELL1_BASE 0x562D080ull\n#define NIC4_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x562D100ull\n#define NIC4_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x562D180ull\n#define NIC4_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_13_SPECIAL_BASE 0x562DE80ull\n#define NIC4_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC4_UMR1_14_UNSECURE_DOORBELL0_BASE 0x562E000ull\n#define NIC4_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC4_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC4_UMR1_14_UNSECURE_DOORBELL1_BASE 0x562E080ull\n#define NIC4_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC4_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC4_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x562E100ull\n#define NIC4_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC4_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC4_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x562E180ull\n#define NIC4_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC4_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC4_UMR1_14_SPECIAL_BASE 0x562EE80ull\n#define NIC4_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC4_QM_DCCM1_BASE 0x5630000ull\n#define NIC4_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC4_QM_DCCM1_SECTION 0x8000\n#define mmNIC4_QM_ARC_AUX1_BASE 0x5638000ull\n#define NIC4_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC4_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC4_QM_ARC_AUX1_SPECIAL_BASE 0x5638E80ull\n#define NIC4_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC4_QM1_BASE 0x563A000ull\n#define NIC4_QM1_MAX_OFFSET 0x1000\n#define NIC4_QM1_SECTION 0x9000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x563A900ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x563A908ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x563A910ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x563A918ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x563A920ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x563A928ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x563A930ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x563A938ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x563A940ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x563A948ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x563A950ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x563A958ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x563A960ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x563A968ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x563A970ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x563A978ull\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC4_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC4_QM1_AXUSER_SECURED_BASE 0x563AB00ull\n#define NIC4_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC4_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC4_QM1_AXUSER_NONSECURED_BASE 0x563AB80ull\n#define NIC4_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC4_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC4_QM1_DBG_HBW_BASE 0x563AC00ull\n#define NIC4_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC4_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC4_QM1_DBG_LBW_BASE 0x563AC80ull\n#define NIC4_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC4_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC4_QM1_CGM_BASE 0x563AD80ull\n#define NIC4_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC4_QM1_CGM_SECTION 0x1000\n#define mmNIC4_QM1_SPECIAL_BASE 0x563AE80ull\n#define NIC4_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC4_QPC1_BASE 0x563F000ull\n#define NIC4_QPC1_MAX_OFFSET 0x1000\n#define NIC4_QPC1_SECTION 0x7200\n#define mmNIC4_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x563F720ull\n#define NIC4_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x563F728ull\n#define NIC4_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x563F730ull\n#define NIC4_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x563F738ull\n#define NIC4_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x563F740ull\n#define NIC4_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x563F748ull\n#define NIC4_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x563F750ull\n#define NIC4_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x563F758ull\n#define NIC4_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x563F760ull\n#define NIC4_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x563F768ull\n#define NIC4_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x563F770ull\n#define NIC4_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x563F778ull\n#define NIC4_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x563F780ull\n#define NIC4_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x563F788ull\n#define NIC4_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x563F790ull\n#define NIC4_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x563F798ull\n#define NIC4_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x563F7A0ull\n#define NIC4_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x563F7A8ull\n#define NIC4_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x563F7B0ull\n#define NIC4_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x563F7B8ull\n#define NIC4_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x563F7C0ull\n#define NIC4_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x563F7C8ull\n#define NIC4_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x563F7D0ull\n#define NIC4_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x563F7D8ull\n#define NIC4_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x563F7E0ull\n#define NIC4_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x563F7E8ull\n#define NIC4_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x563F7F0ull\n#define NIC4_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x563F7F8ull\n#define NIC4_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x563F800ull\n#define NIC4_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x563F808ull\n#define NIC4_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x563F810ull\n#define NIC4_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC4_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x563F818ull\n#define NIC4_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC4_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC4_QPC1_AXUSER_CONG_QUE_BASE 0x563FB80ull\n#define NIC4_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC4_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC4_QPC1_AXUSER_RXWQE_BASE 0x563FBE0ull\n#define NIC4_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC4_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC4_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x563FC40ull\n#define NIC4_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC4_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC4_QPC1_AXUSER_DB_FIFO_BASE 0x563FCA0ull\n#define NIC4_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC4_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC4_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x563FD00ull\n#define NIC4_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC4_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC4_QPC1_AXUSER_ERR_FIFO_BASE 0x563FD60ull\n#define NIC4_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC4_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC4_QPC1_AXUSER_QPC_RESP_BASE 0x563FDC0ull\n#define NIC4_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC4_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC4_QPC1_AXUSER_QPC_REQ_BASE 0x563FE20ull\n#define NIC4_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC4_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC4_QPC1_SPECIAL_BASE 0x563FE80ull\n#define NIC4_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC4_TMR_BASE 0x5648000ull\n#define NIC4_TMR_MAX_OFFSET 0x1000\n#define NIC4_TMR_SECTION 0xD600\n#define mmNIC4_TMR_AXUSER_TMR_FREE_LIST_BASE 0x5648D60ull\n#define NIC4_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC4_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC4_TMR_AXUSER_TMR_FIFO_BASE 0x5648DC0ull\n#define NIC4_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC4_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC4_TMR_AXUSER_TMR_FSM_BASE 0x5648E20ull\n#define NIC4_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC4_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC4_TMR_SPECIAL_BASE 0x5648E80ull\n#define NIC4_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC4_RXB_CORE_BASE 0x5649000ull\n#define NIC4_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC4_RXB_CORE_SECTION 0x6100\n#define mmNIC4_RXB_CORE_SCT_AWUSER_BASE 0x5649610ull\n#define NIC4_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC4_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC4_RXB_CORE_SPECIAL_BASE 0x5649E80ull\n#define NIC4_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC4_RXE0_BASE 0x564A000ull\n#define NIC4_RXE0_MAX_OFFSET 0x1000\n#define NIC4_RXE0_SECTION 0x9000\n#define mmNIC4_RXE0_WQE_ARUSER_BASE 0x564A900ull\n#define NIC4_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC4_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC4_RXE0_SPECIAL_BASE 0x564AE80ull\n#define NIC4_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC4_RXE1_BASE 0x564B000ull\n#define NIC4_RXE1_MAX_OFFSET 0x1000\n#define NIC4_RXE1_SECTION 0x9000\n#define mmNIC4_RXE1_WQE_ARUSER_BASE 0x564B900ull\n#define NIC4_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC4_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC4_RXE1_SPECIAL_BASE 0x564BE80ull\n#define NIC4_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ0_BASE 0x564C000ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ1_BASE 0x564C050ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ2_BASE 0x564C0A0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ3_BASE 0x564C0F0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ4_BASE 0x564C140ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ5_BASE 0x564C190ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ6_BASE 0x564C1E0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ7_BASE 0x564C230ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ8_BASE 0x564C280ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ9_BASE 0x564C2D0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ10_BASE 0x564C320ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ11_BASE 0x564C370ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ12_BASE 0x564C3C0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ13_BASE 0x564C410ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ14_BASE 0x564C460ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ15_BASE 0x564C4B0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ16_BASE 0x564C500ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ17_BASE 0x564C550ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ18_BASE 0x564C5A0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ19_BASE 0x564C5F0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ20_BASE 0x564C640ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ21_BASE 0x564C690ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ22_BASE 0x564C6E0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ23_BASE 0x564C730ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ24_BASE 0x564C780ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ25_BASE 0x564C7D0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ26_BASE 0x564C820ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ27_BASE 0x564C870ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ28_BASE 0x564C8C0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ29_BASE 0x564C910ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ30_BASE 0x564C960ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC4_RXE0_AXUSER_AXUSER_CQ31_BASE 0x564C9B0ull\n#define NIC4_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC4_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC4_RXE0_AXUSER_SPECIAL_BASE 0x564CE80ull\n#define NIC4_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ0_BASE 0x564D000ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ1_BASE 0x564D050ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ2_BASE 0x564D0A0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ3_BASE 0x564D0F0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ4_BASE 0x564D140ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ5_BASE 0x564D190ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ6_BASE 0x564D1E0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ7_BASE 0x564D230ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ8_BASE 0x564D280ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ9_BASE 0x564D2D0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ10_BASE 0x564D320ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ11_BASE 0x564D370ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ12_BASE 0x564D3C0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ13_BASE 0x564D410ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ14_BASE 0x564D460ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ15_BASE 0x564D4B0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ16_BASE 0x564D500ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ17_BASE 0x564D550ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ18_BASE 0x564D5A0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ19_BASE 0x564D5F0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ20_BASE 0x564D640ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ21_BASE 0x564D690ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ22_BASE 0x564D6E0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ23_BASE 0x564D730ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ24_BASE 0x564D780ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ25_BASE 0x564D7D0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ26_BASE 0x564D820ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ27_BASE 0x564D870ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ28_BASE 0x564D8C0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ29_BASE 0x564D910ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ30_BASE 0x564D960ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC4_RXE1_AXUSER_AXUSER_CQ31_BASE 0x564D9B0ull\n#define NIC4_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC4_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC4_RXE1_AXUSER_SPECIAL_BASE 0x564DE80ull\n#define NIC4_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC4_TXS0_BASE 0x5650000ull\n#define NIC4_TXS0_MAX_OFFSET 0x1000\n#define NIC4_TXS0_SECTION 0xE800\n#define mmNIC4_TXS0_SPECIAL_BASE 0x5650E80ull\n#define NIC4_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC4_TXS1_BASE 0x5651000ull\n#define NIC4_TXS1_MAX_OFFSET 0x1000\n#define NIC4_TXS1_SECTION 0xE800\n#define mmNIC4_TXS1_SPECIAL_BASE 0x5651E80ull\n#define NIC4_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC4_TXE0_BASE 0x5652000ull\n#define NIC4_TXE0_MAX_OFFSET 0x1000\n#define NIC4_TXE0_SECTION 0xE800\n#define mmNIC4_TXE0_SPECIAL_BASE 0x5652E80ull\n#define NIC4_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC4_TXE1_BASE 0x5653000ull\n#define NIC4_TXE1_MAX_OFFSET 0x1000\n#define NIC4_TXE1_SECTION 0xE800\n#define mmNIC4_TXE1_SPECIAL_BASE 0x5653E80ull\n#define NIC4_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC4_TXB_BASE 0x5654000ull\n#define NIC4_TXB_MAX_OFFSET 0x1000\n#define NIC4_TXB_SECTION 0xE800\n#define mmNIC4_TXB_SPECIAL_BASE 0x5654E80ull\n#define NIC4_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC4_MSTR_IF_RR_SHRD_HBW_BASE 0x5655000ull\n#define NIC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC4_MSTR_IF_RR_PRVT_HBW_BASE 0x5655200ull\n#define NIC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC4_MSTR_IF_RR_SHRD_LBW_BASE 0x5655400ull\n#define NIC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC4_MSTR_IF_RR_PRVT_LBW_BASE 0x5655600ull\n#define NIC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC4_MSTR_IF_E2E_CRDT_BASE 0x5655800ull\n#define NIC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC4_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC4_MSTR_IF_AXUSER_BASE 0x5655A80ull\n#define NIC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC4_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC4_MSTR_IF_DBG_HBW_BASE 0x5655B00ull\n#define NIC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC4_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC4_MSTR_IF_DBG_LBW_BASE 0x5655B80ull\n#define NIC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC4_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC4_MSTR_IF_CORE_HBW_BASE 0x5655C00ull\n#define NIC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC4_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC4_MSTR_IF_CORE_LBW_BASE 0x5655D80ull\n#define NIC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC4_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC4_MSTR_IF_SPECIAL_BASE 0x5655E80ull\n#define NIC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC4_TX_AXUSER_BASE 0x5656000ull\n#define NIC4_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC4_TX_AXUSER_SECTION 0x2000\n#define mmNIC4_SERDES0_BASE 0x5658000ull\n#define NIC4_SERDES0_MAX_OFFSET 0x3E40\n#define NIC4_SERDES0_SECTION 0x4000\n#define mmNIC4_SERDES1_BASE 0x565C000ull\n#define NIC4_SERDES1_MAX_OFFSET 0x3E40\n#define NIC4_SERDES1_SECTION 0x4000\n#define mmNIC4_PHY_BASE 0x5660000ull\n#define NIC4_PHY_MAX_OFFSET 0x1000\n#define NIC4_PHY_SECTION 0xE800\n#define mmNIC4_PHY_SPECIAL_BASE 0x5660E80ull\n#define NIC4_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC4_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT4_MAC_AUX_BASE 0x5668000ull\n#define PRT4_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT4_MAC_AUX_SECTION 0xE800\n#define mmPRT4_MAC_AUX_SPECIAL_BASE 0x5668E80ull\n#define PRT4_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT4_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT4_MAC_CORE_BASE 0x5669000ull\n#define PRT4_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT4_MAC_CORE_SECTION 0xE800\n#define mmPRT4_MAC_CORE_SPECIAL_BASE 0x5669E80ull\n#define PRT4_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT4_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC4_MAC_RS_FEC_BASE 0x566A000ull\n#define NIC4_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC4_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC4_MAC_GLOB_STAT_CONTROL_REG_BASE 0x566B000ull\n#define NIC4_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC4_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC4_MAC_GLOB_STAT_RX0_BASE 0x566B100ull\n#define NIC4_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC4_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC4_MAC_GLOB_STAT_RX1_BASE 0x566B18Cull\n#define NIC4_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC4_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC4_MAC_GLOB_STAT_RX2_BASE 0x566B218ull\n#define NIC4_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC4_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC4_MAC_GLOB_STAT_RX3_BASE 0x566B2A4ull\n#define NIC4_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC4_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC4_MAC_GLOB_STAT_TX0_BASE 0x566B330ull\n#define NIC4_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC4_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC4_MAC_GLOB_STAT_TX1_BASE 0x566B398ull\n#define NIC4_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC4_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC4_MAC_GLOB_STAT_TX2_BASE 0x566B400ull\n#define NIC4_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC4_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC4_MAC_GLOB_STAT_TX3_BASE 0x566B468ull\n#define NIC4_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC4_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC4_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x566B800ull\n#define NIC4_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC4_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC4_MAC_CH0_MAC_PCS_BASE 0x566C000ull\n#define NIC4_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC4_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC4_MAC_CH0_MAC_128_BASE 0x566C400ull\n#define NIC4_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC4_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC4_MAC_CH0_MAC_AN_BASE 0x566C800ull\n#define NIC4_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC4_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC4_MAC_CH1_MAC_PCS_BASE 0x566D000ull\n#define NIC4_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC4_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC4_MAC_CH1_MAC_128_BASE 0x566D400ull\n#define NIC4_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC4_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC4_MAC_CH1_MAC_AN_BASE 0x566D800ull\n#define NIC4_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC4_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC4_MAC_CH2_MAC_PCS_BASE 0x566E000ull\n#define NIC4_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC4_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC4_MAC_CH2_MAC_128_BASE 0x566E400ull\n#define NIC4_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC4_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC4_MAC_CH2_MAC_AN_BASE 0x566E800ull\n#define NIC4_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC4_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC4_MAC_CH3_MAC_PCS_BASE 0x566F000ull\n#define NIC4_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC4_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC4_MAC_CH3_MAC_128_BASE 0x566F400ull\n#define NIC4_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC4_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC4_MAC_CH3_MAC_AN_BASE 0x566F800ull\n#define NIC4_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC4_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC5_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5680000ull\n#define NIC5_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5680080ull\n#define NIC5_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5680100ull\n#define NIC5_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5680180ull\n#define NIC5_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_0_SPECIAL_BASE 0x5680E80ull\n#define NIC5_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5681000ull\n#define NIC5_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5681080ull\n#define NIC5_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5681100ull\n#define NIC5_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5681180ull\n#define NIC5_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_1_SPECIAL_BASE 0x5681E80ull\n#define NIC5_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5682000ull\n#define NIC5_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5682080ull\n#define NIC5_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5682100ull\n#define NIC5_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5682180ull\n#define NIC5_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_2_SPECIAL_BASE 0x5682E80ull\n#define NIC5_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5683000ull\n#define NIC5_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5683080ull\n#define NIC5_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5683100ull\n#define NIC5_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5683180ull\n#define NIC5_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_3_SPECIAL_BASE 0x5683E80ull\n#define NIC5_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5684000ull\n#define NIC5_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5684080ull\n#define NIC5_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5684100ull\n#define NIC5_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5684180ull\n#define NIC5_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_4_SPECIAL_BASE 0x5684E80ull\n#define NIC5_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5685000ull\n#define NIC5_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5685080ull\n#define NIC5_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5685100ull\n#define NIC5_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5685180ull\n#define NIC5_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_5_SPECIAL_BASE 0x5685E80ull\n#define NIC5_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5686000ull\n#define NIC5_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5686080ull\n#define NIC5_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5686100ull\n#define NIC5_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5686180ull\n#define NIC5_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_6_SPECIAL_BASE 0x5686E80ull\n#define NIC5_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5687000ull\n#define NIC5_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5687080ull\n#define NIC5_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5687100ull\n#define NIC5_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5687180ull\n#define NIC5_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_7_SPECIAL_BASE 0x5687E80ull\n#define NIC5_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5688000ull\n#define NIC5_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5688080ull\n#define NIC5_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5688100ull\n#define NIC5_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5688180ull\n#define NIC5_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_8_SPECIAL_BASE 0x5688E80ull\n#define NIC5_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5689000ull\n#define NIC5_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5689080ull\n#define NIC5_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5689100ull\n#define NIC5_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5689180ull\n#define NIC5_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_9_SPECIAL_BASE 0x5689E80ull\n#define NIC5_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_10_UNSECURE_DOORBELL0_BASE 0x568A000ull\n#define NIC5_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_10_UNSECURE_DOORBELL1_BASE 0x568A080ull\n#define NIC5_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x568A100ull\n#define NIC5_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x568A180ull\n#define NIC5_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_10_SPECIAL_BASE 0x568AE80ull\n#define NIC5_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_11_UNSECURE_DOORBELL0_BASE 0x568B000ull\n#define NIC5_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_11_UNSECURE_DOORBELL1_BASE 0x568B080ull\n#define NIC5_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x568B100ull\n#define NIC5_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x568B180ull\n#define NIC5_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_11_SPECIAL_BASE 0x568BE80ull\n#define NIC5_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_12_UNSECURE_DOORBELL0_BASE 0x568C000ull\n#define NIC5_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_12_UNSECURE_DOORBELL1_BASE 0x568C080ull\n#define NIC5_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x568C100ull\n#define NIC5_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x568C180ull\n#define NIC5_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_12_SPECIAL_BASE 0x568CE80ull\n#define NIC5_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_13_UNSECURE_DOORBELL0_BASE 0x568D000ull\n#define NIC5_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_13_UNSECURE_DOORBELL1_BASE 0x568D080ull\n#define NIC5_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x568D100ull\n#define NIC5_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x568D180ull\n#define NIC5_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_13_SPECIAL_BASE 0x568DE80ull\n#define NIC5_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR0_14_UNSECURE_DOORBELL0_BASE 0x568E000ull\n#define NIC5_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR0_14_UNSECURE_DOORBELL1_BASE 0x568E080ull\n#define NIC5_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x568E100ull\n#define NIC5_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x568E180ull\n#define NIC5_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR0_14_SPECIAL_BASE 0x568EE80ull\n#define NIC5_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC5_QM_DCCM0_BASE 0x5690000ull\n#define NIC5_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC5_QM_DCCM0_SECTION 0x8000\n#define mmNIC5_QM_ARC_AUX0_BASE 0x5698000ull\n#define NIC5_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC5_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC5_QM_ARC_AUX0_SPECIAL_BASE 0x5698E80ull\n#define NIC5_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC5_QM0_BASE 0x569A000ull\n#define NIC5_QM0_MAX_OFFSET 0x1000\n#define NIC5_QM0_SECTION 0x9000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x569A900ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x569A908ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x569A910ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x569A918ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x569A920ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x569A928ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x569A930ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x569A938ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x569A940ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x569A948ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x569A950ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x569A958ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x569A960ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x569A968ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x569A970ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x569A978ull\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC5_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC5_QM0_AXUSER_SECURED_BASE 0x569AB00ull\n#define NIC5_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC5_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC5_QM0_AXUSER_NONSECURED_BASE 0x569AB80ull\n#define NIC5_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC5_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC5_QM0_DBG_HBW_BASE 0x569AC00ull\n#define NIC5_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC5_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC5_QM0_DBG_LBW_BASE 0x569AC80ull\n#define NIC5_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC5_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC5_QM0_CGM_BASE 0x569AD80ull\n#define NIC5_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC5_QM0_CGM_SECTION 0x1000\n#define mmNIC5_QM0_SPECIAL_BASE 0x569AE80ull\n#define NIC5_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC5_QPC0_BASE 0x569F000ull\n#define NIC5_QPC0_MAX_OFFSET 0x1000\n#define NIC5_QPC0_SECTION 0x7200\n#define mmNIC5_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x569F720ull\n#define NIC5_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x569F728ull\n#define NIC5_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x569F730ull\n#define NIC5_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x569F738ull\n#define NIC5_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x569F740ull\n#define NIC5_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x569F748ull\n#define NIC5_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x569F750ull\n#define NIC5_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x569F758ull\n#define NIC5_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x569F760ull\n#define NIC5_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x569F768ull\n#define NIC5_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x569F770ull\n#define NIC5_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x569F778ull\n#define NIC5_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x569F780ull\n#define NIC5_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x569F788ull\n#define NIC5_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x569F790ull\n#define NIC5_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x569F798ull\n#define NIC5_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x569F7A0ull\n#define NIC5_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x569F7A8ull\n#define NIC5_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x569F7B0ull\n#define NIC5_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x569F7B8ull\n#define NIC5_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x569F7C0ull\n#define NIC5_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x569F7C8ull\n#define NIC5_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x569F7D0ull\n#define NIC5_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x569F7D8ull\n#define NIC5_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x569F7E0ull\n#define NIC5_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x569F7E8ull\n#define NIC5_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x569F7F0ull\n#define NIC5_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x569F7F8ull\n#define NIC5_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x569F800ull\n#define NIC5_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x569F808ull\n#define NIC5_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x569F810ull\n#define NIC5_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x569F818ull\n#define NIC5_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC5_QPC0_AXUSER_CONG_QUE_BASE 0x569FB80ull\n#define NIC5_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC5_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC5_QPC0_AXUSER_RXWQE_BASE 0x569FBE0ull\n#define NIC5_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC5_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC5_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x569FC40ull\n#define NIC5_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC5_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC5_QPC0_AXUSER_DB_FIFO_BASE 0x569FCA0ull\n#define NIC5_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC5_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC5_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x569FD00ull\n#define NIC5_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC5_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC5_QPC0_AXUSER_ERR_FIFO_BASE 0x569FD60ull\n#define NIC5_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC5_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC5_QPC0_AXUSER_QPC_RESP_BASE 0x569FDC0ull\n#define NIC5_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC5_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC5_QPC0_AXUSER_QPC_REQ_BASE 0x569FE20ull\n#define NIC5_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC5_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC5_QPC0_SPECIAL_BASE 0x569FE80ull\n#define NIC5_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_0_UNSECURE_DOORBELL0_BASE 0x56A0000ull\n#define NIC5_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_0_UNSECURE_DOORBELL1_BASE 0x56A0080ull\n#define NIC5_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x56A0100ull\n#define NIC5_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x56A0180ull\n#define NIC5_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_0_SPECIAL_BASE 0x56A0E80ull\n#define NIC5_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_1_UNSECURE_DOORBELL0_BASE 0x56A1000ull\n#define NIC5_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_1_UNSECURE_DOORBELL1_BASE 0x56A1080ull\n#define NIC5_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x56A1100ull\n#define NIC5_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x56A1180ull\n#define NIC5_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_1_SPECIAL_BASE 0x56A1E80ull\n#define NIC5_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_2_UNSECURE_DOORBELL0_BASE 0x56A2000ull\n#define NIC5_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_2_UNSECURE_DOORBELL1_BASE 0x56A2080ull\n#define NIC5_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x56A2100ull\n#define NIC5_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x56A2180ull\n#define NIC5_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_2_SPECIAL_BASE 0x56A2E80ull\n#define NIC5_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_3_UNSECURE_DOORBELL0_BASE 0x56A3000ull\n#define NIC5_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_3_UNSECURE_DOORBELL1_BASE 0x56A3080ull\n#define NIC5_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x56A3100ull\n#define NIC5_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x56A3180ull\n#define NIC5_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_3_SPECIAL_BASE 0x56A3E80ull\n#define NIC5_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_4_UNSECURE_DOORBELL0_BASE 0x56A4000ull\n#define NIC5_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_4_UNSECURE_DOORBELL1_BASE 0x56A4080ull\n#define NIC5_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x56A4100ull\n#define NIC5_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x56A4180ull\n#define NIC5_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_4_SPECIAL_BASE 0x56A4E80ull\n#define NIC5_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_5_UNSECURE_DOORBELL0_BASE 0x56A5000ull\n#define NIC5_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_5_UNSECURE_DOORBELL1_BASE 0x56A5080ull\n#define NIC5_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x56A5100ull\n#define NIC5_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x56A5180ull\n#define NIC5_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_5_SPECIAL_BASE 0x56A5E80ull\n#define NIC5_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_6_UNSECURE_DOORBELL0_BASE 0x56A6000ull\n#define NIC5_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_6_UNSECURE_DOORBELL1_BASE 0x56A6080ull\n#define NIC5_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x56A6100ull\n#define NIC5_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x56A6180ull\n#define NIC5_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_6_SPECIAL_BASE 0x56A6E80ull\n#define NIC5_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_7_UNSECURE_DOORBELL0_BASE 0x56A7000ull\n#define NIC5_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_7_UNSECURE_DOORBELL1_BASE 0x56A7080ull\n#define NIC5_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x56A7100ull\n#define NIC5_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x56A7180ull\n#define NIC5_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_7_SPECIAL_BASE 0x56A7E80ull\n#define NIC5_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_8_UNSECURE_DOORBELL0_BASE 0x56A8000ull\n#define NIC5_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_8_UNSECURE_DOORBELL1_BASE 0x56A8080ull\n#define NIC5_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x56A8100ull\n#define NIC5_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x56A8180ull\n#define NIC5_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_8_SPECIAL_BASE 0x56A8E80ull\n#define NIC5_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_9_UNSECURE_DOORBELL0_BASE 0x56A9000ull\n#define NIC5_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_9_UNSECURE_DOORBELL1_BASE 0x56A9080ull\n#define NIC5_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x56A9100ull\n#define NIC5_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x56A9180ull\n#define NIC5_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_9_SPECIAL_BASE 0x56A9E80ull\n#define NIC5_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_10_UNSECURE_DOORBELL0_BASE 0x56AA000ull\n#define NIC5_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_10_UNSECURE_DOORBELL1_BASE 0x56AA080ull\n#define NIC5_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x56AA100ull\n#define NIC5_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x56AA180ull\n#define NIC5_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_10_SPECIAL_BASE 0x56AAE80ull\n#define NIC5_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_11_UNSECURE_DOORBELL0_BASE 0x56AB000ull\n#define NIC5_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_11_UNSECURE_DOORBELL1_BASE 0x56AB080ull\n#define NIC5_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x56AB100ull\n#define NIC5_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x56AB180ull\n#define NIC5_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_11_SPECIAL_BASE 0x56ABE80ull\n#define NIC5_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_12_UNSECURE_DOORBELL0_BASE 0x56AC000ull\n#define NIC5_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_12_UNSECURE_DOORBELL1_BASE 0x56AC080ull\n#define NIC5_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x56AC100ull\n#define NIC5_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x56AC180ull\n#define NIC5_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_12_SPECIAL_BASE 0x56ACE80ull\n#define NIC5_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_13_UNSECURE_DOORBELL0_BASE 0x56AD000ull\n#define NIC5_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_13_UNSECURE_DOORBELL1_BASE 0x56AD080ull\n#define NIC5_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x56AD100ull\n#define NIC5_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x56AD180ull\n#define NIC5_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_13_SPECIAL_BASE 0x56ADE80ull\n#define NIC5_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC5_UMR1_14_UNSECURE_DOORBELL0_BASE 0x56AE000ull\n#define NIC5_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC5_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC5_UMR1_14_UNSECURE_DOORBELL1_BASE 0x56AE080ull\n#define NIC5_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC5_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC5_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x56AE100ull\n#define NIC5_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC5_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC5_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x56AE180ull\n#define NIC5_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC5_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC5_UMR1_14_SPECIAL_BASE 0x56AEE80ull\n#define NIC5_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC5_QM_DCCM1_BASE 0x56B0000ull\n#define NIC5_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC5_QM_DCCM1_SECTION 0x8000\n#define mmNIC5_QM_ARC_AUX1_BASE 0x56B8000ull\n#define NIC5_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC5_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC5_QM_ARC_AUX1_SPECIAL_BASE 0x56B8E80ull\n#define NIC5_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC5_QM1_BASE 0x56BA000ull\n#define NIC5_QM1_MAX_OFFSET 0x1000\n#define NIC5_QM1_SECTION 0x9000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x56BA900ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x56BA908ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x56BA910ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x56BA918ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x56BA920ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x56BA928ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x56BA930ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x56BA938ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x56BA940ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x56BA948ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x56BA950ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x56BA958ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x56BA960ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x56BA968ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x56BA970ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x56BA978ull\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC5_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC5_QM1_AXUSER_SECURED_BASE 0x56BAB00ull\n#define NIC5_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC5_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC5_QM1_AXUSER_NONSECURED_BASE 0x56BAB80ull\n#define NIC5_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC5_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC5_QM1_DBG_HBW_BASE 0x56BAC00ull\n#define NIC5_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC5_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC5_QM1_DBG_LBW_BASE 0x56BAC80ull\n#define NIC5_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC5_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC5_QM1_CGM_BASE 0x56BAD80ull\n#define NIC5_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC5_QM1_CGM_SECTION 0x1000\n#define mmNIC5_QM1_SPECIAL_BASE 0x56BAE80ull\n#define NIC5_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC5_QPC1_BASE 0x56BF000ull\n#define NIC5_QPC1_MAX_OFFSET 0x1000\n#define NIC5_QPC1_SECTION 0x7200\n#define mmNIC5_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x56BF720ull\n#define NIC5_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x56BF728ull\n#define NIC5_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x56BF730ull\n#define NIC5_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x56BF738ull\n#define NIC5_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x56BF740ull\n#define NIC5_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x56BF748ull\n#define NIC5_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x56BF750ull\n#define NIC5_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x56BF758ull\n#define NIC5_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x56BF760ull\n#define NIC5_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x56BF768ull\n#define NIC5_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x56BF770ull\n#define NIC5_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x56BF778ull\n#define NIC5_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x56BF780ull\n#define NIC5_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x56BF788ull\n#define NIC5_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x56BF790ull\n#define NIC5_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x56BF798ull\n#define NIC5_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x56BF7A0ull\n#define NIC5_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x56BF7A8ull\n#define NIC5_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x56BF7B0ull\n#define NIC5_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x56BF7B8ull\n#define NIC5_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x56BF7C0ull\n#define NIC5_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x56BF7C8ull\n#define NIC5_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x56BF7D0ull\n#define NIC5_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x56BF7D8ull\n#define NIC5_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x56BF7E0ull\n#define NIC5_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x56BF7E8ull\n#define NIC5_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x56BF7F0ull\n#define NIC5_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x56BF7F8ull\n#define NIC5_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x56BF800ull\n#define NIC5_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x56BF808ull\n#define NIC5_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x56BF810ull\n#define NIC5_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC5_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x56BF818ull\n#define NIC5_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC5_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC5_QPC1_AXUSER_CONG_QUE_BASE 0x56BFB80ull\n#define NIC5_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC5_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC5_QPC1_AXUSER_RXWQE_BASE 0x56BFBE0ull\n#define NIC5_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC5_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC5_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x56BFC40ull\n#define NIC5_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC5_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC5_QPC1_AXUSER_DB_FIFO_BASE 0x56BFCA0ull\n#define NIC5_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC5_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC5_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x56BFD00ull\n#define NIC5_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC5_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC5_QPC1_AXUSER_ERR_FIFO_BASE 0x56BFD60ull\n#define NIC5_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC5_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC5_QPC1_AXUSER_QPC_RESP_BASE 0x56BFDC0ull\n#define NIC5_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC5_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC5_QPC1_AXUSER_QPC_REQ_BASE 0x56BFE20ull\n#define NIC5_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC5_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC5_QPC1_SPECIAL_BASE 0x56BFE80ull\n#define NIC5_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC5_TMR_BASE 0x56C8000ull\n#define NIC5_TMR_MAX_OFFSET 0x1000\n#define NIC5_TMR_SECTION 0xD600\n#define mmNIC5_TMR_AXUSER_TMR_FREE_LIST_BASE 0x56C8D60ull\n#define NIC5_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC5_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC5_TMR_AXUSER_TMR_FIFO_BASE 0x56C8DC0ull\n#define NIC5_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC5_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC5_TMR_AXUSER_TMR_FSM_BASE 0x56C8E20ull\n#define NIC5_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC5_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC5_TMR_SPECIAL_BASE 0x56C8E80ull\n#define NIC5_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC5_RXB_CORE_BASE 0x56C9000ull\n#define NIC5_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC5_RXB_CORE_SECTION 0x6100\n#define mmNIC5_RXB_CORE_SCT_AWUSER_BASE 0x56C9610ull\n#define NIC5_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC5_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC5_RXB_CORE_SPECIAL_BASE 0x56C9E80ull\n#define NIC5_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC5_RXE0_BASE 0x56CA000ull\n#define NIC5_RXE0_MAX_OFFSET 0x1000\n#define NIC5_RXE0_SECTION 0x9000\n#define mmNIC5_RXE0_WQE_ARUSER_BASE 0x56CA900ull\n#define NIC5_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC5_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC5_RXE0_SPECIAL_BASE 0x56CAE80ull\n#define NIC5_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC5_RXE1_BASE 0x56CB000ull\n#define NIC5_RXE1_MAX_OFFSET 0x1000\n#define NIC5_RXE1_SECTION 0x9000\n#define mmNIC5_RXE1_WQE_ARUSER_BASE 0x56CB900ull\n#define NIC5_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC5_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC5_RXE1_SPECIAL_BASE 0x56CBE80ull\n#define NIC5_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ0_BASE 0x56CC000ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ1_BASE 0x56CC050ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ2_BASE 0x56CC0A0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ3_BASE 0x56CC0F0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ4_BASE 0x56CC140ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ5_BASE 0x56CC190ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ6_BASE 0x56CC1E0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ7_BASE 0x56CC230ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ8_BASE 0x56CC280ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ9_BASE 0x56CC2D0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ10_BASE 0x56CC320ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ11_BASE 0x56CC370ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ12_BASE 0x56CC3C0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ13_BASE 0x56CC410ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ14_BASE 0x56CC460ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ15_BASE 0x56CC4B0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ16_BASE 0x56CC500ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ17_BASE 0x56CC550ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ18_BASE 0x56CC5A0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ19_BASE 0x56CC5F0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ20_BASE 0x56CC640ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ21_BASE 0x56CC690ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ22_BASE 0x56CC6E0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ23_BASE 0x56CC730ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ24_BASE 0x56CC780ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ25_BASE 0x56CC7D0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ26_BASE 0x56CC820ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ27_BASE 0x56CC870ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ28_BASE 0x56CC8C0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ29_BASE 0x56CC910ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ30_BASE 0x56CC960ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC5_RXE0_AXUSER_AXUSER_CQ31_BASE 0x56CC9B0ull\n#define NIC5_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC5_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC5_RXE0_AXUSER_SPECIAL_BASE 0x56CCE80ull\n#define NIC5_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ0_BASE 0x56CD000ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ1_BASE 0x56CD050ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ2_BASE 0x56CD0A0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ3_BASE 0x56CD0F0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ4_BASE 0x56CD140ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ5_BASE 0x56CD190ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ6_BASE 0x56CD1E0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ7_BASE 0x56CD230ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ8_BASE 0x56CD280ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ9_BASE 0x56CD2D0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ10_BASE 0x56CD320ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ11_BASE 0x56CD370ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ12_BASE 0x56CD3C0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ13_BASE 0x56CD410ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ14_BASE 0x56CD460ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ15_BASE 0x56CD4B0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ16_BASE 0x56CD500ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ17_BASE 0x56CD550ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ18_BASE 0x56CD5A0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ19_BASE 0x56CD5F0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ20_BASE 0x56CD640ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ21_BASE 0x56CD690ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ22_BASE 0x56CD6E0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ23_BASE 0x56CD730ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ24_BASE 0x56CD780ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ25_BASE 0x56CD7D0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ26_BASE 0x56CD820ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ27_BASE 0x56CD870ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ28_BASE 0x56CD8C0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ29_BASE 0x56CD910ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ30_BASE 0x56CD960ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC5_RXE1_AXUSER_AXUSER_CQ31_BASE 0x56CD9B0ull\n#define NIC5_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC5_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC5_RXE1_AXUSER_SPECIAL_BASE 0x56CDE80ull\n#define NIC5_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC5_TXS0_BASE 0x56D0000ull\n#define NIC5_TXS0_MAX_OFFSET 0x1000\n#define NIC5_TXS0_SECTION 0xE800\n#define mmNIC5_TXS0_SPECIAL_BASE 0x56D0E80ull\n#define NIC5_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC5_TXS1_BASE 0x56D1000ull\n#define NIC5_TXS1_MAX_OFFSET 0x1000\n#define NIC5_TXS1_SECTION 0xE800\n#define mmNIC5_TXS1_SPECIAL_BASE 0x56D1E80ull\n#define NIC5_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC5_TXE0_BASE 0x56D2000ull\n#define NIC5_TXE0_MAX_OFFSET 0x1000\n#define NIC5_TXE0_SECTION 0xE800\n#define mmNIC5_TXE0_SPECIAL_BASE 0x56D2E80ull\n#define NIC5_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC5_TXE1_BASE 0x56D3000ull\n#define NIC5_TXE1_MAX_OFFSET 0x1000\n#define NIC5_TXE1_SECTION 0xE800\n#define mmNIC5_TXE1_SPECIAL_BASE 0x56D3E80ull\n#define NIC5_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC5_TXB_BASE 0x56D4000ull\n#define NIC5_TXB_MAX_OFFSET 0x1000\n#define NIC5_TXB_SECTION 0xE800\n#define mmNIC5_TXB_SPECIAL_BASE 0x56D4E80ull\n#define NIC5_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC5_MSTR_IF_RR_SHRD_HBW_BASE 0x56D5000ull\n#define NIC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC5_MSTR_IF_RR_PRVT_HBW_BASE 0x56D5200ull\n#define NIC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC5_MSTR_IF_RR_SHRD_LBW_BASE 0x56D5400ull\n#define NIC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC5_MSTR_IF_RR_PRVT_LBW_BASE 0x56D5600ull\n#define NIC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC5_MSTR_IF_E2E_CRDT_BASE 0x56D5800ull\n#define NIC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC5_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC5_MSTR_IF_AXUSER_BASE 0x56D5A80ull\n#define NIC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC5_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC5_MSTR_IF_DBG_HBW_BASE 0x56D5B00ull\n#define NIC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC5_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC5_MSTR_IF_DBG_LBW_BASE 0x56D5B80ull\n#define NIC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC5_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC5_MSTR_IF_CORE_HBW_BASE 0x56D5C00ull\n#define NIC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC5_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC5_MSTR_IF_CORE_LBW_BASE 0x56D5D80ull\n#define NIC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC5_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC5_MSTR_IF_SPECIAL_BASE 0x56D5E80ull\n#define NIC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC5_TX_AXUSER_BASE 0x56D6000ull\n#define NIC5_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC5_TX_AXUSER_SECTION 0x2000\n#define mmNIC5_SERDES0_BASE 0x56D8000ull\n#define NIC5_SERDES0_MAX_OFFSET 0x3E40\n#define NIC5_SERDES0_SECTION 0x4000\n#define mmNIC5_SERDES1_BASE 0x56DC000ull\n#define NIC5_SERDES1_MAX_OFFSET 0x3E40\n#define NIC5_SERDES1_SECTION 0x4000\n#define mmNIC5_PHY_BASE 0x56E0000ull\n#define NIC5_PHY_MAX_OFFSET 0x1000\n#define NIC5_PHY_SECTION 0xE800\n#define mmNIC5_PHY_SPECIAL_BASE 0x56E0E80ull\n#define NIC5_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC5_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT5_MAC_AUX_BASE 0x56E8000ull\n#define PRT5_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT5_MAC_AUX_SECTION 0xE800\n#define mmPRT5_MAC_AUX_SPECIAL_BASE 0x56E8E80ull\n#define PRT5_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT5_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT5_MAC_CORE_BASE 0x56E9000ull\n#define PRT5_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT5_MAC_CORE_SECTION 0xE800\n#define mmPRT5_MAC_CORE_SPECIAL_BASE 0x56E9E80ull\n#define PRT5_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT5_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC5_MAC_RS_FEC_BASE 0x56EA000ull\n#define NIC5_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC5_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC5_MAC_GLOB_STAT_CONTROL_REG_BASE 0x56EB000ull\n#define NIC5_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC5_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC5_MAC_GLOB_STAT_RX0_BASE 0x56EB100ull\n#define NIC5_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC5_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC5_MAC_GLOB_STAT_RX1_BASE 0x56EB18Cull\n#define NIC5_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC5_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC5_MAC_GLOB_STAT_RX2_BASE 0x56EB218ull\n#define NIC5_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC5_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC5_MAC_GLOB_STAT_RX3_BASE 0x56EB2A4ull\n#define NIC5_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC5_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC5_MAC_GLOB_STAT_TX0_BASE 0x56EB330ull\n#define NIC5_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC5_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC5_MAC_GLOB_STAT_TX1_BASE 0x56EB398ull\n#define NIC5_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC5_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC5_MAC_GLOB_STAT_TX2_BASE 0x56EB400ull\n#define NIC5_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC5_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC5_MAC_GLOB_STAT_TX3_BASE 0x56EB468ull\n#define NIC5_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC5_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC5_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x56EB800ull\n#define NIC5_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC5_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC5_MAC_CH0_MAC_PCS_BASE 0x56EC000ull\n#define NIC5_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC5_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC5_MAC_CH0_MAC_128_BASE 0x56EC400ull\n#define NIC5_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC5_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC5_MAC_CH0_MAC_AN_BASE 0x56EC800ull\n#define NIC5_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC5_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC5_MAC_CH1_MAC_PCS_BASE 0x56ED000ull\n#define NIC5_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC5_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC5_MAC_CH1_MAC_128_BASE 0x56ED400ull\n#define NIC5_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC5_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC5_MAC_CH1_MAC_AN_BASE 0x56ED800ull\n#define NIC5_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC5_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC5_MAC_CH2_MAC_PCS_BASE 0x56EE000ull\n#define NIC5_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC5_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC5_MAC_CH2_MAC_128_BASE 0x56EE400ull\n#define NIC5_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC5_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC5_MAC_CH2_MAC_AN_BASE 0x56EE800ull\n#define NIC5_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC5_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC5_MAC_CH3_MAC_PCS_BASE 0x56EF000ull\n#define NIC5_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC5_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC5_MAC_CH3_MAC_128_BASE 0x56EF400ull\n#define NIC5_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC5_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC5_MAC_CH3_MAC_AN_BASE 0x56EF800ull\n#define NIC5_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC5_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC6_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5700000ull\n#define NIC6_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5700080ull\n#define NIC6_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5700100ull\n#define NIC6_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5700180ull\n#define NIC6_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_0_SPECIAL_BASE 0x5700E80ull\n#define NIC6_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5701000ull\n#define NIC6_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5701080ull\n#define NIC6_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5701100ull\n#define NIC6_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5701180ull\n#define NIC6_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_1_SPECIAL_BASE 0x5701E80ull\n#define NIC6_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5702000ull\n#define NIC6_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5702080ull\n#define NIC6_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5702100ull\n#define NIC6_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5702180ull\n#define NIC6_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_2_SPECIAL_BASE 0x5702E80ull\n#define NIC6_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5703000ull\n#define NIC6_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5703080ull\n#define NIC6_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5703100ull\n#define NIC6_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5703180ull\n#define NIC6_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_3_SPECIAL_BASE 0x5703E80ull\n#define NIC6_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5704000ull\n#define NIC6_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5704080ull\n#define NIC6_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5704100ull\n#define NIC6_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5704180ull\n#define NIC6_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_4_SPECIAL_BASE 0x5704E80ull\n#define NIC6_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5705000ull\n#define NIC6_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5705080ull\n#define NIC6_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5705100ull\n#define NIC6_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5705180ull\n#define NIC6_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_5_SPECIAL_BASE 0x5705E80ull\n#define NIC6_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5706000ull\n#define NIC6_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5706080ull\n#define NIC6_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5706100ull\n#define NIC6_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5706180ull\n#define NIC6_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_6_SPECIAL_BASE 0x5706E80ull\n#define NIC6_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5707000ull\n#define NIC6_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5707080ull\n#define NIC6_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5707100ull\n#define NIC6_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5707180ull\n#define NIC6_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_7_SPECIAL_BASE 0x5707E80ull\n#define NIC6_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5708000ull\n#define NIC6_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5708080ull\n#define NIC6_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5708100ull\n#define NIC6_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5708180ull\n#define NIC6_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_8_SPECIAL_BASE 0x5708E80ull\n#define NIC6_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5709000ull\n#define NIC6_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5709080ull\n#define NIC6_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5709100ull\n#define NIC6_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5709180ull\n#define NIC6_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_9_SPECIAL_BASE 0x5709E80ull\n#define NIC6_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_10_UNSECURE_DOORBELL0_BASE 0x570A000ull\n#define NIC6_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_10_UNSECURE_DOORBELL1_BASE 0x570A080ull\n#define NIC6_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x570A100ull\n#define NIC6_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x570A180ull\n#define NIC6_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_10_SPECIAL_BASE 0x570AE80ull\n#define NIC6_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_11_UNSECURE_DOORBELL0_BASE 0x570B000ull\n#define NIC6_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_11_UNSECURE_DOORBELL1_BASE 0x570B080ull\n#define NIC6_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x570B100ull\n#define NIC6_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x570B180ull\n#define NIC6_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_11_SPECIAL_BASE 0x570BE80ull\n#define NIC6_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_12_UNSECURE_DOORBELL0_BASE 0x570C000ull\n#define NIC6_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_12_UNSECURE_DOORBELL1_BASE 0x570C080ull\n#define NIC6_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x570C100ull\n#define NIC6_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x570C180ull\n#define NIC6_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_12_SPECIAL_BASE 0x570CE80ull\n#define NIC6_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_13_UNSECURE_DOORBELL0_BASE 0x570D000ull\n#define NIC6_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_13_UNSECURE_DOORBELL1_BASE 0x570D080ull\n#define NIC6_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x570D100ull\n#define NIC6_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x570D180ull\n#define NIC6_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_13_SPECIAL_BASE 0x570DE80ull\n#define NIC6_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR0_14_UNSECURE_DOORBELL0_BASE 0x570E000ull\n#define NIC6_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR0_14_UNSECURE_DOORBELL1_BASE 0x570E080ull\n#define NIC6_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x570E100ull\n#define NIC6_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x570E180ull\n#define NIC6_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR0_14_SPECIAL_BASE 0x570EE80ull\n#define NIC6_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC6_QM_DCCM0_BASE 0x5710000ull\n#define NIC6_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC6_QM_DCCM0_SECTION 0x8000\n#define mmNIC6_QM_ARC_AUX0_BASE 0x5718000ull\n#define NIC6_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC6_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC6_QM_ARC_AUX0_SPECIAL_BASE 0x5718E80ull\n#define NIC6_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC6_QM0_BASE 0x571A000ull\n#define NIC6_QM0_MAX_OFFSET 0x1000\n#define NIC6_QM0_SECTION 0x9000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x571A900ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x571A908ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x571A910ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x571A918ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x571A920ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x571A928ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x571A930ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x571A938ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x571A940ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x571A948ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x571A950ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x571A958ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x571A960ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x571A968ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x571A970ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x571A978ull\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC6_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC6_QM0_AXUSER_SECURED_BASE 0x571AB00ull\n#define NIC6_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC6_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC6_QM0_AXUSER_NONSECURED_BASE 0x571AB80ull\n#define NIC6_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC6_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC6_QM0_DBG_HBW_BASE 0x571AC00ull\n#define NIC6_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC6_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC6_QM0_DBG_LBW_BASE 0x571AC80ull\n#define NIC6_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC6_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC6_QM0_CGM_BASE 0x571AD80ull\n#define NIC6_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC6_QM0_CGM_SECTION 0x1000\n#define mmNIC6_QM0_SPECIAL_BASE 0x571AE80ull\n#define NIC6_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC6_QPC0_BASE 0x571F000ull\n#define NIC6_QPC0_MAX_OFFSET 0x1000\n#define NIC6_QPC0_SECTION 0x7200\n#define mmNIC6_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x571F720ull\n#define NIC6_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x571F728ull\n#define NIC6_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x571F730ull\n#define NIC6_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x571F738ull\n#define NIC6_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x571F740ull\n#define NIC6_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x571F748ull\n#define NIC6_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x571F750ull\n#define NIC6_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x571F758ull\n#define NIC6_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x571F760ull\n#define NIC6_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x571F768ull\n#define NIC6_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x571F770ull\n#define NIC6_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x571F778ull\n#define NIC6_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x571F780ull\n#define NIC6_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x571F788ull\n#define NIC6_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x571F790ull\n#define NIC6_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x571F798ull\n#define NIC6_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x571F7A0ull\n#define NIC6_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x571F7A8ull\n#define NIC6_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x571F7B0ull\n#define NIC6_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x571F7B8ull\n#define NIC6_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x571F7C0ull\n#define NIC6_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x571F7C8ull\n#define NIC6_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x571F7D0ull\n#define NIC6_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x571F7D8ull\n#define NIC6_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x571F7E0ull\n#define NIC6_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x571F7E8ull\n#define NIC6_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x571F7F0ull\n#define NIC6_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x571F7F8ull\n#define NIC6_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x571F800ull\n#define NIC6_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x571F808ull\n#define NIC6_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x571F810ull\n#define NIC6_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x571F818ull\n#define NIC6_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC6_QPC0_AXUSER_CONG_QUE_BASE 0x571FB80ull\n#define NIC6_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC6_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC6_QPC0_AXUSER_RXWQE_BASE 0x571FBE0ull\n#define NIC6_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC6_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC6_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x571FC40ull\n#define NIC6_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC6_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC6_QPC0_AXUSER_DB_FIFO_BASE 0x571FCA0ull\n#define NIC6_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC6_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC6_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x571FD00ull\n#define NIC6_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC6_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC6_QPC0_AXUSER_ERR_FIFO_BASE 0x571FD60ull\n#define NIC6_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC6_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC6_QPC0_AXUSER_QPC_RESP_BASE 0x571FDC0ull\n#define NIC6_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC6_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC6_QPC0_AXUSER_QPC_REQ_BASE 0x571FE20ull\n#define NIC6_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC6_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC6_QPC0_SPECIAL_BASE 0x571FE80ull\n#define NIC6_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_0_UNSECURE_DOORBELL0_BASE 0x5720000ull\n#define NIC6_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_0_UNSECURE_DOORBELL1_BASE 0x5720080ull\n#define NIC6_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x5720100ull\n#define NIC6_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x5720180ull\n#define NIC6_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_0_SPECIAL_BASE 0x5720E80ull\n#define NIC6_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_1_UNSECURE_DOORBELL0_BASE 0x5721000ull\n#define NIC6_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_1_UNSECURE_DOORBELL1_BASE 0x5721080ull\n#define NIC6_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x5721100ull\n#define NIC6_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x5721180ull\n#define NIC6_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_1_SPECIAL_BASE 0x5721E80ull\n#define NIC6_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_2_UNSECURE_DOORBELL0_BASE 0x5722000ull\n#define NIC6_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_2_UNSECURE_DOORBELL1_BASE 0x5722080ull\n#define NIC6_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x5722100ull\n#define NIC6_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x5722180ull\n#define NIC6_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_2_SPECIAL_BASE 0x5722E80ull\n#define NIC6_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_3_UNSECURE_DOORBELL0_BASE 0x5723000ull\n#define NIC6_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_3_UNSECURE_DOORBELL1_BASE 0x5723080ull\n#define NIC6_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x5723100ull\n#define NIC6_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x5723180ull\n#define NIC6_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_3_SPECIAL_BASE 0x5723E80ull\n#define NIC6_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_4_UNSECURE_DOORBELL0_BASE 0x5724000ull\n#define NIC6_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_4_UNSECURE_DOORBELL1_BASE 0x5724080ull\n#define NIC6_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x5724100ull\n#define NIC6_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x5724180ull\n#define NIC6_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_4_SPECIAL_BASE 0x5724E80ull\n#define NIC6_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_5_UNSECURE_DOORBELL0_BASE 0x5725000ull\n#define NIC6_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_5_UNSECURE_DOORBELL1_BASE 0x5725080ull\n#define NIC6_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x5725100ull\n#define NIC6_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x5725180ull\n#define NIC6_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_5_SPECIAL_BASE 0x5725E80ull\n#define NIC6_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_6_UNSECURE_DOORBELL0_BASE 0x5726000ull\n#define NIC6_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_6_UNSECURE_DOORBELL1_BASE 0x5726080ull\n#define NIC6_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x5726100ull\n#define NIC6_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x5726180ull\n#define NIC6_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_6_SPECIAL_BASE 0x5726E80ull\n#define NIC6_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_7_UNSECURE_DOORBELL0_BASE 0x5727000ull\n#define NIC6_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_7_UNSECURE_DOORBELL1_BASE 0x5727080ull\n#define NIC6_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x5727100ull\n#define NIC6_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x5727180ull\n#define NIC6_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_7_SPECIAL_BASE 0x5727E80ull\n#define NIC6_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_8_UNSECURE_DOORBELL0_BASE 0x5728000ull\n#define NIC6_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_8_UNSECURE_DOORBELL1_BASE 0x5728080ull\n#define NIC6_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x5728100ull\n#define NIC6_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x5728180ull\n#define NIC6_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_8_SPECIAL_BASE 0x5728E80ull\n#define NIC6_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_9_UNSECURE_DOORBELL0_BASE 0x5729000ull\n#define NIC6_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_9_UNSECURE_DOORBELL1_BASE 0x5729080ull\n#define NIC6_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x5729100ull\n#define NIC6_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x5729180ull\n#define NIC6_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_9_SPECIAL_BASE 0x5729E80ull\n#define NIC6_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_10_UNSECURE_DOORBELL0_BASE 0x572A000ull\n#define NIC6_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_10_UNSECURE_DOORBELL1_BASE 0x572A080ull\n#define NIC6_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x572A100ull\n#define NIC6_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x572A180ull\n#define NIC6_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_10_SPECIAL_BASE 0x572AE80ull\n#define NIC6_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_11_UNSECURE_DOORBELL0_BASE 0x572B000ull\n#define NIC6_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_11_UNSECURE_DOORBELL1_BASE 0x572B080ull\n#define NIC6_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x572B100ull\n#define NIC6_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x572B180ull\n#define NIC6_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_11_SPECIAL_BASE 0x572BE80ull\n#define NIC6_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_12_UNSECURE_DOORBELL0_BASE 0x572C000ull\n#define NIC6_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_12_UNSECURE_DOORBELL1_BASE 0x572C080ull\n#define NIC6_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x572C100ull\n#define NIC6_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x572C180ull\n#define NIC6_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_12_SPECIAL_BASE 0x572CE80ull\n#define NIC6_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_13_UNSECURE_DOORBELL0_BASE 0x572D000ull\n#define NIC6_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_13_UNSECURE_DOORBELL1_BASE 0x572D080ull\n#define NIC6_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x572D100ull\n#define NIC6_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x572D180ull\n#define NIC6_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_13_SPECIAL_BASE 0x572DE80ull\n#define NIC6_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC6_UMR1_14_UNSECURE_DOORBELL0_BASE 0x572E000ull\n#define NIC6_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC6_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC6_UMR1_14_UNSECURE_DOORBELL1_BASE 0x572E080ull\n#define NIC6_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC6_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC6_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x572E100ull\n#define NIC6_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC6_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC6_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x572E180ull\n#define NIC6_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC6_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC6_UMR1_14_SPECIAL_BASE 0x572EE80ull\n#define NIC6_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC6_QM_DCCM1_BASE 0x5730000ull\n#define NIC6_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC6_QM_DCCM1_SECTION 0x8000\n#define mmNIC6_QM_ARC_AUX1_BASE 0x5738000ull\n#define NIC6_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC6_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC6_QM_ARC_AUX1_SPECIAL_BASE 0x5738E80ull\n#define NIC6_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC6_QM1_BASE 0x573A000ull\n#define NIC6_QM1_MAX_OFFSET 0x1000\n#define NIC6_QM1_SECTION 0x9000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x573A900ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x573A908ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x573A910ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x573A918ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x573A920ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x573A928ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x573A930ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x573A938ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x573A940ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x573A948ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x573A950ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x573A958ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x573A960ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x573A968ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x573A970ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x573A978ull\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC6_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC6_QM1_AXUSER_SECURED_BASE 0x573AB00ull\n#define NIC6_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC6_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC6_QM1_AXUSER_NONSECURED_BASE 0x573AB80ull\n#define NIC6_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC6_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC6_QM1_DBG_HBW_BASE 0x573AC00ull\n#define NIC6_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC6_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC6_QM1_DBG_LBW_BASE 0x573AC80ull\n#define NIC6_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC6_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC6_QM1_CGM_BASE 0x573AD80ull\n#define NIC6_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC6_QM1_CGM_SECTION 0x1000\n#define mmNIC6_QM1_SPECIAL_BASE 0x573AE80ull\n#define NIC6_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC6_QPC1_BASE 0x573F000ull\n#define NIC6_QPC1_MAX_OFFSET 0x1000\n#define NIC6_QPC1_SECTION 0x7200\n#define mmNIC6_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x573F720ull\n#define NIC6_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x573F728ull\n#define NIC6_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x573F730ull\n#define NIC6_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x573F738ull\n#define NIC6_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x573F740ull\n#define NIC6_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x573F748ull\n#define NIC6_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x573F750ull\n#define NIC6_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x573F758ull\n#define NIC6_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x573F760ull\n#define NIC6_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x573F768ull\n#define NIC6_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x573F770ull\n#define NIC6_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x573F778ull\n#define NIC6_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x573F780ull\n#define NIC6_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x573F788ull\n#define NIC6_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x573F790ull\n#define NIC6_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x573F798ull\n#define NIC6_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x573F7A0ull\n#define NIC6_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x573F7A8ull\n#define NIC6_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x573F7B0ull\n#define NIC6_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x573F7B8ull\n#define NIC6_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x573F7C0ull\n#define NIC6_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x573F7C8ull\n#define NIC6_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x573F7D0ull\n#define NIC6_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x573F7D8ull\n#define NIC6_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x573F7E0ull\n#define NIC6_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x573F7E8ull\n#define NIC6_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x573F7F0ull\n#define NIC6_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x573F7F8ull\n#define NIC6_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x573F800ull\n#define NIC6_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x573F808ull\n#define NIC6_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x573F810ull\n#define NIC6_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC6_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x573F818ull\n#define NIC6_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC6_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC6_QPC1_AXUSER_CONG_QUE_BASE 0x573FB80ull\n#define NIC6_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC6_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC6_QPC1_AXUSER_RXWQE_BASE 0x573FBE0ull\n#define NIC6_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC6_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC6_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x573FC40ull\n#define NIC6_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC6_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC6_QPC1_AXUSER_DB_FIFO_BASE 0x573FCA0ull\n#define NIC6_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC6_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC6_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x573FD00ull\n#define NIC6_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC6_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC6_QPC1_AXUSER_ERR_FIFO_BASE 0x573FD60ull\n#define NIC6_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC6_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC6_QPC1_AXUSER_QPC_RESP_BASE 0x573FDC0ull\n#define NIC6_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC6_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC6_QPC1_AXUSER_QPC_REQ_BASE 0x573FE20ull\n#define NIC6_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC6_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC6_QPC1_SPECIAL_BASE 0x573FE80ull\n#define NIC6_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC6_TMR_BASE 0x5748000ull\n#define NIC6_TMR_MAX_OFFSET 0x1000\n#define NIC6_TMR_SECTION 0xD600\n#define mmNIC6_TMR_AXUSER_TMR_FREE_LIST_BASE 0x5748D60ull\n#define NIC6_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC6_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC6_TMR_AXUSER_TMR_FIFO_BASE 0x5748DC0ull\n#define NIC6_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC6_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC6_TMR_AXUSER_TMR_FSM_BASE 0x5748E20ull\n#define NIC6_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC6_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC6_TMR_SPECIAL_BASE 0x5748E80ull\n#define NIC6_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC6_RXB_CORE_BASE 0x5749000ull\n#define NIC6_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC6_RXB_CORE_SECTION 0x6100\n#define mmNIC6_RXB_CORE_SCT_AWUSER_BASE 0x5749610ull\n#define NIC6_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC6_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC6_RXB_CORE_SPECIAL_BASE 0x5749E80ull\n#define NIC6_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC6_RXE0_BASE 0x574A000ull\n#define NIC6_RXE0_MAX_OFFSET 0x1000\n#define NIC6_RXE0_SECTION 0x9000\n#define mmNIC6_RXE0_WQE_ARUSER_BASE 0x574A900ull\n#define NIC6_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC6_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC6_RXE0_SPECIAL_BASE 0x574AE80ull\n#define NIC6_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC6_RXE1_BASE 0x574B000ull\n#define NIC6_RXE1_MAX_OFFSET 0x1000\n#define NIC6_RXE1_SECTION 0x9000\n#define mmNIC6_RXE1_WQE_ARUSER_BASE 0x574B900ull\n#define NIC6_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC6_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC6_RXE1_SPECIAL_BASE 0x574BE80ull\n#define NIC6_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ0_BASE 0x574C000ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ1_BASE 0x574C050ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ2_BASE 0x574C0A0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ3_BASE 0x574C0F0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ4_BASE 0x574C140ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ5_BASE 0x574C190ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ6_BASE 0x574C1E0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ7_BASE 0x574C230ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ8_BASE 0x574C280ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ9_BASE 0x574C2D0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ10_BASE 0x574C320ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ11_BASE 0x574C370ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ12_BASE 0x574C3C0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ13_BASE 0x574C410ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ14_BASE 0x574C460ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ15_BASE 0x574C4B0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ16_BASE 0x574C500ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ17_BASE 0x574C550ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ18_BASE 0x574C5A0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ19_BASE 0x574C5F0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ20_BASE 0x574C640ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ21_BASE 0x574C690ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ22_BASE 0x574C6E0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ23_BASE 0x574C730ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ24_BASE 0x574C780ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ25_BASE 0x574C7D0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ26_BASE 0x574C820ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ27_BASE 0x574C870ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ28_BASE 0x574C8C0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ29_BASE 0x574C910ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ30_BASE 0x574C960ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC6_RXE0_AXUSER_AXUSER_CQ31_BASE 0x574C9B0ull\n#define NIC6_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC6_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC6_RXE0_AXUSER_SPECIAL_BASE 0x574CE80ull\n#define NIC6_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ0_BASE 0x574D000ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ1_BASE 0x574D050ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ2_BASE 0x574D0A0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ3_BASE 0x574D0F0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ4_BASE 0x574D140ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ5_BASE 0x574D190ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ6_BASE 0x574D1E0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ7_BASE 0x574D230ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ8_BASE 0x574D280ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ9_BASE 0x574D2D0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ10_BASE 0x574D320ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ11_BASE 0x574D370ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ12_BASE 0x574D3C0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ13_BASE 0x574D410ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ14_BASE 0x574D460ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ15_BASE 0x574D4B0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ16_BASE 0x574D500ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ17_BASE 0x574D550ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ18_BASE 0x574D5A0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ19_BASE 0x574D5F0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ20_BASE 0x574D640ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ21_BASE 0x574D690ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ22_BASE 0x574D6E0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ23_BASE 0x574D730ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ24_BASE 0x574D780ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ25_BASE 0x574D7D0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ26_BASE 0x574D820ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ27_BASE 0x574D870ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ28_BASE 0x574D8C0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ29_BASE 0x574D910ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ30_BASE 0x574D960ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC6_RXE1_AXUSER_AXUSER_CQ31_BASE 0x574D9B0ull\n#define NIC6_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC6_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC6_RXE1_AXUSER_SPECIAL_BASE 0x574DE80ull\n#define NIC6_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC6_TXS0_BASE 0x5750000ull\n#define NIC6_TXS0_MAX_OFFSET 0x1000\n#define NIC6_TXS0_SECTION 0xE800\n#define mmNIC6_TXS0_SPECIAL_BASE 0x5750E80ull\n#define NIC6_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC6_TXS1_BASE 0x5751000ull\n#define NIC6_TXS1_MAX_OFFSET 0x1000\n#define NIC6_TXS1_SECTION 0xE800\n#define mmNIC6_TXS1_SPECIAL_BASE 0x5751E80ull\n#define NIC6_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC6_TXE0_BASE 0x5752000ull\n#define NIC6_TXE0_MAX_OFFSET 0x1000\n#define NIC6_TXE0_SECTION 0xE800\n#define mmNIC6_TXE0_SPECIAL_BASE 0x5752E80ull\n#define NIC6_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC6_TXE1_BASE 0x5753000ull\n#define NIC6_TXE1_MAX_OFFSET 0x1000\n#define NIC6_TXE1_SECTION 0xE800\n#define mmNIC6_TXE1_SPECIAL_BASE 0x5753E80ull\n#define NIC6_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC6_TXB_BASE 0x5754000ull\n#define NIC6_TXB_MAX_OFFSET 0x1000\n#define NIC6_TXB_SECTION 0xE800\n#define mmNIC6_TXB_SPECIAL_BASE 0x5754E80ull\n#define NIC6_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC6_MSTR_IF_RR_SHRD_HBW_BASE 0x5755000ull\n#define NIC6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC6_MSTR_IF_RR_PRVT_HBW_BASE 0x5755200ull\n#define NIC6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC6_MSTR_IF_RR_SHRD_LBW_BASE 0x5755400ull\n#define NIC6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC6_MSTR_IF_RR_PRVT_LBW_BASE 0x5755600ull\n#define NIC6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC6_MSTR_IF_E2E_CRDT_BASE 0x5755800ull\n#define NIC6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC6_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC6_MSTR_IF_AXUSER_BASE 0x5755A80ull\n#define NIC6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC6_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC6_MSTR_IF_DBG_HBW_BASE 0x5755B00ull\n#define NIC6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC6_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC6_MSTR_IF_DBG_LBW_BASE 0x5755B80ull\n#define NIC6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC6_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC6_MSTR_IF_CORE_HBW_BASE 0x5755C00ull\n#define NIC6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC6_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC6_MSTR_IF_CORE_LBW_BASE 0x5755D80ull\n#define NIC6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC6_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC6_MSTR_IF_SPECIAL_BASE 0x5755E80ull\n#define NIC6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC6_TX_AXUSER_BASE 0x5756000ull\n#define NIC6_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC6_TX_AXUSER_SECTION 0x2000\n#define mmNIC6_SERDES0_BASE 0x5758000ull\n#define NIC6_SERDES0_MAX_OFFSET 0x3E40\n#define NIC6_SERDES0_SECTION 0x4000\n#define mmNIC6_SERDES1_BASE 0x575C000ull\n#define NIC6_SERDES1_MAX_OFFSET 0x3E40\n#define NIC6_SERDES1_SECTION 0x4000\n#define mmNIC6_PHY_BASE 0x5760000ull\n#define NIC6_PHY_MAX_OFFSET 0x1000\n#define NIC6_PHY_SECTION 0xE800\n#define mmNIC6_PHY_SPECIAL_BASE 0x5760E80ull\n#define NIC6_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC6_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT6_MAC_AUX_BASE 0x5768000ull\n#define PRT6_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT6_MAC_AUX_SECTION 0xE800\n#define mmPRT6_MAC_AUX_SPECIAL_BASE 0x5768E80ull\n#define PRT6_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT6_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT6_MAC_CORE_BASE 0x5769000ull\n#define PRT6_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT6_MAC_CORE_SECTION 0xE800\n#define mmPRT6_MAC_CORE_SPECIAL_BASE 0x5769E80ull\n#define PRT6_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT6_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC6_MAC_RS_FEC_BASE 0x576A000ull\n#define NIC6_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC6_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC6_MAC_GLOB_STAT_CONTROL_REG_BASE 0x576B000ull\n#define NIC6_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC6_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC6_MAC_GLOB_STAT_RX0_BASE 0x576B100ull\n#define NIC6_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC6_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC6_MAC_GLOB_STAT_RX1_BASE 0x576B18Cull\n#define NIC6_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC6_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC6_MAC_GLOB_STAT_RX2_BASE 0x576B218ull\n#define NIC6_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC6_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC6_MAC_GLOB_STAT_RX3_BASE 0x576B2A4ull\n#define NIC6_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC6_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC6_MAC_GLOB_STAT_TX0_BASE 0x576B330ull\n#define NIC6_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC6_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC6_MAC_GLOB_STAT_TX1_BASE 0x576B398ull\n#define NIC6_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC6_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC6_MAC_GLOB_STAT_TX2_BASE 0x576B400ull\n#define NIC6_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC6_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC6_MAC_GLOB_STAT_TX3_BASE 0x576B468ull\n#define NIC6_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC6_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC6_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x576B800ull\n#define NIC6_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC6_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC6_MAC_CH0_MAC_PCS_BASE 0x576C000ull\n#define NIC6_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC6_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC6_MAC_CH0_MAC_128_BASE 0x576C400ull\n#define NIC6_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC6_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC6_MAC_CH0_MAC_AN_BASE 0x576C800ull\n#define NIC6_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC6_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC6_MAC_CH1_MAC_PCS_BASE 0x576D000ull\n#define NIC6_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC6_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC6_MAC_CH1_MAC_128_BASE 0x576D400ull\n#define NIC6_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC6_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC6_MAC_CH1_MAC_AN_BASE 0x576D800ull\n#define NIC6_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC6_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC6_MAC_CH2_MAC_PCS_BASE 0x576E000ull\n#define NIC6_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC6_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC6_MAC_CH2_MAC_128_BASE 0x576E400ull\n#define NIC6_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC6_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC6_MAC_CH2_MAC_AN_BASE 0x576E800ull\n#define NIC6_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC6_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC6_MAC_CH3_MAC_PCS_BASE 0x576F000ull\n#define NIC6_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC6_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC6_MAC_CH3_MAC_128_BASE 0x576F400ull\n#define NIC6_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC6_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC6_MAC_CH3_MAC_AN_BASE 0x576F800ull\n#define NIC6_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC6_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC7_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5780000ull\n#define NIC7_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5780080ull\n#define NIC7_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5780100ull\n#define NIC7_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5780180ull\n#define NIC7_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_0_SPECIAL_BASE 0x5780E80ull\n#define NIC7_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5781000ull\n#define NIC7_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5781080ull\n#define NIC7_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5781100ull\n#define NIC7_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5781180ull\n#define NIC7_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_1_SPECIAL_BASE 0x5781E80ull\n#define NIC7_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5782000ull\n#define NIC7_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5782080ull\n#define NIC7_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5782100ull\n#define NIC7_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5782180ull\n#define NIC7_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_2_SPECIAL_BASE 0x5782E80ull\n#define NIC7_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5783000ull\n#define NIC7_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5783080ull\n#define NIC7_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5783100ull\n#define NIC7_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5783180ull\n#define NIC7_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_3_SPECIAL_BASE 0x5783E80ull\n#define NIC7_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5784000ull\n#define NIC7_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5784080ull\n#define NIC7_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5784100ull\n#define NIC7_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5784180ull\n#define NIC7_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_4_SPECIAL_BASE 0x5784E80ull\n#define NIC7_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5785000ull\n#define NIC7_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5785080ull\n#define NIC7_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5785100ull\n#define NIC7_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5785180ull\n#define NIC7_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_5_SPECIAL_BASE 0x5785E80ull\n#define NIC7_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5786000ull\n#define NIC7_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5786080ull\n#define NIC7_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5786100ull\n#define NIC7_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5786180ull\n#define NIC7_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_6_SPECIAL_BASE 0x5786E80ull\n#define NIC7_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5787000ull\n#define NIC7_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5787080ull\n#define NIC7_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5787100ull\n#define NIC7_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5787180ull\n#define NIC7_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_7_SPECIAL_BASE 0x5787E80ull\n#define NIC7_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5788000ull\n#define NIC7_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5788080ull\n#define NIC7_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5788100ull\n#define NIC7_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5788180ull\n#define NIC7_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_8_SPECIAL_BASE 0x5788E80ull\n#define NIC7_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5789000ull\n#define NIC7_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5789080ull\n#define NIC7_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5789100ull\n#define NIC7_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5789180ull\n#define NIC7_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_9_SPECIAL_BASE 0x5789E80ull\n#define NIC7_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_10_UNSECURE_DOORBELL0_BASE 0x578A000ull\n#define NIC7_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_10_UNSECURE_DOORBELL1_BASE 0x578A080ull\n#define NIC7_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x578A100ull\n#define NIC7_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x578A180ull\n#define NIC7_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_10_SPECIAL_BASE 0x578AE80ull\n#define NIC7_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_11_UNSECURE_DOORBELL0_BASE 0x578B000ull\n#define NIC7_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_11_UNSECURE_DOORBELL1_BASE 0x578B080ull\n#define NIC7_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x578B100ull\n#define NIC7_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x578B180ull\n#define NIC7_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_11_SPECIAL_BASE 0x578BE80ull\n#define NIC7_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_12_UNSECURE_DOORBELL0_BASE 0x578C000ull\n#define NIC7_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_12_UNSECURE_DOORBELL1_BASE 0x578C080ull\n#define NIC7_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x578C100ull\n#define NIC7_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x578C180ull\n#define NIC7_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_12_SPECIAL_BASE 0x578CE80ull\n#define NIC7_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_13_UNSECURE_DOORBELL0_BASE 0x578D000ull\n#define NIC7_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_13_UNSECURE_DOORBELL1_BASE 0x578D080ull\n#define NIC7_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x578D100ull\n#define NIC7_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x578D180ull\n#define NIC7_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_13_SPECIAL_BASE 0x578DE80ull\n#define NIC7_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR0_14_UNSECURE_DOORBELL0_BASE 0x578E000ull\n#define NIC7_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR0_14_UNSECURE_DOORBELL1_BASE 0x578E080ull\n#define NIC7_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x578E100ull\n#define NIC7_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x578E180ull\n#define NIC7_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR0_14_SPECIAL_BASE 0x578EE80ull\n#define NIC7_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC7_QM_DCCM0_BASE 0x5790000ull\n#define NIC7_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC7_QM_DCCM0_SECTION 0x8000\n#define mmNIC7_QM_ARC_AUX0_BASE 0x5798000ull\n#define NIC7_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC7_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC7_QM_ARC_AUX0_SPECIAL_BASE 0x5798E80ull\n#define NIC7_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC7_QM0_BASE 0x579A000ull\n#define NIC7_QM0_MAX_OFFSET 0x1000\n#define NIC7_QM0_SECTION 0x9000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x579A900ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x579A908ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x579A910ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x579A918ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x579A920ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x579A928ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x579A930ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x579A938ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x579A940ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x579A948ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x579A950ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x579A958ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x579A960ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x579A968ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x579A970ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x579A978ull\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC7_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC7_QM0_AXUSER_SECURED_BASE 0x579AB00ull\n#define NIC7_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC7_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC7_QM0_AXUSER_NONSECURED_BASE 0x579AB80ull\n#define NIC7_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC7_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC7_QM0_DBG_HBW_BASE 0x579AC00ull\n#define NIC7_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC7_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC7_QM0_DBG_LBW_BASE 0x579AC80ull\n#define NIC7_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC7_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC7_QM0_CGM_BASE 0x579AD80ull\n#define NIC7_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC7_QM0_CGM_SECTION 0x1000\n#define mmNIC7_QM0_SPECIAL_BASE 0x579AE80ull\n#define NIC7_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC7_QPC0_BASE 0x579F000ull\n#define NIC7_QPC0_MAX_OFFSET 0x1000\n#define NIC7_QPC0_SECTION 0x7200\n#define mmNIC7_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x579F720ull\n#define NIC7_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x579F728ull\n#define NIC7_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x579F730ull\n#define NIC7_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x579F738ull\n#define NIC7_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x579F740ull\n#define NIC7_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x579F748ull\n#define NIC7_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x579F750ull\n#define NIC7_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x579F758ull\n#define NIC7_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x579F760ull\n#define NIC7_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x579F768ull\n#define NIC7_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x579F770ull\n#define NIC7_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x579F778ull\n#define NIC7_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x579F780ull\n#define NIC7_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x579F788ull\n#define NIC7_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x579F790ull\n#define NIC7_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x579F798ull\n#define NIC7_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x579F7A0ull\n#define NIC7_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x579F7A8ull\n#define NIC7_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x579F7B0ull\n#define NIC7_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x579F7B8ull\n#define NIC7_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x579F7C0ull\n#define NIC7_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x579F7C8ull\n#define NIC7_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x579F7D0ull\n#define NIC7_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x579F7D8ull\n#define NIC7_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x579F7E0ull\n#define NIC7_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x579F7E8ull\n#define NIC7_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x579F7F0ull\n#define NIC7_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x579F7F8ull\n#define NIC7_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x579F800ull\n#define NIC7_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x579F808ull\n#define NIC7_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x579F810ull\n#define NIC7_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x579F818ull\n#define NIC7_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC7_QPC0_AXUSER_CONG_QUE_BASE 0x579FB80ull\n#define NIC7_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC7_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC7_QPC0_AXUSER_RXWQE_BASE 0x579FBE0ull\n#define NIC7_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC7_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC7_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x579FC40ull\n#define NIC7_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC7_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC7_QPC0_AXUSER_DB_FIFO_BASE 0x579FCA0ull\n#define NIC7_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC7_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC7_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x579FD00ull\n#define NIC7_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC7_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC7_QPC0_AXUSER_ERR_FIFO_BASE 0x579FD60ull\n#define NIC7_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC7_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC7_QPC0_AXUSER_QPC_RESP_BASE 0x579FDC0ull\n#define NIC7_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC7_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC7_QPC0_AXUSER_QPC_REQ_BASE 0x579FE20ull\n#define NIC7_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC7_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC7_QPC0_SPECIAL_BASE 0x579FE80ull\n#define NIC7_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_0_UNSECURE_DOORBELL0_BASE 0x57A0000ull\n#define NIC7_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_0_UNSECURE_DOORBELL1_BASE 0x57A0080ull\n#define NIC7_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x57A0100ull\n#define NIC7_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x57A0180ull\n#define NIC7_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_0_SPECIAL_BASE 0x57A0E80ull\n#define NIC7_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_1_UNSECURE_DOORBELL0_BASE 0x57A1000ull\n#define NIC7_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_1_UNSECURE_DOORBELL1_BASE 0x57A1080ull\n#define NIC7_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x57A1100ull\n#define NIC7_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x57A1180ull\n#define NIC7_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_1_SPECIAL_BASE 0x57A1E80ull\n#define NIC7_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_2_UNSECURE_DOORBELL0_BASE 0x57A2000ull\n#define NIC7_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_2_UNSECURE_DOORBELL1_BASE 0x57A2080ull\n#define NIC7_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x57A2100ull\n#define NIC7_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x57A2180ull\n#define NIC7_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_2_SPECIAL_BASE 0x57A2E80ull\n#define NIC7_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_3_UNSECURE_DOORBELL0_BASE 0x57A3000ull\n#define NIC7_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_3_UNSECURE_DOORBELL1_BASE 0x57A3080ull\n#define NIC7_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x57A3100ull\n#define NIC7_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x57A3180ull\n#define NIC7_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_3_SPECIAL_BASE 0x57A3E80ull\n#define NIC7_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_4_UNSECURE_DOORBELL0_BASE 0x57A4000ull\n#define NIC7_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_4_UNSECURE_DOORBELL1_BASE 0x57A4080ull\n#define NIC7_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x57A4100ull\n#define NIC7_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x57A4180ull\n#define NIC7_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_4_SPECIAL_BASE 0x57A4E80ull\n#define NIC7_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_5_UNSECURE_DOORBELL0_BASE 0x57A5000ull\n#define NIC7_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_5_UNSECURE_DOORBELL1_BASE 0x57A5080ull\n#define NIC7_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x57A5100ull\n#define NIC7_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x57A5180ull\n#define NIC7_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_5_SPECIAL_BASE 0x57A5E80ull\n#define NIC7_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_6_UNSECURE_DOORBELL0_BASE 0x57A6000ull\n#define NIC7_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_6_UNSECURE_DOORBELL1_BASE 0x57A6080ull\n#define NIC7_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x57A6100ull\n#define NIC7_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x57A6180ull\n#define NIC7_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_6_SPECIAL_BASE 0x57A6E80ull\n#define NIC7_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_7_UNSECURE_DOORBELL0_BASE 0x57A7000ull\n#define NIC7_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_7_UNSECURE_DOORBELL1_BASE 0x57A7080ull\n#define NIC7_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x57A7100ull\n#define NIC7_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x57A7180ull\n#define NIC7_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_7_SPECIAL_BASE 0x57A7E80ull\n#define NIC7_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_8_UNSECURE_DOORBELL0_BASE 0x57A8000ull\n#define NIC7_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_8_UNSECURE_DOORBELL1_BASE 0x57A8080ull\n#define NIC7_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x57A8100ull\n#define NIC7_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x57A8180ull\n#define NIC7_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_8_SPECIAL_BASE 0x57A8E80ull\n#define NIC7_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_9_UNSECURE_DOORBELL0_BASE 0x57A9000ull\n#define NIC7_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_9_UNSECURE_DOORBELL1_BASE 0x57A9080ull\n#define NIC7_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x57A9100ull\n#define NIC7_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x57A9180ull\n#define NIC7_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_9_SPECIAL_BASE 0x57A9E80ull\n#define NIC7_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_10_UNSECURE_DOORBELL0_BASE 0x57AA000ull\n#define NIC7_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_10_UNSECURE_DOORBELL1_BASE 0x57AA080ull\n#define NIC7_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x57AA100ull\n#define NIC7_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x57AA180ull\n#define NIC7_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_10_SPECIAL_BASE 0x57AAE80ull\n#define NIC7_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_11_UNSECURE_DOORBELL0_BASE 0x57AB000ull\n#define NIC7_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_11_UNSECURE_DOORBELL1_BASE 0x57AB080ull\n#define NIC7_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x57AB100ull\n#define NIC7_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x57AB180ull\n#define NIC7_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_11_SPECIAL_BASE 0x57ABE80ull\n#define NIC7_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_12_UNSECURE_DOORBELL0_BASE 0x57AC000ull\n#define NIC7_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_12_UNSECURE_DOORBELL1_BASE 0x57AC080ull\n#define NIC7_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x57AC100ull\n#define NIC7_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x57AC180ull\n#define NIC7_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_12_SPECIAL_BASE 0x57ACE80ull\n#define NIC7_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_13_UNSECURE_DOORBELL0_BASE 0x57AD000ull\n#define NIC7_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_13_UNSECURE_DOORBELL1_BASE 0x57AD080ull\n#define NIC7_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x57AD100ull\n#define NIC7_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x57AD180ull\n#define NIC7_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_13_SPECIAL_BASE 0x57ADE80ull\n#define NIC7_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC7_UMR1_14_UNSECURE_DOORBELL0_BASE 0x57AE000ull\n#define NIC7_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC7_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC7_UMR1_14_UNSECURE_DOORBELL1_BASE 0x57AE080ull\n#define NIC7_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC7_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC7_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x57AE100ull\n#define NIC7_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC7_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC7_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x57AE180ull\n#define NIC7_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC7_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC7_UMR1_14_SPECIAL_BASE 0x57AEE80ull\n#define NIC7_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC7_QM_DCCM1_BASE 0x57B0000ull\n#define NIC7_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC7_QM_DCCM1_SECTION 0x8000\n#define mmNIC7_QM_ARC_AUX1_BASE 0x57B8000ull\n#define NIC7_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC7_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC7_QM_ARC_AUX1_SPECIAL_BASE 0x57B8E80ull\n#define NIC7_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC7_QM1_BASE 0x57BA000ull\n#define NIC7_QM1_MAX_OFFSET 0x1000\n#define NIC7_QM1_SECTION 0x9000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x57BA900ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x57BA908ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x57BA910ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x57BA918ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x57BA920ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x57BA928ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x57BA930ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x57BA938ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x57BA940ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x57BA948ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x57BA950ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x57BA958ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x57BA960ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x57BA968ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x57BA970ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x57BA978ull\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC7_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC7_QM1_AXUSER_SECURED_BASE 0x57BAB00ull\n#define NIC7_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC7_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC7_QM1_AXUSER_NONSECURED_BASE 0x57BAB80ull\n#define NIC7_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC7_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC7_QM1_DBG_HBW_BASE 0x57BAC00ull\n#define NIC7_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC7_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC7_QM1_DBG_LBW_BASE 0x57BAC80ull\n#define NIC7_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC7_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC7_QM1_CGM_BASE 0x57BAD80ull\n#define NIC7_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC7_QM1_CGM_SECTION 0x1000\n#define mmNIC7_QM1_SPECIAL_BASE 0x57BAE80ull\n#define NIC7_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC7_QPC1_BASE 0x57BF000ull\n#define NIC7_QPC1_MAX_OFFSET 0x1000\n#define NIC7_QPC1_SECTION 0x7200\n#define mmNIC7_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x57BF720ull\n#define NIC7_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x57BF728ull\n#define NIC7_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x57BF730ull\n#define NIC7_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x57BF738ull\n#define NIC7_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x57BF740ull\n#define NIC7_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x57BF748ull\n#define NIC7_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x57BF750ull\n#define NIC7_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x57BF758ull\n#define NIC7_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x57BF760ull\n#define NIC7_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x57BF768ull\n#define NIC7_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x57BF770ull\n#define NIC7_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x57BF778ull\n#define NIC7_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x57BF780ull\n#define NIC7_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x57BF788ull\n#define NIC7_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x57BF790ull\n#define NIC7_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x57BF798ull\n#define NIC7_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x57BF7A0ull\n#define NIC7_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x57BF7A8ull\n#define NIC7_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x57BF7B0ull\n#define NIC7_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x57BF7B8ull\n#define NIC7_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x57BF7C0ull\n#define NIC7_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x57BF7C8ull\n#define NIC7_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x57BF7D0ull\n#define NIC7_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x57BF7D8ull\n#define NIC7_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x57BF7E0ull\n#define NIC7_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x57BF7E8ull\n#define NIC7_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x57BF7F0ull\n#define NIC7_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x57BF7F8ull\n#define NIC7_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x57BF800ull\n#define NIC7_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x57BF808ull\n#define NIC7_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x57BF810ull\n#define NIC7_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC7_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x57BF818ull\n#define NIC7_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC7_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC7_QPC1_AXUSER_CONG_QUE_BASE 0x57BFB80ull\n#define NIC7_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC7_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC7_QPC1_AXUSER_RXWQE_BASE 0x57BFBE0ull\n#define NIC7_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC7_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC7_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x57BFC40ull\n#define NIC7_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC7_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC7_QPC1_AXUSER_DB_FIFO_BASE 0x57BFCA0ull\n#define NIC7_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC7_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC7_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x57BFD00ull\n#define NIC7_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC7_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC7_QPC1_AXUSER_ERR_FIFO_BASE 0x57BFD60ull\n#define NIC7_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC7_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC7_QPC1_AXUSER_QPC_RESP_BASE 0x57BFDC0ull\n#define NIC7_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC7_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC7_QPC1_AXUSER_QPC_REQ_BASE 0x57BFE20ull\n#define NIC7_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC7_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC7_QPC1_SPECIAL_BASE 0x57BFE80ull\n#define NIC7_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC7_TMR_BASE 0x57C8000ull\n#define NIC7_TMR_MAX_OFFSET 0x1000\n#define NIC7_TMR_SECTION 0xD600\n#define mmNIC7_TMR_AXUSER_TMR_FREE_LIST_BASE 0x57C8D60ull\n#define NIC7_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC7_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC7_TMR_AXUSER_TMR_FIFO_BASE 0x57C8DC0ull\n#define NIC7_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC7_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC7_TMR_AXUSER_TMR_FSM_BASE 0x57C8E20ull\n#define NIC7_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC7_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC7_TMR_SPECIAL_BASE 0x57C8E80ull\n#define NIC7_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC7_RXB_CORE_BASE 0x57C9000ull\n#define NIC7_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC7_RXB_CORE_SECTION 0x6100\n#define mmNIC7_RXB_CORE_SCT_AWUSER_BASE 0x57C9610ull\n#define NIC7_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC7_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC7_RXB_CORE_SPECIAL_BASE 0x57C9E80ull\n#define NIC7_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC7_RXE0_BASE 0x57CA000ull\n#define NIC7_RXE0_MAX_OFFSET 0x1000\n#define NIC7_RXE0_SECTION 0x9000\n#define mmNIC7_RXE0_WQE_ARUSER_BASE 0x57CA900ull\n#define NIC7_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC7_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC7_RXE0_SPECIAL_BASE 0x57CAE80ull\n#define NIC7_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC7_RXE1_BASE 0x57CB000ull\n#define NIC7_RXE1_MAX_OFFSET 0x1000\n#define NIC7_RXE1_SECTION 0x9000\n#define mmNIC7_RXE1_WQE_ARUSER_BASE 0x57CB900ull\n#define NIC7_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC7_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC7_RXE1_SPECIAL_BASE 0x57CBE80ull\n#define NIC7_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ0_BASE 0x57CC000ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ1_BASE 0x57CC050ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ2_BASE 0x57CC0A0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ3_BASE 0x57CC0F0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ4_BASE 0x57CC140ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ5_BASE 0x57CC190ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ6_BASE 0x57CC1E0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ7_BASE 0x57CC230ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ8_BASE 0x57CC280ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ9_BASE 0x57CC2D0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ10_BASE 0x57CC320ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ11_BASE 0x57CC370ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ12_BASE 0x57CC3C0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ13_BASE 0x57CC410ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ14_BASE 0x57CC460ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ15_BASE 0x57CC4B0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ16_BASE 0x57CC500ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ17_BASE 0x57CC550ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ18_BASE 0x57CC5A0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ19_BASE 0x57CC5F0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ20_BASE 0x57CC640ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ21_BASE 0x57CC690ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ22_BASE 0x57CC6E0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ23_BASE 0x57CC730ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ24_BASE 0x57CC780ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ25_BASE 0x57CC7D0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ26_BASE 0x57CC820ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ27_BASE 0x57CC870ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ28_BASE 0x57CC8C0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ29_BASE 0x57CC910ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ30_BASE 0x57CC960ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC7_RXE0_AXUSER_AXUSER_CQ31_BASE 0x57CC9B0ull\n#define NIC7_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC7_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC7_RXE0_AXUSER_SPECIAL_BASE 0x57CCE80ull\n#define NIC7_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ0_BASE 0x57CD000ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ1_BASE 0x57CD050ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ2_BASE 0x57CD0A0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ3_BASE 0x57CD0F0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ4_BASE 0x57CD140ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ5_BASE 0x57CD190ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ6_BASE 0x57CD1E0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ7_BASE 0x57CD230ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ8_BASE 0x57CD280ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ9_BASE 0x57CD2D0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ10_BASE 0x57CD320ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ11_BASE 0x57CD370ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ12_BASE 0x57CD3C0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ13_BASE 0x57CD410ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ14_BASE 0x57CD460ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ15_BASE 0x57CD4B0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ16_BASE 0x57CD500ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ17_BASE 0x57CD550ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ18_BASE 0x57CD5A0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ19_BASE 0x57CD5F0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ20_BASE 0x57CD640ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ21_BASE 0x57CD690ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ22_BASE 0x57CD6E0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ23_BASE 0x57CD730ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ24_BASE 0x57CD780ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ25_BASE 0x57CD7D0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ26_BASE 0x57CD820ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ27_BASE 0x57CD870ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ28_BASE 0x57CD8C0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ29_BASE 0x57CD910ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ30_BASE 0x57CD960ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC7_RXE1_AXUSER_AXUSER_CQ31_BASE 0x57CD9B0ull\n#define NIC7_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC7_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC7_RXE1_AXUSER_SPECIAL_BASE 0x57CDE80ull\n#define NIC7_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC7_TXS0_BASE 0x57D0000ull\n#define NIC7_TXS0_MAX_OFFSET 0x1000\n#define NIC7_TXS0_SECTION 0xE800\n#define mmNIC7_TXS0_SPECIAL_BASE 0x57D0E80ull\n#define NIC7_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC7_TXS1_BASE 0x57D1000ull\n#define NIC7_TXS1_MAX_OFFSET 0x1000\n#define NIC7_TXS1_SECTION 0xE800\n#define mmNIC7_TXS1_SPECIAL_BASE 0x57D1E80ull\n#define NIC7_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC7_TXE0_BASE 0x57D2000ull\n#define NIC7_TXE0_MAX_OFFSET 0x1000\n#define NIC7_TXE0_SECTION 0xE800\n#define mmNIC7_TXE0_SPECIAL_BASE 0x57D2E80ull\n#define NIC7_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC7_TXE1_BASE 0x57D3000ull\n#define NIC7_TXE1_MAX_OFFSET 0x1000\n#define NIC7_TXE1_SECTION 0xE800\n#define mmNIC7_TXE1_SPECIAL_BASE 0x57D3E80ull\n#define NIC7_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC7_TXB_BASE 0x57D4000ull\n#define NIC7_TXB_MAX_OFFSET 0x1000\n#define NIC7_TXB_SECTION 0xE800\n#define mmNIC7_TXB_SPECIAL_BASE 0x57D4E80ull\n#define NIC7_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC7_MSTR_IF_RR_SHRD_HBW_BASE 0x57D5000ull\n#define NIC7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC7_MSTR_IF_RR_PRVT_HBW_BASE 0x57D5200ull\n#define NIC7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC7_MSTR_IF_RR_SHRD_LBW_BASE 0x57D5400ull\n#define NIC7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC7_MSTR_IF_RR_PRVT_LBW_BASE 0x57D5600ull\n#define NIC7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC7_MSTR_IF_E2E_CRDT_BASE 0x57D5800ull\n#define NIC7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC7_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC7_MSTR_IF_AXUSER_BASE 0x57D5A80ull\n#define NIC7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC7_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC7_MSTR_IF_DBG_HBW_BASE 0x57D5B00ull\n#define NIC7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC7_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC7_MSTR_IF_DBG_LBW_BASE 0x57D5B80ull\n#define NIC7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC7_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC7_MSTR_IF_CORE_HBW_BASE 0x57D5C00ull\n#define NIC7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC7_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC7_MSTR_IF_CORE_LBW_BASE 0x57D5D80ull\n#define NIC7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC7_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC7_MSTR_IF_SPECIAL_BASE 0x57D5E80ull\n#define NIC7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC7_TX_AXUSER_BASE 0x57D6000ull\n#define NIC7_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC7_TX_AXUSER_SECTION 0x2000\n#define mmNIC7_SERDES0_BASE 0x57D8000ull\n#define NIC7_SERDES0_MAX_OFFSET 0x3E40\n#define NIC7_SERDES0_SECTION 0x4000\n#define mmNIC7_SERDES1_BASE 0x57DC000ull\n#define NIC7_SERDES1_MAX_OFFSET 0x3E40\n#define NIC7_SERDES1_SECTION 0x4000\n#define mmNIC7_PHY_BASE 0x57E0000ull\n#define NIC7_PHY_MAX_OFFSET 0x1000\n#define NIC7_PHY_SECTION 0xE800\n#define mmNIC7_PHY_SPECIAL_BASE 0x57E0E80ull\n#define NIC7_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC7_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT7_MAC_AUX_BASE 0x57E8000ull\n#define PRT7_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT7_MAC_AUX_SECTION 0xE800\n#define mmPRT7_MAC_AUX_SPECIAL_BASE 0x57E8E80ull\n#define PRT7_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT7_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT7_MAC_CORE_BASE 0x57E9000ull\n#define PRT7_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT7_MAC_CORE_SECTION 0xE800\n#define mmPRT7_MAC_CORE_SPECIAL_BASE 0x57E9E80ull\n#define PRT7_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT7_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC7_MAC_RS_FEC_BASE 0x57EA000ull\n#define NIC7_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC7_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC7_MAC_GLOB_STAT_CONTROL_REG_BASE 0x57EB000ull\n#define NIC7_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC7_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC7_MAC_GLOB_STAT_RX0_BASE 0x57EB100ull\n#define NIC7_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC7_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC7_MAC_GLOB_STAT_RX1_BASE 0x57EB18Cull\n#define NIC7_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC7_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC7_MAC_GLOB_STAT_RX2_BASE 0x57EB218ull\n#define NIC7_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC7_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC7_MAC_GLOB_STAT_RX3_BASE 0x57EB2A4ull\n#define NIC7_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC7_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC7_MAC_GLOB_STAT_TX0_BASE 0x57EB330ull\n#define NIC7_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC7_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC7_MAC_GLOB_STAT_TX1_BASE 0x57EB398ull\n#define NIC7_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC7_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC7_MAC_GLOB_STAT_TX2_BASE 0x57EB400ull\n#define NIC7_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC7_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC7_MAC_GLOB_STAT_TX3_BASE 0x57EB468ull\n#define NIC7_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC7_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC7_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x57EB800ull\n#define NIC7_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC7_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC7_MAC_CH0_MAC_PCS_BASE 0x57EC000ull\n#define NIC7_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC7_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC7_MAC_CH0_MAC_128_BASE 0x57EC400ull\n#define NIC7_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC7_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC7_MAC_CH0_MAC_AN_BASE 0x57EC800ull\n#define NIC7_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC7_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC7_MAC_CH1_MAC_PCS_BASE 0x57ED000ull\n#define NIC7_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC7_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC7_MAC_CH1_MAC_128_BASE 0x57ED400ull\n#define NIC7_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC7_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC7_MAC_CH1_MAC_AN_BASE 0x57ED800ull\n#define NIC7_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC7_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC7_MAC_CH2_MAC_PCS_BASE 0x57EE000ull\n#define NIC7_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC7_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC7_MAC_CH2_MAC_128_BASE 0x57EE400ull\n#define NIC7_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC7_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC7_MAC_CH2_MAC_AN_BASE 0x57EE800ull\n#define NIC7_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC7_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC7_MAC_CH3_MAC_PCS_BASE 0x57EF000ull\n#define NIC7_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC7_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC7_MAC_CH3_MAC_128_BASE 0x57EF400ull\n#define NIC7_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC7_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC7_MAC_CH3_MAC_AN_BASE 0x57EF800ull\n#define NIC7_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC7_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC8_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5800000ull\n#define NIC8_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5800080ull\n#define NIC8_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5800100ull\n#define NIC8_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5800180ull\n#define NIC8_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_0_SPECIAL_BASE 0x5800E80ull\n#define NIC8_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5801000ull\n#define NIC8_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5801080ull\n#define NIC8_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5801100ull\n#define NIC8_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5801180ull\n#define NIC8_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_1_SPECIAL_BASE 0x5801E80ull\n#define NIC8_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5802000ull\n#define NIC8_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5802080ull\n#define NIC8_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5802100ull\n#define NIC8_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5802180ull\n#define NIC8_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_2_SPECIAL_BASE 0x5802E80ull\n#define NIC8_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5803000ull\n#define NIC8_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5803080ull\n#define NIC8_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5803100ull\n#define NIC8_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5803180ull\n#define NIC8_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_3_SPECIAL_BASE 0x5803E80ull\n#define NIC8_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5804000ull\n#define NIC8_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5804080ull\n#define NIC8_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5804100ull\n#define NIC8_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5804180ull\n#define NIC8_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_4_SPECIAL_BASE 0x5804E80ull\n#define NIC8_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5805000ull\n#define NIC8_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5805080ull\n#define NIC8_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5805100ull\n#define NIC8_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5805180ull\n#define NIC8_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_5_SPECIAL_BASE 0x5805E80ull\n#define NIC8_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5806000ull\n#define NIC8_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5806080ull\n#define NIC8_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5806100ull\n#define NIC8_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5806180ull\n#define NIC8_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_6_SPECIAL_BASE 0x5806E80ull\n#define NIC8_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5807000ull\n#define NIC8_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5807080ull\n#define NIC8_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5807100ull\n#define NIC8_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5807180ull\n#define NIC8_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_7_SPECIAL_BASE 0x5807E80ull\n#define NIC8_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5808000ull\n#define NIC8_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5808080ull\n#define NIC8_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5808100ull\n#define NIC8_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5808180ull\n#define NIC8_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_8_SPECIAL_BASE 0x5808E80ull\n#define NIC8_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5809000ull\n#define NIC8_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5809080ull\n#define NIC8_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5809100ull\n#define NIC8_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5809180ull\n#define NIC8_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_9_SPECIAL_BASE 0x5809E80ull\n#define NIC8_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_10_UNSECURE_DOORBELL0_BASE 0x580A000ull\n#define NIC8_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_10_UNSECURE_DOORBELL1_BASE 0x580A080ull\n#define NIC8_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x580A100ull\n#define NIC8_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x580A180ull\n#define NIC8_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_10_SPECIAL_BASE 0x580AE80ull\n#define NIC8_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_11_UNSECURE_DOORBELL0_BASE 0x580B000ull\n#define NIC8_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_11_UNSECURE_DOORBELL1_BASE 0x580B080ull\n#define NIC8_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x580B100ull\n#define NIC8_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x580B180ull\n#define NIC8_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_11_SPECIAL_BASE 0x580BE80ull\n#define NIC8_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_12_UNSECURE_DOORBELL0_BASE 0x580C000ull\n#define NIC8_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_12_UNSECURE_DOORBELL1_BASE 0x580C080ull\n#define NIC8_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x580C100ull\n#define NIC8_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x580C180ull\n#define NIC8_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_12_SPECIAL_BASE 0x580CE80ull\n#define NIC8_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_13_UNSECURE_DOORBELL0_BASE 0x580D000ull\n#define NIC8_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_13_UNSECURE_DOORBELL1_BASE 0x580D080ull\n#define NIC8_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x580D100ull\n#define NIC8_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x580D180ull\n#define NIC8_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_13_SPECIAL_BASE 0x580DE80ull\n#define NIC8_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR0_14_UNSECURE_DOORBELL0_BASE 0x580E000ull\n#define NIC8_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR0_14_UNSECURE_DOORBELL1_BASE 0x580E080ull\n#define NIC8_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x580E100ull\n#define NIC8_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x580E180ull\n#define NIC8_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR0_14_SPECIAL_BASE 0x580EE80ull\n#define NIC8_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC8_QM_DCCM0_BASE 0x5810000ull\n#define NIC8_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC8_QM_DCCM0_SECTION 0x8000\n#define mmNIC8_QM_ARC_AUX0_BASE 0x5818000ull\n#define NIC8_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC8_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC8_QM_ARC_AUX0_SPECIAL_BASE 0x5818E80ull\n#define NIC8_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC8_QM0_BASE 0x581A000ull\n#define NIC8_QM0_MAX_OFFSET 0x1000\n#define NIC8_QM0_SECTION 0x9000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x581A900ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x581A908ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x581A910ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x581A918ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x581A920ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x581A928ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x581A930ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x581A938ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x581A940ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x581A948ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x581A950ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x581A958ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x581A960ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x581A968ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x581A970ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x581A978ull\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC8_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC8_QM0_AXUSER_SECURED_BASE 0x581AB00ull\n#define NIC8_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC8_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC8_QM0_AXUSER_NONSECURED_BASE 0x581AB80ull\n#define NIC8_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC8_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC8_QM0_DBG_HBW_BASE 0x581AC00ull\n#define NIC8_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC8_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC8_QM0_DBG_LBW_BASE 0x581AC80ull\n#define NIC8_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC8_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC8_QM0_CGM_BASE 0x581AD80ull\n#define NIC8_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC8_QM0_CGM_SECTION 0x1000\n#define mmNIC8_QM0_SPECIAL_BASE 0x581AE80ull\n#define NIC8_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC8_QPC0_BASE 0x581F000ull\n#define NIC8_QPC0_MAX_OFFSET 0x1000\n#define NIC8_QPC0_SECTION 0x7200\n#define mmNIC8_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x581F720ull\n#define NIC8_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x581F728ull\n#define NIC8_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x581F730ull\n#define NIC8_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x581F738ull\n#define NIC8_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x581F740ull\n#define NIC8_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x581F748ull\n#define NIC8_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x581F750ull\n#define NIC8_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x581F758ull\n#define NIC8_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x581F760ull\n#define NIC8_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x581F768ull\n#define NIC8_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x581F770ull\n#define NIC8_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x581F778ull\n#define NIC8_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x581F780ull\n#define NIC8_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x581F788ull\n#define NIC8_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x581F790ull\n#define NIC8_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x581F798ull\n#define NIC8_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x581F7A0ull\n#define NIC8_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x581F7A8ull\n#define NIC8_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x581F7B0ull\n#define NIC8_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x581F7B8ull\n#define NIC8_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x581F7C0ull\n#define NIC8_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x581F7C8ull\n#define NIC8_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x581F7D0ull\n#define NIC8_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x581F7D8ull\n#define NIC8_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x581F7E0ull\n#define NIC8_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x581F7E8ull\n#define NIC8_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x581F7F0ull\n#define NIC8_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x581F7F8ull\n#define NIC8_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x581F800ull\n#define NIC8_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x581F808ull\n#define NIC8_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x581F810ull\n#define NIC8_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x581F818ull\n#define NIC8_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC8_QPC0_AXUSER_CONG_QUE_BASE 0x581FB80ull\n#define NIC8_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC8_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC8_QPC0_AXUSER_RXWQE_BASE 0x581FBE0ull\n#define NIC8_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC8_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC8_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x581FC40ull\n#define NIC8_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC8_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC8_QPC0_AXUSER_DB_FIFO_BASE 0x581FCA0ull\n#define NIC8_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC8_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC8_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x581FD00ull\n#define NIC8_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC8_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC8_QPC0_AXUSER_ERR_FIFO_BASE 0x581FD60ull\n#define NIC8_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC8_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC8_QPC0_AXUSER_QPC_RESP_BASE 0x581FDC0ull\n#define NIC8_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC8_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC8_QPC0_AXUSER_QPC_REQ_BASE 0x581FE20ull\n#define NIC8_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC8_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC8_QPC0_SPECIAL_BASE 0x581FE80ull\n#define NIC8_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_0_UNSECURE_DOORBELL0_BASE 0x5820000ull\n#define NIC8_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_0_UNSECURE_DOORBELL1_BASE 0x5820080ull\n#define NIC8_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x5820100ull\n#define NIC8_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x5820180ull\n#define NIC8_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_0_SPECIAL_BASE 0x5820E80ull\n#define NIC8_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_1_UNSECURE_DOORBELL0_BASE 0x5821000ull\n#define NIC8_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_1_UNSECURE_DOORBELL1_BASE 0x5821080ull\n#define NIC8_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x5821100ull\n#define NIC8_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x5821180ull\n#define NIC8_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_1_SPECIAL_BASE 0x5821E80ull\n#define NIC8_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_2_UNSECURE_DOORBELL0_BASE 0x5822000ull\n#define NIC8_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_2_UNSECURE_DOORBELL1_BASE 0x5822080ull\n#define NIC8_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x5822100ull\n#define NIC8_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x5822180ull\n#define NIC8_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_2_SPECIAL_BASE 0x5822E80ull\n#define NIC8_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_3_UNSECURE_DOORBELL0_BASE 0x5823000ull\n#define NIC8_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_3_UNSECURE_DOORBELL1_BASE 0x5823080ull\n#define NIC8_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x5823100ull\n#define NIC8_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x5823180ull\n#define NIC8_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_3_SPECIAL_BASE 0x5823E80ull\n#define NIC8_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_4_UNSECURE_DOORBELL0_BASE 0x5824000ull\n#define NIC8_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_4_UNSECURE_DOORBELL1_BASE 0x5824080ull\n#define NIC8_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x5824100ull\n#define NIC8_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x5824180ull\n#define NIC8_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_4_SPECIAL_BASE 0x5824E80ull\n#define NIC8_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_5_UNSECURE_DOORBELL0_BASE 0x5825000ull\n#define NIC8_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_5_UNSECURE_DOORBELL1_BASE 0x5825080ull\n#define NIC8_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x5825100ull\n#define NIC8_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x5825180ull\n#define NIC8_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_5_SPECIAL_BASE 0x5825E80ull\n#define NIC8_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_6_UNSECURE_DOORBELL0_BASE 0x5826000ull\n#define NIC8_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_6_UNSECURE_DOORBELL1_BASE 0x5826080ull\n#define NIC8_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x5826100ull\n#define NIC8_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x5826180ull\n#define NIC8_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_6_SPECIAL_BASE 0x5826E80ull\n#define NIC8_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_7_UNSECURE_DOORBELL0_BASE 0x5827000ull\n#define NIC8_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_7_UNSECURE_DOORBELL1_BASE 0x5827080ull\n#define NIC8_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x5827100ull\n#define NIC8_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x5827180ull\n#define NIC8_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_7_SPECIAL_BASE 0x5827E80ull\n#define NIC8_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_8_UNSECURE_DOORBELL0_BASE 0x5828000ull\n#define NIC8_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_8_UNSECURE_DOORBELL1_BASE 0x5828080ull\n#define NIC8_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x5828100ull\n#define NIC8_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x5828180ull\n#define NIC8_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_8_SPECIAL_BASE 0x5828E80ull\n#define NIC8_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_9_UNSECURE_DOORBELL0_BASE 0x5829000ull\n#define NIC8_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_9_UNSECURE_DOORBELL1_BASE 0x5829080ull\n#define NIC8_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x5829100ull\n#define NIC8_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x5829180ull\n#define NIC8_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_9_SPECIAL_BASE 0x5829E80ull\n#define NIC8_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_10_UNSECURE_DOORBELL0_BASE 0x582A000ull\n#define NIC8_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_10_UNSECURE_DOORBELL1_BASE 0x582A080ull\n#define NIC8_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x582A100ull\n#define NIC8_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x582A180ull\n#define NIC8_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_10_SPECIAL_BASE 0x582AE80ull\n#define NIC8_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_11_UNSECURE_DOORBELL0_BASE 0x582B000ull\n#define NIC8_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_11_UNSECURE_DOORBELL1_BASE 0x582B080ull\n#define NIC8_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x582B100ull\n#define NIC8_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x582B180ull\n#define NIC8_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_11_SPECIAL_BASE 0x582BE80ull\n#define NIC8_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_12_UNSECURE_DOORBELL0_BASE 0x582C000ull\n#define NIC8_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_12_UNSECURE_DOORBELL1_BASE 0x582C080ull\n#define NIC8_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x582C100ull\n#define NIC8_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x582C180ull\n#define NIC8_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_12_SPECIAL_BASE 0x582CE80ull\n#define NIC8_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_13_UNSECURE_DOORBELL0_BASE 0x582D000ull\n#define NIC8_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_13_UNSECURE_DOORBELL1_BASE 0x582D080ull\n#define NIC8_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x582D100ull\n#define NIC8_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x582D180ull\n#define NIC8_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_13_SPECIAL_BASE 0x582DE80ull\n#define NIC8_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC8_UMR1_14_UNSECURE_DOORBELL0_BASE 0x582E000ull\n#define NIC8_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC8_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC8_UMR1_14_UNSECURE_DOORBELL1_BASE 0x582E080ull\n#define NIC8_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC8_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC8_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x582E100ull\n#define NIC8_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC8_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC8_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x582E180ull\n#define NIC8_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC8_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC8_UMR1_14_SPECIAL_BASE 0x582EE80ull\n#define NIC8_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC8_QM_DCCM1_BASE 0x5830000ull\n#define NIC8_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC8_QM_DCCM1_SECTION 0x8000\n#define mmNIC8_QM_ARC_AUX1_BASE 0x5838000ull\n#define NIC8_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC8_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC8_QM_ARC_AUX1_SPECIAL_BASE 0x5838E80ull\n#define NIC8_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC8_QM1_BASE 0x583A000ull\n#define NIC8_QM1_MAX_OFFSET 0x1000\n#define NIC8_QM1_SECTION 0x9000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x583A900ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x583A908ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x583A910ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x583A918ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x583A920ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x583A928ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x583A930ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x583A938ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x583A940ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x583A948ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x583A950ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x583A958ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x583A960ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x583A968ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x583A970ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x583A978ull\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC8_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC8_QM1_AXUSER_SECURED_BASE 0x583AB00ull\n#define NIC8_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC8_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC8_QM1_AXUSER_NONSECURED_BASE 0x583AB80ull\n#define NIC8_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC8_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC8_QM1_DBG_HBW_BASE 0x583AC00ull\n#define NIC8_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC8_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC8_QM1_DBG_LBW_BASE 0x583AC80ull\n#define NIC8_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC8_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC8_QM1_CGM_BASE 0x583AD80ull\n#define NIC8_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC8_QM1_CGM_SECTION 0x1000\n#define mmNIC8_QM1_SPECIAL_BASE 0x583AE80ull\n#define NIC8_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC8_QPC1_BASE 0x583F000ull\n#define NIC8_QPC1_MAX_OFFSET 0x1000\n#define NIC8_QPC1_SECTION 0x7200\n#define mmNIC8_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x583F720ull\n#define NIC8_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x583F728ull\n#define NIC8_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x583F730ull\n#define NIC8_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x583F738ull\n#define NIC8_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x583F740ull\n#define NIC8_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x583F748ull\n#define NIC8_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x583F750ull\n#define NIC8_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x583F758ull\n#define NIC8_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x583F760ull\n#define NIC8_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x583F768ull\n#define NIC8_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x583F770ull\n#define NIC8_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x583F778ull\n#define NIC8_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x583F780ull\n#define NIC8_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x583F788ull\n#define NIC8_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x583F790ull\n#define NIC8_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x583F798ull\n#define NIC8_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x583F7A0ull\n#define NIC8_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x583F7A8ull\n#define NIC8_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x583F7B0ull\n#define NIC8_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x583F7B8ull\n#define NIC8_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x583F7C0ull\n#define NIC8_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x583F7C8ull\n#define NIC8_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x583F7D0ull\n#define NIC8_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x583F7D8ull\n#define NIC8_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x583F7E0ull\n#define NIC8_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x583F7E8ull\n#define NIC8_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x583F7F0ull\n#define NIC8_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x583F7F8ull\n#define NIC8_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x583F800ull\n#define NIC8_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x583F808ull\n#define NIC8_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x583F810ull\n#define NIC8_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC8_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x583F818ull\n#define NIC8_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC8_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC8_QPC1_AXUSER_CONG_QUE_BASE 0x583FB80ull\n#define NIC8_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC8_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC8_QPC1_AXUSER_RXWQE_BASE 0x583FBE0ull\n#define NIC8_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC8_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC8_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x583FC40ull\n#define NIC8_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC8_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC8_QPC1_AXUSER_DB_FIFO_BASE 0x583FCA0ull\n#define NIC8_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC8_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC8_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x583FD00ull\n#define NIC8_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC8_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC8_QPC1_AXUSER_ERR_FIFO_BASE 0x583FD60ull\n#define NIC8_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC8_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC8_QPC1_AXUSER_QPC_RESP_BASE 0x583FDC0ull\n#define NIC8_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC8_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC8_QPC1_AXUSER_QPC_REQ_BASE 0x583FE20ull\n#define NIC8_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC8_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC8_QPC1_SPECIAL_BASE 0x583FE80ull\n#define NIC8_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC8_TMR_BASE 0x5848000ull\n#define NIC8_TMR_MAX_OFFSET 0x1000\n#define NIC8_TMR_SECTION 0xD600\n#define mmNIC8_TMR_AXUSER_TMR_FREE_LIST_BASE 0x5848D60ull\n#define NIC8_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC8_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC8_TMR_AXUSER_TMR_FIFO_BASE 0x5848DC0ull\n#define NIC8_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC8_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC8_TMR_AXUSER_TMR_FSM_BASE 0x5848E20ull\n#define NIC8_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC8_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC8_TMR_SPECIAL_BASE 0x5848E80ull\n#define NIC8_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC8_RXB_CORE_BASE 0x5849000ull\n#define NIC8_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC8_RXB_CORE_SECTION 0x6100\n#define mmNIC8_RXB_CORE_SCT_AWUSER_BASE 0x5849610ull\n#define NIC8_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC8_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC8_RXB_CORE_SPECIAL_BASE 0x5849E80ull\n#define NIC8_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC8_RXE0_BASE 0x584A000ull\n#define NIC8_RXE0_MAX_OFFSET 0x1000\n#define NIC8_RXE0_SECTION 0x9000\n#define mmNIC8_RXE0_WQE_ARUSER_BASE 0x584A900ull\n#define NIC8_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC8_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC8_RXE0_SPECIAL_BASE 0x584AE80ull\n#define NIC8_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC8_RXE1_BASE 0x584B000ull\n#define NIC8_RXE1_MAX_OFFSET 0x1000\n#define NIC8_RXE1_SECTION 0x9000\n#define mmNIC8_RXE1_WQE_ARUSER_BASE 0x584B900ull\n#define NIC8_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC8_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC8_RXE1_SPECIAL_BASE 0x584BE80ull\n#define NIC8_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ0_BASE 0x584C000ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ1_BASE 0x584C050ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ2_BASE 0x584C0A0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ3_BASE 0x584C0F0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ4_BASE 0x584C140ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ5_BASE 0x584C190ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ6_BASE 0x584C1E0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ7_BASE 0x584C230ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ8_BASE 0x584C280ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ9_BASE 0x584C2D0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ10_BASE 0x584C320ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ11_BASE 0x584C370ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ12_BASE 0x584C3C0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ13_BASE 0x584C410ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ14_BASE 0x584C460ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ15_BASE 0x584C4B0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ16_BASE 0x584C500ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ17_BASE 0x584C550ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ18_BASE 0x584C5A0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ19_BASE 0x584C5F0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ20_BASE 0x584C640ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ21_BASE 0x584C690ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ22_BASE 0x584C6E0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ23_BASE 0x584C730ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ24_BASE 0x584C780ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ25_BASE 0x584C7D0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ26_BASE 0x584C820ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ27_BASE 0x584C870ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ28_BASE 0x584C8C0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ29_BASE 0x584C910ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ30_BASE 0x584C960ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC8_RXE0_AXUSER_AXUSER_CQ31_BASE 0x584C9B0ull\n#define NIC8_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC8_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC8_RXE0_AXUSER_SPECIAL_BASE 0x584CE80ull\n#define NIC8_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ0_BASE 0x584D000ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ1_BASE 0x584D050ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ2_BASE 0x584D0A0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ3_BASE 0x584D0F0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ4_BASE 0x584D140ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ5_BASE 0x584D190ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ6_BASE 0x584D1E0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ7_BASE 0x584D230ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ8_BASE 0x584D280ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ9_BASE 0x584D2D0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ10_BASE 0x584D320ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ11_BASE 0x584D370ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ12_BASE 0x584D3C0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ13_BASE 0x584D410ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ14_BASE 0x584D460ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ15_BASE 0x584D4B0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ16_BASE 0x584D500ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ17_BASE 0x584D550ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ18_BASE 0x584D5A0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ19_BASE 0x584D5F0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ20_BASE 0x584D640ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ21_BASE 0x584D690ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ22_BASE 0x584D6E0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ23_BASE 0x584D730ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ24_BASE 0x584D780ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ25_BASE 0x584D7D0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ26_BASE 0x584D820ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ27_BASE 0x584D870ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ28_BASE 0x584D8C0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ29_BASE 0x584D910ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ30_BASE 0x584D960ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC8_RXE1_AXUSER_AXUSER_CQ31_BASE 0x584D9B0ull\n#define NIC8_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC8_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC8_RXE1_AXUSER_SPECIAL_BASE 0x584DE80ull\n#define NIC8_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC8_TXS0_BASE 0x5850000ull\n#define NIC8_TXS0_MAX_OFFSET 0x1000\n#define NIC8_TXS0_SECTION 0xE800\n#define mmNIC8_TXS0_SPECIAL_BASE 0x5850E80ull\n#define NIC8_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC8_TXS1_BASE 0x5851000ull\n#define NIC8_TXS1_MAX_OFFSET 0x1000\n#define NIC8_TXS1_SECTION 0xE800\n#define mmNIC8_TXS1_SPECIAL_BASE 0x5851E80ull\n#define NIC8_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC8_TXE0_BASE 0x5852000ull\n#define NIC8_TXE0_MAX_OFFSET 0x1000\n#define NIC8_TXE0_SECTION 0xE800\n#define mmNIC8_TXE0_SPECIAL_BASE 0x5852E80ull\n#define NIC8_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC8_TXE1_BASE 0x5853000ull\n#define NIC8_TXE1_MAX_OFFSET 0x1000\n#define NIC8_TXE1_SECTION 0xE800\n#define mmNIC8_TXE1_SPECIAL_BASE 0x5853E80ull\n#define NIC8_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC8_TXB_BASE 0x5854000ull\n#define NIC8_TXB_MAX_OFFSET 0x1000\n#define NIC8_TXB_SECTION 0xE800\n#define mmNIC8_TXB_SPECIAL_BASE 0x5854E80ull\n#define NIC8_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC8_MSTR_IF_RR_SHRD_HBW_BASE 0x5855000ull\n#define NIC8_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC8_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC8_MSTR_IF_RR_PRVT_HBW_BASE 0x5855200ull\n#define NIC8_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC8_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC8_MSTR_IF_RR_SHRD_LBW_BASE 0x5855400ull\n#define NIC8_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC8_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC8_MSTR_IF_RR_PRVT_LBW_BASE 0x5855600ull\n#define NIC8_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC8_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC8_MSTR_IF_E2E_CRDT_BASE 0x5855800ull\n#define NIC8_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC8_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC8_MSTR_IF_AXUSER_BASE 0x5855A80ull\n#define NIC8_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC8_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC8_MSTR_IF_DBG_HBW_BASE 0x5855B00ull\n#define NIC8_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC8_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC8_MSTR_IF_DBG_LBW_BASE 0x5855B80ull\n#define NIC8_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC8_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC8_MSTR_IF_CORE_HBW_BASE 0x5855C00ull\n#define NIC8_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC8_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC8_MSTR_IF_CORE_LBW_BASE 0x5855D80ull\n#define NIC8_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC8_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC8_MSTR_IF_SPECIAL_BASE 0x5855E80ull\n#define NIC8_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC8_TX_AXUSER_BASE 0x5856000ull\n#define NIC8_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC8_TX_AXUSER_SECTION 0x2000\n#define mmNIC8_SERDES0_BASE 0x5858000ull\n#define NIC8_SERDES0_MAX_OFFSET 0x3E40\n#define NIC8_SERDES0_SECTION 0x4000\n#define mmNIC8_SERDES1_BASE 0x585C000ull\n#define NIC8_SERDES1_MAX_OFFSET 0x3E40\n#define NIC8_SERDES1_SECTION 0x4000\n#define mmNIC8_PHY_BASE 0x5860000ull\n#define NIC8_PHY_MAX_OFFSET 0x1000\n#define NIC8_PHY_SECTION 0xE800\n#define mmNIC8_PHY_SPECIAL_BASE 0x5860E80ull\n#define NIC8_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC8_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT8_MAC_AUX_BASE 0x5868000ull\n#define PRT8_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT8_MAC_AUX_SECTION 0xE800\n#define mmPRT8_MAC_AUX_SPECIAL_BASE 0x5868E80ull\n#define PRT8_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT8_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT8_MAC_CORE_BASE 0x5869000ull\n#define PRT8_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT8_MAC_CORE_SECTION 0xE800\n#define mmPRT8_MAC_CORE_SPECIAL_BASE 0x5869E80ull\n#define PRT8_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT8_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC8_MAC_RS_FEC_BASE 0x586A000ull\n#define NIC8_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC8_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC8_MAC_GLOB_STAT_CONTROL_REG_BASE 0x586B000ull\n#define NIC8_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC8_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC8_MAC_GLOB_STAT_RX0_BASE 0x586B100ull\n#define NIC8_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC8_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC8_MAC_GLOB_STAT_RX1_BASE 0x586B18Cull\n#define NIC8_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC8_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC8_MAC_GLOB_STAT_RX2_BASE 0x586B218ull\n#define NIC8_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC8_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC8_MAC_GLOB_STAT_RX3_BASE 0x586B2A4ull\n#define NIC8_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC8_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC8_MAC_GLOB_STAT_TX0_BASE 0x586B330ull\n#define NIC8_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC8_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC8_MAC_GLOB_STAT_TX1_BASE 0x586B398ull\n#define NIC8_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC8_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC8_MAC_GLOB_STAT_TX2_BASE 0x586B400ull\n#define NIC8_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC8_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC8_MAC_GLOB_STAT_TX3_BASE 0x586B468ull\n#define NIC8_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC8_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC8_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x586B800ull\n#define NIC8_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC8_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC8_MAC_CH0_MAC_PCS_BASE 0x586C000ull\n#define NIC8_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC8_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC8_MAC_CH0_MAC_128_BASE 0x586C400ull\n#define NIC8_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC8_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC8_MAC_CH0_MAC_AN_BASE 0x586C800ull\n#define NIC8_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC8_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC8_MAC_CH1_MAC_PCS_BASE 0x586D000ull\n#define NIC8_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC8_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC8_MAC_CH1_MAC_128_BASE 0x586D400ull\n#define NIC8_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC8_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC8_MAC_CH1_MAC_AN_BASE 0x586D800ull\n#define NIC8_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC8_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC8_MAC_CH2_MAC_PCS_BASE 0x586E000ull\n#define NIC8_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC8_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC8_MAC_CH2_MAC_128_BASE 0x586E400ull\n#define NIC8_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC8_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC8_MAC_CH2_MAC_AN_BASE 0x586E800ull\n#define NIC8_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC8_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC8_MAC_CH3_MAC_PCS_BASE 0x586F000ull\n#define NIC8_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC8_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC8_MAC_CH3_MAC_128_BASE 0x586F400ull\n#define NIC8_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC8_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC8_MAC_CH3_MAC_AN_BASE 0x586F800ull\n#define NIC8_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC8_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC9_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5880000ull\n#define NIC9_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5880080ull\n#define NIC9_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5880100ull\n#define NIC9_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5880180ull\n#define NIC9_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_0_SPECIAL_BASE 0x5880E80ull\n#define NIC9_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5881000ull\n#define NIC9_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5881080ull\n#define NIC9_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5881100ull\n#define NIC9_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5881180ull\n#define NIC9_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_1_SPECIAL_BASE 0x5881E80ull\n#define NIC9_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5882000ull\n#define NIC9_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5882080ull\n#define NIC9_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5882100ull\n#define NIC9_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5882180ull\n#define NIC9_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_2_SPECIAL_BASE 0x5882E80ull\n#define NIC9_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5883000ull\n#define NIC9_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5883080ull\n#define NIC9_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5883100ull\n#define NIC9_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5883180ull\n#define NIC9_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_3_SPECIAL_BASE 0x5883E80ull\n#define NIC9_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5884000ull\n#define NIC9_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5884080ull\n#define NIC9_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5884100ull\n#define NIC9_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5884180ull\n#define NIC9_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_4_SPECIAL_BASE 0x5884E80ull\n#define NIC9_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5885000ull\n#define NIC9_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5885080ull\n#define NIC9_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5885100ull\n#define NIC9_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5885180ull\n#define NIC9_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_5_SPECIAL_BASE 0x5885E80ull\n#define NIC9_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5886000ull\n#define NIC9_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5886080ull\n#define NIC9_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5886100ull\n#define NIC9_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5886180ull\n#define NIC9_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_6_SPECIAL_BASE 0x5886E80ull\n#define NIC9_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5887000ull\n#define NIC9_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5887080ull\n#define NIC9_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5887100ull\n#define NIC9_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5887180ull\n#define NIC9_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_7_SPECIAL_BASE 0x5887E80ull\n#define NIC9_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5888000ull\n#define NIC9_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5888080ull\n#define NIC9_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5888100ull\n#define NIC9_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5888180ull\n#define NIC9_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_8_SPECIAL_BASE 0x5888E80ull\n#define NIC9_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5889000ull\n#define NIC9_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5889080ull\n#define NIC9_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5889100ull\n#define NIC9_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5889180ull\n#define NIC9_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_9_SPECIAL_BASE 0x5889E80ull\n#define NIC9_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_10_UNSECURE_DOORBELL0_BASE 0x588A000ull\n#define NIC9_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_10_UNSECURE_DOORBELL1_BASE 0x588A080ull\n#define NIC9_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x588A100ull\n#define NIC9_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x588A180ull\n#define NIC9_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_10_SPECIAL_BASE 0x588AE80ull\n#define NIC9_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_11_UNSECURE_DOORBELL0_BASE 0x588B000ull\n#define NIC9_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_11_UNSECURE_DOORBELL1_BASE 0x588B080ull\n#define NIC9_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x588B100ull\n#define NIC9_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x588B180ull\n#define NIC9_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_11_SPECIAL_BASE 0x588BE80ull\n#define NIC9_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_12_UNSECURE_DOORBELL0_BASE 0x588C000ull\n#define NIC9_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_12_UNSECURE_DOORBELL1_BASE 0x588C080ull\n#define NIC9_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x588C100ull\n#define NIC9_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x588C180ull\n#define NIC9_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_12_SPECIAL_BASE 0x588CE80ull\n#define NIC9_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_13_UNSECURE_DOORBELL0_BASE 0x588D000ull\n#define NIC9_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_13_UNSECURE_DOORBELL1_BASE 0x588D080ull\n#define NIC9_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x588D100ull\n#define NIC9_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x588D180ull\n#define NIC9_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_13_SPECIAL_BASE 0x588DE80ull\n#define NIC9_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR0_14_UNSECURE_DOORBELL0_BASE 0x588E000ull\n#define NIC9_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR0_14_UNSECURE_DOORBELL1_BASE 0x588E080ull\n#define NIC9_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x588E100ull\n#define NIC9_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x588E180ull\n#define NIC9_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR0_14_SPECIAL_BASE 0x588EE80ull\n#define NIC9_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC9_QM_DCCM0_BASE 0x5890000ull\n#define NIC9_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC9_QM_DCCM0_SECTION 0x8000\n#define mmNIC9_QM_ARC_AUX0_BASE 0x5898000ull\n#define NIC9_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC9_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC9_QM_ARC_AUX0_SPECIAL_BASE 0x5898E80ull\n#define NIC9_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC9_QM0_BASE 0x589A000ull\n#define NIC9_QM0_MAX_OFFSET 0x1000\n#define NIC9_QM0_SECTION 0x9000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x589A900ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x589A908ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x589A910ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x589A918ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x589A920ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x589A928ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x589A930ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x589A938ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x589A940ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x589A948ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x589A950ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x589A958ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x589A960ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x589A968ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x589A970ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x589A978ull\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC9_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC9_QM0_AXUSER_SECURED_BASE 0x589AB00ull\n#define NIC9_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC9_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC9_QM0_AXUSER_NONSECURED_BASE 0x589AB80ull\n#define NIC9_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC9_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC9_QM0_DBG_HBW_BASE 0x589AC00ull\n#define NIC9_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC9_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC9_QM0_DBG_LBW_BASE 0x589AC80ull\n#define NIC9_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC9_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC9_QM0_CGM_BASE 0x589AD80ull\n#define NIC9_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC9_QM0_CGM_SECTION 0x1000\n#define mmNIC9_QM0_SPECIAL_BASE 0x589AE80ull\n#define NIC9_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC9_QPC0_BASE 0x589F000ull\n#define NIC9_QPC0_MAX_OFFSET 0x1000\n#define NIC9_QPC0_SECTION 0x7200\n#define mmNIC9_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x589F720ull\n#define NIC9_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x589F728ull\n#define NIC9_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x589F730ull\n#define NIC9_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x589F738ull\n#define NIC9_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x589F740ull\n#define NIC9_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x589F748ull\n#define NIC9_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x589F750ull\n#define NIC9_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x589F758ull\n#define NIC9_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x589F760ull\n#define NIC9_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x589F768ull\n#define NIC9_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x589F770ull\n#define NIC9_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x589F778ull\n#define NIC9_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x589F780ull\n#define NIC9_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x589F788ull\n#define NIC9_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x589F790ull\n#define NIC9_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x589F798ull\n#define NIC9_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x589F7A0ull\n#define NIC9_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x589F7A8ull\n#define NIC9_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x589F7B0ull\n#define NIC9_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x589F7B8ull\n#define NIC9_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x589F7C0ull\n#define NIC9_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x589F7C8ull\n#define NIC9_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x589F7D0ull\n#define NIC9_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x589F7D8ull\n#define NIC9_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x589F7E0ull\n#define NIC9_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x589F7E8ull\n#define NIC9_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x589F7F0ull\n#define NIC9_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x589F7F8ull\n#define NIC9_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x589F800ull\n#define NIC9_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x589F808ull\n#define NIC9_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x589F810ull\n#define NIC9_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x589F818ull\n#define NIC9_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC9_QPC0_AXUSER_CONG_QUE_BASE 0x589FB80ull\n#define NIC9_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC9_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC9_QPC0_AXUSER_RXWQE_BASE 0x589FBE0ull\n#define NIC9_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC9_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC9_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x589FC40ull\n#define NIC9_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC9_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC9_QPC0_AXUSER_DB_FIFO_BASE 0x589FCA0ull\n#define NIC9_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC9_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC9_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x589FD00ull\n#define NIC9_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC9_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC9_QPC0_AXUSER_ERR_FIFO_BASE 0x589FD60ull\n#define NIC9_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC9_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC9_QPC0_AXUSER_QPC_RESP_BASE 0x589FDC0ull\n#define NIC9_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC9_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC9_QPC0_AXUSER_QPC_REQ_BASE 0x589FE20ull\n#define NIC9_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC9_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC9_QPC0_SPECIAL_BASE 0x589FE80ull\n#define NIC9_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_0_UNSECURE_DOORBELL0_BASE 0x58A0000ull\n#define NIC9_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_0_UNSECURE_DOORBELL1_BASE 0x58A0080ull\n#define NIC9_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x58A0100ull\n#define NIC9_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x58A0180ull\n#define NIC9_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_0_SPECIAL_BASE 0x58A0E80ull\n#define NIC9_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_1_UNSECURE_DOORBELL0_BASE 0x58A1000ull\n#define NIC9_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_1_UNSECURE_DOORBELL1_BASE 0x58A1080ull\n#define NIC9_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x58A1100ull\n#define NIC9_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x58A1180ull\n#define NIC9_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_1_SPECIAL_BASE 0x58A1E80ull\n#define NIC9_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_2_UNSECURE_DOORBELL0_BASE 0x58A2000ull\n#define NIC9_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_2_UNSECURE_DOORBELL1_BASE 0x58A2080ull\n#define NIC9_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x58A2100ull\n#define NIC9_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x58A2180ull\n#define NIC9_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_2_SPECIAL_BASE 0x58A2E80ull\n#define NIC9_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_3_UNSECURE_DOORBELL0_BASE 0x58A3000ull\n#define NIC9_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_3_UNSECURE_DOORBELL1_BASE 0x58A3080ull\n#define NIC9_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x58A3100ull\n#define NIC9_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x58A3180ull\n#define NIC9_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_3_SPECIAL_BASE 0x58A3E80ull\n#define NIC9_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_4_UNSECURE_DOORBELL0_BASE 0x58A4000ull\n#define NIC9_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_4_UNSECURE_DOORBELL1_BASE 0x58A4080ull\n#define NIC9_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x58A4100ull\n#define NIC9_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x58A4180ull\n#define NIC9_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_4_SPECIAL_BASE 0x58A4E80ull\n#define NIC9_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_5_UNSECURE_DOORBELL0_BASE 0x58A5000ull\n#define NIC9_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_5_UNSECURE_DOORBELL1_BASE 0x58A5080ull\n#define NIC9_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x58A5100ull\n#define NIC9_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x58A5180ull\n#define NIC9_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_5_SPECIAL_BASE 0x58A5E80ull\n#define NIC9_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_6_UNSECURE_DOORBELL0_BASE 0x58A6000ull\n#define NIC9_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_6_UNSECURE_DOORBELL1_BASE 0x58A6080ull\n#define NIC9_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x58A6100ull\n#define NIC9_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x58A6180ull\n#define NIC9_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_6_SPECIAL_BASE 0x58A6E80ull\n#define NIC9_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_7_UNSECURE_DOORBELL0_BASE 0x58A7000ull\n#define NIC9_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_7_UNSECURE_DOORBELL1_BASE 0x58A7080ull\n#define NIC9_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x58A7100ull\n#define NIC9_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x58A7180ull\n#define NIC9_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_7_SPECIAL_BASE 0x58A7E80ull\n#define NIC9_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_8_UNSECURE_DOORBELL0_BASE 0x58A8000ull\n#define NIC9_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_8_UNSECURE_DOORBELL1_BASE 0x58A8080ull\n#define NIC9_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x58A8100ull\n#define NIC9_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x58A8180ull\n#define NIC9_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_8_SPECIAL_BASE 0x58A8E80ull\n#define NIC9_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_9_UNSECURE_DOORBELL0_BASE 0x58A9000ull\n#define NIC9_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_9_UNSECURE_DOORBELL1_BASE 0x58A9080ull\n#define NIC9_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x58A9100ull\n#define NIC9_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x58A9180ull\n#define NIC9_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_9_SPECIAL_BASE 0x58A9E80ull\n#define NIC9_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_10_UNSECURE_DOORBELL0_BASE 0x58AA000ull\n#define NIC9_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_10_UNSECURE_DOORBELL1_BASE 0x58AA080ull\n#define NIC9_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x58AA100ull\n#define NIC9_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x58AA180ull\n#define NIC9_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_10_SPECIAL_BASE 0x58AAE80ull\n#define NIC9_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_11_UNSECURE_DOORBELL0_BASE 0x58AB000ull\n#define NIC9_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_11_UNSECURE_DOORBELL1_BASE 0x58AB080ull\n#define NIC9_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x58AB100ull\n#define NIC9_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x58AB180ull\n#define NIC9_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_11_SPECIAL_BASE 0x58ABE80ull\n#define NIC9_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_12_UNSECURE_DOORBELL0_BASE 0x58AC000ull\n#define NIC9_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_12_UNSECURE_DOORBELL1_BASE 0x58AC080ull\n#define NIC9_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x58AC100ull\n#define NIC9_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x58AC180ull\n#define NIC9_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_12_SPECIAL_BASE 0x58ACE80ull\n#define NIC9_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_13_UNSECURE_DOORBELL0_BASE 0x58AD000ull\n#define NIC9_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_13_UNSECURE_DOORBELL1_BASE 0x58AD080ull\n#define NIC9_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x58AD100ull\n#define NIC9_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x58AD180ull\n#define NIC9_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_13_SPECIAL_BASE 0x58ADE80ull\n#define NIC9_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC9_UMR1_14_UNSECURE_DOORBELL0_BASE 0x58AE000ull\n#define NIC9_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC9_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC9_UMR1_14_UNSECURE_DOORBELL1_BASE 0x58AE080ull\n#define NIC9_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC9_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC9_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x58AE100ull\n#define NIC9_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC9_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC9_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x58AE180ull\n#define NIC9_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC9_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC9_UMR1_14_SPECIAL_BASE 0x58AEE80ull\n#define NIC9_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC9_QM_DCCM1_BASE 0x58B0000ull\n#define NIC9_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC9_QM_DCCM1_SECTION 0x8000\n#define mmNIC9_QM_ARC_AUX1_BASE 0x58B8000ull\n#define NIC9_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC9_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC9_QM_ARC_AUX1_SPECIAL_BASE 0x58B8E80ull\n#define NIC9_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC9_QM1_BASE 0x58BA000ull\n#define NIC9_QM1_MAX_OFFSET 0x1000\n#define NIC9_QM1_SECTION 0x9000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x58BA900ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x58BA908ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x58BA910ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x58BA918ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x58BA920ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x58BA928ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x58BA930ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x58BA938ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x58BA940ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x58BA948ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x58BA950ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x58BA958ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x58BA960ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x58BA968ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x58BA970ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x58BA978ull\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC9_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC9_QM1_AXUSER_SECURED_BASE 0x58BAB00ull\n#define NIC9_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC9_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC9_QM1_AXUSER_NONSECURED_BASE 0x58BAB80ull\n#define NIC9_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC9_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC9_QM1_DBG_HBW_BASE 0x58BAC00ull\n#define NIC9_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC9_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC9_QM1_DBG_LBW_BASE 0x58BAC80ull\n#define NIC9_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC9_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC9_QM1_CGM_BASE 0x58BAD80ull\n#define NIC9_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC9_QM1_CGM_SECTION 0x1000\n#define mmNIC9_QM1_SPECIAL_BASE 0x58BAE80ull\n#define NIC9_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC9_QPC1_BASE 0x58BF000ull\n#define NIC9_QPC1_MAX_OFFSET 0x1000\n#define NIC9_QPC1_SECTION 0x7200\n#define mmNIC9_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x58BF720ull\n#define NIC9_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x58BF728ull\n#define NIC9_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x58BF730ull\n#define NIC9_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x58BF738ull\n#define NIC9_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x58BF740ull\n#define NIC9_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x58BF748ull\n#define NIC9_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x58BF750ull\n#define NIC9_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x58BF758ull\n#define NIC9_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x58BF760ull\n#define NIC9_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x58BF768ull\n#define NIC9_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x58BF770ull\n#define NIC9_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x58BF778ull\n#define NIC9_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x58BF780ull\n#define NIC9_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x58BF788ull\n#define NIC9_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x58BF790ull\n#define NIC9_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x58BF798ull\n#define NIC9_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x58BF7A0ull\n#define NIC9_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x58BF7A8ull\n#define NIC9_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x58BF7B0ull\n#define NIC9_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x58BF7B8ull\n#define NIC9_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x58BF7C0ull\n#define NIC9_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x58BF7C8ull\n#define NIC9_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x58BF7D0ull\n#define NIC9_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x58BF7D8ull\n#define NIC9_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x58BF7E0ull\n#define NIC9_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x58BF7E8ull\n#define NIC9_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x58BF7F0ull\n#define NIC9_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x58BF7F8ull\n#define NIC9_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x58BF800ull\n#define NIC9_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x58BF808ull\n#define NIC9_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x58BF810ull\n#define NIC9_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC9_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x58BF818ull\n#define NIC9_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC9_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC9_QPC1_AXUSER_CONG_QUE_BASE 0x58BFB80ull\n#define NIC9_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC9_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC9_QPC1_AXUSER_RXWQE_BASE 0x58BFBE0ull\n#define NIC9_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC9_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC9_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x58BFC40ull\n#define NIC9_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC9_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC9_QPC1_AXUSER_DB_FIFO_BASE 0x58BFCA0ull\n#define NIC9_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC9_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC9_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x58BFD00ull\n#define NIC9_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC9_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC9_QPC1_AXUSER_ERR_FIFO_BASE 0x58BFD60ull\n#define NIC9_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC9_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC9_QPC1_AXUSER_QPC_RESP_BASE 0x58BFDC0ull\n#define NIC9_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC9_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC9_QPC1_AXUSER_QPC_REQ_BASE 0x58BFE20ull\n#define NIC9_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC9_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC9_QPC1_SPECIAL_BASE 0x58BFE80ull\n#define NIC9_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC9_TMR_BASE 0x58C8000ull\n#define NIC9_TMR_MAX_OFFSET 0x1000\n#define NIC9_TMR_SECTION 0xD600\n#define mmNIC9_TMR_AXUSER_TMR_FREE_LIST_BASE 0x58C8D60ull\n#define NIC9_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC9_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC9_TMR_AXUSER_TMR_FIFO_BASE 0x58C8DC0ull\n#define NIC9_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC9_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC9_TMR_AXUSER_TMR_FSM_BASE 0x58C8E20ull\n#define NIC9_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC9_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC9_TMR_SPECIAL_BASE 0x58C8E80ull\n#define NIC9_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC9_RXB_CORE_BASE 0x58C9000ull\n#define NIC9_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC9_RXB_CORE_SECTION 0x6100\n#define mmNIC9_RXB_CORE_SCT_AWUSER_BASE 0x58C9610ull\n#define NIC9_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC9_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC9_RXB_CORE_SPECIAL_BASE 0x58C9E80ull\n#define NIC9_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC9_RXE0_BASE 0x58CA000ull\n#define NIC9_RXE0_MAX_OFFSET 0x1000\n#define NIC9_RXE0_SECTION 0x9000\n#define mmNIC9_RXE0_WQE_ARUSER_BASE 0x58CA900ull\n#define NIC9_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC9_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC9_RXE0_SPECIAL_BASE 0x58CAE80ull\n#define NIC9_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC9_RXE1_BASE 0x58CB000ull\n#define NIC9_RXE1_MAX_OFFSET 0x1000\n#define NIC9_RXE1_SECTION 0x9000\n#define mmNIC9_RXE1_WQE_ARUSER_BASE 0x58CB900ull\n#define NIC9_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC9_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC9_RXE1_SPECIAL_BASE 0x58CBE80ull\n#define NIC9_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ0_BASE 0x58CC000ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ1_BASE 0x58CC050ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ2_BASE 0x58CC0A0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ3_BASE 0x58CC0F0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ4_BASE 0x58CC140ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ5_BASE 0x58CC190ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ6_BASE 0x58CC1E0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ7_BASE 0x58CC230ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ8_BASE 0x58CC280ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ9_BASE 0x58CC2D0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ10_BASE 0x58CC320ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ11_BASE 0x58CC370ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ12_BASE 0x58CC3C0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ13_BASE 0x58CC410ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ14_BASE 0x58CC460ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ15_BASE 0x58CC4B0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ16_BASE 0x58CC500ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ17_BASE 0x58CC550ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ18_BASE 0x58CC5A0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ19_BASE 0x58CC5F0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ20_BASE 0x58CC640ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ21_BASE 0x58CC690ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ22_BASE 0x58CC6E0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ23_BASE 0x58CC730ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ24_BASE 0x58CC780ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ25_BASE 0x58CC7D0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ26_BASE 0x58CC820ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ27_BASE 0x58CC870ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ28_BASE 0x58CC8C0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ29_BASE 0x58CC910ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ30_BASE 0x58CC960ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC9_RXE0_AXUSER_AXUSER_CQ31_BASE 0x58CC9B0ull\n#define NIC9_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC9_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC9_RXE0_AXUSER_SPECIAL_BASE 0x58CCE80ull\n#define NIC9_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ0_BASE 0x58CD000ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ1_BASE 0x58CD050ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ2_BASE 0x58CD0A0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ3_BASE 0x58CD0F0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ4_BASE 0x58CD140ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ5_BASE 0x58CD190ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ6_BASE 0x58CD1E0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ7_BASE 0x58CD230ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ8_BASE 0x58CD280ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ9_BASE 0x58CD2D0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ10_BASE 0x58CD320ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ11_BASE 0x58CD370ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ12_BASE 0x58CD3C0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ13_BASE 0x58CD410ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ14_BASE 0x58CD460ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ15_BASE 0x58CD4B0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ16_BASE 0x58CD500ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ17_BASE 0x58CD550ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ18_BASE 0x58CD5A0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ19_BASE 0x58CD5F0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ20_BASE 0x58CD640ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ21_BASE 0x58CD690ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ22_BASE 0x58CD6E0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ23_BASE 0x58CD730ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ24_BASE 0x58CD780ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ25_BASE 0x58CD7D0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ26_BASE 0x58CD820ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ27_BASE 0x58CD870ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ28_BASE 0x58CD8C0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ29_BASE 0x58CD910ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ30_BASE 0x58CD960ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC9_RXE1_AXUSER_AXUSER_CQ31_BASE 0x58CD9B0ull\n#define NIC9_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC9_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC9_RXE1_AXUSER_SPECIAL_BASE 0x58CDE80ull\n#define NIC9_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC9_TXS0_BASE 0x58D0000ull\n#define NIC9_TXS0_MAX_OFFSET 0x1000\n#define NIC9_TXS0_SECTION 0xE800\n#define mmNIC9_TXS0_SPECIAL_BASE 0x58D0E80ull\n#define NIC9_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC9_TXS1_BASE 0x58D1000ull\n#define NIC9_TXS1_MAX_OFFSET 0x1000\n#define NIC9_TXS1_SECTION 0xE800\n#define mmNIC9_TXS1_SPECIAL_BASE 0x58D1E80ull\n#define NIC9_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC9_TXE0_BASE 0x58D2000ull\n#define NIC9_TXE0_MAX_OFFSET 0x1000\n#define NIC9_TXE0_SECTION 0xE800\n#define mmNIC9_TXE0_SPECIAL_BASE 0x58D2E80ull\n#define NIC9_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC9_TXE1_BASE 0x58D3000ull\n#define NIC9_TXE1_MAX_OFFSET 0x1000\n#define NIC9_TXE1_SECTION 0xE800\n#define mmNIC9_TXE1_SPECIAL_BASE 0x58D3E80ull\n#define NIC9_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC9_TXB_BASE 0x58D4000ull\n#define NIC9_TXB_MAX_OFFSET 0x1000\n#define NIC9_TXB_SECTION 0xE800\n#define mmNIC9_TXB_SPECIAL_BASE 0x58D4E80ull\n#define NIC9_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC9_MSTR_IF_RR_SHRD_HBW_BASE 0x58D5000ull\n#define NIC9_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC9_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC9_MSTR_IF_RR_PRVT_HBW_BASE 0x58D5200ull\n#define NIC9_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC9_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC9_MSTR_IF_RR_SHRD_LBW_BASE 0x58D5400ull\n#define NIC9_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC9_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC9_MSTR_IF_RR_PRVT_LBW_BASE 0x58D5600ull\n#define NIC9_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC9_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC9_MSTR_IF_E2E_CRDT_BASE 0x58D5800ull\n#define NIC9_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC9_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC9_MSTR_IF_AXUSER_BASE 0x58D5A80ull\n#define NIC9_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC9_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC9_MSTR_IF_DBG_HBW_BASE 0x58D5B00ull\n#define NIC9_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC9_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC9_MSTR_IF_DBG_LBW_BASE 0x58D5B80ull\n#define NIC9_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC9_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC9_MSTR_IF_CORE_HBW_BASE 0x58D5C00ull\n#define NIC9_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC9_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC9_MSTR_IF_CORE_LBW_BASE 0x58D5D80ull\n#define NIC9_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC9_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC9_MSTR_IF_SPECIAL_BASE 0x58D5E80ull\n#define NIC9_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC9_TX_AXUSER_BASE 0x58D6000ull\n#define NIC9_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC9_TX_AXUSER_SECTION 0x2000\n#define mmNIC9_SERDES0_BASE 0x58D8000ull\n#define NIC9_SERDES0_MAX_OFFSET 0x3E40\n#define NIC9_SERDES0_SECTION 0x4000\n#define mmNIC9_SERDES1_BASE 0x58DC000ull\n#define NIC9_SERDES1_MAX_OFFSET 0x3E40\n#define NIC9_SERDES1_SECTION 0x4000\n#define mmNIC9_PHY_BASE 0x58E0000ull\n#define NIC9_PHY_MAX_OFFSET 0x1000\n#define NIC9_PHY_SECTION 0xE800\n#define mmNIC9_PHY_SPECIAL_BASE 0x58E0E80ull\n#define NIC9_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC9_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT9_MAC_AUX_BASE 0x58E8000ull\n#define PRT9_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT9_MAC_AUX_SECTION 0xE800\n#define mmPRT9_MAC_AUX_SPECIAL_BASE 0x58E8E80ull\n#define PRT9_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT9_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT9_MAC_CORE_BASE 0x58E9000ull\n#define PRT9_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT9_MAC_CORE_SECTION 0xE800\n#define mmPRT9_MAC_CORE_SPECIAL_BASE 0x58E9E80ull\n#define PRT9_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT9_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC9_MAC_RS_FEC_BASE 0x58EA000ull\n#define NIC9_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC9_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC9_MAC_GLOB_STAT_CONTROL_REG_BASE 0x58EB000ull\n#define NIC9_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC9_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC9_MAC_GLOB_STAT_RX0_BASE 0x58EB100ull\n#define NIC9_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC9_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC9_MAC_GLOB_STAT_RX1_BASE 0x58EB18Cull\n#define NIC9_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC9_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC9_MAC_GLOB_STAT_RX2_BASE 0x58EB218ull\n#define NIC9_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC9_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC9_MAC_GLOB_STAT_RX3_BASE 0x58EB2A4ull\n#define NIC9_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC9_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC9_MAC_GLOB_STAT_TX0_BASE 0x58EB330ull\n#define NIC9_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC9_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC9_MAC_GLOB_STAT_TX1_BASE 0x58EB398ull\n#define NIC9_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC9_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC9_MAC_GLOB_STAT_TX2_BASE 0x58EB400ull\n#define NIC9_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC9_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC9_MAC_GLOB_STAT_TX3_BASE 0x58EB468ull\n#define NIC9_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC9_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC9_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x58EB800ull\n#define NIC9_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC9_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC9_MAC_CH0_MAC_PCS_BASE 0x58EC000ull\n#define NIC9_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC9_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC9_MAC_CH0_MAC_128_BASE 0x58EC400ull\n#define NIC9_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC9_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC9_MAC_CH0_MAC_AN_BASE 0x58EC800ull\n#define NIC9_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC9_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC9_MAC_CH1_MAC_PCS_BASE 0x58ED000ull\n#define NIC9_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC9_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC9_MAC_CH1_MAC_128_BASE 0x58ED400ull\n#define NIC9_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC9_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC9_MAC_CH1_MAC_AN_BASE 0x58ED800ull\n#define NIC9_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC9_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC9_MAC_CH2_MAC_PCS_BASE 0x58EE000ull\n#define NIC9_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC9_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC9_MAC_CH2_MAC_128_BASE 0x58EE400ull\n#define NIC9_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC9_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC9_MAC_CH2_MAC_AN_BASE 0x58EE800ull\n#define NIC9_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC9_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC9_MAC_CH3_MAC_PCS_BASE 0x58EF000ull\n#define NIC9_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC9_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC9_MAC_CH3_MAC_128_BASE 0x58EF400ull\n#define NIC9_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC9_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC9_MAC_CH3_MAC_AN_BASE 0x58EF800ull\n#define NIC9_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC9_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC10_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5900000ull\n#define NIC10_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5900080ull\n#define NIC10_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5900100ull\n#define NIC10_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5900180ull\n#define NIC10_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_0_SPECIAL_BASE 0x5900E80ull\n#define NIC10_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5901000ull\n#define NIC10_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5901080ull\n#define NIC10_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5901100ull\n#define NIC10_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5901180ull\n#define NIC10_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_1_SPECIAL_BASE 0x5901E80ull\n#define NIC10_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5902000ull\n#define NIC10_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5902080ull\n#define NIC10_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5902100ull\n#define NIC10_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5902180ull\n#define NIC10_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_2_SPECIAL_BASE 0x5902E80ull\n#define NIC10_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5903000ull\n#define NIC10_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5903080ull\n#define NIC10_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5903100ull\n#define NIC10_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5903180ull\n#define NIC10_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_3_SPECIAL_BASE 0x5903E80ull\n#define NIC10_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5904000ull\n#define NIC10_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5904080ull\n#define NIC10_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5904100ull\n#define NIC10_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5904180ull\n#define NIC10_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_4_SPECIAL_BASE 0x5904E80ull\n#define NIC10_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5905000ull\n#define NIC10_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5905080ull\n#define NIC10_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5905100ull\n#define NIC10_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5905180ull\n#define NIC10_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_5_SPECIAL_BASE 0x5905E80ull\n#define NIC10_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5906000ull\n#define NIC10_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5906080ull\n#define NIC10_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5906100ull\n#define NIC10_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5906180ull\n#define NIC10_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_6_SPECIAL_BASE 0x5906E80ull\n#define NIC10_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5907000ull\n#define NIC10_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5907080ull\n#define NIC10_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5907100ull\n#define NIC10_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5907180ull\n#define NIC10_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_7_SPECIAL_BASE 0x5907E80ull\n#define NIC10_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5908000ull\n#define NIC10_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5908080ull\n#define NIC10_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5908100ull\n#define NIC10_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5908180ull\n#define NIC10_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_8_SPECIAL_BASE 0x5908E80ull\n#define NIC10_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5909000ull\n#define NIC10_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5909080ull\n#define NIC10_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5909100ull\n#define NIC10_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5909180ull\n#define NIC10_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_9_SPECIAL_BASE 0x5909E80ull\n#define NIC10_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_10_UNSECURE_DOORBELL0_BASE 0x590A000ull\n#define NIC10_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_10_UNSECURE_DOORBELL1_BASE 0x590A080ull\n#define NIC10_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x590A100ull\n#define NIC10_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x590A180ull\n#define NIC10_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_10_SPECIAL_BASE 0x590AE80ull\n#define NIC10_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_11_UNSECURE_DOORBELL0_BASE 0x590B000ull\n#define NIC10_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_11_UNSECURE_DOORBELL1_BASE 0x590B080ull\n#define NIC10_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x590B100ull\n#define NIC10_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x590B180ull\n#define NIC10_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_11_SPECIAL_BASE 0x590BE80ull\n#define NIC10_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_12_UNSECURE_DOORBELL0_BASE 0x590C000ull\n#define NIC10_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_12_UNSECURE_DOORBELL1_BASE 0x590C080ull\n#define NIC10_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x590C100ull\n#define NIC10_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x590C180ull\n#define NIC10_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_12_SPECIAL_BASE 0x590CE80ull\n#define NIC10_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_13_UNSECURE_DOORBELL0_BASE 0x590D000ull\n#define NIC10_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_13_UNSECURE_DOORBELL1_BASE 0x590D080ull\n#define NIC10_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x590D100ull\n#define NIC10_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x590D180ull\n#define NIC10_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_13_SPECIAL_BASE 0x590DE80ull\n#define NIC10_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR0_14_UNSECURE_DOORBELL0_BASE 0x590E000ull\n#define NIC10_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR0_14_UNSECURE_DOORBELL1_BASE 0x590E080ull\n#define NIC10_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x590E100ull\n#define NIC10_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x590E180ull\n#define NIC10_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR0_14_SPECIAL_BASE 0x590EE80ull\n#define NIC10_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC10_QM_DCCM0_BASE 0x5910000ull\n#define NIC10_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC10_QM_DCCM0_SECTION 0x8000\n#define mmNIC10_QM_ARC_AUX0_BASE 0x5918000ull\n#define NIC10_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC10_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC10_QM_ARC_AUX0_SPECIAL_BASE 0x5918E80ull\n#define NIC10_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC10_QM0_BASE 0x591A000ull\n#define NIC10_QM0_MAX_OFFSET 0x1000\n#define NIC10_QM0_SECTION 0x9000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x591A900ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x591A908ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x591A910ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x591A918ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x591A920ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x591A928ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x591A930ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x591A938ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x591A940ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x591A948ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x591A950ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x591A958ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x591A960ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x591A968ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x591A970ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x591A978ull\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC10_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC10_QM0_AXUSER_SECURED_BASE 0x591AB00ull\n#define NIC10_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC10_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC10_QM0_AXUSER_NONSECURED_BASE 0x591AB80ull\n#define NIC10_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC10_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC10_QM0_DBG_HBW_BASE 0x591AC00ull\n#define NIC10_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC10_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC10_QM0_DBG_LBW_BASE 0x591AC80ull\n#define NIC10_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC10_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC10_QM0_CGM_BASE 0x591AD80ull\n#define NIC10_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC10_QM0_CGM_SECTION 0x1000\n#define mmNIC10_QM0_SPECIAL_BASE 0x591AE80ull\n#define NIC10_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC10_QPC0_BASE 0x591F000ull\n#define NIC10_QPC0_MAX_OFFSET 0x1000\n#define NIC10_QPC0_SECTION 0x7200\n#define mmNIC10_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x591F720ull\n#define NIC10_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x591F728ull\n#define NIC10_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x591F730ull\n#define NIC10_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x591F738ull\n#define NIC10_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x591F740ull\n#define NIC10_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x591F748ull\n#define NIC10_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x591F750ull\n#define NIC10_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x591F758ull\n#define NIC10_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x591F760ull\n#define NIC10_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x591F768ull\n#define NIC10_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x591F770ull\n#define NIC10_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x591F778ull\n#define NIC10_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x591F780ull\n#define NIC10_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x591F788ull\n#define NIC10_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x591F790ull\n#define NIC10_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x591F798ull\n#define NIC10_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x591F7A0ull\n#define NIC10_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x591F7A8ull\n#define NIC10_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x591F7B0ull\n#define NIC10_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x591F7B8ull\n#define NIC10_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x591F7C0ull\n#define NIC10_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x591F7C8ull\n#define NIC10_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x591F7D0ull\n#define NIC10_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x591F7D8ull\n#define NIC10_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x591F7E0ull\n#define NIC10_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x591F7E8ull\n#define NIC10_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x591F7F0ull\n#define NIC10_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x591F7F8ull\n#define NIC10_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x591F800ull\n#define NIC10_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x591F808ull\n#define NIC10_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x591F810ull\n#define NIC10_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x591F818ull\n#define NIC10_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC10_QPC0_AXUSER_CONG_QUE_BASE 0x591FB80ull\n#define NIC10_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC10_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC10_QPC0_AXUSER_RXWQE_BASE 0x591FBE0ull\n#define NIC10_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC10_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC10_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x591FC40ull\n#define NIC10_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC10_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC10_QPC0_AXUSER_DB_FIFO_BASE 0x591FCA0ull\n#define NIC10_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC10_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC10_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x591FD00ull\n#define NIC10_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC10_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC10_QPC0_AXUSER_ERR_FIFO_BASE 0x591FD60ull\n#define NIC10_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC10_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC10_QPC0_AXUSER_QPC_RESP_BASE 0x591FDC0ull\n#define NIC10_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC10_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC10_QPC0_AXUSER_QPC_REQ_BASE 0x591FE20ull\n#define NIC10_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC10_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC10_QPC0_SPECIAL_BASE 0x591FE80ull\n#define NIC10_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_0_UNSECURE_DOORBELL0_BASE 0x5920000ull\n#define NIC10_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_0_UNSECURE_DOORBELL1_BASE 0x5920080ull\n#define NIC10_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x5920100ull\n#define NIC10_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x5920180ull\n#define NIC10_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_0_SPECIAL_BASE 0x5920E80ull\n#define NIC10_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_1_UNSECURE_DOORBELL0_BASE 0x5921000ull\n#define NIC10_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_1_UNSECURE_DOORBELL1_BASE 0x5921080ull\n#define NIC10_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x5921100ull\n#define NIC10_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x5921180ull\n#define NIC10_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_1_SPECIAL_BASE 0x5921E80ull\n#define NIC10_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_2_UNSECURE_DOORBELL0_BASE 0x5922000ull\n#define NIC10_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_2_UNSECURE_DOORBELL1_BASE 0x5922080ull\n#define NIC10_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x5922100ull\n#define NIC10_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x5922180ull\n#define NIC10_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_2_SPECIAL_BASE 0x5922E80ull\n#define NIC10_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_3_UNSECURE_DOORBELL0_BASE 0x5923000ull\n#define NIC10_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_3_UNSECURE_DOORBELL1_BASE 0x5923080ull\n#define NIC10_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x5923100ull\n#define NIC10_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x5923180ull\n#define NIC10_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_3_SPECIAL_BASE 0x5923E80ull\n#define NIC10_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_4_UNSECURE_DOORBELL0_BASE 0x5924000ull\n#define NIC10_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_4_UNSECURE_DOORBELL1_BASE 0x5924080ull\n#define NIC10_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x5924100ull\n#define NIC10_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x5924180ull\n#define NIC10_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_4_SPECIAL_BASE 0x5924E80ull\n#define NIC10_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_5_UNSECURE_DOORBELL0_BASE 0x5925000ull\n#define NIC10_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_5_UNSECURE_DOORBELL1_BASE 0x5925080ull\n#define NIC10_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x5925100ull\n#define NIC10_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x5925180ull\n#define NIC10_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_5_SPECIAL_BASE 0x5925E80ull\n#define NIC10_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_6_UNSECURE_DOORBELL0_BASE 0x5926000ull\n#define NIC10_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_6_UNSECURE_DOORBELL1_BASE 0x5926080ull\n#define NIC10_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x5926100ull\n#define NIC10_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x5926180ull\n#define NIC10_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_6_SPECIAL_BASE 0x5926E80ull\n#define NIC10_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_7_UNSECURE_DOORBELL0_BASE 0x5927000ull\n#define NIC10_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_7_UNSECURE_DOORBELL1_BASE 0x5927080ull\n#define NIC10_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x5927100ull\n#define NIC10_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x5927180ull\n#define NIC10_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_7_SPECIAL_BASE 0x5927E80ull\n#define NIC10_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_8_UNSECURE_DOORBELL0_BASE 0x5928000ull\n#define NIC10_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_8_UNSECURE_DOORBELL1_BASE 0x5928080ull\n#define NIC10_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x5928100ull\n#define NIC10_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x5928180ull\n#define NIC10_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_8_SPECIAL_BASE 0x5928E80ull\n#define NIC10_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_9_UNSECURE_DOORBELL0_BASE 0x5929000ull\n#define NIC10_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_9_UNSECURE_DOORBELL1_BASE 0x5929080ull\n#define NIC10_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x5929100ull\n#define NIC10_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x5929180ull\n#define NIC10_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_9_SPECIAL_BASE 0x5929E80ull\n#define NIC10_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_10_UNSECURE_DOORBELL0_BASE 0x592A000ull\n#define NIC10_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_10_UNSECURE_DOORBELL1_BASE 0x592A080ull\n#define NIC10_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x592A100ull\n#define NIC10_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x592A180ull\n#define NIC10_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_10_SPECIAL_BASE 0x592AE80ull\n#define NIC10_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_11_UNSECURE_DOORBELL0_BASE 0x592B000ull\n#define NIC10_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_11_UNSECURE_DOORBELL1_BASE 0x592B080ull\n#define NIC10_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x592B100ull\n#define NIC10_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x592B180ull\n#define NIC10_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_11_SPECIAL_BASE 0x592BE80ull\n#define NIC10_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_12_UNSECURE_DOORBELL0_BASE 0x592C000ull\n#define NIC10_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_12_UNSECURE_DOORBELL1_BASE 0x592C080ull\n#define NIC10_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x592C100ull\n#define NIC10_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x592C180ull\n#define NIC10_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_12_SPECIAL_BASE 0x592CE80ull\n#define NIC10_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_13_UNSECURE_DOORBELL0_BASE 0x592D000ull\n#define NIC10_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_13_UNSECURE_DOORBELL1_BASE 0x592D080ull\n#define NIC10_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x592D100ull\n#define NIC10_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x592D180ull\n#define NIC10_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_13_SPECIAL_BASE 0x592DE80ull\n#define NIC10_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC10_UMR1_14_UNSECURE_DOORBELL0_BASE 0x592E000ull\n#define NIC10_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC10_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC10_UMR1_14_UNSECURE_DOORBELL1_BASE 0x592E080ull\n#define NIC10_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC10_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC10_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x592E100ull\n#define NIC10_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC10_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC10_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x592E180ull\n#define NIC10_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC10_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC10_UMR1_14_SPECIAL_BASE 0x592EE80ull\n#define NIC10_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC10_QM_DCCM1_BASE 0x5930000ull\n#define NIC10_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC10_QM_DCCM1_SECTION 0x8000\n#define mmNIC10_QM_ARC_AUX1_BASE 0x5938000ull\n#define NIC10_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC10_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC10_QM_ARC_AUX1_SPECIAL_BASE 0x5938E80ull\n#define NIC10_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC10_QM1_BASE 0x593A000ull\n#define NIC10_QM1_MAX_OFFSET 0x1000\n#define NIC10_QM1_SECTION 0x9000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x593A900ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x593A908ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x593A910ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x593A918ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x593A920ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x593A928ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x593A930ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x593A938ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x593A940ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x593A948ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x593A950ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x593A958ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x593A960ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x593A968ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x593A970ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x593A978ull\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC10_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC10_QM1_AXUSER_SECURED_BASE 0x593AB00ull\n#define NIC10_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC10_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC10_QM1_AXUSER_NONSECURED_BASE 0x593AB80ull\n#define NIC10_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC10_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC10_QM1_DBG_HBW_BASE 0x593AC00ull\n#define NIC10_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC10_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC10_QM1_DBG_LBW_BASE 0x593AC80ull\n#define NIC10_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC10_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC10_QM1_CGM_BASE 0x593AD80ull\n#define NIC10_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC10_QM1_CGM_SECTION 0x1000\n#define mmNIC10_QM1_SPECIAL_BASE 0x593AE80ull\n#define NIC10_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC10_QPC1_BASE 0x593F000ull\n#define NIC10_QPC1_MAX_OFFSET 0x1000\n#define NIC10_QPC1_SECTION 0x7200\n#define mmNIC10_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x593F720ull\n#define NIC10_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x593F728ull\n#define NIC10_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x593F730ull\n#define NIC10_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x593F738ull\n#define NIC10_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x593F740ull\n#define NIC10_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x593F748ull\n#define NIC10_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x593F750ull\n#define NIC10_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x593F758ull\n#define NIC10_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x593F760ull\n#define NIC10_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x593F768ull\n#define NIC10_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x593F770ull\n#define NIC10_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x593F778ull\n#define NIC10_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x593F780ull\n#define NIC10_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x593F788ull\n#define NIC10_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x593F790ull\n#define NIC10_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x593F798ull\n#define NIC10_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x593F7A0ull\n#define NIC10_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x593F7A8ull\n#define NIC10_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x593F7B0ull\n#define NIC10_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x593F7B8ull\n#define NIC10_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x593F7C0ull\n#define NIC10_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x593F7C8ull\n#define NIC10_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x593F7D0ull\n#define NIC10_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x593F7D8ull\n#define NIC10_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x593F7E0ull\n#define NIC10_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x593F7E8ull\n#define NIC10_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x593F7F0ull\n#define NIC10_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x593F7F8ull\n#define NIC10_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x593F800ull\n#define NIC10_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x593F808ull\n#define NIC10_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x593F810ull\n#define NIC10_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC10_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x593F818ull\n#define NIC10_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC10_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC10_QPC1_AXUSER_CONG_QUE_BASE 0x593FB80ull\n#define NIC10_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC10_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC10_QPC1_AXUSER_RXWQE_BASE 0x593FBE0ull\n#define NIC10_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC10_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC10_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x593FC40ull\n#define NIC10_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC10_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC10_QPC1_AXUSER_DB_FIFO_BASE 0x593FCA0ull\n#define NIC10_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC10_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC10_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x593FD00ull\n#define NIC10_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC10_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC10_QPC1_AXUSER_ERR_FIFO_BASE 0x593FD60ull\n#define NIC10_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC10_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC10_QPC1_AXUSER_QPC_RESP_BASE 0x593FDC0ull\n#define NIC10_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC10_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC10_QPC1_AXUSER_QPC_REQ_BASE 0x593FE20ull\n#define NIC10_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC10_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC10_QPC1_SPECIAL_BASE 0x593FE80ull\n#define NIC10_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC10_TMR_BASE 0x5948000ull\n#define NIC10_TMR_MAX_OFFSET 0x1000\n#define NIC10_TMR_SECTION 0xD600\n#define mmNIC10_TMR_AXUSER_TMR_FREE_LIST_BASE 0x5948D60ull\n#define NIC10_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC10_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC10_TMR_AXUSER_TMR_FIFO_BASE 0x5948DC0ull\n#define NIC10_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC10_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC10_TMR_AXUSER_TMR_FSM_BASE 0x5948E20ull\n#define NIC10_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC10_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC10_TMR_SPECIAL_BASE 0x5948E80ull\n#define NIC10_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC10_RXB_CORE_BASE 0x5949000ull\n#define NIC10_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC10_RXB_CORE_SECTION 0x6100\n#define mmNIC10_RXB_CORE_SCT_AWUSER_BASE 0x5949610ull\n#define NIC10_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC10_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC10_RXB_CORE_SPECIAL_BASE 0x5949E80ull\n#define NIC10_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC10_RXE0_BASE 0x594A000ull\n#define NIC10_RXE0_MAX_OFFSET 0x1000\n#define NIC10_RXE0_SECTION 0x9000\n#define mmNIC10_RXE0_WQE_ARUSER_BASE 0x594A900ull\n#define NIC10_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC10_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC10_RXE0_SPECIAL_BASE 0x594AE80ull\n#define NIC10_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC10_RXE1_BASE 0x594B000ull\n#define NIC10_RXE1_MAX_OFFSET 0x1000\n#define NIC10_RXE1_SECTION 0x9000\n#define mmNIC10_RXE1_WQE_ARUSER_BASE 0x594B900ull\n#define NIC10_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC10_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC10_RXE1_SPECIAL_BASE 0x594BE80ull\n#define NIC10_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ0_BASE 0x594C000ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ1_BASE 0x594C050ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ2_BASE 0x594C0A0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ3_BASE 0x594C0F0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ4_BASE 0x594C140ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ5_BASE 0x594C190ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ6_BASE 0x594C1E0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ7_BASE 0x594C230ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ8_BASE 0x594C280ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ9_BASE 0x594C2D0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ10_BASE 0x594C320ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ11_BASE 0x594C370ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ12_BASE 0x594C3C0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ13_BASE 0x594C410ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ14_BASE 0x594C460ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ15_BASE 0x594C4B0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ16_BASE 0x594C500ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ17_BASE 0x594C550ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ18_BASE 0x594C5A0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ19_BASE 0x594C5F0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ20_BASE 0x594C640ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ21_BASE 0x594C690ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ22_BASE 0x594C6E0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ23_BASE 0x594C730ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ24_BASE 0x594C780ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ25_BASE 0x594C7D0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ26_BASE 0x594C820ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ27_BASE 0x594C870ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ28_BASE 0x594C8C0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ29_BASE 0x594C910ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ30_BASE 0x594C960ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC10_RXE0_AXUSER_AXUSER_CQ31_BASE 0x594C9B0ull\n#define NIC10_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC10_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC10_RXE0_AXUSER_SPECIAL_BASE 0x594CE80ull\n#define NIC10_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ0_BASE 0x594D000ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ1_BASE 0x594D050ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ2_BASE 0x594D0A0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ3_BASE 0x594D0F0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ4_BASE 0x594D140ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ5_BASE 0x594D190ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ6_BASE 0x594D1E0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ7_BASE 0x594D230ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ8_BASE 0x594D280ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ9_BASE 0x594D2D0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ10_BASE 0x594D320ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ11_BASE 0x594D370ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ12_BASE 0x594D3C0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ13_BASE 0x594D410ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ14_BASE 0x594D460ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ15_BASE 0x594D4B0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ16_BASE 0x594D500ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ17_BASE 0x594D550ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ18_BASE 0x594D5A0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ19_BASE 0x594D5F0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ20_BASE 0x594D640ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ21_BASE 0x594D690ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ22_BASE 0x594D6E0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ23_BASE 0x594D730ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ24_BASE 0x594D780ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ25_BASE 0x594D7D0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ26_BASE 0x594D820ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ27_BASE 0x594D870ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ28_BASE 0x594D8C0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ29_BASE 0x594D910ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ30_BASE 0x594D960ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC10_RXE1_AXUSER_AXUSER_CQ31_BASE 0x594D9B0ull\n#define NIC10_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC10_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC10_RXE1_AXUSER_SPECIAL_BASE 0x594DE80ull\n#define NIC10_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC10_TXS0_BASE 0x5950000ull\n#define NIC10_TXS0_MAX_OFFSET 0x1000\n#define NIC10_TXS0_SECTION 0xE800\n#define mmNIC10_TXS0_SPECIAL_BASE 0x5950E80ull\n#define NIC10_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC10_TXS1_BASE 0x5951000ull\n#define NIC10_TXS1_MAX_OFFSET 0x1000\n#define NIC10_TXS1_SECTION 0xE800\n#define mmNIC10_TXS1_SPECIAL_BASE 0x5951E80ull\n#define NIC10_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC10_TXE0_BASE 0x5952000ull\n#define NIC10_TXE0_MAX_OFFSET 0x1000\n#define NIC10_TXE0_SECTION 0xE800\n#define mmNIC10_TXE0_SPECIAL_BASE 0x5952E80ull\n#define NIC10_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC10_TXE1_BASE 0x5953000ull\n#define NIC10_TXE1_MAX_OFFSET 0x1000\n#define NIC10_TXE1_SECTION 0xE800\n#define mmNIC10_TXE1_SPECIAL_BASE 0x5953E80ull\n#define NIC10_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC10_TXB_BASE 0x5954000ull\n#define NIC10_TXB_MAX_OFFSET 0x1000\n#define NIC10_TXB_SECTION 0xE800\n#define mmNIC10_TXB_SPECIAL_BASE 0x5954E80ull\n#define NIC10_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC10_MSTR_IF_RR_SHRD_HBW_BASE 0x5955000ull\n#define NIC10_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC10_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC10_MSTR_IF_RR_PRVT_HBW_BASE 0x5955200ull\n#define NIC10_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC10_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC10_MSTR_IF_RR_SHRD_LBW_BASE 0x5955400ull\n#define NIC10_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC10_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC10_MSTR_IF_RR_PRVT_LBW_BASE 0x5955600ull\n#define NIC10_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC10_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC10_MSTR_IF_E2E_CRDT_BASE 0x5955800ull\n#define NIC10_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC10_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC10_MSTR_IF_AXUSER_BASE 0x5955A80ull\n#define NIC10_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC10_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC10_MSTR_IF_DBG_HBW_BASE 0x5955B00ull\n#define NIC10_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC10_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC10_MSTR_IF_DBG_LBW_BASE 0x5955B80ull\n#define NIC10_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC10_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC10_MSTR_IF_CORE_HBW_BASE 0x5955C00ull\n#define NIC10_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC10_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC10_MSTR_IF_CORE_LBW_BASE 0x5955D80ull\n#define NIC10_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC10_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC10_MSTR_IF_SPECIAL_BASE 0x5955E80ull\n#define NIC10_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC10_TX_AXUSER_BASE 0x5956000ull\n#define NIC10_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC10_TX_AXUSER_SECTION 0x2000\n#define mmNIC10_SERDES0_BASE 0x5958000ull\n#define NIC10_SERDES0_MAX_OFFSET 0x3E40\n#define NIC10_SERDES0_SECTION 0x4000\n#define mmNIC10_SERDES1_BASE 0x595C000ull\n#define NIC10_SERDES1_MAX_OFFSET 0x3E40\n#define NIC10_SERDES1_SECTION 0x4000\n#define mmNIC10_PHY_BASE 0x5960000ull\n#define NIC10_PHY_MAX_OFFSET 0x1000\n#define NIC10_PHY_SECTION 0xE800\n#define mmNIC10_PHY_SPECIAL_BASE 0x5960E80ull\n#define NIC10_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC10_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT10_MAC_AUX_BASE 0x5968000ull\n#define PRT10_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT10_MAC_AUX_SECTION 0xE800\n#define mmPRT10_MAC_AUX_SPECIAL_BASE 0x5968E80ull\n#define PRT10_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT10_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT10_MAC_CORE_BASE 0x5969000ull\n#define PRT10_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT10_MAC_CORE_SECTION 0xE800\n#define mmPRT10_MAC_CORE_SPECIAL_BASE 0x5969E80ull\n#define PRT10_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT10_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC10_MAC_RS_FEC_BASE 0x596A000ull\n#define NIC10_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC10_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC10_MAC_GLOB_STAT_CONTROL_REG_BASE 0x596B000ull\n#define NIC10_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC10_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC10_MAC_GLOB_STAT_RX0_BASE 0x596B100ull\n#define NIC10_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC10_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC10_MAC_GLOB_STAT_RX1_BASE 0x596B18Cull\n#define NIC10_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC10_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC10_MAC_GLOB_STAT_RX2_BASE 0x596B218ull\n#define NIC10_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC10_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC10_MAC_GLOB_STAT_RX3_BASE 0x596B2A4ull\n#define NIC10_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC10_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC10_MAC_GLOB_STAT_TX0_BASE 0x596B330ull\n#define NIC10_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC10_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC10_MAC_GLOB_STAT_TX1_BASE 0x596B398ull\n#define NIC10_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC10_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC10_MAC_GLOB_STAT_TX2_BASE 0x596B400ull\n#define NIC10_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC10_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC10_MAC_GLOB_STAT_TX3_BASE 0x596B468ull\n#define NIC10_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC10_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC10_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x596B800ull\n#define NIC10_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC10_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC10_MAC_CH0_MAC_PCS_BASE 0x596C000ull\n#define NIC10_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC10_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC10_MAC_CH0_MAC_128_BASE 0x596C400ull\n#define NIC10_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC10_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC10_MAC_CH0_MAC_AN_BASE 0x596C800ull\n#define NIC10_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC10_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC10_MAC_CH1_MAC_PCS_BASE 0x596D000ull\n#define NIC10_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC10_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC10_MAC_CH1_MAC_128_BASE 0x596D400ull\n#define NIC10_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC10_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC10_MAC_CH1_MAC_AN_BASE 0x596D800ull\n#define NIC10_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC10_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC10_MAC_CH2_MAC_PCS_BASE 0x596E000ull\n#define NIC10_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC10_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC10_MAC_CH2_MAC_128_BASE 0x596E400ull\n#define NIC10_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC10_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC10_MAC_CH2_MAC_AN_BASE 0x596E800ull\n#define NIC10_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC10_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC10_MAC_CH3_MAC_PCS_BASE 0x596F000ull\n#define NIC10_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC10_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC10_MAC_CH3_MAC_128_BASE 0x596F400ull\n#define NIC10_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC10_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC10_MAC_CH3_MAC_AN_BASE 0x596F800ull\n#define NIC10_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC10_MAC_CH3_MAC_AN_SECTION 0x10800\n#define mmNIC11_UMR0_0_UNSECURE_DOORBELL0_BASE 0x5980000ull\n#define NIC11_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_0_UNSECURE_DOORBELL1_BASE 0x5980080ull\n#define NIC11_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x5980100ull\n#define NIC11_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x5980180ull\n#define NIC11_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_0_SPECIAL_BASE 0x5980E80ull\n#define NIC11_UMR0_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_0_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_1_UNSECURE_DOORBELL0_BASE 0x5981000ull\n#define NIC11_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_1_UNSECURE_DOORBELL1_BASE 0x5981080ull\n#define NIC11_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x5981100ull\n#define NIC11_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x5981180ull\n#define NIC11_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_1_SPECIAL_BASE 0x5981E80ull\n#define NIC11_UMR0_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_1_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_2_UNSECURE_DOORBELL0_BASE 0x5982000ull\n#define NIC11_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_2_UNSECURE_DOORBELL1_BASE 0x5982080ull\n#define NIC11_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x5982100ull\n#define NIC11_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x5982180ull\n#define NIC11_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_2_SPECIAL_BASE 0x5982E80ull\n#define NIC11_UMR0_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_2_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_3_UNSECURE_DOORBELL0_BASE 0x5983000ull\n#define NIC11_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_3_UNSECURE_DOORBELL1_BASE 0x5983080ull\n#define NIC11_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x5983100ull\n#define NIC11_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x5983180ull\n#define NIC11_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_3_SPECIAL_BASE 0x5983E80ull\n#define NIC11_UMR0_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_3_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_4_UNSECURE_DOORBELL0_BASE 0x5984000ull\n#define NIC11_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_4_UNSECURE_DOORBELL1_BASE 0x5984080ull\n#define NIC11_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x5984100ull\n#define NIC11_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x5984180ull\n#define NIC11_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_4_SPECIAL_BASE 0x5984E80ull\n#define NIC11_UMR0_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_4_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_5_UNSECURE_DOORBELL0_BASE 0x5985000ull\n#define NIC11_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_5_UNSECURE_DOORBELL1_BASE 0x5985080ull\n#define NIC11_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x5985100ull\n#define NIC11_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x5985180ull\n#define NIC11_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_5_SPECIAL_BASE 0x5985E80ull\n#define NIC11_UMR0_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_5_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_6_UNSECURE_DOORBELL0_BASE 0x5986000ull\n#define NIC11_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_6_UNSECURE_DOORBELL1_BASE 0x5986080ull\n#define NIC11_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x5986100ull\n#define NIC11_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x5986180ull\n#define NIC11_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_6_SPECIAL_BASE 0x5986E80ull\n#define NIC11_UMR0_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_6_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_7_UNSECURE_DOORBELL0_BASE 0x5987000ull\n#define NIC11_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_7_UNSECURE_DOORBELL1_BASE 0x5987080ull\n#define NIC11_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x5987100ull\n#define NIC11_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x5987180ull\n#define NIC11_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_7_SPECIAL_BASE 0x5987E80ull\n#define NIC11_UMR0_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_7_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_8_UNSECURE_DOORBELL0_BASE 0x5988000ull\n#define NIC11_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_8_UNSECURE_DOORBELL1_BASE 0x5988080ull\n#define NIC11_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x5988100ull\n#define NIC11_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x5988180ull\n#define NIC11_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_8_SPECIAL_BASE 0x5988E80ull\n#define NIC11_UMR0_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_8_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_9_UNSECURE_DOORBELL0_BASE 0x5989000ull\n#define NIC11_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_9_UNSECURE_DOORBELL1_BASE 0x5989080ull\n#define NIC11_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x5989100ull\n#define NIC11_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x5989180ull\n#define NIC11_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_9_SPECIAL_BASE 0x5989E80ull\n#define NIC11_UMR0_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_9_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_10_UNSECURE_DOORBELL0_BASE 0x598A000ull\n#define NIC11_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_10_UNSECURE_DOORBELL1_BASE 0x598A080ull\n#define NIC11_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x598A100ull\n#define NIC11_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x598A180ull\n#define NIC11_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_10_SPECIAL_BASE 0x598AE80ull\n#define NIC11_UMR0_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_10_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_11_UNSECURE_DOORBELL0_BASE 0x598B000ull\n#define NIC11_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_11_UNSECURE_DOORBELL1_BASE 0x598B080ull\n#define NIC11_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x598B100ull\n#define NIC11_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x598B180ull\n#define NIC11_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_11_SPECIAL_BASE 0x598BE80ull\n#define NIC11_UMR0_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_11_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_12_UNSECURE_DOORBELL0_BASE 0x598C000ull\n#define NIC11_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_12_UNSECURE_DOORBELL1_BASE 0x598C080ull\n#define NIC11_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x598C100ull\n#define NIC11_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x598C180ull\n#define NIC11_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_12_SPECIAL_BASE 0x598CE80ull\n#define NIC11_UMR0_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_12_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_13_UNSECURE_DOORBELL0_BASE 0x598D000ull\n#define NIC11_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_13_UNSECURE_DOORBELL1_BASE 0x598D080ull\n#define NIC11_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x598D100ull\n#define NIC11_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x598D180ull\n#define NIC11_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_13_SPECIAL_BASE 0x598DE80ull\n#define NIC11_UMR0_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_13_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR0_14_UNSECURE_DOORBELL0_BASE 0x598E000ull\n#define NIC11_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR0_14_UNSECURE_DOORBELL1_BASE 0x598E080ull\n#define NIC11_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x598E100ull\n#define NIC11_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x598E180ull\n#define NIC11_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR0_14_SPECIAL_BASE 0x598EE80ull\n#define NIC11_UMR0_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR0_14_SPECIAL_SECTION 0x1180\n#define mmNIC11_QM_DCCM0_BASE 0x5990000ull\n#define NIC11_QM_DCCM0_MAX_OFFSET 0x4000\n#define NIC11_QM_DCCM0_SECTION 0x8000\n#define mmNIC11_QM_ARC_AUX0_BASE 0x5998000ull\n#define NIC11_QM_ARC_AUX0_MAX_OFFSET 0x1000\n#define NIC11_QM_ARC_AUX0_SECTION 0xE800\n#define mmNIC11_QM_ARC_AUX0_SPECIAL_BASE 0x5998E80ull\n#define NIC11_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_QM_ARC_AUX0_SPECIAL_SECTION 0x1180\n#define mmNIC11_QM0_BASE 0x599A000ull\n#define NIC11_QM0_MAX_OFFSET 0x1000\n#define NIC11_QM0_SECTION 0x9000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x599A900ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x599A908ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x599A910ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x599A918ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x599A920ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x599A928ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x599A930ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x599A938ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x599A940ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x599A948ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x599A950ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x599A958ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x599A960ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x599A968ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x599A970ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x599A978ull\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC11_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC11_QM0_AXUSER_SECURED_BASE 0x599AB00ull\n#define NIC11_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC11_QM0_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC11_QM0_AXUSER_NONSECURED_BASE 0x599AB80ull\n#define NIC11_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC11_QM0_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC11_QM0_DBG_HBW_BASE 0x599AC00ull\n#define NIC11_QM0_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC11_QM0_DBG_HBW_SECTION 0x8000\n#define mmNIC11_QM0_DBG_LBW_BASE 0x599AC80ull\n#define NIC11_QM0_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC11_QM0_DBG_LBW_SECTION 0x1000\n#define mmNIC11_QM0_CGM_BASE 0x599AD80ull\n#define NIC11_QM0_CGM_MAX_OFFSET 0xC000\n#define NIC11_QM0_CGM_SECTION 0x1000\n#define mmNIC11_QM0_SPECIAL_BASE 0x599AE80ull\n#define NIC11_QM0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_QM0_SPECIAL_SECTION 0x4180\n#define mmNIC11_QPC0_BASE 0x599F000ull\n#define NIC11_QPC0_MAX_OFFSET 0x1000\n#define NIC11_QPC0_SECTION 0x7200\n#define mmNIC11_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x599F720ull\n#define NIC11_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x599F728ull\n#define NIC11_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x599F730ull\n#define NIC11_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x599F738ull\n#define NIC11_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x599F740ull\n#define NIC11_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x599F748ull\n#define NIC11_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x599F750ull\n#define NIC11_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x599F758ull\n#define NIC11_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x599F760ull\n#define NIC11_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x599F768ull\n#define NIC11_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x599F770ull\n#define NIC11_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x599F778ull\n#define NIC11_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x599F780ull\n#define NIC11_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x599F788ull\n#define NIC11_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x599F790ull\n#define NIC11_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x599F798ull\n#define NIC11_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x599F7A0ull\n#define NIC11_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x599F7A8ull\n#define NIC11_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x599F7B0ull\n#define NIC11_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x599F7B8ull\n#define NIC11_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x599F7C0ull\n#define NIC11_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x599F7C8ull\n#define NIC11_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x599F7D0ull\n#define NIC11_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x599F7D8ull\n#define NIC11_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x599F7E0ull\n#define NIC11_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x599F7E8ull\n#define NIC11_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x599F7F0ull\n#define NIC11_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x599F7F8ull\n#define NIC11_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x599F800ull\n#define NIC11_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x599F808ull\n#define NIC11_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x599F810ull\n#define NIC11_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x599F818ull\n#define NIC11_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC11_QPC0_AXUSER_CONG_QUE_BASE 0x599FB80ull\n#define NIC11_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC11_QPC0_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC11_QPC0_AXUSER_RXWQE_BASE 0x599FBE0ull\n#define NIC11_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC11_QPC0_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC11_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x599FC40ull\n#define NIC11_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC11_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC11_QPC0_AXUSER_DB_FIFO_BASE 0x599FCA0ull\n#define NIC11_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC11_QPC0_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC11_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x599FD00ull\n#define NIC11_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC11_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC11_QPC0_AXUSER_ERR_FIFO_BASE 0x599FD60ull\n#define NIC11_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC11_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC11_QPC0_AXUSER_QPC_RESP_BASE 0x599FDC0ull\n#define NIC11_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC11_QPC0_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC11_QPC0_AXUSER_QPC_REQ_BASE 0x599FE20ull\n#define NIC11_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC11_QPC0_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC11_QPC0_SPECIAL_BASE 0x599FE80ull\n#define NIC11_QPC0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_QPC0_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_0_UNSECURE_DOORBELL0_BASE 0x59A0000ull\n#define NIC11_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_0_UNSECURE_DOORBELL1_BASE 0x59A0080ull\n#define NIC11_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x59A0100ull\n#define NIC11_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x59A0180ull\n#define NIC11_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_0_SPECIAL_BASE 0x59A0E80ull\n#define NIC11_UMR1_0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_0_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_1_UNSECURE_DOORBELL0_BASE 0x59A1000ull\n#define NIC11_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_1_UNSECURE_DOORBELL1_BASE 0x59A1080ull\n#define NIC11_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x59A1100ull\n#define NIC11_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x59A1180ull\n#define NIC11_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_1_SPECIAL_BASE 0x59A1E80ull\n#define NIC11_UMR1_1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_1_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_2_UNSECURE_DOORBELL0_BASE 0x59A2000ull\n#define NIC11_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_2_UNSECURE_DOORBELL1_BASE 0x59A2080ull\n#define NIC11_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x59A2100ull\n#define NIC11_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x59A2180ull\n#define NIC11_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_2_SPECIAL_BASE 0x59A2E80ull\n#define NIC11_UMR1_2_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_2_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_3_UNSECURE_DOORBELL0_BASE 0x59A3000ull\n#define NIC11_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_3_UNSECURE_DOORBELL1_BASE 0x59A3080ull\n#define NIC11_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x59A3100ull\n#define NIC11_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x59A3180ull\n#define NIC11_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_3_SPECIAL_BASE 0x59A3E80ull\n#define NIC11_UMR1_3_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_3_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_4_UNSECURE_DOORBELL0_BASE 0x59A4000ull\n#define NIC11_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_4_UNSECURE_DOORBELL1_BASE 0x59A4080ull\n#define NIC11_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x59A4100ull\n#define NIC11_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x59A4180ull\n#define NIC11_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_4_SPECIAL_BASE 0x59A4E80ull\n#define NIC11_UMR1_4_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_4_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_5_UNSECURE_DOORBELL0_BASE 0x59A5000ull\n#define NIC11_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_5_UNSECURE_DOORBELL1_BASE 0x59A5080ull\n#define NIC11_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x59A5100ull\n#define NIC11_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x59A5180ull\n#define NIC11_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_5_SPECIAL_BASE 0x59A5E80ull\n#define NIC11_UMR1_5_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_5_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_6_UNSECURE_DOORBELL0_BASE 0x59A6000ull\n#define NIC11_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_6_UNSECURE_DOORBELL1_BASE 0x59A6080ull\n#define NIC11_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x59A6100ull\n#define NIC11_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x59A6180ull\n#define NIC11_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_6_SPECIAL_BASE 0x59A6E80ull\n#define NIC11_UMR1_6_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_6_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_7_UNSECURE_DOORBELL0_BASE 0x59A7000ull\n#define NIC11_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_7_UNSECURE_DOORBELL1_BASE 0x59A7080ull\n#define NIC11_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x59A7100ull\n#define NIC11_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x59A7180ull\n#define NIC11_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_7_SPECIAL_BASE 0x59A7E80ull\n#define NIC11_UMR1_7_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_7_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_8_UNSECURE_DOORBELL0_BASE 0x59A8000ull\n#define NIC11_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_8_UNSECURE_DOORBELL1_BASE 0x59A8080ull\n#define NIC11_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x59A8100ull\n#define NIC11_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x59A8180ull\n#define NIC11_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_8_SPECIAL_BASE 0x59A8E80ull\n#define NIC11_UMR1_8_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_8_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_9_UNSECURE_DOORBELL0_BASE 0x59A9000ull\n#define NIC11_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_9_UNSECURE_DOORBELL1_BASE 0x59A9080ull\n#define NIC11_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x59A9100ull\n#define NIC11_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x59A9180ull\n#define NIC11_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_9_SPECIAL_BASE 0x59A9E80ull\n#define NIC11_UMR1_9_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_9_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_10_UNSECURE_DOORBELL0_BASE 0x59AA000ull\n#define NIC11_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_10_UNSECURE_DOORBELL1_BASE 0x59AA080ull\n#define NIC11_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x59AA100ull\n#define NIC11_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x59AA180ull\n#define NIC11_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_10_SPECIAL_BASE 0x59AAE80ull\n#define NIC11_UMR1_10_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_10_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_11_UNSECURE_DOORBELL0_BASE 0x59AB000ull\n#define NIC11_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_11_UNSECURE_DOORBELL1_BASE 0x59AB080ull\n#define NIC11_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x59AB100ull\n#define NIC11_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x59AB180ull\n#define NIC11_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_11_SPECIAL_BASE 0x59ABE80ull\n#define NIC11_UMR1_11_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_11_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_12_UNSECURE_DOORBELL0_BASE 0x59AC000ull\n#define NIC11_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_12_UNSECURE_DOORBELL1_BASE 0x59AC080ull\n#define NIC11_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x59AC100ull\n#define NIC11_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x59AC180ull\n#define NIC11_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_12_SPECIAL_BASE 0x59ACE80ull\n#define NIC11_UMR1_12_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_12_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_13_UNSECURE_DOORBELL0_BASE 0x59AD000ull\n#define NIC11_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_13_UNSECURE_DOORBELL1_BASE 0x59AD080ull\n#define NIC11_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x59AD100ull\n#define NIC11_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x59AD180ull\n#define NIC11_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_13_SPECIAL_BASE 0x59ADE80ull\n#define NIC11_UMR1_13_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_13_SPECIAL_SECTION 0x1800\n#define mmNIC11_UMR1_14_UNSECURE_DOORBELL0_BASE 0x59AE000ull\n#define NIC11_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000\n#define NIC11_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000\n#define mmNIC11_UMR1_14_UNSECURE_DOORBELL1_BASE 0x59AE080ull\n#define NIC11_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000\n#define NIC11_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000\n#define mmNIC11_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x59AE100ull\n#define NIC11_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000\n#define NIC11_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000\n#define mmNIC11_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x59AE180ull\n#define NIC11_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000\n#define NIC11_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000\n#define mmNIC11_UMR1_14_SPECIAL_BASE 0x59AEE80ull\n#define NIC11_UMR1_14_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_UMR1_14_SPECIAL_SECTION 0x1180\n#define mmNIC11_QM_DCCM1_BASE 0x59B0000ull\n#define NIC11_QM_DCCM1_MAX_OFFSET 0x4000\n#define NIC11_QM_DCCM1_SECTION 0x8000\n#define mmNIC11_QM_ARC_AUX1_BASE 0x59B8000ull\n#define NIC11_QM_ARC_AUX1_MAX_OFFSET 0x1000\n#define NIC11_QM_ARC_AUX1_SECTION 0xE800\n#define mmNIC11_QM_ARC_AUX1_SPECIAL_BASE 0x59B8E80ull\n#define NIC11_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_QM_ARC_AUX1_SPECIAL_SECTION 0x1180\n#define mmNIC11_QM1_BASE 0x59BA000ull\n#define NIC11_QM1_MAX_OFFSET 0x1000\n#define NIC11_QM1_SECTION 0x9000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x59BA900ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x59BA908ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x59BA910ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x59BA918ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x59BA920ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x59BA928ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x59BA930ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x59BA938ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x59BA940ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x59BA948ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x59BA950ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x59BA958ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x59BA960ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x59BA968ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x59BA970ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000\n#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x59BA978ull\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000\n#define NIC11_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880\n#define mmNIC11_QM1_AXUSER_SECURED_BASE 0x59BAB00ull\n#define NIC11_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000\n#define NIC11_QM1_AXUSER_SECURED_SECTION 0x8000\n#define mmNIC11_QM1_AXUSER_NONSECURED_BASE 0x59BAB80ull\n#define NIC11_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000\n#define NIC11_QM1_AXUSER_NONSECURED_SECTION 0x8000\n#define mmNIC11_QM1_DBG_HBW_BASE 0x59BAC00ull\n#define NIC11_QM1_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC11_QM1_DBG_HBW_SECTION 0x8000\n#define mmNIC11_QM1_DBG_LBW_BASE 0x59BAC80ull\n#define NIC11_QM1_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC11_QM1_DBG_LBW_SECTION 0x1000\n#define mmNIC11_QM1_CGM_BASE 0x59BAD80ull\n#define NIC11_QM1_CGM_MAX_OFFSET 0xC000\n#define NIC11_QM1_CGM_SECTION 0x1000\n#define mmNIC11_QM1_SPECIAL_BASE 0x59BAE80ull\n#define NIC11_QM1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_QM1_SPECIAL_SECTION 0x4180\n#define mmNIC11_QPC1_BASE 0x59BF000ull\n#define NIC11_QPC1_MAX_OFFSET 0x1000\n#define NIC11_QPC1_SECTION 0x7200\n#define mmNIC11_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x59BF720ull\n#define NIC11_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x59BF728ull\n#define NIC11_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x59BF730ull\n#define NIC11_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x59BF738ull\n#define NIC11_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x59BF740ull\n#define NIC11_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x59BF748ull\n#define NIC11_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x59BF750ull\n#define NIC11_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x59BF758ull\n#define NIC11_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x59BF760ull\n#define NIC11_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x59BF768ull\n#define NIC11_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x59BF770ull\n#define NIC11_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x59BF778ull\n#define NIC11_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x59BF780ull\n#define NIC11_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x59BF788ull\n#define NIC11_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x59BF790ull\n#define NIC11_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x59BF798ull\n#define NIC11_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x59BF7A0ull\n#define NIC11_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x59BF7A8ull\n#define NIC11_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x59BF7B0ull\n#define NIC11_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x59BF7B8ull\n#define NIC11_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x59BF7C0ull\n#define NIC11_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x59BF7C8ull\n#define NIC11_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x59BF7D0ull\n#define NIC11_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x59BF7D8ull\n#define NIC11_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x59BF7E0ull\n#define NIC11_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x59BF7E8ull\n#define NIC11_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x59BF7F0ull\n#define NIC11_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x59BF7F8ull\n#define NIC11_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x59BF800ull\n#define NIC11_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x59BF808ull\n#define NIC11_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x59BF810ull\n#define NIC11_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000\n#define mmNIC11_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x59BF818ull\n#define NIC11_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000\n#define NIC11_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680\n#define mmNIC11_QPC1_AXUSER_CONG_QUE_BASE 0x59BFB80ull\n#define NIC11_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000\n#define NIC11_QPC1_AXUSER_CONG_QUE_SECTION 0x6000\n#define mmNIC11_QPC1_AXUSER_RXWQE_BASE 0x59BFBE0ull\n#define NIC11_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000\n#define NIC11_QPC1_AXUSER_RXWQE_SECTION 0x6000\n#define mmNIC11_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x59BFC40ull\n#define NIC11_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000\n#define NIC11_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000\n#define mmNIC11_QPC1_AXUSER_DB_FIFO_BASE 0x59BFCA0ull\n#define NIC11_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000\n#define NIC11_QPC1_AXUSER_DB_FIFO_SECTION 0x6000\n#define mmNIC11_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x59BFD00ull\n#define NIC11_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000\n#define NIC11_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000\n#define mmNIC11_QPC1_AXUSER_ERR_FIFO_BASE 0x59BFD60ull\n#define NIC11_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000\n#define NIC11_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000\n#define mmNIC11_QPC1_AXUSER_QPC_RESP_BASE 0x59BFDC0ull\n#define NIC11_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000\n#define NIC11_QPC1_AXUSER_QPC_RESP_SECTION 0x6000\n#define mmNIC11_QPC1_AXUSER_QPC_REQ_BASE 0x59BFE20ull\n#define NIC11_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000\n#define NIC11_QPC1_AXUSER_QPC_REQ_SECTION 0x6000\n#define mmNIC11_QPC1_SPECIAL_BASE 0x59BFE80ull\n#define NIC11_QPC1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_QPC1_SPECIAL_SECTION 0x8180\n#define mmNIC11_TMR_BASE 0x59C8000ull\n#define NIC11_TMR_MAX_OFFSET 0x1000\n#define NIC11_TMR_SECTION 0xD600\n#define mmNIC11_TMR_AXUSER_TMR_FREE_LIST_BASE 0x59C8D60ull\n#define NIC11_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000\n#define NIC11_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000\n#define mmNIC11_TMR_AXUSER_TMR_FIFO_BASE 0x59C8DC0ull\n#define NIC11_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000\n#define NIC11_TMR_AXUSER_TMR_FIFO_SECTION 0x6000\n#define mmNIC11_TMR_AXUSER_TMR_FSM_BASE 0x59C8E20ull\n#define NIC11_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000\n#define NIC11_TMR_AXUSER_TMR_FSM_SECTION 0x6000\n#define mmNIC11_TMR_SPECIAL_BASE 0x59C8E80ull\n#define NIC11_TMR_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_TMR_SPECIAL_SECTION 0x1800\n#define mmNIC11_RXB_CORE_BASE 0x59C9000ull\n#define NIC11_RXB_CORE_MAX_OFFSET 0x1000\n#define NIC11_RXB_CORE_SECTION 0x6100\n#define mmNIC11_RXB_CORE_SCT_AWUSER_BASE 0x59C9610ull\n#define NIC11_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000\n#define NIC11_RXB_CORE_SCT_AWUSER_SECTION 0x8700\n#define mmNIC11_RXB_CORE_SPECIAL_BASE 0x59C9E80ull\n#define NIC11_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_RXB_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC11_RXE0_BASE 0x59CA000ull\n#define NIC11_RXE0_MAX_OFFSET 0x1000\n#define NIC11_RXE0_SECTION 0x9000\n#define mmNIC11_RXE0_WQE_ARUSER_BASE 0x59CA900ull\n#define NIC11_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC11_RXE0_WQE_ARUSER_SECTION 0x5800\n#define mmNIC11_RXE0_SPECIAL_BASE 0x59CAE80ull\n#define NIC11_RXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_RXE0_SPECIAL_SECTION 0x1800\n#define mmNIC11_RXE1_BASE 0x59CB000ull\n#define NIC11_RXE1_MAX_OFFSET 0x1000\n#define NIC11_RXE1_SECTION 0x9000\n#define mmNIC11_RXE1_WQE_ARUSER_BASE 0x59CB900ull\n#define NIC11_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000\n#define NIC11_RXE1_WQE_ARUSER_SECTION 0x5800\n#define mmNIC11_RXE1_SPECIAL_BASE 0x59CBE80ull\n#define NIC11_RXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_RXE1_SPECIAL_SECTION 0x1800\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ0_BASE 0x59CC000ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ1_BASE 0x59CC050ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ2_BASE 0x59CC0A0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ3_BASE 0x59CC0F0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ4_BASE 0x59CC140ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ5_BASE 0x59CC190ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ6_BASE 0x59CC1E0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ7_BASE 0x59CC230ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ8_BASE 0x59CC280ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ9_BASE 0x59CC2D0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ10_BASE 0x59CC320ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ11_BASE 0x59CC370ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ12_BASE 0x59CC3C0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ13_BASE 0x59CC410ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ14_BASE 0x59CC460ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ15_BASE 0x59CC4B0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ16_BASE 0x59CC500ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ17_BASE 0x59CC550ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ18_BASE 0x59CC5A0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ19_BASE 0x59CC5F0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ20_BASE 0x59CC640ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ21_BASE 0x59CC690ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ22_BASE 0x59CC6E0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ23_BASE 0x59CC730ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ24_BASE 0x59CC780ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ25_BASE 0x59CC7D0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ26_BASE 0x59CC820ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ27_BASE 0x59CC870ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ28_BASE 0x59CC8C0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ29_BASE 0x59CC910ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ30_BASE 0x59CC960ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC11_RXE0_AXUSER_AXUSER_CQ31_BASE 0x59CC9B0ull\n#define NIC11_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC11_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC11_RXE0_AXUSER_SPECIAL_BASE 0x59CCE80ull\n#define NIC11_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_RXE0_AXUSER_SPECIAL_SECTION 0x1800\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ0_BASE 0x59CD000ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ1_BASE 0x59CD050ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ2_BASE 0x59CD0A0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ3_BASE 0x59CD0F0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ4_BASE 0x59CD140ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ5_BASE 0x59CD190ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ6_BASE 0x59CD1E0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ7_BASE 0x59CD230ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ8_BASE 0x59CD280ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ9_BASE 0x59CD2D0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ10_BASE 0x59CD320ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ11_BASE 0x59CD370ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ12_BASE 0x59CD3C0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ13_BASE 0x59CD410ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ14_BASE 0x59CD460ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ15_BASE 0x59CD4B0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ16_BASE 0x59CD500ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ17_BASE 0x59CD550ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ18_BASE 0x59CD5A0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ19_BASE 0x59CD5F0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ20_BASE 0x59CD640ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ21_BASE 0x59CD690ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ22_BASE 0x59CD6E0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ23_BASE 0x59CD730ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ24_BASE 0x59CD780ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ25_BASE 0x59CD7D0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ26_BASE 0x59CD820ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ27_BASE 0x59CD870ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ28_BASE 0x59CD8C0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ29_BASE 0x59CD910ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ30_BASE 0x59CD960ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000\n#define mmNIC11_RXE1_AXUSER_AXUSER_CQ31_BASE 0x59CD9B0ull\n#define NIC11_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000\n#define NIC11_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00\n#define mmNIC11_RXE1_AXUSER_SPECIAL_BASE 0x59CDE80ull\n#define NIC11_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_RXE1_AXUSER_SPECIAL_SECTION 0x2180\n#define mmNIC11_TXS0_BASE 0x59D0000ull\n#define NIC11_TXS0_MAX_OFFSET 0x1000\n#define NIC11_TXS0_SECTION 0xE800\n#define mmNIC11_TXS0_SPECIAL_BASE 0x59D0E80ull\n#define NIC11_TXS0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_TXS0_SPECIAL_SECTION 0x1800\n#define mmNIC11_TXS1_BASE 0x59D1000ull\n#define NIC11_TXS1_MAX_OFFSET 0x1000\n#define NIC11_TXS1_SECTION 0xE800\n#define mmNIC11_TXS1_SPECIAL_BASE 0x59D1E80ull\n#define NIC11_TXS1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_TXS1_SPECIAL_SECTION 0x1800\n#define mmNIC11_TXE0_BASE 0x59D2000ull\n#define NIC11_TXE0_MAX_OFFSET 0x1000\n#define NIC11_TXE0_SECTION 0xE800\n#define mmNIC11_TXE0_SPECIAL_BASE 0x59D2E80ull\n#define NIC11_TXE0_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_TXE0_SPECIAL_SECTION 0x1800\n#define mmNIC11_TXE1_BASE 0x59D3000ull\n#define NIC11_TXE1_MAX_OFFSET 0x1000\n#define NIC11_TXE1_SECTION 0xE800\n#define mmNIC11_TXE1_SPECIAL_BASE 0x59D3E80ull\n#define NIC11_TXE1_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_TXE1_SPECIAL_SECTION 0x1800\n#define mmNIC11_TXB_BASE 0x59D4000ull\n#define NIC11_TXB_MAX_OFFSET 0x1000\n#define NIC11_TXB_SECTION 0xE800\n#define mmNIC11_TXB_SPECIAL_BASE 0x59D4E80ull\n#define NIC11_TXB_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_TXB_SPECIAL_SECTION 0x1800\n#define mmNIC11_MSTR_IF_RR_SHRD_HBW_BASE 0x59D5000ull\n#define NIC11_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0\n#define NIC11_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000\n#define mmNIC11_MSTR_IF_RR_PRVT_HBW_BASE 0x59D5200ull\n#define NIC11_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0\n#define NIC11_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000\n#define mmNIC11_MSTR_IF_RR_SHRD_LBW_BASE 0x59D5400ull\n#define NIC11_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0\n#define NIC11_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000\n#define mmNIC11_MSTR_IF_RR_PRVT_LBW_BASE 0x59D5600ull\n#define NIC11_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0\n#define NIC11_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000\n#define mmNIC11_MSTR_IF_E2E_CRDT_BASE 0x59D5800ull\n#define NIC11_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400\n#define NIC11_MSTR_IF_E2E_CRDT_SECTION 0x2800\n#define mmNIC11_MSTR_IF_AXUSER_BASE 0x59D5A80ull\n#define NIC11_MSTR_IF_AXUSER_MAX_OFFSET 0x5000\n#define NIC11_MSTR_IF_AXUSER_SECTION 0x8000\n#define mmNIC11_MSTR_IF_DBG_HBW_BASE 0x59D5B00ull\n#define NIC11_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800\n#define NIC11_MSTR_IF_DBG_HBW_SECTION 0x8000\n#define mmNIC11_MSTR_IF_DBG_LBW_BASE 0x59D5B80ull\n#define NIC11_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800\n#define NIC11_MSTR_IF_DBG_LBW_SECTION 0x8000\n#define mmNIC11_MSTR_IF_CORE_HBW_BASE 0x59D5C00ull\n#define NIC11_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200\n#define NIC11_MSTR_IF_CORE_HBW_SECTION 0x1800\n#define mmNIC11_MSTR_IF_CORE_LBW_BASE 0x59D5D80ull\n#define NIC11_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000\n#define NIC11_MSTR_IF_CORE_LBW_SECTION 0x1000\n#define mmNIC11_MSTR_IF_SPECIAL_BASE 0x59D5E80ull\n#define NIC11_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_MSTR_IF_SPECIAL_SECTION 0x1800\n#define mmNIC11_TX_AXUSER_BASE 0x59D6000ull\n#define NIC11_TX_AXUSER_MAX_OFFSET 0x5000\n#define NIC11_TX_AXUSER_SECTION 0x2000\n#define mmNIC11_SERDES0_BASE 0x59D8000ull\n#define NIC11_SERDES0_MAX_OFFSET 0x3E40\n#define NIC11_SERDES0_SECTION 0x4000\n#define mmNIC11_SERDES1_BASE 0x59DC000ull\n#define NIC11_SERDES1_MAX_OFFSET 0x3E40\n#define NIC11_SERDES1_SECTION 0x4000\n#define mmNIC11_PHY_BASE 0x59E0000ull\n#define NIC11_PHY_MAX_OFFSET 0x1000\n#define NIC11_PHY_SECTION 0xE800\n#define mmNIC11_PHY_SPECIAL_BASE 0x59E0E80ull\n#define NIC11_PHY_SPECIAL_MAX_OFFSET 0x1800\n#define NIC11_PHY_SPECIAL_SECTION 0x7180\n#define mmPRT11_MAC_AUX_BASE 0x59E8000ull\n#define PRT11_MAC_AUX_MAX_OFFSET 0x1000\n#define PRT11_MAC_AUX_SECTION 0xE800\n#define mmPRT11_MAC_AUX_SPECIAL_BASE 0x59E8E80ull\n#define PRT11_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800\n#define PRT11_MAC_AUX_SPECIAL_SECTION 0x1800\n#define mmPRT11_MAC_CORE_BASE 0x59E9000ull\n#define PRT11_MAC_CORE_MAX_OFFSET 0x1000\n#define PRT11_MAC_CORE_SECTION 0xE800\n#define mmPRT11_MAC_CORE_SPECIAL_BASE 0x59E9E80ull\n#define PRT11_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800\n#define PRT11_MAC_CORE_SPECIAL_SECTION 0x1800\n#define mmNIC11_MAC_RS_FEC_BASE 0x59EA000ull\n#define NIC11_MAC_RS_FEC_MAX_OFFSET 0x2DC0\n#define NIC11_MAC_RS_FEC_SECTION 0x1000\n#define mmNIC11_MAC_GLOB_STAT_CONTROL_REG_BASE 0x59EB000ull\n#define NIC11_MAC_GLOB_STAT_CONTROL_REG_MAX_OFFSET 0x2000\n#define NIC11_MAC_GLOB_STAT_CONTROL_REG_SECTION 0x1000\n#define mmNIC11_MAC_GLOB_STAT_RX0_BASE 0x59EB100ull\n#define NIC11_MAC_GLOB_STAT_RX0_MAX_OFFSET 0x8C00\n#define NIC11_MAC_GLOB_STAT_RX0_SECTION 0x8C00\n#define mmNIC11_MAC_GLOB_STAT_RX1_BASE 0x59EB18Cull\n#define NIC11_MAC_GLOB_STAT_RX1_MAX_OFFSET 0x8C00\n#define NIC11_MAC_GLOB_STAT_RX1_SECTION 0x8C00\n#define mmNIC11_MAC_GLOB_STAT_RX2_BASE 0x59EB218ull\n#define NIC11_MAC_GLOB_STAT_RX2_MAX_OFFSET 0x8C00\n#define NIC11_MAC_GLOB_STAT_RX2_SECTION 0x8C00\n#define mmNIC11_MAC_GLOB_STAT_RX3_BASE 0x59EB2A4ull\n#define NIC11_MAC_GLOB_STAT_RX3_MAX_OFFSET 0x8C00\n#define NIC11_MAC_GLOB_STAT_RX3_SECTION 0x8C00\n#define mmNIC11_MAC_GLOB_STAT_TX0_BASE 0x59EB330ull\n#define NIC11_MAC_GLOB_STAT_TX0_MAX_OFFSET 0x6800\n#define NIC11_MAC_GLOB_STAT_TX0_SECTION 0x6800\n#define mmNIC11_MAC_GLOB_STAT_TX1_BASE 0x59EB398ull\n#define NIC11_MAC_GLOB_STAT_TX1_MAX_OFFSET 0x6800\n#define NIC11_MAC_GLOB_STAT_TX1_SECTION 0x6800\n#define mmNIC11_MAC_GLOB_STAT_TX2_BASE 0x59EB400ull\n#define NIC11_MAC_GLOB_STAT_TX2_MAX_OFFSET 0x6800\n#define NIC11_MAC_GLOB_STAT_TX2_SECTION 0x6800\n#define mmNIC11_MAC_GLOB_STAT_TX3_BASE 0x59EB468ull\n#define NIC11_MAC_GLOB_STAT_TX3_MAX_OFFSET 0x6800\n#define NIC11_MAC_GLOB_STAT_TX3_SECTION 0x3980\n#define mmNIC11_MAC_GLOB_STAT_RSFEC_STATS_BASE 0x59EB800ull\n#define NIC11_MAC_GLOB_STAT_RSFEC_STATS_MAX_OFFSET 0x1EC0\n#define NIC11_MAC_GLOB_STAT_RSFEC_STATS_SECTION 0x8000\n#define mmNIC11_MAC_CH0_MAC_PCS_BASE 0x59EC000ull\n#define NIC11_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC11_MAC_CH0_MAC_PCS_SECTION 0x4000\n#define mmNIC11_MAC_CH0_MAC_128_BASE 0x59EC400ull\n#define NIC11_MAC_CH0_MAC_128_MAX_OFFSET 0xA400\n#define NIC11_MAC_CH0_MAC_128_SECTION 0x4000\n#define mmNIC11_MAC_CH0_MAC_AN_BASE 0x59EC800ull\n#define NIC11_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400\n#define NIC11_MAC_CH0_MAC_AN_SECTION 0x8000\n#define mmNIC11_MAC_CH1_MAC_PCS_BASE 0x59ED000ull\n#define NIC11_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC11_MAC_CH1_MAC_PCS_SECTION 0x4000\n#define mmNIC11_MAC_CH1_MAC_128_BASE 0x59ED400ull\n#define NIC11_MAC_CH1_MAC_128_MAX_OFFSET 0xA400\n#define NIC11_MAC_CH1_MAC_128_SECTION 0x4000\n#define mmNIC11_MAC_CH1_MAC_AN_BASE 0x59ED800ull\n#define NIC11_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400\n#define NIC11_MAC_CH1_MAC_AN_SECTION 0x8000\n#define mmNIC11_MAC_CH2_MAC_PCS_BASE 0x59EE000ull\n#define NIC11_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC11_MAC_CH2_MAC_PCS_SECTION 0x4000\n#define mmNIC11_MAC_CH2_MAC_128_BASE 0x59EE400ull\n#define NIC11_MAC_CH2_MAC_128_MAX_OFFSET 0xA400\n#define NIC11_MAC_CH2_MAC_128_SECTION 0x4000\n#define mmNIC11_MAC_CH2_MAC_AN_BASE 0x59EE800ull\n#define NIC11_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400\n#define NIC11_MAC_CH2_MAC_AN_SECTION 0x8000\n#define mmNIC11_MAC_CH3_MAC_PCS_BASE 0x59EF000ull\n#define NIC11_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0\n#define NIC11_MAC_CH3_MAC_PCS_SECTION 0x4000\n#define mmNIC11_MAC_CH3_MAC_128_BASE 0x59EF400ull\n#define NIC11_MAC_CH3_MAC_128_MAX_OFFSET 0xA400\n#define NIC11_MAC_CH3_MAC_128_SECTION 0x4000\n#define mmNIC11_MAC_CH3_MAC_AN_BASE 0x59EF800ull\n#define NIC11_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400\n#define NIC11_MAC_CH3_MAC_AN_SECTION 0x610800\n#define mmDCORE0_ROM_TABLE_L_BASE 0x6000000ull\n#define DCORE0_ROM_TABLE_L_MAX_OFFSET 0x1000\n#define DCORE0_ROM_TABLE_L_SECTION 0x80000\n#define mmDCORE0_HMMU0_CS_ROM_TBL_BASE 0x6080000ull\n#define DCORE0_HMMU0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_HMMU0_CS_STM_BASE 0x6081000ull\n#define DCORE0_HMMU0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_CS_STM_SECTION 0x1000\n#define mmDCORE0_HMMU0_CS_CTI_BASE 0x6082000ull\n#define DCORE0_HMMU0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_CS_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU0_CS_ETF_BASE 0x6083000ull\n#define DCORE0_HMMU0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_CS_ETF_SECTION 0x1000\n#define mmDCORE0_HMMU0_CS_SPMU_BASE 0x6084000ull\n#define DCORE0_HMMU0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_CS_SPMU_SECTION 0x1000\n#define mmDCORE0_HMMU0_BMON_CTI_BASE 0x6085000ull\n#define DCORE0_HMMU0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_BMON_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU0_USER_CTI_BASE 0x6086000ull\n#define DCORE0_HMMU0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_USER_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU0_BMON_0_BASE 0x6087000ull\n#define DCORE0_HMMU0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_BMON_0_SECTION 0x1000\n#define mmDCORE0_HMMU0_BMON_1_BASE 0x6088000ull\n#define DCORE0_HMMU0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_BMON_1_SECTION 0x1000\n#define mmDCORE0_HMMU0_BMON_3_BASE 0x6089000ull\n#define DCORE0_HMMU0_BMON_3_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_BMON_3_SECTION 0x1000\n#define mmDCORE0_HMMU0_BMON_2_BASE 0x608A000ull\n#define DCORE0_HMMU0_BMON_2_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_BMON_2_SECTION 0x1000\n#define mmDCORE0_HMMU0_BMON_4_BASE 0x608B000ull\n#define DCORE0_HMMU0_BMON_4_MAX_OFFSET 0x1000\n#define DCORE0_HMMU0_BMON_4_SECTION 0x5000\n#define mmDCORE0_HMMU1_CS_ROM_TBL_BASE 0x6090000ull\n#define DCORE0_HMMU1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_HMMU1_CS_STM_BASE 0x6091000ull\n#define DCORE0_HMMU1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_CS_STM_SECTION 0x1000\n#define mmDCORE0_HMMU1_CS_CTI_BASE 0x6092000ull\n#define DCORE0_HMMU1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_CS_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU1_CS_ETF_BASE 0x6093000ull\n#define DCORE0_HMMU1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_CS_ETF_SECTION 0x1000\n#define mmDCORE0_HMMU1_CS_SPMU_BASE 0x6094000ull\n#define DCORE0_HMMU1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_CS_SPMU_SECTION 0x1000\n#define mmDCORE0_HMMU1_BMON_CTI_BASE 0x6095000ull\n#define DCORE0_HMMU1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_BMON_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU1_USER_CTI_BASE 0x6096000ull\n#define DCORE0_HMMU1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_USER_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU1_BMON_0_BASE 0x6097000ull\n#define DCORE0_HMMU1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_BMON_0_SECTION 0x1000\n#define mmDCORE0_HMMU1_BMON_1_BASE 0x6098000ull\n#define DCORE0_HMMU1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_BMON_1_SECTION 0x1000\n#define mmDCORE0_HMMU1_BMON_3_BASE 0x6099000ull\n#define DCORE0_HMMU1_BMON_3_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_BMON_3_SECTION 0x1000\n#define mmDCORE0_HMMU1_BMON_2_BASE 0x609A000ull\n#define DCORE0_HMMU1_BMON_2_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_BMON_2_SECTION 0x1000\n#define mmDCORE0_HMMU1_BMON_4_BASE 0x609B000ull\n#define DCORE0_HMMU1_BMON_4_MAX_OFFSET 0x1000\n#define DCORE0_HMMU1_BMON_4_SECTION 0x5000\n#define mmDCORE0_HMMU2_CS_ROM_TBL_BASE 0x60A0000ull\n#define DCORE0_HMMU2_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_HMMU2_CS_STM_BASE 0x60A1000ull\n#define DCORE0_HMMU2_CS_STM_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_CS_STM_SECTION 0x1000\n#define mmDCORE0_HMMU2_CS_CTI_BASE 0x60A2000ull\n#define DCORE0_HMMU2_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_CS_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU2_CS_ETF_BASE 0x60A3000ull\n#define DCORE0_HMMU2_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_CS_ETF_SECTION 0x1000\n#define mmDCORE0_HMMU2_CS_SPMU_BASE 0x60A4000ull\n#define DCORE0_HMMU2_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_CS_SPMU_SECTION 0x1000\n#define mmDCORE0_HMMU2_BMON_CTI_BASE 0x60A5000ull\n#define DCORE0_HMMU2_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_BMON_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU2_USER_CTI_BASE 0x60A6000ull\n#define DCORE0_HMMU2_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_USER_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU2_BMON_0_BASE 0x60A7000ull\n#define DCORE0_HMMU2_BMON_0_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_BMON_0_SECTION 0x1000\n#define mmDCORE0_HMMU2_BMON_1_BASE 0x60A8000ull\n#define DCORE0_HMMU2_BMON_1_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_BMON_1_SECTION 0x1000\n#define mmDCORE0_HMMU2_BMON_3_BASE 0x60A9000ull\n#define DCORE0_HMMU2_BMON_3_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_BMON_3_SECTION 0x1000\n#define mmDCORE0_HMMU2_BMON_2_BASE 0x60AA000ull\n#define DCORE0_HMMU2_BMON_2_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_BMON_2_SECTION 0x1000\n#define mmDCORE0_HMMU2_BMON_4_BASE 0x60AB000ull\n#define DCORE0_HMMU2_BMON_4_MAX_OFFSET 0x1000\n#define DCORE0_HMMU2_BMON_4_SECTION 0x5000\n#define mmDCORE0_HMMU3_CS_ROM_TBL_BASE 0x60B0000ull\n#define DCORE0_HMMU3_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_HMMU3_CS_STM_BASE 0x60B1000ull\n#define DCORE0_HMMU3_CS_STM_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_CS_STM_SECTION 0x1000\n#define mmDCORE0_HMMU3_CS_CTI_BASE 0x60B2000ull\n#define DCORE0_HMMU3_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_CS_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU3_CS_ETF_BASE 0x60B3000ull\n#define DCORE0_HMMU3_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_CS_ETF_SECTION 0x1000\n#define mmDCORE0_HMMU3_CS_SPMU_BASE 0x60B4000ull\n#define DCORE0_HMMU3_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_CS_SPMU_SECTION 0x1000\n#define mmDCORE0_HMMU3_BMON_CTI_BASE 0x60B5000ull\n#define DCORE0_HMMU3_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_BMON_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU3_USER_CTI_BASE 0x60B6000ull\n#define DCORE0_HMMU3_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_USER_CTI_SECTION 0x1000\n#define mmDCORE0_HMMU3_BMON_0_BASE 0x60B7000ull\n#define DCORE0_HMMU3_BMON_0_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_BMON_0_SECTION 0x1000\n#define mmDCORE0_HMMU3_BMON_1_BASE 0x60B8000ull\n#define DCORE0_HMMU3_BMON_1_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_BMON_1_SECTION 0x1000\n#define mmDCORE0_HMMU3_BMON_3_BASE 0x60B9000ull\n#define DCORE0_HMMU3_BMON_3_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_BMON_3_SECTION 0x1000\n#define mmDCORE0_HMMU3_BMON_2_BASE 0x60BA000ull\n#define DCORE0_HMMU3_BMON_2_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_BMON_2_SECTION 0x1000\n#define mmDCORE0_HMMU3_BMON_4_BASE 0x60BB000ull\n#define DCORE0_HMMU3_BMON_4_MAX_OFFSET 0x1000\n#define DCORE0_HMMU3_BMON_4_SECTION 0x5000\n#define mmDCORE0_MME_CTRL_ROM_TABLE_BASE 0x60C0000ull\n#define DCORE0_MME_CTRL_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_ROM_TABLE_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_STM_BASE 0x60C1000ull\n#define DCORE0_MME_CTRL_STM_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_STM_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_CTI_BASE 0x60C2000ull\n#define DCORE0_MME_CTRL_CTI_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_CTI_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_ETF_BASE 0x60C3000ull\n#define DCORE0_MME_CTRL_ETF_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_ETF_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_SPMU_BASE 0x60C4000ull\n#define DCORE0_MME_CTRL_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_SPMU_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_CTI0_BASE 0x60C5000ull\n#define DCORE0_MME_CTRL_CTI0_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_CTI0_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_CTI1_BASE 0x60C6000ull\n#define DCORE0_MME_CTRL_CTI1_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_CTI1_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_BMON0_BASE 0x60C7000ull\n#define DCORE0_MME_CTRL_BMON0_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_BMON0_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_BMON1_BASE 0x60C8000ull\n#define DCORE0_MME_CTRL_BMON1_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_BMON1_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_BMON2_BASE 0x60C9000ull\n#define DCORE0_MME_CTRL_BMON2_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_BMON2_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_BMON3_BASE 0x60CA000ull\n#define DCORE0_MME_CTRL_BMON3_MAX_OFFSET 0x1000\n#define DCORE0_MME_CTRL_BMON3_SECTION 0x1000\n#define mmDCORE0_MME_CTRL_ARC_RTT_BASE 0x60CB000ull\n#define DCORE0_MME_CTRL_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_MME_CTRL_ARC_RTT_SECTION 0x5000\n#define mmDCORE0_MME_SBTE0_ROM_TBL_BASE 0x60D0000ull\n#define DCORE0_MME_SBTE0_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE0_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_MME_SBTE0_STM_BASE 0x60D1000ull\n#define DCORE0_MME_SBTE0_STM_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE0_STM_SECTION 0x1000\n#define mmDCORE0_MME_SBTE0_CTI_BASE 0x60D2000ull\n#define DCORE0_MME_SBTE0_CTI_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE0_CTI_SECTION 0x1000\n#define mmDCORE0_MME_SBTE0_ETF_BASE 0x60D3000ull\n#define DCORE0_MME_SBTE0_ETF_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE0_ETF_SECTION 0x1000\n#define mmDCORE0_MME_SBTE0_SPMU_BASE 0x60D4000ull\n#define DCORE0_MME_SBTE0_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE0_SPMU_SECTION 0x1000\n#define mmDCORE0_MME_SBTE0_CTI0_BASE 0x60D5000ull\n#define DCORE0_MME_SBTE0_CTI0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE0_CTI0_SECTION 0x1000\n#define mmDCORE0_MME_SBTE0_CTI1_BASE 0x60D6000ull\n#define DCORE0_MME_SBTE0_CTI1_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE0_CTI1_SECTION 0x1000\n#define mmDCORE0_MME_SBTE0_BMON0_BASE 0x60D7000ull\n#define DCORE0_MME_SBTE0_BMON0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE0_BMON0_SECTION 0x1000\n#define mmDCORE0_MME_SBTE1_ROM_TBL_BASE 0x60D8000ull\n#define DCORE0_MME_SBTE1_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE1_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_MME_SBTE1_STM_BASE 0x60D9000ull\n#define DCORE0_MME_SBTE1_STM_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE1_STM_SECTION 0x1000\n#define mmDCORE0_MME_SBTE1_CTI_BASE 0x60DA000ull\n#define DCORE0_MME_SBTE1_CTI_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE1_CTI_SECTION 0x1000\n#define mmDCORE0_MME_SBTE1_ETF_BASE 0x60DB000ull\n#define DCORE0_MME_SBTE1_ETF_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE1_ETF_SECTION 0x1000\n#define mmDCORE0_MME_SBTE1_SPMU_BASE 0x60DC000ull\n#define DCORE0_MME_SBTE1_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE1_SPMU_SECTION 0x1000\n#define mmDCORE0_MME_SBTE1_CTI0_BASE 0x60DD000ull\n#define DCORE0_MME_SBTE1_CTI0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE1_CTI0_SECTION 0x1000\n#define mmDCORE0_MME_SBTE1_CTI1_BASE 0x60DE000ull\n#define DCORE0_MME_SBTE1_CTI1_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE1_CTI1_SECTION 0x1000\n#define mmDCORE0_MME_SBTE1_BMON0_BASE 0x60DF000ull\n#define DCORE0_MME_SBTE1_BMON0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE1_BMON0_SECTION 0x1000\n#define mmDCORE0_MME_SBTE2_ROM_TBL_BASE 0x60E0000ull\n#define DCORE0_MME_SBTE2_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE2_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_MME_SBTE2_STM_BASE 0x60E1000ull\n#define DCORE0_MME_SBTE2_STM_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE2_STM_SECTION 0x1000\n#define mmDCORE0_MME_SBTE2_CTI_BASE 0x60E2000ull\n#define DCORE0_MME_SBTE2_CTI_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE2_CTI_SECTION 0x1000\n#define mmDCORE0_MME_SBTE2_ETF_BASE 0x60E3000ull\n#define DCORE0_MME_SBTE2_ETF_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE2_ETF_SECTION 0x1000\n#define mmDCORE0_MME_SBTE2_SPMU_BASE 0x60E4000ull\n#define DCORE0_MME_SBTE2_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE2_SPMU_SECTION 0x1000\n#define mmDCORE0_MME_SBTE2_CTI0_BASE 0x60E5000ull\n#define DCORE0_MME_SBTE2_CTI0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE2_CTI0_SECTION 0x1000\n#define mmDCORE0_MME_SBTE2_CTI1_BASE 0x60E6000ull\n#define DCORE0_MME_SBTE2_CTI1_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE2_CTI1_SECTION 0x1000\n#define mmDCORE0_MME_SBTE2_BMON0_BASE 0x60E7000ull\n#define DCORE0_MME_SBTE2_BMON0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE2_BMON0_SECTION 0x1000\n#define mmDCORE0_MME_SBTE3_ROM_TBL_BASE 0x60E8000ull\n#define DCORE0_MME_SBTE3_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE3_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_MME_SBTE3_STM_BASE 0x60E9000ull\n#define DCORE0_MME_SBTE3_STM_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE3_STM_SECTION 0x1000\n#define mmDCORE0_MME_SBTE3_CTI_BASE 0x60EA000ull\n#define DCORE0_MME_SBTE3_CTI_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE3_CTI_SECTION 0x1000\n#define mmDCORE0_MME_SBTE3_ETF_BASE 0x60EB000ull\n#define DCORE0_MME_SBTE3_ETF_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE3_ETF_SECTION 0x1000\n#define mmDCORE0_MME_SBTE3_SPMU_BASE 0x60EC000ull\n#define DCORE0_MME_SBTE3_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE3_SPMU_SECTION 0x1000\n#define mmDCORE0_MME_SBTE3_CTI0_BASE 0x60ED000ull\n#define DCORE0_MME_SBTE3_CTI0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE3_CTI0_SECTION 0x1000\n#define mmDCORE0_MME_SBTE3_CTI1_BASE 0x60EE000ull\n#define DCORE0_MME_SBTE3_CTI1_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE3_CTI1_SECTION 0x1000\n#define mmDCORE0_MME_SBTE3_BMON0_BASE 0x60EF000ull\n#define DCORE0_MME_SBTE3_BMON0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE3_BMON0_SECTION 0x1000\n#define mmDCORE0_MME_SBTE4_ROM_TBL_BASE 0x60F0000ull\n#define DCORE0_MME_SBTE4_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE4_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_MME_SBTE4_STM_BASE 0x60F1000ull\n#define DCORE0_MME_SBTE4_STM_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE4_STM_SECTION 0x1000\n#define mmDCORE0_MME_SBTE4_CTI_BASE 0x60F2000ull\n#define DCORE0_MME_SBTE4_CTI_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE4_CTI_SECTION 0x1000\n#define mmDCORE0_MME_SBTE4_ETF_BASE 0x60F3000ull\n#define DCORE0_MME_SBTE4_ETF_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE4_ETF_SECTION 0x1000\n#define mmDCORE0_MME_SBTE4_SPMU_BASE 0x60F4000ull\n#define DCORE0_MME_SBTE4_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE4_SPMU_SECTION 0x1000\n#define mmDCORE0_MME_SBTE4_CTI0_BASE 0x60F5000ull\n#define DCORE0_MME_SBTE4_CTI0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE4_CTI0_SECTION 0x1000\n#define mmDCORE0_MME_SBTE4_CTI1_BASE 0x60F6000ull\n#define DCORE0_MME_SBTE4_CTI1_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE4_CTI1_SECTION 0x1000\n#define mmDCORE0_MME_SBTE4_BMON0_BASE 0x60F7000ull\n#define DCORE0_MME_SBTE4_BMON0_MAX_OFFSET 0x1000\n#define DCORE0_MME_SBTE4_BMON0_SECTION 0x9000\n#define mmDCORE0_MME_ACC_CS_ROM_TBL_BASE 0x6100000ull\n#define DCORE0_MME_ACC_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_MME_ACC_STM_BASE 0x6101000ull\n#define DCORE0_MME_ACC_STM_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_STM_SECTION 0x1000\n#define mmDCORE0_MME_ACC_CTI_BASE 0x6102000ull\n#define DCORE0_MME_ACC_CTI_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_CTI_SECTION 0x1000\n#define mmDCORE0_MME_ACC_ETF_BASE 0x6103000ull\n#define DCORE0_MME_ACC_ETF_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_ETF_SECTION 0x1000\n#define mmDCORE0_MME_ACC_SPMU_BASE 0x6104000ull\n#define DCORE0_MME_ACC_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_SPMU_SECTION 0x1000\n#define mmDCORE0_MME_ACC_CTI0_BASE 0x6105000ull\n#define DCORE0_MME_ACC_CTI0_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_CTI0_SECTION 0x1000\n#define mmDCORE0_MME_ACC_CTI1_BASE 0x6106000ull\n#define DCORE0_MME_ACC_CTI1_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_CTI1_SECTION 0x1000\n#define mmDCORE0_MME_ACC_BMON0_BASE 0x6107000ull\n#define DCORE0_MME_ACC_BMON0_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_BMON0_SECTION 0x1000\n#define mmDCORE0_MME_ACC_BMON1_BASE 0x6108000ull\n#define DCORE0_MME_ACC_BMON1_MAX_OFFSET 0x1000\n#define DCORE0_MME_ACC_BMON1_SECTION 0x8000\n#define mmDCORE0_SM_CS_DBG_ROM_TBL_BASE 0x6110000ull\n#define DCORE0_SM_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_SM_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_SM_STM_BASE 0x6111000ull\n#define DCORE0_SM_STM_MAX_OFFSET 0x1000\n#define DCORE0_SM_STM_SECTION 0x1000\n#define mmDCORE0_SM_CTI_BASE 0x6112000ull\n#define DCORE0_SM_CTI_MAX_OFFSET 0x1000\n#define DCORE0_SM_CTI_SECTION 0x1000\n#define mmDCORE0_SM_ETF_BASE 0x6113000ull\n#define DCORE0_SM_ETF_MAX_OFFSET 0x1000\n#define DCORE0_SM_ETF_SECTION 0x1000\n#define mmDCORE0_SM_SPMU_BASE 0x6114000ull\n#define DCORE0_SM_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_SM_SPMU_SECTION 0x1000\n#define mmDCORE0_SM_BMON_CTI_BASE 0x6115000ull\n#define DCORE0_SM_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE0_SM_BMON_CTI_SECTION 0x1000\n#define mmDCORE0_SM_USER_CTI_BASE 0x6116000ull\n#define DCORE0_SM_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE0_SM_USER_CTI_SECTION 0x1000\n#define mmDCORE0_SM_BMON_BASE 0x6117000ull\n#define DCORE0_SM_BMON_MAX_OFFSET 0x1000\n#define DCORE0_SM_BMON_SECTION 0x1000\n#define mmDCORE0_SM_BMON1_BASE 0x6118000ull\n#define DCORE0_SM_BMON1_MAX_OFFSET 0x1000\n#define DCORE0_SM_BMON1_SECTION 0x18000\n#define mmDCORE0_XFT_FUNNEL_BASE 0x6130000ull\n#define DCORE0_XFT_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_XFT_FUNNEL_SECTION 0x8000\n#define mmDCORE0_TFT0_FUNNEL_BASE 0x6138000ull\n#define DCORE0_TFT0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TFT0_FUNNEL_SECTION 0x1000\n#define mmDCORE0_TFT1_FUNNEL_BASE 0x6139000ull\n#define DCORE0_TFT1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TFT1_FUNNEL_SECTION 0x1000\n#define mmDCORE0_TFT2_FUNNEL_BASE 0x613A000ull\n#define DCORE0_TFT2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_TFT2_FUNNEL_SECTION 0x7000\n#define mmDCORE0_RTR0_FUNNEL_BASE 0x6141000ull\n#define DCORE0_RTR0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_RTR0_FUNNEL_SECTION 0x8000\n#define mmDCORE0_RTR1_FUNNEL_BASE 0x6149000ull\n#define DCORE0_RTR1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_RTR1_FUNNEL_SECTION 0x8000\n#define mmDCORE0_RTR2_FUNNEL_BASE 0x6151000ull\n#define DCORE0_RTR2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_RTR2_FUNNEL_SECTION 0x8000\n#define mmDCORE0_RTR3_FUNNEL_BASE 0x6159000ull\n#define DCORE0_RTR3_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_RTR3_FUNNEL_SECTION 0x8000\n#define mmDCORE0_RTR4_FUNNEL_BASE 0x6161000ull\n#define DCORE0_RTR4_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_RTR4_FUNNEL_SECTION 0x4000\n#define mmDCORE0_MIF0_FUNNEL_BASE 0x6165000ull\n#define DCORE0_MIF0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_MIF0_FUNNEL_SECTION 0x4000\n#define mmDCORE0_RTR5_FUNNEL_BASE 0x6169000ull\n#define DCORE0_RTR5_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_RTR5_FUNNEL_SECTION 0x4000\n#define mmDCORE0_MIF1_FUNNEL_BASE 0x616D000ull\n#define DCORE0_MIF1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_MIF1_FUNNEL_SECTION 0x4000\n#define mmDCORE0_RTR6_FUNNEL_BASE 0x6171000ull\n#define DCORE0_RTR6_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_RTR6_FUNNEL_SECTION 0x4000\n#define mmDCORE0_MIF2_FUNNEL_BASE 0x6175000ull\n#define DCORE0_MIF2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_MIF2_FUNNEL_SECTION 0x4000\n#define mmDCORE0_RTR7_FUNNEL_BASE 0x6179000ull\n#define DCORE0_RTR7_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_RTR7_FUNNEL_SECTION 0x4000\n#define mmDCORE0_MIF3_FUNNEL_BASE 0x617D000ull\n#define DCORE0_MIF3_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_MIF3_FUNNEL_SECTION 0x43000\n#define mmDCORE0_EDMA0_CS_ROM_TBL_BASE 0x61C0000ull\n#define DCORE0_EDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_EDMA0_CS_STM_BASE 0x61C1000ull\n#define DCORE0_EDMA0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_CS_STM_SECTION 0x1000\n#define mmDCORE0_EDMA0_CS_CTI_BASE 0x61C2000ull\n#define DCORE0_EDMA0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_CS_CTI_SECTION 0x1000\n#define mmDCORE0_EDMA0_CS_ETF_BASE 0x61C3000ull\n#define DCORE0_EDMA0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_CS_ETF_SECTION 0x1000\n#define mmDCORE0_EDMA0_CS_SPMU_BASE 0x61C4000ull\n#define DCORE0_EDMA0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_CS_SPMU_SECTION 0x1000\n#define mmDCORE0_EDMA0_BMON_CTI_BASE 0x61C5000ull\n#define DCORE0_EDMA0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_BMON_CTI_SECTION 0x1000\n#define mmDCORE0_EDMA0_USER_CTI_BASE 0x61C6000ull\n#define DCORE0_EDMA0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_USER_CTI_SECTION 0x1000\n#define mmDCORE0_EDMA0_BMON_0_BASE 0x61C7000ull\n#define DCORE0_EDMA0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_BMON_0_SECTION 0x1000\n#define mmDCORE0_EDMA0_BMON_1_BASE 0x61C8000ull\n#define DCORE0_EDMA0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE0_EDMA0_BMON_1_SECTION 0x1000\n#define mmDCORE0_EDMA0_QM_ARC_RTT_BASE 0x61C9000ull\n#define DCORE0_EDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_EDMA0_QM_ARC_RTT_SECTION 0x7000\n#define mmDCORE0_EDMA1_CS_ROM_TBL_BASE 0x61D0000ull\n#define DCORE0_EDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_EDMA1_CS_STM_BASE 0x61D1000ull\n#define DCORE0_EDMA1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_CS_STM_SECTION 0x1000\n#define mmDCORE0_EDMA1_CS_CTI_BASE 0x61D2000ull\n#define DCORE0_EDMA1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_CS_CTI_SECTION 0x1000\n#define mmDCORE0_EDMA1_CS_ETF_BASE 0x61D3000ull\n#define DCORE0_EDMA1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_CS_ETF_SECTION 0x1000\n#define mmDCORE0_EDMA1_CS_SPMU_BASE 0x61D4000ull\n#define DCORE0_EDMA1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_CS_SPMU_SECTION 0x1000\n#define mmDCORE0_EDMA1_BMON_CTI_BASE 0x61D5000ull\n#define DCORE0_EDMA1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_BMON_CTI_SECTION 0x1000\n#define mmDCORE0_EDMA1_USER_CTI_BASE 0x61D6000ull\n#define DCORE0_EDMA1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_USER_CTI_SECTION 0x1000\n#define mmDCORE0_EDMA1_BMON_0_BASE 0x61D7000ull\n#define DCORE0_EDMA1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_BMON_0_SECTION 0x1000\n#define mmDCORE0_EDMA1_BMON_1_BASE 0x61D8000ull\n#define DCORE0_EDMA1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE0_EDMA1_BMON_1_SECTION 0x1000\n#define mmDCORE0_EDMA1_QM_ARC_RTT_BASE 0x61D9000ull\n#define DCORE0_EDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE0_EDMA1_QM_ARC_RTT_SECTION 0x7000\n#define mmDCORE0_VDEC0_CS_ROM_TBL_BASE 0x61E0000ull\n#define DCORE0_VDEC0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_VDEC0_CS_STM_BASE 0x61E1000ull\n#define DCORE0_VDEC0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_CS_STM_SECTION 0x1000\n#define mmDCORE0_VDEC0_CS_CTI_BASE 0x61E2000ull\n#define DCORE0_VDEC0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_CS_CTI_SECTION 0x1000\n#define mmDCORE0_VDEC0_CS_ETF_BASE 0x61E3000ull\n#define DCORE0_VDEC0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_CS_ETF_SECTION 0x1000\n#define mmDCORE0_VDEC0_CS_SPMU_BASE 0x61E4000ull\n#define DCORE0_VDEC0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_CS_SPMU_SECTION 0x1000\n#define mmDCORE0_VDEC0_BMON_CTI_BASE 0x61E5000ull\n#define DCORE0_VDEC0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_BMON_CTI_SECTION 0x1000\n#define mmDCORE0_VDEC0_USER_CTI_BASE 0x61E6000ull\n#define DCORE0_VDEC0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_USER_CTI_SECTION 0x1000\n#define mmDCORE0_VDEC0_BMON_0_BASE 0x61E7000ull\n#define DCORE0_VDEC0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_BMON_0_SECTION 0x1000\n#define mmDCORE0_VDEC0_BMON_1_BASE 0x61E8000ull\n#define DCORE0_VDEC0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_BMON_1_SECTION 0x1000\n#define mmDCORE0_VDEC0_BMON_2_BASE 0x61E9000ull\n#define DCORE0_VDEC0_BMON_2_MAX_OFFSET 0x1000\n#define DCORE0_VDEC0_BMON_2_SECTION 0x7000\n#define mmDCORE0_VDEC1_CS_ROM_TBL_BASE 0x61F0000ull\n#define DCORE0_VDEC1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE0_VDEC1_CS_STM_BASE 0x61F1000ull\n#define DCORE0_VDEC1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_CS_STM_SECTION 0x1000\n#define mmDCORE0_VDEC1_CS_CTI_BASE 0x61F2000ull\n#define DCORE0_VDEC1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_CS_CTI_SECTION 0x1000\n#define mmDCORE0_VDEC1_CS_ETF_BASE 0x61F3000ull\n#define DCORE0_VDEC1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_CS_ETF_SECTION 0x1000\n#define mmDCORE0_VDEC1_CS_SPMU_BASE 0x61F4000ull\n#define DCORE0_VDEC1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_CS_SPMU_SECTION 0x1000\n#define mmDCORE0_VDEC1_BMON_CTI_BASE 0x61F5000ull\n#define DCORE0_VDEC1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_BMON_CTI_SECTION 0x1000\n#define mmDCORE0_VDEC1_USER_CTI_BASE 0x61F6000ull\n#define DCORE0_VDEC1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_USER_CTI_SECTION 0x1000\n#define mmDCORE0_VDEC1_BMON_0_BASE 0x61F7000ull\n#define DCORE0_VDEC1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_BMON_0_SECTION 0x1000\n#define mmDCORE0_VDEC1_BMON_1_BASE 0x61F8000ull\n#define DCORE0_VDEC1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_BMON_1_SECTION 0x1000\n#define mmDCORE0_VDEC1_BMON_2_BASE 0x61F9000ull\n#define DCORE0_VDEC1_BMON_2_MAX_OFFSET 0x1000\n#define DCORE0_VDEC1_BMON_2_SECTION 0x7000\n#define mmDCORE1_ROM_TABLE_L_BASE 0x6200000ull\n#define DCORE1_ROM_TABLE_L_MAX_OFFSET 0x1000\n#define DCORE1_ROM_TABLE_L_SECTION 0x80000\n#define mmDCORE1_HMMU0_CS_ROM_TBL_BASE 0x6280000ull\n#define DCORE1_HMMU0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_HMMU0_CS_STM_BASE 0x6281000ull\n#define DCORE1_HMMU0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_CS_STM_SECTION 0x1000\n#define mmDCORE1_HMMU0_CS_CTI_BASE 0x6282000ull\n#define DCORE1_HMMU0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_CS_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU0_CS_ETF_BASE 0x6283000ull\n#define DCORE1_HMMU0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_CS_ETF_SECTION 0x1000\n#define mmDCORE1_HMMU0_CS_SPMU_BASE 0x6284000ull\n#define DCORE1_HMMU0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_CS_SPMU_SECTION 0x1000\n#define mmDCORE1_HMMU0_BMON_CTI_BASE 0x6285000ull\n#define DCORE1_HMMU0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_BMON_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU0_USER_CTI_BASE 0x6286000ull\n#define DCORE1_HMMU0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_USER_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU0_BMON_0_BASE 0x6287000ull\n#define DCORE1_HMMU0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_BMON_0_SECTION 0x1000\n#define mmDCORE1_HMMU0_BMON_1_BASE 0x6288000ull\n#define DCORE1_HMMU0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_BMON_1_SECTION 0x1000\n#define mmDCORE1_HMMU0_BMON_3_BASE 0x6289000ull\n#define DCORE1_HMMU0_BMON_3_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_BMON_3_SECTION 0x1000\n#define mmDCORE1_HMMU0_BMON_2_BASE 0x628A000ull\n#define DCORE1_HMMU0_BMON_2_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_BMON_2_SECTION 0x1000\n#define mmDCORE1_HMMU0_BMON_4_BASE 0x628B000ull\n#define DCORE1_HMMU0_BMON_4_MAX_OFFSET 0x1000\n#define DCORE1_HMMU0_BMON_4_SECTION 0x5000\n#define mmDCORE1_HMMU1_CS_ROM_TBL_BASE 0x6290000ull\n#define DCORE1_HMMU1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_HMMU1_CS_STM_BASE 0x6291000ull\n#define DCORE1_HMMU1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_CS_STM_SECTION 0x1000\n#define mmDCORE1_HMMU1_CS_CTI_BASE 0x6292000ull\n#define DCORE1_HMMU1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_CS_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU1_CS_ETF_BASE 0x6293000ull\n#define DCORE1_HMMU1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_CS_ETF_SECTION 0x1000\n#define mmDCORE1_HMMU1_CS_SPMU_BASE 0x6294000ull\n#define DCORE1_HMMU1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_CS_SPMU_SECTION 0x1000\n#define mmDCORE1_HMMU1_BMON_CTI_BASE 0x6295000ull\n#define DCORE1_HMMU1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_BMON_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU1_USER_CTI_BASE 0x6296000ull\n#define DCORE1_HMMU1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_USER_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU1_BMON_0_BASE 0x6297000ull\n#define DCORE1_HMMU1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_BMON_0_SECTION 0x1000\n#define mmDCORE1_HMMU1_BMON_1_BASE 0x6298000ull\n#define DCORE1_HMMU1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_BMON_1_SECTION 0x1000\n#define mmDCORE1_HMMU1_BMON_3_BASE 0x6299000ull\n#define DCORE1_HMMU1_BMON_3_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_BMON_3_SECTION 0x1000\n#define mmDCORE1_HMMU1_BMON_2_BASE 0x629A000ull\n#define DCORE1_HMMU1_BMON_2_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_BMON_2_SECTION 0x1000\n#define mmDCORE1_HMMU1_BMON_4_BASE 0x629B000ull\n#define DCORE1_HMMU1_BMON_4_MAX_OFFSET 0x1000\n#define DCORE1_HMMU1_BMON_4_SECTION 0x5000\n#define mmDCORE1_HMMU2_CS_ROM_TBL_BASE 0x62A0000ull\n#define DCORE1_HMMU2_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_HMMU2_CS_STM_BASE 0x62A1000ull\n#define DCORE1_HMMU2_CS_STM_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_CS_STM_SECTION 0x1000\n#define mmDCORE1_HMMU2_CS_CTI_BASE 0x62A2000ull\n#define DCORE1_HMMU2_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_CS_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU2_CS_ETF_BASE 0x62A3000ull\n#define DCORE1_HMMU2_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_CS_ETF_SECTION 0x1000\n#define mmDCORE1_HMMU2_CS_SPMU_BASE 0x62A4000ull\n#define DCORE1_HMMU2_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_CS_SPMU_SECTION 0x1000\n#define mmDCORE1_HMMU2_BMON_CTI_BASE 0x62A5000ull\n#define DCORE1_HMMU2_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_BMON_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU2_USER_CTI_BASE 0x62A6000ull\n#define DCORE1_HMMU2_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_USER_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU2_BMON_0_BASE 0x62A7000ull\n#define DCORE1_HMMU2_BMON_0_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_BMON_0_SECTION 0x1000\n#define mmDCORE1_HMMU2_BMON_1_BASE 0x62A8000ull\n#define DCORE1_HMMU2_BMON_1_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_BMON_1_SECTION 0x1000\n#define mmDCORE1_HMMU2_BMON_3_BASE 0x62A9000ull\n#define DCORE1_HMMU2_BMON_3_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_BMON_3_SECTION 0x1000\n#define mmDCORE1_HMMU2_BMON_2_BASE 0x62AA000ull\n#define DCORE1_HMMU2_BMON_2_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_BMON_2_SECTION 0x1000\n#define mmDCORE1_HMMU2_BMON_4_BASE 0x62AB000ull\n#define DCORE1_HMMU2_BMON_4_MAX_OFFSET 0x1000\n#define DCORE1_HMMU2_BMON_4_SECTION 0x5000\n#define mmDCORE1_HMMU3_CS_ROM_TBL_BASE 0x62B0000ull\n#define DCORE1_HMMU3_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_HMMU3_CS_STM_BASE 0x62B1000ull\n#define DCORE1_HMMU3_CS_STM_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_CS_STM_SECTION 0x1000\n#define mmDCORE1_HMMU3_CS_CTI_BASE 0x62B2000ull\n#define DCORE1_HMMU3_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_CS_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU3_CS_ETF_BASE 0x62B3000ull\n#define DCORE1_HMMU3_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_CS_ETF_SECTION 0x1000\n#define mmDCORE1_HMMU3_CS_SPMU_BASE 0x62B4000ull\n#define DCORE1_HMMU3_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_CS_SPMU_SECTION 0x1000\n#define mmDCORE1_HMMU3_BMON_CTI_BASE 0x62B5000ull\n#define DCORE1_HMMU3_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_BMON_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU3_USER_CTI_BASE 0x62B6000ull\n#define DCORE1_HMMU3_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_USER_CTI_SECTION 0x1000\n#define mmDCORE1_HMMU3_BMON_0_BASE 0x62B7000ull\n#define DCORE1_HMMU3_BMON_0_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_BMON_0_SECTION 0x1000\n#define mmDCORE1_HMMU3_BMON_1_BASE 0x62B8000ull\n#define DCORE1_HMMU3_BMON_1_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_BMON_1_SECTION 0x1000\n#define mmDCORE1_HMMU3_BMON_3_BASE 0x62B9000ull\n#define DCORE1_HMMU3_BMON_3_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_BMON_3_SECTION 0x1000\n#define mmDCORE1_HMMU3_BMON_2_BASE 0x62BA000ull\n#define DCORE1_HMMU3_BMON_2_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_BMON_2_SECTION 0x1000\n#define mmDCORE1_HMMU3_BMON_4_BASE 0x62BB000ull\n#define DCORE1_HMMU3_BMON_4_MAX_OFFSET 0x1000\n#define DCORE1_HMMU3_BMON_4_SECTION 0x5000\n#define mmDCORE1_MME_CTRL_ROM_TABLE_BASE 0x62C0000ull\n#define DCORE1_MME_CTRL_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_ROM_TABLE_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_STM_BASE 0x62C1000ull\n#define DCORE1_MME_CTRL_STM_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_STM_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_CTI_BASE 0x62C2000ull\n#define DCORE1_MME_CTRL_CTI_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_CTI_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_ETF_BASE 0x62C3000ull\n#define DCORE1_MME_CTRL_ETF_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_ETF_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_SPMU_BASE 0x62C4000ull\n#define DCORE1_MME_CTRL_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_SPMU_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_CTI0_BASE 0x62C5000ull\n#define DCORE1_MME_CTRL_CTI0_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_CTI0_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_CTI1_BASE 0x62C6000ull\n#define DCORE1_MME_CTRL_CTI1_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_CTI1_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_BMON0_BASE 0x62C7000ull\n#define DCORE1_MME_CTRL_BMON0_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_BMON0_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_BMON1_BASE 0x62C8000ull\n#define DCORE1_MME_CTRL_BMON1_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_BMON1_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_BMON2_BASE 0x62C9000ull\n#define DCORE1_MME_CTRL_BMON2_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_BMON2_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_BMON3_BASE 0x62CA000ull\n#define DCORE1_MME_CTRL_BMON3_MAX_OFFSET 0x1000\n#define DCORE1_MME_CTRL_BMON3_SECTION 0x1000\n#define mmDCORE1_MME_CTRL_ARC_RTT_BASE 0x62CB000ull\n#define DCORE1_MME_CTRL_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE1_MME_CTRL_ARC_RTT_SECTION 0x5000\n#define mmDCORE1_MME_SBTE0_ROM_TBL_BASE 0x62D0000ull\n#define DCORE1_MME_SBTE0_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE0_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_MME_SBTE0_STM_BASE 0x62D1000ull\n#define DCORE1_MME_SBTE0_STM_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE0_STM_SECTION 0x1000\n#define mmDCORE1_MME_SBTE0_CTI_BASE 0x62D2000ull\n#define DCORE1_MME_SBTE0_CTI_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE0_CTI_SECTION 0x1000\n#define mmDCORE1_MME_SBTE0_ETF_BASE 0x62D3000ull\n#define DCORE1_MME_SBTE0_ETF_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE0_ETF_SECTION 0x1000\n#define mmDCORE1_MME_SBTE0_SPMU_BASE 0x62D4000ull\n#define DCORE1_MME_SBTE0_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE0_SPMU_SECTION 0x1000\n#define mmDCORE1_MME_SBTE0_CTI0_BASE 0x62D5000ull\n#define DCORE1_MME_SBTE0_CTI0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE0_CTI0_SECTION 0x1000\n#define mmDCORE1_MME_SBTE0_CTI1_BASE 0x62D6000ull\n#define DCORE1_MME_SBTE0_CTI1_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE0_CTI1_SECTION 0x1000\n#define mmDCORE1_MME_SBTE0_BMON0_BASE 0x62D7000ull\n#define DCORE1_MME_SBTE0_BMON0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE0_BMON0_SECTION 0x1000\n#define mmDCORE1_MME_SBTE1_ROM_TBL_BASE 0x62D8000ull\n#define DCORE1_MME_SBTE1_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE1_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_MME_SBTE1_STM_BASE 0x62D9000ull\n#define DCORE1_MME_SBTE1_STM_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE1_STM_SECTION 0x1000\n#define mmDCORE1_MME_SBTE1_CTI_BASE 0x62DA000ull\n#define DCORE1_MME_SBTE1_CTI_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE1_CTI_SECTION 0x1000\n#define mmDCORE1_MME_SBTE1_ETF_BASE 0x62DB000ull\n#define DCORE1_MME_SBTE1_ETF_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE1_ETF_SECTION 0x1000\n#define mmDCORE1_MME_SBTE1_SPMU_BASE 0x62DC000ull\n#define DCORE1_MME_SBTE1_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE1_SPMU_SECTION 0x1000\n#define mmDCORE1_MME_SBTE1_CTI0_BASE 0x62DD000ull\n#define DCORE1_MME_SBTE1_CTI0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE1_CTI0_SECTION 0x1000\n#define mmDCORE1_MME_SBTE1_CTI1_BASE 0x62DE000ull\n#define DCORE1_MME_SBTE1_CTI1_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE1_CTI1_SECTION 0x1000\n#define mmDCORE1_MME_SBTE1_BMON0_BASE 0x62DF000ull\n#define DCORE1_MME_SBTE1_BMON0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE1_BMON0_SECTION 0x1000\n#define mmDCORE1_MME_SBTE2_ROM_TBL_BASE 0x62E0000ull\n#define DCORE1_MME_SBTE2_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE2_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_MME_SBTE2_STM_BASE 0x62E1000ull\n#define DCORE1_MME_SBTE2_STM_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE2_STM_SECTION 0x1000\n#define mmDCORE1_MME_SBTE2_CTI_BASE 0x62E2000ull\n#define DCORE1_MME_SBTE2_CTI_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE2_CTI_SECTION 0x1000\n#define mmDCORE1_MME_SBTE2_ETF_BASE 0x62E3000ull\n#define DCORE1_MME_SBTE2_ETF_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE2_ETF_SECTION 0x1000\n#define mmDCORE1_MME_SBTE2_SPMU_BASE 0x62E4000ull\n#define DCORE1_MME_SBTE2_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE2_SPMU_SECTION 0x1000\n#define mmDCORE1_MME_SBTE2_CTI0_BASE 0x62E5000ull\n#define DCORE1_MME_SBTE2_CTI0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE2_CTI0_SECTION 0x1000\n#define mmDCORE1_MME_SBTE2_CTI1_BASE 0x62E6000ull\n#define DCORE1_MME_SBTE2_CTI1_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE2_CTI1_SECTION 0x1000\n#define mmDCORE1_MME_SBTE2_BMON0_BASE 0x62E7000ull\n#define DCORE1_MME_SBTE2_BMON0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE2_BMON0_SECTION 0x1000\n#define mmDCORE1_MME_SBTE3_ROM_TBL_BASE 0x62E8000ull\n#define DCORE1_MME_SBTE3_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE3_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_MME_SBTE3_STM_BASE 0x62E9000ull\n#define DCORE1_MME_SBTE3_STM_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE3_STM_SECTION 0x1000\n#define mmDCORE1_MME_SBTE3_CTI_BASE 0x62EA000ull\n#define DCORE1_MME_SBTE3_CTI_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE3_CTI_SECTION 0x1000\n#define mmDCORE1_MME_SBTE3_ETF_BASE 0x62EB000ull\n#define DCORE1_MME_SBTE3_ETF_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE3_ETF_SECTION 0x1000\n#define mmDCORE1_MME_SBTE3_SPMU_BASE 0x62EC000ull\n#define DCORE1_MME_SBTE3_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE3_SPMU_SECTION 0x1000\n#define mmDCORE1_MME_SBTE3_CTI0_BASE 0x62ED000ull\n#define DCORE1_MME_SBTE3_CTI0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE3_CTI0_SECTION 0x1000\n#define mmDCORE1_MME_SBTE3_CTI1_BASE 0x62EE000ull\n#define DCORE1_MME_SBTE3_CTI1_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE3_CTI1_SECTION 0x1000\n#define mmDCORE1_MME_SBTE3_BMON0_BASE 0x62EF000ull\n#define DCORE1_MME_SBTE3_BMON0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE3_BMON0_SECTION 0x1000\n#define mmDCORE1_MME_SBTE4_ROM_TBL_BASE 0x62F0000ull\n#define DCORE1_MME_SBTE4_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE4_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_MME_SBTE4_STM_BASE 0x62F1000ull\n#define DCORE1_MME_SBTE4_STM_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE4_STM_SECTION 0x1000\n#define mmDCORE1_MME_SBTE4_CTI_BASE 0x62F2000ull\n#define DCORE1_MME_SBTE4_CTI_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE4_CTI_SECTION 0x1000\n#define mmDCORE1_MME_SBTE4_ETF_BASE 0x62F3000ull\n#define DCORE1_MME_SBTE4_ETF_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE4_ETF_SECTION 0x1000\n#define mmDCORE1_MME_SBTE4_SPMU_BASE 0x62F4000ull\n#define DCORE1_MME_SBTE4_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE4_SPMU_SECTION 0x1000\n#define mmDCORE1_MME_SBTE4_CTI0_BASE 0x62F5000ull\n#define DCORE1_MME_SBTE4_CTI0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE4_CTI0_SECTION 0x1000\n#define mmDCORE1_MME_SBTE4_CTI1_BASE 0x62F6000ull\n#define DCORE1_MME_SBTE4_CTI1_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE4_CTI1_SECTION 0x1000\n#define mmDCORE1_MME_SBTE4_BMON0_BASE 0x62F7000ull\n#define DCORE1_MME_SBTE4_BMON0_MAX_OFFSET 0x1000\n#define DCORE1_MME_SBTE4_BMON0_SECTION 0x9000\n#define mmDCORE1_MME_ACC_CS_ROM_TBL_BASE 0x6300000ull\n#define DCORE1_MME_ACC_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_MME_ACC_STM_BASE 0x6301000ull\n#define DCORE1_MME_ACC_STM_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_STM_SECTION 0x1000\n#define mmDCORE1_MME_ACC_CTI_BASE 0x6302000ull\n#define DCORE1_MME_ACC_CTI_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_CTI_SECTION 0x1000\n#define mmDCORE1_MME_ACC_ETF_BASE 0x6303000ull\n#define DCORE1_MME_ACC_ETF_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_ETF_SECTION 0x1000\n#define mmDCORE1_MME_ACC_SPMU_BASE 0x6304000ull\n#define DCORE1_MME_ACC_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_SPMU_SECTION 0x1000\n#define mmDCORE1_MME_ACC_CTI0_BASE 0x6305000ull\n#define DCORE1_MME_ACC_CTI0_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_CTI0_SECTION 0x1000\n#define mmDCORE1_MME_ACC_CTI1_BASE 0x6306000ull\n#define DCORE1_MME_ACC_CTI1_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_CTI1_SECTION 0x1000\n#define mmDCORE1_MME_ACC_BMON0_BASE 0x6307000ull\n#define DCORE1_MME_ACC_BMON0_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_BMON0_SECTION 0x1000\n#define mmDCORE1_MME_ACC_BMON1_BASE 0x6308000ull\n#define DCORE1_MME_ACC_BMON1_MAX_OFFSET 0x1000\n#define DCORE1_MME_ACC_BMON1_SECTION 0x8000\n#define mmDCORE1_SM_CS_DBG_ROM_TBL_BASE 0x6310000ull\n#define DCORE1_SM_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_SM_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_SM_STM_BASE 0x6311000ull\n#define DCORE1_SM_STM_MAX_OFFSET 0x1000\n#define DCORE1_SM_STM_SECTION 0x1000\n#define mmDCORE1_SM_CTI_BASE 0x6312000ull\n#define DCORE1_SM_CTI_MAX_OFFSET 0x1000\n#define DCORE1_SM_CTI_SECTION 0x1000\n#define mmDCORE1_SM_ETF_BASE 0x6313000ull\n#define DCORE1_SM_ETF_MAX_OFFSET 0x1000\n#define DCORE1_SM_ETF_SECTION 0x1000\n#define mmDCORE1_SM_SPMU_BASE 0x6314000ull\n#define DCORE1_SM_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_SM_SPMU_SECTION 0x1000\n#define mmDCORE1_SM_BMON_CTI_BASE 0x6315000ull\n#define DCORE1_SM_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE1_SM_BMON_CTI_SECTION 0x1000\n#define mmDCORE1_SM_USER_CTI_BASE 0x6316000ull\n#define DCORE1_SM_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE1_SM_USER_CTI_SECTION 0x1000\n#define mmDCORE1_SM_BMON_BASE 0x6317000ull\n#define DCORE1_SM_BMON_MAX_OFFSET 0x1000\n#define DCORE1_SM_BMON_SECTION 0x1000\n#define mmDCORE1_SM_BMON1_BASE 0x6318000ull\n#define DCORE1_SM_BMON1_MAX_OFFSET 0x1000\n#define DCORE1_SM_BMON1_SECTION 0x18000\n#define mmDCORE1_XFT_FUNNEL_BASE 0x6330000ull\n#define DCORE1_XFT_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_XFT_FUNNEL_SECTION 0x8000\n#define mmDCORE1_TFT0_FUNNEL_BASE 0x6338000ull\n#define DCORE1_TFT0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_TFT0_FUNNEL_SECTION 0x1000\n#define mmDCORE1_TFT1_FUNNEL_BASE 0x6339000ull\n#define DCORE1_TFT1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_TFT1_FUNNEL_SECTION 0x1000\n#define mmDCORE1_TFT2_FUNNEL_BASE 0x633A000ull\n#define DCORE1_TFT2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_TFT2_FUNNEL_SECTION 0x7000\n#define mmDCORE1_RTR0_FUNNEL_BASE 0x6341000ull\n#define DCORE1_RTR0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_RTR0_FUNNEL_SECTION 0x4000\n#define mmDCORE1_MIF0_FUNNEL_BASE 0x6345000ull\n#define DCORE1_MIF0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_MIF0_FUNNEL_SECTION 0x4000\n#define mmDCORE1_RTR1_FUNNEL_BASE 0x6349000ull\n#define DCORE1_RTR1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_RTR1_FUNNEL_SECTION 0x4000\n#define mmDCORE1_MIF1_FUNNEL_BASE 0x634D000ull\n#define DCORE1_MIF1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_MIF1_FUNNEL_SECTION 0x4000\n#define mmDCORE1_RTR2_FUNNEL_BASE 0x6351000ull\n#define DCORE1_RTR2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_RTR2_FUNNEL_SECTION 0x4000\n#define mmDCORE1_MIF2_FUNNEL_BASE 0x6355000ull\n#define DCORE1_MIF2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_MIF2_FUNNEL_SECTION 0x4000\n#define mmDCORE1_RTR3_FUNNEL_BASE 0x6359000ull\n#define DCORE1_RTR3_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_RTR3_FUNNEL_SECTION 0x4000\n#define mmDCORE1_MIF3_FUNNEL_BASE 0x635D000ull\n#define DCORE1_MIF3_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_MIF3_FUNNEL_SECTION 0x4000\n#define mmDCORE1_RTR4_FUNNEL_BASE 0x6361000ull\n#define DCORE1_RTR4_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_RTR4_FUNNEL_SECTION 0x8000\n#define mmDCORE1_RTR5_FUNNEL_BASE 0x6369000ull\n#define DCORE1_RTR5_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_RTR5_FUNNEL_SECTION 0x8000\n#define mmDCORE1_RTR6_FUNNEL_BASE 0x6371000ull\n#define DCORE1_RTR6_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_RTR6_FUNNEL_SECTION 0x8000\n#define mmDCORE1_RTR7_FUNNEL_BASE 0x6379000ull\n#define DCORE1_RTR7_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_RTR7_FUNNEL_SECTION 0x47000\n#define mmDCORE1_EDMA0_CS_ROM_TBL_BASE 0x63C0000ull\n#define DCORE1_EDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_EDMA0_CS_STM_BASE 0x63C1000ull\n#define DCORE1_EDMA0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_CS_STM_SECTION 0x1000\n#define mmDCORE1_EDMA0_CS_CTI_BASE 0x63C2000ull\n#define DCORE1_EDMA0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_CS_CTI_SECTION 0x1000\n#define mmDCORE1_EDMA0_CS_ETF_BASE 0x63C3000ull\n#define DCORE1_EDMA0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_CS_ETF_SECTION 0x1000\n#define mmDCORE1_EDMA0_CS_SPMU_BASE 0x63C4000ull\n#define DCORE1_EDMA0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_CS_SPMU_SECTION 0x1000\n#define mmDCORE1_EDMA0_BMON_CTI_BASE 0x63C5000ull\n#define DCORE1_EDMA0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_BMON_CTI_SECTION 0x1000\n#define mmDCORE1_EDMA0_USER_CTI_BASE 0x63C6000ull\n#define DCORE1_EDMA0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_USER_CTI_SECTION 0x1000\n#define mmDCORE1_EDMA0_BMON_0_BASE 0x63C7000ull\n#define DCORE1_EDMA0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_BMON_0_SECTION 0x1000\n#define mmDCORE1_EDMA0_BMON_1_BASE 0x63C8000ull\n#define DCORE1_EDMA0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE1_EDMA0_BMON_1_SECTION 0x1000\n#define mmDCORE1_EDMA0_QM_ARC_RTT_BASE 0x63C9000ull\n#define DCORE1_EDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE1_EDMA0_QM_ARC_RTT_SECTION 0x7000\n#define mmDCORE1_EDMA1_CS_ROM_TBL_BASE 0x63D0000ull\n#define DCORE1_EDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_EDMA1_CS_STM_BASE 0x63D1000ull\n#define DCORE1_EDMA1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_CS_STM_SECTION 0x1000\n#define mmDCORE1_EDMA1_CS_CTI_BASE 0x63D2000ull\n#define DCORE1_EDMA1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_CS_CTI_SECTION 0x1000\n#define mmDCORE1_EDMA1_CS_ETF_BASE 0x63D3000ull\n#define DCORE1_EDMA1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_CS_ETF_SECTION 0x1000\n#define mmDCORE1_EDMA1_CS_SPMU_BASE 0x63D4000ull\n#define DCORE1_EDMA1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_CS_SPMU_SECTION 0x1000\n#define mmDCORE1_EDMA1_BMON_CTI_BASE 0x63D5000ull\n#define DCORE1_EDMA1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_BMON_CTI_SECTION 0x1000\n#define mmDCORE1_EDMA1_USER_CTI_BASE 0x63D6000ull\n#define DCORE1_EDMA1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_USER_CTI_SECTION 0x1000\n#define mmDCORE1_EDMA1_BMON_0_BASE 0x63D7000ull\n#define DCORE1_EDMA1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_BMON_0_SECTION 0x1000\n#define mmDCORE1_EDMA1_BMON_1_BASE 0x63D8000ull\n#define DCORE1_EDMA1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE1_EDMA1_BMON_1_SECTION 0x1000\n#define mmDCORE1_EDMA1_QM_ARC_RTT_BASE 0x63D9000ull\n#define DCORE1_EDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE1_EDMA1_QM_ARC_RTT_SECTION 0x7000\n#define mmDCORE1_VDEC0_CS_ROM_TBL_BASE 0x63E0000ull\n#define DCORE1_VDEC0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_VDEC0_CS_STM_BASE 0x63E1000ull\n#define DCORE1_VDEC0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_CS_STM_SECTION 0x1000\n#define mmDCORE1_VDEC0_CS_CTI_BASE 0x63E2000ull\n#define DCORE1_VDEC0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_CS_CTI_SECTION 0x1000\n#define mmDCORE1_VDEC0_CS_ETF_BASE 0x63E3000ull\n#define DCORE1_VDEC0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_CS_ETF_SECTION 0x1000\n#define mmDCORE1_VDEC0_CS_SPMU_BASE 0x63E4000ull\n#define DCORE1_VDEC0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_CS_SPMU_SECTION 0x1000\n#define mmDCORE1_VDEC0_BMON_CTI_BASE 0x63E5000ull\n#define DCORE1_VDEC0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_BMON_CTI_SECTION 0x1000\n#define mmDCORE1_VDEC0_USER_CTI_BASE 0x63E6000ull\n#define DCORE1_VDEC0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_USER_CTI_SECTION 0x1000\n#define mmDCORE1_VDEC0_BMON_0_BASE 0x63E7000ull\n#define DCORE1_VDEC0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_BMON_0_SECTION 0x1000\n#define mmDCORE1_VDEC0_BMON_1_BASE 0x63E8000ull\n#define DCORE1_VDEC0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_BMON_1_SECTION 0x1000\n#define mmDCORE1_VDEC0_BMON_2_BASE 0x63E9000ull\n#define DCORE1_VDEC0_BMON_2_MAX_OFFSET 0x1000\n#define DCORE1_VDEC0_BMON_2_SECTION 0x7000\n#define mmDCORE1_VDEC1_CS_ROM_TBL_BASE 0x63F0000ull\n#define DCORE1_VDEC1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE1_VDEC1_CS_STM_BASE 0x63F1000ull\n#define DCORE1_VDEC1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_CS_STM_SECTION 0x1000\n#define mmDCORE1_VDEC1_CS_CTI_BASE 0x63F2000ull\n#define DCORE1_VDEC1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_CS_CTI_SECTION 0x1000\n#define mmDCORE1_VDEC1_CS_ETF_BASE 0x63F3000ull\n#define DCORE1_VDEC1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_CS_ETF_SECTION 0x1000\n#define mmDCORE1_VDEC1_CS_SPMU_BASE 0x63F4000ull\n#define DCORE1_VDEC1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_CS_SPMU_SECTION 0x1000\n#define mmDCORE1_VDEC1_BMON_CTI_BASE 0x63F5000ull\n#define DCORE1_VDEC1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_BMON_CTI_SECTION 0x1000\n#define mmDCORE1_VDEC1_USER_CTI_BASE 0x63F6000ull\n#define DCORE1_VDEC1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_USER_CTI_SECTION 0x1000\n#define mmDCORE1_VDEC1_BMON_0_BASE 0x63F7000ull\n#define DCORE1_VDEC1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_BMON_0_SECTION 0x1000\n#define mmDCORE1_VDEC1_BMON_1_BASE 0x63F8000ull\n#define DCORE1_VDEC1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_BMON_1_SECTION 0x1000\n#define mmDCORE1_VDEC1_BMON_2_BASE 0x63F9000ull\n#define DCORE1_VDEC1_BMON_2_MAX_OFFSET 0x1000\n#define DCORE1_VDEC1_BMON_2_SECTION 0x7000\n#define mmDCORE2_ROM_TABLE_L_BASE 0x6400000ull\n#define DCORE2_ROM_TABLE_L_MAX_OFFSET 0x1000\n#define DCORE2_ROM_TABLE_L_SECTION 0x80000\n#define mmDCORE2_HMMU0_CS_ROM_TBL_BASE 0x6480000ull\n#define DCORE2_HMMU0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_HMMU0_CS_STM_BASE 0x6481000ull\n#define DCORE2_HMMU0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_CS_STM_SECTION 0x1000\n#define mmDCORE2_HMMU0_CS_CTI_BASE 0x6482000ull\n#define DCORE2_HMMU0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_CS_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU0_CS_ETF_BASE 0x6483000ull\n#define DCORE2_HMMU0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_CS_ETF_SECTION 0x1000\n#define mmDCORE2_HMMU0_CS_SPMU_BASE 0x6484000ull\n#define DCORE2_HMMU0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_CS_SPMU_SECTION 0x1000\n#define mmDCORE2_HMMU0_BMON_CTI_BASE 0x6485000ull\n#define DCORE2_HMMU0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_BMON_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU0_USER_CTI_BASE 0x6486000ull\n#define DCORE2_HMMU0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_USER_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU0_BMON_0_BASE 0x6487000ull\n#define DCORE2_HMMU0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_BMON_0_SECTION 0x1000\n#define mmDCORE2_HMMU0_BMON_1_BASE 0x6488000ull\n#define DCORE2_HMMU0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_BMON_1_SECTION 0x1000\n#define mmDCORE2_HMMU0_BMON_3_BASE 0x6489000ull\n#define DCORE2_HMMU0_BMON_3_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_BMON_3_SECTION 0x1000\n#define mmDCORE2_HMMU0_BMON_2_BASE 0x648A000ull\n#define DCORE2_HMMU0_BMON_2_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_BMON_2_SECTION 0x1000\n#define mmDCORE2_HMMU0_BMON_4_BASE 0x648B000ull\n#define DCORE2_HMMU0_BMON_4_MAX_OFFSET 0x1000\n#define DCORE2_HMMU0_BMON_4_SECTION 0x5000\n#define mmDCORE2_HMMU1_CS_ROM_TBL_BASE 0x6490000ull\n#define DCORE2_HMMU1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_HMMU1_CS_STM_BASE 0x6491000ull\n#define DCORE2_HMMU1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_CS_STM_SECTION 0x1000\n#define mmDCORE2_HMMU1_CS_CTI_BASE 0x6492000ull\n#define DCORE2_HMMU1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_CS_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU1_CS_ETF_BASE 0x6493000ull\n#define DCORE2_HMMU1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_CS_ETF_SECTION 0x1000\n#define mmDCORE2_HMMU1_CS_SPMU_BASE 0x6494000ull\n#define DCORE2_HMMU1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_CS_SPMU_SECTION 0x1000\n#define mmDCORE2_HMMU1_BMON_CTI_BASE 0x6495000ull\n#define DCORE2_HMMU1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_BMON_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU1_USER_CTI_BASE 0x6496000ull\n#define DCORE2_HMMU1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_USER_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU1_BMON_0_BASE 0x6497000ull\n#define DCORE2_HMMU1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_BMON_0_SECTION 0x1000\n#define mmDCORE2_HMMU1_BMON_1_BASE 0x6498000ull\n#define DCORE2_HMMU1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_BMON_1_SECTION 0x1000\n#define mmDCORE2_HMMU1_BMON_3_BASE 0x6499000ull\n#define DCORE2_HMMU1_BMON_3_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_BMON_3_SECTION 0x1000\n#define mmDCORE2_HMMU1_BMON_2_BASE 0x649A000ull\n#define DCORE2_HMMU1_BMON_2_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_BMON_2_SECTION 0x1000\n#define mmDCORE2_HMMU1_BMON_4_BASE 0x649B000ull\n#define DCORE2_HMMU1_BMON_4_MAX_OFFSET 0x1000\n#define DCORE2_HMMU1_BMON_4_SECTION 0x5000\n#define mmDCORE2_HMMU2_CS_ROM_TBL_BASE 0x64A0000ull\n#define DCORE2_HMMU2_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_HMMU2_CS_STM_BASE 0x64A1000ull\n#define DCORE2_HMMU2_CS_STM_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_CS_STM_SECTION 0x1000\n#define mmDCORE2_HMMU2_CS_CTI_BASE 0x64A2000ull\n#define DCORE2_HMMU2_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_CS_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU2_CS_ETF_BASE 0x64A3000ull\n#define DCORE2_HMMU2_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_CS_ETF_SECTION 0x1000\n#define mmDCORE2_HMMU2_CS_SPMU_BASE 0x64A4000ull\n#define DCORE2_HMMU2_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_CS_SPMU_SECTION 0x1000\n#define mmDCORE2_HMMU2_BMON_CTI_BASE 0x64A5000ull\n#define DCORE2_HMMU2_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_BMON_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU2_USER_CTI_BASE 0x64A6000ull\n#define DCORE2_HMMU2_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_USER_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU2_BMON_0_BASE 0x64A7000ull\n#define DCORE2_HMMU2_BMON_0_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_BMON_0_SECTION 0x1000\n#define mmDCORE2_HMMU2_BMON_1_BASE 0x64A8000ull\n#define DCORE2_HMMU2_BMON_1_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_BMON_1_SECTION 0x1000\n#define mmDCORE2_HMMU2_BMON_3_BASE 0x64A9000ull\n#define DCORE2_HMMU2_BMON_3_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_BMON_3_SECTION 0x1000\n#define mmDCORE2_HMMU2_BMON_2_BASE 0x64AA000ull\n#define DCORE2_HMMU2_BMON_2_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_BMON_2_SECTION 0x1000\n#define mmDCORE2_HMMU2_BMON_4_BASE 0x64AB000ull\n#define DCORE2_HMMU2_BMON_4_MAX_OFFSET 0x1000\n#define DCORE2_HMMU2_BMON_4_SECTION 0x5000\n#define mmDCORE2_HMMU3_CS_ROM_TBL_BASE 0x64B0000ull\n#define DCORE2_HMMU3_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_HMMU3_CS_STM_BASE 0x64B1000ull\n#define DCORE2_HMMU3_CS_STM_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_CS_STM_SECTION 0x1000\n#define mmDCORE2_HMMU3_CS_CTI_BASE 0x64B2000ull\n#define DCORE2_HMMU3_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_CS_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU3_CS_ETF_BASE 0x64B3000ull\n#define DCORE2_HMMU3_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_CS_ETF_SECTION 0x1000\n#define mmDCORE2_HMMU3_CS_SPMU_BASE 0x64B4000ull\n#define DCORE2_HMMU3_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_CS_SPMU_SECTION 0x1000\n#define mmDCORE2_HMMU3_BMON_CTI_BASE 0x64B5000ull\n#define DCORE2_HMMU3_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_BMON_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU3_USER_CTI_BASE 0x64B6000ull\n#define DCORE2_HMMU3_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_USER_CTI_SECTION 0x1000\n#define mmDCORE2_HMMU3_BMON_0_BASE 0x64B7000ull\n#define DCORE2_HMMU3_BMON_0_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_BMON_0_SECTION 0x1000\n#define mmDCORE2_HMMU3_BMON_1_BASE 0x64B8000ull\n#define DCORE2_HMMU3_BMON_1_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_BMON_1_SECTION 0x1000\n#define mmDCORE2_HMMU3_BMON_3_BASE 0x64B9000ull\n#define DCORE2_HMMU3_BMON_3_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_BMON_3_SECTION 0x1000\n#define mmDCORE2_HMMU3_BMON_2_BASE 0x64BA000ull\n#define DCORE2_HMMU3_BMON_2_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_BMON_2_SECTION 0x1000\n#define mmDCORE2_HMMU3_BMON_4_BASE 0x64BB000ull\n#define DCORE2_HMMU3_BMON_4_MAX_OFFSET 0x1000\n#define DCORE2_HMMU3_BMON_4_SECTION 0x5000\n#define mmDCORE2_MME_CTRL_ROM_TABLE_BASE 0x64C0000ull\n#define DCORE2_MME_CTRL_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_ROM_TABLE_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_STM_BASE 0x64C1000ull\n#define DCORE2_MME_CTRL_STM_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_STM_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_CTI_BASE 0x64C2000ull\n#define DCORE2_MME_CTRL_CTI_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_CTI_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_ETF_BASE 0x64C3000ull\n#define DCORE2_MME_CTRL_ETF_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_ETF_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_SPMU_BASE 0x64C4000ull\n#define DCORE2_MME_CTRL_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_SPMU_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_CTI0_BASE 0x64C5000ull\n#define DCORE2_MME_CTRL_CTI0_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_CTI0_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_CTI1_BASE 0x64C6000ull\n#define DCORE2_MME_CTRL_CTI1_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_CTI1_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_BMON0_BASE 0x64C7000ull\n#define DCORE2_MME_CTRL_BMON0_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_BMON0_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_BMON1_BASE 0x64C8000ull\n#define DCORE2_MME_CTRL_BMON1_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_BMON1_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_BMON2_BASE 0x64C9000ull\n#define DCORE2_MME_CTRL_BMON2_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_BMON2_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_BMON3_BASE 0x64CA000ull\n#define DCORE2_MME_CTRL_BMON3_MAX_OFFSET 0x1000\n#define DCORE2_MME_CTRL_BMON3_SECTION 0x1000\n#define mmDCORE2_MME_CTRL_ARC_RTT_BASE 0x64CB000ull\n#define DCORE2_MME_CTRL_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE2_MME_CTRL_ARC_RTT_SECTION 0x5000\n#define mmDCORE2_MME_SBTE0_ROM_TBL_BASE 0x64D0000ull\n#define DCORE2_MME_SBTE0_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE0_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_MME_SBTE0_STM_BASE 0x64D1000ull\n#define DCORE2_MME_SBTE0_STM_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE0_STM_SECTION 0x1000\n#define mmDCORE2_MME_SBTE0_CTI_BASE 0x64D2000ull\n#define DCORE2_MME_SBTE0_CTI_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE0_CTI_SECTION 0x1000\n#define mmDCORE2_MME_SBTE0_ETF_BASE 0x64D3000ull\n#define DCORE2_MME_SBTE0_ETF_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE0_ETF_SECTION 0x1000\n#define mmDCORE2_MME_SBTE0_SPMU_BASE 0x64D4000ull\n#define DCORE2_MME_SBTE0_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE0_SPMU_SECTION 0x1000\n#define mmDCORE2_MME_SBTE0_CTI0_BASE 0x64D5000ull\n#define DCORE2_MME_SBTE0_CTI0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE0_CTI0_SECTION 0x1000\n#define mmDCORE2_MME_SBTE0_CTI1_BASE 0x64D6000ull\n#define DCORE2_MME_SBTE0_CTI1_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE0_CTI1_SECTION 0x1000\n#define mmDCORE2_MME_SBTE0_BMON0_BASE 0x64D7000ull\n#define DCORE2_MME_SBTE0_BMON0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE0_BMON0_SECTION 0x1000\n#define mmDCORE2_MME_SBTE1_ROM_TBL_BASE 0x64D8000ull\n#define DCORE2_MME_SBTE1_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE1_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_MME_SBTE1_STM_BASE 0x64D9000ull\n#define DCORE2_MME_SBTE1_STM_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE1_STM_SECTION 0x1000\n#define mmDCORE2_MME_SBTE1_CTI_BASE 0x64DA000ull\n#define DCORE2_MME_SBTE1_CTI_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE1_CTI_SECTION 0x1000\n#define mmDCORE2_MME_SBTE1_ETF_BASE 0x64DB000ull\n#define DCORE2_MME_SBTE1_ETF_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE1_ETF_SECTION 0x1000\n#define mmDCORE2_MME_SBTE1_SPMU_BASE 0x64DC000ull\n#define DCORE2_MME_SBTE1_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE1_SPMU_SECTION 0x1000\n#define mmDCORE2_MME_SBTE1_CTI0_BASE 0x64DD000ull\n#define DCORE2_MME_SBTE1_CTI0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE1_CTI0_SECTION 0x1000\n#define mmDCORE2_MME_SBTE1_CTI1_BASE 0x64DE000ull\n#define DCORE2_MME_SBTE1_CTI1_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE1_CTI1_SECTION 0x1000\n#define mmDCORE2_MME_SBTE1_BMON0_BASE 0x64DF000ull\n#define DCORE2_MME_SBTE1_BMON0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE1_BMON0_SECTION 0x1000\n#define mmDCORE2_MME_SBTE2_ROM_TBL_BASE 0x64E0000ull\n#define DCORE2_MME_SBTE2_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE2_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_MME_SBTE2_STM_BASE 0x64E1000ull\n#define DCORE2_MME_SBTE2_STM_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE2_STM_SECTION 0x1000\n#define mmDCORE2_MME_SBTE2_CTI_BASE 0x64E2000ull\n#define DCORE2_MME_SBTE2_CTI_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE2_CTI_SECTION 0x1000\n#define mmDCORE2_MME_SBTE2_ETF_BASE 0x64E3000ull\n#define DCORE2_MME_SBTE2_ETF_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE2_ETF_SECTION 0x1000\n#define mmDCORE2_MME_SBTE2_SPMU_BASE 0x64E4000ull\n#define DCORE2_MME_SBTE2_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE2_SPMU_SECTION 0x1000\n#define mmDCORE2_MME_SBTE2_CTI0_BASE 0x64E5000ull\n#define DCORE2_MME_SBTE2_CTI0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE2_CTI0_SECTION 0x1000\n#define mmDCORE2_MME_SBTE2_CTI1_BASE 0x64E6000ull\n#define DCORE2_MME_SBTE2_CTI1_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE2_CTI1_SECTION 0x1000\n#define mmDCORE2_MME_SBTE2_BMON0_BASE 0x64E7000ull\n#define DCORE2_MME_SBTE2_BMON0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE2_BMON0_SECTION 0x1000\n#define mmDCORE2_MME_SBTE3_ROM_TBL_BASE 0x64E8000ull\n#define DCORE2_MME_SBTE3_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE3_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_MME_SBTE3_STM_BASE 0x64E9000ull\n#define DCORE2_MME_SBTE3_STM_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE3_STM_SECTION 0x1000\n#define mmDCORE2_MME_SBTE3_CTI_BASE 0x64EA000ull\n#define DCORE2_MME_SBTE3_CTI_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE3_CTI_SECTION 0x1000\n#define mmDCORE2_MME_SBTE3_ETF_BASE 0x64EB000ull\n#define DCORE2_MME_SBTE3_ETF_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE3_ETF_SECTION 0x1000\n#define mmDCORE2_MME_SBTE3_SPMU_BASE 0x64EC000ull\n#define DCORE2_MME_SBTE3_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE3_SPMU_SECTION 0x1000\n#define mmDCORE2_MME_SBTE3_CTI0_BASE 0x64ED000ull\n#define DCORE2_MME_SBTE3_CTI0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE3_CTI0_SECTION 0x1000\n#define mmDCORE2_MME_SBTE3_CTI1_BASE 0x64EE000ull\n#define DCORE2_MME_SBTE3_CTI1_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE3_CTI1_SECTION 0x1000\n#define mmDCORE2_MME_SBTE3_BMON0_BASE 0x64EF000ull\n#define DCORE2_MME_SBTE3_BMON0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE3_BMON0_SECTION 0x1000\n#define mmDCORE2_MME_SBTE4_ROM_TBL_BASE 0x64F0000ull\n#define DCORE2_MME_SBTE4_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE4_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_MME_SBTE4_STM_BASE 0x64F1000ull\n#define DCORE2_MME_SBTE4_STM_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE4_STM_SECTION 0x1000\n#define mmDCORE2_MME_SBTE4_CTI_BASE 0x64F2000ull\n#define DCORE2_MME_SBTE4_CTI_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE4_CTI_SECTION 0x1000\n#define mmDCORE2_MME_SBTE4_ETF_BASE 0x64F3000ull\n#define DCORE2_MME_SBTE4_ETF_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE4_ETF_SECTION 0x1000\n#define mmDCORE2_MME_SBTE4_SPMU_BASE 0x64F4000ull\n#define DCORE2_MME_SBTE4_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE4_SPMU_SECTION 0x1000\n#define mmDCORE2_MME_SBTE4_CTI0_BASE 0x64F5000ull\n#define DCORE2_MME_SBTE4_CTI0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE4_CTI0_SECTION 0x1000\n#define mmDCORE2_MME_SBTE4_CTI1_BASE 0x64F6000ull\n#define DCORE2_MME_SBTE4_CTI1_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE4_CTI1_SECTION 0x1000\n#define mmDCORE2_MME_SBTE4_BMON0_BASE 0x64F7000ull\n#define DCORE2_MME_SBTE4_BMON0_MAX_OFFSET 0x1000\n#define DCORE2_MME_SBTE4_BMON0_SECTION 0x9000\n#define mmDCORE2_MME_ACC_CS_ROM_TBL_BASE 0x6500000ull\n#define DCORE2_MME_ACC_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_MME_ACC_STM_BASE 0x6501000ull\n#define DCORE2_MME_ACC_STM_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_STM_SECTION 0x1000\n#define mmDCORE2_MME_ACC_CTI_BASE 0x6502000ull\n#define DCORE2_MME_ACC_CTI_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_CTI_SECTION 0x1000\n#define mmDCORE2_MME_ACC_ETF_BASE 0x6503000ull\n#define DCORE2_MME_ACC_ETF_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_ETF_SECTION 0x1000\n#define mmDCORE2_MME_ACC_SPMU_BASE 0x6504000ull\n#define DCORE2_MME_ACC_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_SPMU_SECTION 0x1000\n#define mmDCORE2_MME_ACC_CTI0_BASE 0x6505000ull\n#define DCORE2_MME_ACC_CTI0_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_CTI0_SECTION 0x1000\n#define mmDCORE2_MME_ACC_CTI1_BASE 0x6506000ull\n#define DCORE2_MME_ACC_CTI1_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_CTI1_SECTION 0x1000\n#define mmDCORE2_MME_ACC_BMON0_BASE 0x6507000ull\n#define DCORE2_MME_ACC_BMON0_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_BMON0_SECTION 0x1000\n#define mmDCORE2_MME_ACC_BMON1_BASE 0x6508000ull\n#define DCORE2_MME_ACC_BMON1_MAX_OFFSET 0x1000\n#define DCORE2_MME_ACC_BMON1_SECTION 0x8000\n#define mmDCORE2_SM_CS_DBG_ROM_TBL_BASE 0x6510000ull\n#define DCORE2_SM_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_SM_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_SM_STM_BASE 0x6511000ull\n#define DCORE2_SM_STM_MAX_OFFSET 0x1000\n#define DCORE2_SM_STM_SECTION 0x1000\n#define mmDCORE2_SM_CTI_BASE 0x6512000ull\n#define DCORE2_SM_CTI_MAX_OFFSET 0x1000\n#define DCORE2_SM_CTI_SECTION 0x1000\n#define mmDCORE2_SM_ETF_BASE 0x6513000ull\n#define DCORE2_SM_ETF_MAX_OFFSET 0x1000\n#define DCORE2_SM_ETF_SECTION 0x1000\n#define mmDCORE2_SM_SPMU_BASE 0x6514000ull\n#define DCORE2_SM_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_SM_SPMU_SECTION 0x1000\n#define mmDCORE2_SM_BMON_CTI_BASE 0x6515000ull\n#define DCORE2_SM_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE2_SM_BMON_CTI_SECTION 0x1000\n#define mmDCORE2_SM_USER_CTI_BASE 0x6516000ull\n#define DCORE2_SM_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE2_SM_USER_CTI_SECTION 0x1000\n#define mmDCORE2_SM_BMON_BASE 0x6517000ull\n#define DCORE2_SM_BMON_MAX_OFFSET 0x1000\n#define DCORE2_SM_BMON_SECTION 0x1000\n#define mmDCORE2_SM_BMON1_BASE 0x6518000ull\n#define DCORE2_SM_BMON1_MAX_OFFSET 0x1000\n#define DCORE2_SM_BMON1_SECTION 0x18000\n#define mmDCORE2_XFT_FUNNEL_BASE 0x6530000ull\n#define DCORE2_XFT_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_XFT_FUNNEL_SECTION 0x8000\n#define mmDCORE2_TFT0_FUNNEL_BASE 0x6538000ull\n#define DCORE2_TFT0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_TFT0_FUNNEL_SECTION 0x1000\n#define mmDCORE2_TFT1_FUNNEL_BASE 0x6539000ull\n#define DCORE2_TFT1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_TFT1_FUNNEL_SECTION 0x1000\n#define mmDCORE2_TFT2_FUNNEL_BASE 0x653A000ull\n#define DCORE2_TFT2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_TFT2_FUNNEL_SECTION 0x7000\n#define mmDCORE2_RTR0_FUNNEL_BASE 0x6541000ull\n#define DCORE2_RTR0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_RTR0_FUNNEL_SECTION 0x8000\n#define mmDCORE2_RTR1_FUNNEL_BASE 0x6549000ull\n#define DCORE2_RTR1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_RTR1_FUNNEL_SECTION 0x8000\n#define mmDCORE2_RTR2_FUNNEL_BASE 0x6551000ull\n#define DCORE2_RTR2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_RTR2_FUNNEL_SECTION 0x8000\n#define mmDCORE2_RTR3_FUNNEL_BASE 0x6559000ull\n#define DCORE2_RTR3_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_RTR3_FUNNEL_SECTION 0x8000\n#define mmDCORE2_RTR4_FUNNEL_BASE 0x6561000ull\n#define DCORE2_RTR4_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_RTR4_FUNNEL_SECTION 0x4000\n#define mmDCORE2_MIF0_FUNNEL_BASE 0x6565000ull\n#define DCORE2_MIF0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_MIF0_FUNNEL_SECTION 0x4000\n#define mmDCORE2_RTR5_FUNNEL_BASE 0x6569000ull\n#define DCORE2_RTR5_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_RTR5_FUNNEL_SECTION 0x4000\n#define mmDCORE2_MIF1_FUNNEL_BASE 0x656D000ull\n#define DCORE2_MIF1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_MIF1_FUNNEL_SECTION 0x4000\n#define mmDCORE2_RTR6_FUNNEL_BASE 0x6571000ull\n#define DCORE2_RTR6_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_RTR6_FUNNEL_SECTION 0x4000\n#define mmDCORE2_MIF2_FUNNEL_BASE 0x6575000ull\n#define DCORE2_MIF2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_MIF2_FUNNEL_SECTION 0x4000\n#define mmDCORE2_RTR7_FUNNEL_BASE 0x6579000ull\n#define DCORE2_RTR7_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_RTR7_FUNNEL_SECTION 0x4000\n#define mmDCORE2_MIF3_FUNNEL_BASE 0x657D000ull\n#define DCORE2_MIF3_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_MIF3_FUNNEL_SECTION 0x43000\n#define mmDCORE2_EDMA0_CS_ROM_TBL_BASE 0x65C0000ull\n#define DCORE2_EDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_EDMA0_CS_STM_BASE 0x65C1000ull\n#define DCORE2_EDMA0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_CS_STM_SECTION 0x1000\n#define mmDCORE2_EDMA0_CS_CTI_BASE 0x65C2000ull\n#define DCORE2_EDMA0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_CS_CTI_SECTION 0x1000\n#define mmDCORE2_EDMA0_CS_ETF_BASE 0x65C3000ull\n#define DCORE2_EDMA0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_CS_ETF_SECTION 0x1000\n#define mmDCORE2_EDMA0_CS_SPMU_BASE 0x65C4000ull\n#define DCORE2_EDMA0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_CS_SPMU_SECTION 0x1000\n#define mmDCORE2_EDMA0_BMON_CTI_BASE 0x65C5000ull\n#define DCORE2_EDMA0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_BMON_CTI_SECTION 0x1000\n#define mmDCORE2_EDMA0_USER_CTI_BASE 0x65C6000ull\n#define DCORE2_EDMA0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_USER_CTI_SECTION 0x1000\n#define mmDCORE2_EDMA0_BMON_0_BASE 0x65C7000ull\n#define DCORE2_EDMA0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_BMON_0_SECTION 0x1000\n#define mmDCORE2_EDMA0_BMON_1_BASE 0x65C8000ull\n#define DCORE2_EDMA0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE2_EDMA0_BMON_1_SECTION 0x1000\n#define mmDCORE2_EDMA0_QM_ARC_RTT_BASE 0x65C9000ull\n#define DCORE2_EDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE2_EDMA0_QM_ARC_RTT_SECTION 0x7000\n#define mmDCORE2_EDMA1_CS_ROM_TBL_BASE 0x65D0000ull\n#define DCORE2_EDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_EDMA1_CS_STM_BASE 0x65D1000ull\n#define DCORE2_EDMA1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_CS_STM_SECTION 0x1000\n#define mmDCORE2_EDMA1_CS_CTI_BASE 0x65D2000ull\n#define DCORE2_EDMA1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_CS_CTI_SECTION 0x1000\n#define mmDCORE2_EDMA1_CS_ETF_BASE 0x65D3000ull\n#define DCORE2_EDMA1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_CS_ETF_SECTION 0x1000\n#define mmDCORE2_EDMA1_CS_SPMU_BASE 0x65D4000ull\n#define DCORE2_EDMA1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_CS_SPMU_SECTION 0x1000\n#define mmDCORE2_EDMA1_BMON_CTI_BASE 0x65D5000ull\n#define DCORE2_EDMA1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_BMON_CTI_SECTION 0x1000\n#define mmDCORE2_EDMA1_USER_CTI_BASE 0x65D6000ull\n#define DCORE2_EDMA1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_USER_CTI_SECTION 0x1000\n#define mmDCORE2_EDMA1_BMON_0_BASE 0x65D7000ull\n#define DCORE2_EDMA1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_BMON_0_SECTION 0x1000\n#define mmDCORE2_EDMA1_BMON_1_BASE 0x65D8000ull\n#define DCORE2_EDMA1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE2_EDMA1_BMON_1_SECTION 0x1000\n#define mmDCORE2_EDMA1_QM_ARC_RTT_BASE 0x65D9000ull\n#define DCORE2_EDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE2_EDMA1_QM_ARC_RTT_SECTION 0x7000\n#define mmDCORE2_VDEC0_CS_ROM_TBL_BASE 0x65E0000ull\n#define DCORE2_VDEC0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_VDEC0_CS_STM_BASE 0x65E1000ull\n#define DCORE2_VDEC0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_CS_STM_SECTION 0x1000\n#define mmDCORE2_VDEC0_CS_CTI_BASE 0x65E2000ull\n#define DCORE2_VDEC0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_CS_CTI_SECTION 0x1000\n#define mmDCORE2_VDEC0_CS_ETF_BASE 0x65E3000ull\n#define DCORE2_VDEC0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_CS_ETF_SECTION 0x1000\n#define mmDCORE2_VDEC0_CS_SPMU_BASE 0x65E4000ull\n#define DCORE2_VDEC0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_CS_SPMU_SECTION 0x1000\n#define mmDCORE2_VDEC0_BMON_CTI_BASE 0x65E5000ull\n#define DCORE2_VDEC0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_BMON_CTI_SECTION 0x1000\n#define mmDCORE2_VDEC0_USER_CTI_BASE 0x65E6000ull\n#define DCORE2_VDEC0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_USER_CTI_SECTION 0x1000\n#define mmDCORE2_VDEC0_BMON_0_BASE 0x65E7000ull\n#define DCORE2_VDEC0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_BMON_0_SECTION 0x1000\n#define mmDCORE2_VDEC0_BMON_1_BASE 0x65E8000ull\n#define DCORE2_VDEC0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_BMON_1_SECTION 0x1000\n#define mmDCORE2_VDEC0_BMON_2_BASE 0x65E9000ull\n#define DCORE2_VDEC0_BMON_2_MAX_OFFSET 0x1000\n#define DCORE2_VDEC0_BMON_2_SECTION 0x7000\n#define mmDCORE2_VDEC1_CS_ROM_TBL_BASE 0x65F0000ull\n#define DCORE2_VDEC1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE2_VDEC1_CS_STM_BASE 0x65F1000ull\n#define DCORE2_VDEC1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_CS_STM_SECTION 0x1000\n#define mmDCORE2_VDEC1_CS_CTI_BASE 0x65F2000ull\n#define DCORE2_VDEC1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_CS_CTI_SECTION 0x1000\n#define mmDCORE2_VDEC1_CS_ETF_BASE 0x65F3000ull\n#define DCORE2_VDEC1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_CS_ETF_SECTION 0x1000\n#define mmDCORE2_VDEC1_CS_SPMU_BASE 0x65F4000ull\n#define DCORE2_VDEC1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_CS_SPMU_SECTION 0x1000\n#define mmDCORE2_VDEC1_BMON_CTI_BASE 0x65F5000ull\n#define DCORE2_VDEC1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_BMON_CTI_SECTION 0x1000\n#define mmDCORE2_VDEC1_USER_CTI_BASE 0x65F6000ull\n#define DCORE2_VDEC1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_USER_CTI_SECTION 0x1000\n#define mmDCORE2_VDEC1_BMON_0_BASE 0x65F7000ull\n#define DCORE2_VDEC1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_BMON_0_SECTION 0x1000\n#define mmDCORE2_VDEC1_BMON_1_BASE 0x65F8000ull\n#define DCORE2_VDEC1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_BMON_1_SECTION 0x1000\n#define mmDCORE2_VDEC1_BMON_2_BASE 0x65F9000ull\n#define DCORE2_VDEC1_BMON_2_MAX_OFFSET 0x1000\n#define DCORE2_VDEC1_BMON_2_SECTION 0x7000\n#define mmDCORE3_ROM_TABLE_L_BASE 0x6600000ull\n#define DCORE3_ROM_TABLE_L_MAX_OFFSET 0x1000\n#define DCORE3_ROM_TABLE_L_SECTION 0x80000\n#define mmDCORE3_HMMU0_CS_ROM_TBL_BASE 0x6680000ull\n#define DCORE3_HMMU0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_HMMU0_CS_STM_BASE 0x6681000ull\n#define DCORE3_HMMU0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_CS_STM_SECTION 0x1000\n#define mmDCORE3_HMMU0_CS_CTI_BASE 0x6682000ull\n#define DCORE3_HMMU0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_CS_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU0_CS_ETF_BASE 0x6683000ull\n#define DCORE3_HMMU0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_CS_ETF_SECTION 0x1000\n#define mmDCORE3_HMMU0_CS_SPMU_BASE 0x6684000ull\n#define DCORE3_HMMU0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_CS_SPMU_SECTION 0x1000\n#define mmDCORE3_HMMU0_BMON_CTI_BASE 0x6685000ull\n#define DCORE3_HMMU0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_BMON_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU0_USER_CTI_BASE 0x6686000ull\n#define DCORE3_HMMU0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_USER_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU0_BMON_0_BASE 0x6687000ull\n#define DCORE3_HMMU0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_BMON_0_SECTION 0x1000\n#define mmDCORE3_HMMU0_BMON_1_BASE 0x6688000ull\n#define DCORE3_HMMU0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_BMON_1_SECTION 0x1000\n#define mmDCORE3_HMMU0_BMON_3_BASE 0x6689000ull\n#define DCORE3_HMMU0_BMON_3_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_BMON_3_SECTION 0x1000\n#define mmDCORE3_HMMU0_BMON_2_BASE 0x668A000ull\n#define DCORE3_HMMU0_BMON_2_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_BMON_2_SECTION 0x1000\n#define mmDCORE3_HMMU0_BMON_4_BASE 0x668B000ull\n#define DCORE3_HMMU0_BMON_4_MAX_OFFSET 0x1000\n#define DCORE3_HMMU0_BMON_4_SECTION 0x5000\n#define mmDCORE3_HMMU1_CS_ROM_TBL_BASE 0x6690000ull\n#define DCORE3_HMMU1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_HMMU1_CS_STM_BASE 0x6691000ull\n#define DCORE3_HMMU1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_CS_STM_SECTION 0x1000\n#define mmDCORE3_HMMU1_CS_CTI_BASE 0x6692000ull\n#define DCORE3_HMMU1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_CS_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU1_CS_ETF_BASE 0x6693000ull\n#define DCORE3_HMMU1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_CS_ETF_SECTION 0x1000\n#define mmDCORE3_HMMU1_CS_SPMU_BASE 0x6694000ull\n#define DCORE3_HMMU1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_CS_SPMU_SECTION 0x1000\n#define mmDCORE3_HMMU1_BMON_CTI_BASE 0x6695000ull\n#define DCORE3_HMMU1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_BMON_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU1_USER_CTI_BASE 0x6696000ull\n#define DCORE3_HMMU1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_USER_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU1_BMON_0_BASE 0x6697000ull\n#define DCORE3_HMMU1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_BMON_0_SECTION 0x1000\n#define mmDCORE3_HMMU1_BMON_1_BASE 0x6698000ull\n#define DCORE3_HMMU1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_BMON_1_SECTION 0x1000\n#define mmDCORE3_HMMU1_BMON_3_BASE 0x6699000ull\n#define DCORE3_HMMU1_BMON_3_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_BMON_3_SECTION 0x1000\n#define mmDCORE3_HMMU1_BMON_2_BASE 0x669A000ull\n#define DCORE3_HMMU1_BMON_2_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_BMON_2_SECTION 0x1000\n#define mmDCORE3_HMMU1_BMON_4_BASE 0x669B000ull\n#define DCORE3_HMMU1_BMON_4_MAX_OFFSET 0x1000\n#define DCORE3_HMMU1_BMON_4_SECTION 0x5000\n#define mmDCORE3_HMMU2_CS_ROM_TBL_BASE 0x66A0000ull\n#define DCORE3_HMMU2_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_HMMU2_CS_STM_BASE 0x66A1000ull\n#define DCORE3_HMMU2_CS_STM_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_CS_STM_SECTION 0x1000\n#define mmDCORE3_HMMU2_CS_CTI_BASE 0x66A2000ull\n#define DCORE3_HMMU2_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_CS_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU2_CS_ETF_BASE 0x66A3000ull\n#define DCORE3_HMMU2_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_CS_ETF_SECTION 0x1000\n#define mmDCORE3_HMMU2_CS_SPMU_BASE 0x66A4000ull\n#define DCORE3_HMMU2_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_CS_SPMU_SECTION 0x1000\n#define mmDCORE3_HMMU2_BMON_CTI_BASE 0x66A5000ull\n#define DCORE3_HMMU2_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_BMON_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU2_USER_CTI_BASE 0x66A6000ull\n#define DCORE3_HMMU2_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_USER_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU2_BMON_0_BASE 0x66A7000ull\n#define DCORE3_HMMU2_BMON_0_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_BMON_0_SECTION 0x1000\n#define mmDCORE3_HMMU2_BMON_1_BASE 0x66A8000ull\n#define DCORE3_HMMU2_BMON_1_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_BMON_1_SECTION 0x1000\n#define mmDCORE3_HMMU2_BMON_3_BASE 0x66A9000ull\n#define DCORE3_HMMU2_BMON_3_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_BMON_3_SECTION 0x1000\n#define mmDCORE3_HMMU2_BMON_2_BASE 0x66AA000ull\n#define DCORE3_HMMU2_BMON_2_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_BMON_2_SECTION 0x1000\n#define mmDCORE3_HMMU2_BMON_4_BASE 0x66AB000ull\n#define DCORE3_HMMU2_BMON_4_MAX_OFFSET 0x1000\n#define DCORE3_HMMU2_BMON_4_SECTION 0x5000\n#define mmDCORE3_HMMU3_CS_ROM_TBL_BASE 0x66B0000ull\n#define DCORE3_HMMU3_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_HMMU3_CS_STM_BASE 0x66B1000ull\n#define DCORE3_HMMU3_CS_STM_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_CS_STM_SECTION 0x1000\n#define mmDCORE3_HMMU3_CS_CTI_BASE 0x66B2000ull\n#define DCORE3_HMMU3_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_CS_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU3_CS_ETF_BASE 0x66B3000ull\n#define DCORE3_HMMU3_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_CS_ETF_SECTION 0x1000\n#define mmDCORE3_HMMU3_CS_SPMU_BASE 0x66B4000ull\n#define DCORE3_HMMU3_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_CS_SPMU_SECTION 0x1000\n#define mmDCORE3_HMMU3_BMON_CTI_BASE 0x66B5000ull\n#define DCORE3_HMMU3_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_BMON_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU3_USER_CTI_BASE 0x66B6000ull\n#define DCORE3_HMMU3_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_USER_CTI_SECTION 0x1000\n#define mmDCORE3_HMMU3_BMON_0_BASE 0x66B7000ull\n#define DCORE3_HMMU3_BMON_0_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_BMON_0_SECTION 0x1000\n#define mmDCORE3_HMMU3_BMON_1_BASE 0x66B8000ull\n#define DCORE3_HMMU3_BMON_1_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_BMON_1_SECTION 0x1000\n#define mmDCORE3_HMMU3_BMON_3_BASE 0x66B9000ull\n#define DCORE3_HMMU3_BMON_3_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_BMON_3_SECTION 0x1000\n#define mmDCORE3_HMMU3_BMON_2_BASE 0x66BA000ull\n#define DCORE3_HMMU3_BMON_2_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_BMON_2_SECTION 0x1000\n#define mmDCORE3_HMMU3_BMON_4_BASE 0x66BB000ull\n#define DCORE3_HMMU3_BMON_4_MAX_OFFSET 0x1000\n#define DCORE3_HMMU3_BMON_4_SECTION 0x5000\n#define mmDCORE3_MME_CTRL_ROM_TABLE_BASE 0x66C0000ull\n#define DCORE3_MME_CTRL_ROM_TABLE_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_ROM_TABLE_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_STM_BASE 0x66C1000ull\n#define DCORE3_MME_CTRL_STM_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_STM_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_CTI_BASE 0x66C2000ull\n#define DCORE3_MME_CTRL_CTI_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_CTI_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_ETF_BASE 0x66C3000ull\n#define DCORE3_MME_CTRL_ETF_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_ETF_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_SPMU_BASE 0x66C4000ull\n#define DCORE3_MME_CTRL_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_SPMU_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_CTI0_BASE 0x66C5000ull\n#define DCORE3_MME_CTRL_CTI0_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_CTI0_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_CTI1_BASE 0x66C6000ull\n#define DCORE3_MME_CTRL_CTI1_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_CTI1_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_BMON0_BASE 0x66C7000ull\n#define DCORE3_MME_CTRL_BMON0_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_BMON0_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_BMON1_BASE 0x66C8000ull\n#define DCORE3_MME_CTRL_BMON1_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_BMON1_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_BMON2_BASE 0x66C9000ull\n#define DCORE3_MME_CTRL_BMON2_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_BMON2_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_BMON3_BASE 0x66CA000ull\n#define DCORE3_MME_CTRL_BMON3_MAX_OFFSET 0x1000\n#define DCORE3_MME_CTRL_BMON3_SECTION 0x1000\n#define mmDCORE3_MME_CTRL_ARC_RTT_BASE 0x66CB000ull\n#define DCORE3_MME_CTRL_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE3_MME_CTRL_ARC_RTT_SECTION 0x5000\n#define mmDCORE3_MME_SBTE0_ROM_TBL_BASE 0x66D0000ull\n#define DCORE3_MME_SBTE0_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE0_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_MME_SBTE0_STM_BASE 0x66D1000ull\n#define DCORE3_MME_SBTE0_STM_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE0_STM_SECTION 0x1000\n#define mmDCORE3_MME_SBTE0_CTI_BASE 0x66D2000ull\n#define DCORE3_MME_SBTE0_CTI_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE0_CTI_SECTION 0x1000\n#define mmDCORE3_MME_SBTE0_ETF_BASE 0x66D3000ull\n#define DCORE3_MME_SBTE0_ETF_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE0_ETF_SECTION 0x1000\n#define mmDCORE3_MME_SBTE0_SPMU_BASE 0x66D4000ull\n#define DCORE3_MME_SBTE0_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE0_SPMU_SECTION 0x1000\n#define mmDCORE3_MME_SBTE0_CTI0_BASE 0x66D5000ull\n#define DCORE3_MME_SBTE0_CTI0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE0_CTI0_SECTION 0x1000\n#define mmDCORE3_MME_SBTE0_CTI1_BASE 0x66D6000ull\n#define DCORE3_MME_SBTE0_CTI1_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE0_CTI1_SECTION 0x1000\n#define mmDCORE3_MME_SBTE0_BMON0_BASE 0x66D7000ull\n#define DCORE3_MME_SBTE0_BMON0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE0_BMON0_SECTION 0x1000\n#define mmDCORE3_MME_SBTE1_ROM_TBL_BASE 0x66D8000ull\n#define DCORE3_MME_SBTE1_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE1_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_MME_SBTE1_STM_BASE 0x66D9000ull\n#define DCORE3_MME_SBTE1_STM_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE1_STM_SECTION 0x1000\n#define mmDCORE3_MME_SBTE1_CTI_BASE 0x66DA000ull\n#define DCORE3_MME_SBTE1_CTI_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE1_CTI_SECTION 0x1000\n#define mmDCORE3_MME_SBTE1_ETF_BASE 0x66DB000ull\n#define DCORE3_MME_SBTE1_ETF_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE1_ETF_SECTION 0x1000\n#define mmDCORE3_MME_SBTE1_SPMU_BASE 0x66DC000ull\n#define DCORE3_MME_SBTE1_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE1_SPMU_SECTION 0x1000\n#define mmDCORE3_MME_SBTE1_CTI0_BASE 0x66DD000ull\n#define DCORE3_MME_SBTE1_CTI0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE1_CTI0_SECTION 0x1000\n#define mmDCORE3_MME_SBTE1_CTI1_BASE 0x66DE000ull\n#define DCORE3_MME_SBTE1_CTI1_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE1_CTI1_SECTION 0x1000\n#define mmDCORE3_MME_SBTE1_BMON0_BASE 0x66DF000ull\n#define DCORE3_MME_SBTE1_BMON0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE1_BMON0_SECTION 0x1000\n#define mmDCORE3_MME_SBTE2_ROM_TBL_BASE 0x66E0000ull\n#define DCORE3_MME_SBTE2_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE2_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_MME_SBTE2_STM_BASE 0x66E1000ull\n#define DCORE3_MME_SBTE2_STM_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE2_STM_SECTION 0x1000\n#define mmDCORE3_MME_SBTE2_CTI_BASE 0x66E2000ull\n#define DCORE3_MME_SBTE2_CTI_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE2_CTI_SECTION 0x1000\n#define mmDCORE3_MME_SBTE2_ETF_BASE 0x66E3000ull\n#define DCORE3_MME_SBTE2_ETF_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE2_ETF_SECTION 0x1000\n#define mmDCORE3_MME_SBTE2_SPMU_BASE 0x66E4000ull\n#define DCORE3_MME_SBTE2_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE2_SPMU_SECTION 0x1000\n#define mmDCORE3_MME_SBTE2_CTI0_BASE 0x66E5000ull\n#define DCORE3_MME_SBTE2_CTI0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE2_CTI0_SECTION 0x1000\n#define mmDCORE3_MME_SBTE2_CTI1_BASE 0x66E6000ull\n#define DCORE3_MME_SBTE2_CTI1_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE2_CTI1_SECTION 0x1000\n#define mmDCORE3_MME_SBTE2_BMON0_BASE 0x66E7000ull\n#define DCORE3_MME_SBTE2_BMON0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE2_BMON0_SECTION 0x1000\n#define mmDCORE3_MME_SBTE3_ROM_TBL_BASE 0x66E8000ull\n#define DCORE3_MME_SBTE3_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE3_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_MME_SBTE3_STM_BASE 0x66E9000ull\n#define DCORE3_MME_SBTE3_STM_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE3_STM_SECTION 0x1000\n#define mmDCORE3_MME_SBTE3_CTI_BASE 0x66EA000ull\n#define DCORE3_MME_SBTE3_CTI_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE3_CTI_SECTION 0x1000\n#define mmDCORE3_MME_SBTE3_ETF_BASE 0x66EB000ull\n#define DCORE3_MME_SBTE3_ETF_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE3_ETF_SECTION 0x1000\n#define mmDCORE3_MME_SBTE3_SPMU_BASE 0x66EC000ull\n#define DCORE3_MME_SBTE3_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE3_SPMU_SECTION 0x1000\n#define mmDCORE3_MME_SBTE3_CTI0_BASE 0x66ED000ull\n#define DCORE3_MME_SBTE3_CTI0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE3_CTI0_SECTION 0x1000\n#define mmDCORE3_MME_SBTE3_CTI1_BASE 0x66EE000ull\n#define DCORE3_MME_SBTE3_CTI1_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE3_CTI1_SECTION 0x1000\n#define mmDCORE3_MME_SBTE3_BMON0_BASE 0x66EF000ull\n#define DCORE3_MME_SBTE3_BMON0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE3_BMON0_SECTION 0x1000\n#define mmDCORE3_MME_SBTE4_ROM_TBL_BASE 0x66F0000ull\n#define DCORE3_MME_SBTE4_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE4_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_MME_SBTE4_STM_BASE 0x66F1000ull\n#define DCORE3_MME_SBTE4_STM_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE4_STM_SECTION 0x1000\n#define mmDCORE3_MME_SBTE4_CTI_BASE 0x66F2000ull\n#define DCORE3_MME_SBTE4_CTI_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE4_CTI_SECTION 0x1000\n#define mmDCORE3_MME_SBTE4_ETF_BASE 0x66F3000ull\n#define DCORE3_MME_SBTE4_ETF_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE4_ETF_SECTION 0x1000\n#define mmDCORE3_MME_SBTE4_SPMU_BASE 0x66F4000ull\n#define DCORE3_MME_SBTE4_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE4_SPMU_SECTION 0x1000\n#define mmDCORE3_MME_SBTE4_CTI0_BASE 0x66F5000ull\n#define DCORE3_MME_SBTE4_CTI0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE4_CTI0_SECTION 0x1000\n#define mmDCORE3_MME_SBTE4_CTI1_BASE 0x66F6000ull\n#define DCORE3_MME_SBTE4_CTI1_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE4_CTI1_SECTION 0x1000\n#define mmDCORE3_MME_SBTE4_BMON0_BASE 0x66F7000ull\n#define DCORE3_MME_SBTE4_BMON0_MAX_OFFSET 0x1000\n#define DCORE3_MME_SBTE4_BMON0_SECTION 0x9000\n#define mmDCORE3_MME_ACC_CS_ROM_TBL_BASE 0x6700000ull\n#define DCORE3_MME_ACC_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_MME_ACC_STM_BASE 0x6701000ull\n#define DCORE3_MME_ACC_STM_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_STM_SECTION 0x1000\n#define mmDCORE3_MME_ACC_CTI_BASE 0x6702000ull\n#define DCORE3_MME_ACC_CTI_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_CTI_SECTION 0x1000\n#define mmDCORE3_MME_ACC_ETF_BASE 0x6703000ull\n#define DCORE3_MME_ACC_ETF_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_ETF_SECTION 0x1000\n#define mmDCORE3_MME_ACC_SPMU_BASE 0x6704000ull\n#define DCORE3_MME_ACC_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_SPMU_SECTION 0x1000\n#define mmDCORE3_MME_ACC_CTI0_BASE 0x6705000ull\n#define DCORE3_MME_ACC_CTI0_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_CTI0_SECTION 0x1000\n#define mmDCORE3_MME_ACC_CTI1_BASE 0x6706000ull\n#define DCORE3_MME_ACC_CTI1_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_CTI1_SECTION 0x1000\n#define mmDCORE3_MME_ACC_BMON0_BASE 0x6707000ull\n#define DCORE3_MME_ACC_BMON0_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_BMON0_SECTION 0x1000\n#define mmDCORE3_MME_ACC_BMON1_BASE 0x6708000ull\n#define DCORE3_MME_ACC_BMON1_MAX_OFFSET 0x1000\n#define DCORE3_MME_ACC_BMON1_SECTION 0x8000\n#define mmDCORE3_SM_CS_DBG_ROM_TBL_BASE 0x6710000ull\n#define DCORE3_SM_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_SM_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_SM_STM_BASE 0x6711000ull\n#define DCORE3_SM_STM_MAX_OFFSET 0x1000\n#define DCORE3_SM_STM_SECTION 0x1000\n#define mmDCORE3_SM_CTI_BASE 0x6712000ull\n#define DCORE3_SM_CTI_MAX_OFFSET 0x1000\n#define DCORE3_SM_CTI_SECTION 0x1000\n#define mmDCORE3_SM_ETF_BASE 0x6713000ull\n#define DCORE3_SM_ETF_MAX_OFFSET 0x1000\n#define DCORE3_SM_ETF_SECTION 0x1000\n#define mmDCORE3_SM_SPMU_BASE 0x6714000ull\n#define DCORE3_SM_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_SM_SPMU_SECTION 0x1000\n#define mmDCORE3_SM_BMON_CTI_BASE 0x6715000ull\n#define DCORE3_SM_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE3_SM_BMON_CTI_SECTION 0x1000\n#define mmDCORE3_SM_USER_CTI_BASE 0x6716000ull\n#define DCORE3_SM_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE3_SM_USER_CTI_SECTION 0x1000\n#define mmDCORE3_SM_BMON_BASE 0x6717000ull\n#define DCORE3_SM_BMON_MAX_OFFSET 0x1000\n#define DCORE3_SM_BMON_SECTION 0x1000\n#define mmDCORE3_SM_BMON1_BASE 0x6718000ull\n#define DCORE3_SM_BMON1_MAX_OFFSET 0x1000\n#define DCORE3_SM_BMON1_SECTION 0x18000\n#define mmDCORE3_XFT_FUNNEL_BASE 0x6730000ull\n#define DCORE3_XFT_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_XFT_FUNNEL_SECTION 0x8000\n#define mmDCORE3_TFT0_FUNNEL_BASE 0x6738000ull\n#define DCORE3_TFT0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_TFT0_FUNNEL_SECTION 0x1000\n#define mmDCORE3_TFT1_FUNNEL_BASE 0x6739000ull\n#define DCORE3_TFT1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_TFT1_FUNNEL_SECTION 0x1000\n#define mmDCORE3_TFT2_FUNNEL_BASE 0x673A000ull\n#define DCORE3_TFT2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_TFT2_FUNNEL_SECTION 0x7000\n#define mmDCORE3_RTR0_FUNNEL_BASE 0x6741000ull\n#define DCORE3_RTR0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_RTR0_FUNNEL_SECTION 0x4000\n#define mmDCORE3_MIF0_FUNNEL_BASE 0x6745000ull\n#define DCORE3_MIF0_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_MIF0_FUNNEL_SECTION 0x4000\n#define mmDCORE3_RTR1_FUNNEL_BASE 0x6749000ull\n#define DCORE3_RTR1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_RTR1_FUNNEL_SECTION 0x4000\n#define mmDCORE3_MIF1_FUNNEL_BASE 0x674D000ull\n#define DCORE3_MIF1_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_MIF1_FUNNEL_SECTION 0x4000\n#define mmDCORE3_RTR2_FUNNEL_BASE 0x6751000ull\n#define DCORE3_RTR2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_RTR2_FUNNEL_SECTION 0x4000\n#define mmDCORE3_MIF2_FUNNEL_BASE 0x6755000ull\n#define DCORE3_MIF2_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_MIF2_FUNNEL_SECTION 0x4000\n#define mmDCORE3_RTR3_FUNNEL_BASE 0x6759000ull\n#define DCORE3_RTR3_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_RTR3_FUNNEL_SECTION 0x4000\n#define mmDCORE3_MIF3_FUNNEL_BASE 0x675D000ull\n#define DCORE3_MIF3_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_MIF3_FUNNEL_SECTION 0x4000\n#define mmDCORE3_RTR4_FUNNEL_BASE 0x6761000ull\n#define DCORE3_RTR4_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_RTR4_FUNNEL_SECTION 0x8000\n#define mmDCORE3_RTR5_FUNNEL_BASE 0x6769000ull\n#define DCORE3_RTR5_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_RTR5_FUNNEL_SECTION 0x8000\n#define mmDCORE3_RTR6_FUNNEL_BASE 0x6771000ull\n#define DCORE3_RTR6_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_RTR6_FUNNEL_SECTION 0x8000\n#define mmDCORE3_RTR7_FUNNEL_BASE 0x6779000ull\n#define DCORE3_RTR7_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_RTR7_FUNNEL_SECTION 0x47000\n#define mmDCORE3_EDMA0_CS_ROM_TBL_BASE 0x67C0000ull\n#define DCORE3_EDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_EDMA0_CS_STM_BASE 0x67C1000ull\n#define DCORE3_EDMA0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_CS_STM_SECTION 0x1000\n#define mmDCORE3_EDMA0_CS_CTI_BASE 0x67C2000ull\n#define DCORE3_EDMA0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_CS_CTI_SECTION 0x1000\n#define mmDCORE3_EDMA0_CS_ETF_BASE 0x67C3000ull\n#define DCORE3_EDMA0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_CS_ETF_SECTION 0x1000\n#define mmDCORE3_EDMA0_CS_SPMU_BASE 0x67C4000ull\n#define DCORE3_EDMA0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_CS_SPMU_SECTION 0x1000\n#define mmDCORE3_EDMA0_BMON_CTI_BASE 0x67C5000ull\n#define DCORE3_EDMA0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_BMON_CTI_SECTION 0x1000\n#define mmDCORE3_EDMA0_USER_CTI_BASE 0x67C6000ull\n#define DCORE3_EDMA0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_USER_CTI_SECTION 0x1000\n#define mmDCORE3_EDMA0_BMON_0_BASE 0x67C7000ull\n#define DCORE3_EDMA0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_BMON_0_SECTION 0x1000\n#define mmDCORE3_EDMA0_BMON_1_BASE 0x67C8000ull\n#define DCORE3_EDMA0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE3_EDMA0_BMON_1_SECTION 0x1000\n#define mmDCORE3_EDMA0_QM_ARC_RTT_BASE 0x67C9000ull\n#define DCORE3_EDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE3_EDMA0_QM_ARC_RTT_SECTION 0x7000\n#define mmDCORE3_EDMA1_CS_ROM_TBL_BASE 0x67D0000ull\n#define DCORE3_EDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_EDMA1_CS_STM_BASE 0x67D1000ull\n#define DCORE3_EDMA1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_CS_STM_SECTION 0x1000\n#define mmDCORE3_EDMA1_CS_CTI_BASE 0x67D2000ull\n#define DCORE3_EDMA1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_CS_CTI_SECTION 0x1000\n#define mmDCORE3_EDMA1_CS_ETF_BASE 0x67D3000ull\n#define DCORE3_EDMA1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_CS_ETF_SECTION 0x1000\n#define mmDCORE3_EDMA1_CS_SPMU_BASE 0x67D4000ull\n#define DCORE3_EDMA1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_CS_SPMU_SECTION 0x1000\n#define mmDCORE3_EDMA1_BMON_CTI_BASE 0x67D5000ull\n#define DCORE3_EDMA1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_BMON_CTI_SECTION 0x1000\n#define mmDCORE3_EDMA1_USER_CTI_BASE 0x67D6000ull\n#define DCORE3_EDMA1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_USER_CTI_SECTION 0x1000\n#define mmDCORE3_EDMA1_BMON_0_BASE 0x67D7000ull\n#define DCORE3_EDMA1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_BMON_0_SECTION 0x1000\n#define mmDCORE3_EDMA1_BMON_1_BASE 0x67D8000ull\n#define DCORE3_EDMA1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE3_EDMA1_BMON_1_SECTION 0x1000\n#define mmDCORE3_EDMA1_QM_ARC_RTT_BASE 0x67D9000ull\n#define DCORE3_EDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define DCORE3_EDMA1_QM_ARC_RTT_SECTION 0x7000\n#define mmDCORE3_VDEC0_CS_ROM_TBL_BASE 0x67E0000ull\n#define DCORE3_VDEC0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_VDEC0_CS_STM_BASE 0x67E1000ull\n#define DCORE3_VDEC0_CS_STM_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_CS_STM_SECTION 0x1000\n#define mmDCORE3_VDEC0_CS_CTI_BASE 0x67E2000ull\n#define DCORE3_VDEC0_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_CS_CTI_SECTION 0x1000\n#define mmDCORE3_VDEC0_CS_ETF_BASE 0x67E3000ull\n#define DCORE3_VDEC0_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_CS_ETF_SECTION 0x1000\n#define mmDCORE3_VDEC0_CS_SPMU_BASE 0x67E4000ull\n#define DCORE3_VDEC0_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_CS_SPMU_SECTION 0x1000\n#define mmDCORE3_VDEC0_BMON_CTI_BASE 0x67E5000ull\n#define DCORE3_VDEC0_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_BMON_CTI_SECTION 0x1000\n#define mmDCORE3_VDEC0_USER_CTI_BASE 0x67E6000ull\n#define DCORE3_VDEC0_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_USER_CTI_SECTION 0x1000\n#define mmDCORE3_VDEC0_BMON_0_BASE 0x67E7000ull\n#define DCORE3_VDEC0_BMON_0_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_BMON_0_SECTION 0x1000\n#define mmDCORE3_VDEC0_BMON_1_BASE 0x67E8000ull\n#define DCORE3_VDEC0_BMON_1_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_BMON_1_SECTION 0x1000\n#define mmDCORE3_VDEC0_BMON_2_BASE 0x67E9000ull\n#define DCORE3_VDEC0_BMON_2_MAX_OFFSET 0x1000\n#define DCORE3_VDEC0_BMON_2_SECTION 0x7000\n#define mmDCORE3_VDEC1_CS_ROM_TBL_BASE 0x67F0000ull\n#define DCORE3_VDEC1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_CS_ROM_TBL_SECTION 0x1000\n#define mmDCORE3_VDEC1_CS_STM_BASE 0x67F1000ull\n#define DCORE3_VDEC1_CS_STM_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_CS_STM_SECTION 0x1000\n#define mmDCORE3_VDEC1_CS_CTI_BASE 0x67F2000ull\n#define DCORE3_VDEC1_CS_CTI_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_CS_CTI_SECTION 0x1000\n#define mmDCORE3_VDEC1_CS_ETF_BASE 0x67F3000ull\n#define DCORE3_VDEC1_CS_ETF_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_CS_ETF_SECTION 0x1000\n#define mmDCORE3_VDEC1_CS_SPMU_BASE 0x67F4000ull\n#define DCORE3_VDEC1_CS_SPMU_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_CS_SPMU_SECTION 0x1000\n#define mmDCORE3_VDEC1_BMON_CTI_BASE 0x67F5000ull\n#define DCORE3_VDEC1_BMON_CTI_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_BMON_CTI_SECTION 0x1000\n#define mmDCORE3_VDEC1_USER_CTI_BASE 0x67F6000ull\n#define DCORE3_VDEC1_USER_CTI_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_USER_CTI_SECTION 0x1000\n#define mmDCORE3_VDEC1_BMON_0_BASE 0x67F7000ull\n#define DCORE3_VDEC1_BMON_0_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_BMON_0_SECTION 0x1000\n#define mmDCORE3_VDEC1_BMON_1_BASE 0x67F8000ull\n#define DCORE3_VDEC1_BMON_1_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_BMON_1_SECTION 0x1000\n#define mmDCORE3_VDEC1_BMON_2_BASE 0x67F9000ull\n#define DCORE3_VDEC1_BMON_2_MAX_OFFSET 0x1000\n#define DCORE3_VDEC1_BMON_2_SECTION 0x7000\n#define mmCA53_BASE 0x6800000ull\n#define CA53_MAX_OFFSET 0x141000\n#define CA53_SECTION 0x400000\n#define mmPCI_ROM_TABLE_BASE 0x6C00000ull\n#define PCI_ROM_TABLE_MAX_OFFSET 0x1000\n#define PCI_ROM_TABLE_SECTION 0x1000\n#define mmPCIE_STM_BASE 0x6C01000ull\n#define PCIE_STM_MAX_OFFSET 0x1000\n#define PCIE_STM_SECTION 0x1000\n#define mmPCIE_ETF_BASE 0x6C02000ull\n#define PCIE_ETF_MAX_OFFSET 0x1000\n#define PCIE_ETF_SECTION 0x1000\n#define mmPCIE_CTI_0_BASE 0x6C03000ull\n#define PCIE_CTI_0_MAX_OFFSET 0x1000\n#define PCIE_CTI_0_SECTION 0x1000\n#define mmPCIE_SPMU_BASE 0x6C04000ull\n#define PCIE_SPMU_MAX_OFFSET 0x1000\n#define PCIE_SPMU_SECTION 0x1000\n#define mmPCIE_CTI_1_BASE 0x6C05000ull\n#define PCIE_CTI_1_MAX_OFFSET 0x1000\n#define PCIE_CTI_1_SECTION 0x2000\n#define mmPCIE_BMON_MSTR_WR_BASE 0x6C07000ull\n#define PCIE_BMON_MSTR_WR_MAX_OFFSET 0x1000\n#define PCIE_BMON_MSTR_WR_SECTION 0x1000\n#define mmPCIE_BMON_MSTR_RD_BASE 0x6C08000ull\n#define PCIE_BMON_MSTR_RD_MAX_OFFSET 0x1000\n#define PCIE_BMON_MSTR_RD_SECTION 0x1000\n#define mmPCIE_BMON_SLV_WR_BASE 0x6C09000ull\n#define PCIE_BMON_SLV_WR_MAX_OFFSET 0x1000\n#define PCIE_BMON_SLV_WR_SECTION 0x1000\n#define mmPCIE_BMON_SLV_RD_BASE 0x6C0A000ull\n#define PCIE_BMON_SLV_RD_MAX_OFFSET 0x1000\n#define PCIE_BMON_SLV_RD_SECTION 0x36000\n#define mmTOP_ROM_TABLE_BASE 0x6C40000ull\n#define TOP_ROM_TABLE_MAX_OFFSET 0x1000\n#define TOP_ROM_TABLE_SECTION 0x1000\n#define mmPSOC_CTI_BASE 0x6C41000ull\n#define PSOC_CTI_MAX_OFFSET 0x1000\n#define PSOC_CTI_SECTION 0x1000\n#define mmPSOC_STM_BASE 0x6C42000ull\n#define PSOC_STM_MAX_OFFSET 0x1000\n#define PSOC_STM_SECTION 0x1000\n#define mmPSOC_FUNNEL_BASE 0x6C43000ull\n#define PSOC_FUNNEL_MAX_OFFSET 0x1000\n#define PSOC_FUNNEL_SECTION 0x1000\n#define mmPSOC_ETR_BASE 0x6C44000ull\n#define PSOC_ETR_MAX_OFFSET 0x1000\n#define PSOC_ETR_SECTION 0x1000\n#define mmPSOC_ETF_BASE 0x6C45000ull\n#define PSOC_ETF_MAX_OFFSET 0x1000\n#define PSOC_ETF_SECTION 0x1000\n#define mmPSOC_TS_CTI_BASE 0x6C46000ull\n#define PSOC_TS_CTI_MAX_OFFSET 0x1000\n#define PSOC_TS_CTI_SECTION 0xA000\n#define mmPSOC_ARC0_CS_DBG_ROM_TBL_BASE 0x6C50000ull\n#define PSOC_ARC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmPSOC_ARC0_CS_STM_BASE 0x6C51000ull\n#define PSOC_ARC0_CS_STM_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CS_STM_SECTION 0x1000\n#define mmPSOC_ARC0_CS_CTI_BASE 0x6C52000ull\n#define PSOC_ARC0_CS_CTI_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CS_CTI_SECTION 0x1000\n#define mmPSOC_ARC0_CS_ETF_BASE 0x6C53000ull\n#define PSOC_ARC0_CS_ETF_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CS_ETF_SECTION 0x1000\n#define mmPSOC_ARC0_CS_SPMU_BASE 0x6C54000ull\n#define PSOC_ARC0_CS_SPMU_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CS_SPMU_SECTION 0x1000\n#define mmPSOC_ARC0_BMON_CTI_BASE 0x6C55000ull\n#define PSOC_ARC0_BMON_CTI_MAX_OFFSET 0x1000\n#define PSOC_ARC0_BMON_CTI_SECTION 0x1000\n#define mmPSOC_ARC0_USER_CTI_BASE 0x6C56000ull\n#define PSOC_ARC0_USER_CTI_MAX_OFFSET 0x1000\n#define PSOC_ARC0_USER_CTI_SECTION 0x1000\n#define mmPSOC_ARC0_BMON_0_BASE 0x6C57000ull\n#define PSOC_ARC0_BMON_0_MAX_OFFSET 0x1000\n#define PSOC_ARC0_BMON_0_SECTION 0x1000\n#define mmPSOC_ARC0_BMON_1_BASE 0x6C58000ull\n#define PSOC_ARC0_BMON_1_MAX_OFFSET 0x1000\n#define PSOC_ARC0_BMON_1_SECTION 0x6000\n#define mmPSOC_ARC0_RTT_BASE 0x6C5E000ull\n#define PSOC_ARC0_RTT_MAX_OFFSET 0x1400\n#define PSOC_ARC0_RTT_SECTION 0x1000\n#define mmPSOC_ARC0_FUNNEL_BASE 0x6C5F000ull\n#define PSOC_ARC0_FUNNEL_MAX_OFFSET 0x1000\n#define PSOC_ARC0_FUNNEL_SECTION 0x1000\n#define mmPSOC_ARC1_CS_DBG_ROM_TBL_BASE 0x6C60000ull\n#define PSOC_ARC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmPSOC_ARC1_CS_STM_BASE 0x6C61000ull\n#define PSOC_ARC1_CS_STM_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CS_STM_SECTION 0x1000\n#define mmPSOC_ARC1_CS_CTI_BASE 0x6C62000ull\n#define PSOC_ARC1_CS_CTI_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CS_CTI_SECTION 0x1000\n#define mmPSOC_ARC1_CS_ETF_BASE 0x6C63000ull\n#define PSOC_ARC1_CS_ETF_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CS_ETF_SECTION 0x1000\n#define mmPSOC_ARC1_CS_SPMU_BASE 0x6C64000ull\n#define PSOC_ARC1_CS_SPMU_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CS_SPMU_SECTION 0x1000\n#define mmPSOC_ARC1_BMON_CTI_BASE 0x6C65000ull\n#define PSOC_ARC1_BMON_CTI_MAX_OFFSET 0x1000\n#define PSOC_ARC1_BMON_CTI_SECTION 0x1000\n#define mmPSOC_ARC1_USER_CTI_BASE 0x6C66000ull\n#define PSOC_ARC1_USER_CTI_MAX_OFFSET 0x1000\n#define PSOC_ARC1_USER_CTI_SECTION 0x1000\n#define mmPSOC_ARC1_BMON_0_BASE 0x6C67000ull\n#define PSOC_ARC1_BMON_0_MAX_OFFSET 0x1000\n#define PSOC_ARC1_BMON_0_SECTION 0x1000\n#define mmPSOC_ARC1_BMON_1_BASE 0x6C68000ull\n#define PSOC_ARC1_BMON_1_MAX_OFFSET 0x1000\n#define PSOC_ARC1_BMON_1_SECTION 0x6000\n#define mmPSOC_ARC1_RTT_BASE 0x6C6E000ull\n#define PSOC_ARC1_RTT_MAX_OFFSET 0x1400\n#define PSOC_ARC1_RTT_SECTION 0x1000\n#define mmPSOC_ARC1_FUNNEL_BASE 0x6C6F000ull\n#define PSOC_ARC1_FUNNEL_MAX_OFFSET 0x1000\n#define PSOC_ARC1_FUNNEL_SECTION 0x1000\n#define mmPSOC_ARC0_CTI0_BASE 0x6C70000ull\n#define PSOC_ARC0_CTI0_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CTI0_SECTION 0x1000\n#define mmPSOC_ARC0_CTI1_BASE 0x6C71000ull\n#define PSOC_ARC0_CTI1_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CTI1_SECTION 0x1000\n#define mmPSOC_ARC0_CTI2_BASE 0x6C72000ull\n#define PSOC_ARC0_CTI2_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CTI2_SECTION 0x1000\n#define mmPSOC_ARC0_CTI3_BASE 0x6C73000ull\n#define PSOC_ARC0_CTI3_MAX_OFFSET 0x1000\n#define PSOC_ARC0_CTI3_SECTION 0x1000\n#define mmPSOC_ARC1_CTI0_BASE 0x6C74000ull\n#define PSOC_ARC1_CTI0_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CTI0_SECTION 0x1000\n#define mmPSOC_ARC1_CTI1_BASE 0x6C75000ull\n#define PSOC_ARC1_CTI1_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CTI1_SECTION 0x1000\n#define mmPSOC_ARC1_CTI2_BASE 0x6C76000ull\n#define PSOC_ARC1_CTI2_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CTI2_SECTION 0x1000\n#define mmPSOC_ARC1_CTI3_BASE 0x6C77000ull\n#define PSOC_ARC1_CTI3_MAX_OFFSET 0x1000\n#define PSOC_ARC1_CTI3_SECTION 0x9000\n#define mmPDMA0_CS_ROM_TBL_BASE 0x6C80000ull\n#define PDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define PDMA0_CS_ROM_TBL_SECTION 0x1000\n#define mmPDMA0_CS_STM_BASE 0x6C81000ull\n#define PDMA0_CS_STM_MAX_OFFSET 0x1000\n#define PDMA0_CS_STM_SECTION 0x1000\n#define mmPDMA0_CS_CTI_BASE 0x6C82000ull\n#define PDMA0_CS_CTI_MAX_OFFSET 0x1000\n#define PDMA0_CS_CTI_SECTION 0x1000\n#define mmPDMA0_CS_ETF_BASE 0x6C83000ull\n#define PDMA0_CS_ETF_MAX_OFFSET 0x1000\n#define PDMA0_CS_ETF_SECTION 0x1000\n#define mmPDMA0_CS_SPMU_BASE 0x6C84000ull\n#define PDMA0_CS_SPMU_MAX_OFFSET 0x1000\n#define PDMA0_CS_SPMU_SECTION 0x1000\n#define mmPDMA0_BMON_CTI_BASE 0x6C85000ull\n#define PDMA0_BMON_CTI_MAX_OFFSET 0x1000\n#define PDMA0_BMON_CTI_SECTION 0x1000\n#define mmPDMA0_USER_CTI_BASE 0x6C86000ull\n#define PDMA0_USER_CTI_MAX_OFFSET 0x1000\n#define PDMA0_USER_CTI_SECTION 0x1000\n#define mmPDMA0_BMON_0_BASE 0x6C87000ull\n#define PDMA0_BMON_0_MAX_OFFSET 0x1000\n#define PDMA0_BMON_0_SECTION 0x1000\n#define mmPDMA0_BMON_1_BASE 0x6C88000ull\n#define PDMA0_BMON_1_MAX_OFFSET 0x1000\n#define PDMA0_BMON_1_SECTION 0x1000\n#define mmPDMA0_QM_ARC_RTT_BASE 0x6C89000ull\n#define PDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define PDMA0_QM_ARC_RTT_SECTION 0x7000\n#define mmPDMA1_CS_ROM_TBL_BASE 0x6C90000ull\n#define PDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define PDMA1_CS_ROM_TBL_SECTION 0x1000\n#define mmPDMA1_CS_STM_BASE 0x6C91000ull\n#define PDMA1_CS_STM_MAX_OFFSET 0x1000\n#define PDMA1_CS_STM_SECTION 0x1000\n#define mmPDMA1_CS_CTI_BASE 0x6C92000ull\n#define PDMA1_CS_CTI_MAX_OFFSET 0x1000\n#define PDMA1_CS_CTI_SECTION 0x1000\n#define mmPDMA1_CS_ETF_BASE 0x6C93000ull\n#define PDMA1_CS_ETF_MAX_OFFSET 0x1000\n#define PDMA1_CS_ETF_SECTION 0x1000\n#define mmPDMA1_CS_SPMU_BASE 0x6C94000ull\n#define PDMA1_CS_SPMU_MAX_OFFSET 0x1000\n#define PDMA1_CS_SPMU_SECTION 0x1000\n#define mmPDMA1_BMON_CTI_BASE 0x6C95000ull\n#define PDMA1_BMON_CTI_MAX_OFFSET 0x1000\n#define PDMA1_BMON_CTI_SECTION 0x1000\n#define mmPDMA1_USER_CTI_BASE 0x6C96000ull\n#define PDMA1_USER_CTI_MAX_OFFSET 0x1000\n#define PDMA1_USER_CTI_SECTION 0x1000\n#define mmPDMA1_BMON_0_BASE 0x6C97000ull\n#define PDMA1_BMON_0_MAX_OFFSET 0x1000\n#define PDMA1_BMON_0_SECTION 0x1000\n#define mmPDMA1_BMON_1_BASE 0x6C98000ull\n#define PDMA1_BMON_1_MAX_OFFSET 0x1000\n#define PDMA1_BMON_1_SECTION 0x1000\n#define mmPDMA1_QM_ARC_RTT_BASE 0x6C99000ull\n#define PDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400\n#define PDMA1_QM_ARC_RTT_SECTION 0x7000\n#define mmXDMA_FUNNEL_BASE 0x6CA0000ull\n#define XDMA_FUNNEL_MAX_OFFSET 0x1000\n#define XDMA_FUNNEL_SECTION 0x21000\n#define mmCPU_ETF_0_BASE 0x6CC1000ull\n#define CPU_ETF_0_MAX_OFFSET 0x1000\n#define CPU_ETF_0_SECTION 0x1000\n#define mmCPU_ETF_1_BASE 0x6CC2000ull\n#define CPU_ETF_1_MAX_OFFSET 0x1000\n#define CPU_ETF_1_SECTION 0x2000\n#define mmCPU_CTI_BASE 0x6CC4000ull\n#define CPU_CTI_MAX_OFFSET 0x1000\n#define CPU_CTI_SECTION 0x1000\n#define mmCPU_FUNNEL_BASE 0x6CC5000ull\n#define CPU_FUNNEL_MAX_OFFSET 0x1000\n#define CPU_FUNNEL_SECTION 0x1000\n#define mmCPU_STM_BASE 0x6CC6000ull\n#define CPU_STM_MAX_OFFSET 0x1000\n#define CPU_STM_SECTION 0x1000\n#define mmCPU_CTI_TRACE_BASE 0x6CC7000ull\n#define CPU_CTI_TRACE_MAX_OFFSET 0x1000\n#define CPU_CTI_TRACE_SECTION 0x1000\n#define mmCPU_ETF_TRACE_BASE 0x6CC8000ull\n#define CPU_ETF_TRACE_MAX_OFFSET 0x1000\n#define CPU_ETF_TRACE_SECTION 0x1000\n#define mmCPU_WR_BMON_BASE 0x6CC9000ull\n#define CPU_WR_BMON_MAX_OFFSET 0x1000\n#define CPU_WR_BMON_SECTION 0x1000\n#define mmCPU_RD_BMON_BASE 0x6CCA000ull\n#define CPU_RD_BMON_MAX_OFFSET 0x1000\n#define CPU_RD_BMON_SECTION 0x36000\n#define mmPMMU_CS_DBG_ROM_TBL_BASE 0x6D00000ull\n#define PMMU_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define PMMU_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmPMMU_CS_STM_BASE 0x6D01000ull\n#define PMMU_CS_STM_MAX_OFFSET 0x1000\n#define PMMU_CS_STM_SECTION 0x1000\n#define mmPMMU_CS_CTI_BASE 0x6D02000ull\n#define PMMU_CS_CTI_MAX_OFFSET 0x1000\n#define PMMU_CS_CTI_SECTION 0x1000\n#define mmPMMU_CS_ETF_BASE 0x6D03000ull\n#define PMMU_CS_ETF_MAX_OFFSET 0x1000\n#define PMMU_CS_ETF_SECTION 0x1000\n#define mmPMMU_CS_SPMU_BASE 0x6D04000ull\n#define PMMU_CS_SPMU_MAX_OFFSET 0x1000\n#define PMMU_CS_SPMU_SECTION 0x1000\n#define mmPMMU_BMON_CTI_BASE 0x6D05000ull\n#define PMMU_BMON_CTI_MAX_OFFSET 0x1000\n#define PMMU_BMON_CTI_SECTION 0x1000\n#define mmPMMU_USER_CTI_BASE 0x6D06000ull\n#define PMMU_USER_CTI_MAX_OFFSET 0x1000\n#define PMMU_USER_CTI_SECTION 0x1000\n#define mmPMMU_BMON_0_BASE 0x6D07000ull\n#define PMMU_BMON_0_MAX_OFFSET 0x1000\n#define PMMU_BMON_0_SECTION 0x1000\n#define mmPMMU_BMON_1_BASE 0x6D08000ull\n#define PMMU_BMON_1_MAX_OFFSET 0x1000\n#define PMMU_BMON_1_SECTION 0x1000\n#define mmPMMU_BMON_2_BASE 0x6D09000ull\n#define PMMU_BMON_2_MAX_OFFSET 0x1000\n#define PMMU_BMON_2_SECTION 0x1000\n#define mmPMMU_BMON_3_BASE 0x6D0A000ull\n#define PMMU_BMON_3_MAX_OFFSET 0x1000\n#define PMMU_BMON_3_SECTION 0x1000\n#define mmPMMU_BMON_4_BASE 0x6D0B000ull\n#define PMMU_BMON_4_MAX_OFFSET 0x1000\n#define PMMU_BMON_4_SECTION 0x1000\n#define mmPMMU_FUNNEL_BASE 0x6D0C000ull\n#define PMMU_FUNNEL_MAX_OFFSET 0x1000\n#define PMMU_FUNNEL_SECTION 0x1000\n#define mmPMMU_FUNNEL_DEC_BASE 0x6D0D000ull\n#define PMMU_FUNNEL_DEC_MAX_OFFSET 0x1000\n#define PMMU_FUNNEL_DEC_SECTION 0x33000\n#define mmDCORE0_XBAR_MID_FUNNEL_BASE 0x6D40000ull\n#define DCORE0_XBAR_MID_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_XBAR_MID_FUNNEL_SECTION 0x8000\n#define mmDCORE0_XBAR_EDGE_FUNNEL_BASE 0x6D48000ull\n#define DCORE0_XBAR_EDGE_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE0_XBAR_EDGE_FUNNEL_SECTION 0x8000\n#define mmDCORE1_XBAR_MID_FUNNEL_BASE 0x6D50000ull\n#define DCORE1_XBAR_MID_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_XBAR_MID_FUNNEL_SECTION 0x8000\n#define mmDCORE1_XBAR_EDGE_FUNNEL_BASE 0x6D58000ull\n#define DCORE1_XBAR_EDGE_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE1_XBAR_EDGE_FUNNEL_SECTION 0x8000\n#define mmDCORE2_XBAR_MID_FUNNEL_BASE 0x6D60000ull\n#define DCORE2_XBAR_MID_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_XBAR_MID_FUNNEL_SECTION 0x8000\n#define mmDCORE2_XBAR_EDGE_FUNNEL_BASE 0x6D68000ull\n#define DCORE2_XBAR_EDGE_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE2_XBAR_EDGE_FUNNEL_SECTION 0x8000\n#define mmDCORE3_XBAR_MID_FUNNEL_BASE 0x6D70000ull\n#define DCORE3_XBAR_MID_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_XBAR_MID_FUNNEL_SECTION 0x8000\n#define mmDCORE3_XBAR_EDGE_FUNNEL_BASE 0x6D78000ull\n#define DCORE3_XBAR_EDGE_FUNNEL_MAX_OFFSET 0x1000\n#define DCORE3_XBAR_EDGE_FUNNEL_SECTION 0x88000\n#define mmROT0_CS_ROM_TBL_BASE 0x6E00000ull\n#define ROT0_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define ROT0_CS_ROM_TBL_SECTION 0x1000\n#define mmROT0_CS_STM_BASE 0x6E01000ull\n#define ROT0_CS_STM_MAX_OFFSET 0x1000\n#define ROT0_CS_STM_SECTION 0x1000\n#define mmROT0_CS_CTI_BASE 0x6E02000ull\n#define ROT0_CS_CTI_MAX_OFFSET 0x1000\n#define ROT0_CS_CTI_SECTION 0x1000\n#define mmROT0_CS_ETF_BASE 0x6E03000ull\n#define ROT0_CS_ETF_MAX_OFFSET 0x1000\n#define ROT0_CS_ETF_SECTION 0x1000\n#define mmROT0_CS_SPMU_BASE 0x6E04000ull\n#define ROT0_CS_SPMU_MAX_OFFSET 0x1000\n#define ROT0_CS_SPMU_SECTION 0x1000\n#define mmROT0_BMON_CTI_BASE 0x6E05000ull\n#define ROT0_BMON_CTI_MAX_OFFSET 0x1000\n#define ROT0_BMON_CTI_SECTION 0x1000\n#define mmROT0_USER_CTI_BASE 0x6E06000ull\n#define ROT0_USER_CTI_MAX_OFFSET 0x1000\n#define ROT0_USER_CTI_SECTION 0x1000\n#define mmROT0_BMON_0_BASE 0x6E07000ull\n#define ROT0_BMON_0_MAX_OFFSET 0x1000\n#define ROT0_BMON_0_SECTION 0x1000\n#define mmROT0_BMON_1_BASE 0x6E08000ull\n#define ROT0_BMON_1_MAX_OFFSET 0x1000\n#define ROT0_BMON_1_SECTION 0x1000\n#define mmROT0_BMON_2_BASE 0x6E09000ull\n#define ROT0_BMON_2_MAX_OFFSET 0x1000\n#define ROT0_BMON_2_SECTION 0x1000\n#define mmROT0_BMON_3_BASE 0x6E0A000ull\n#define ROT0_BMON_3_MAX_OFFSET 0x1000\n#define ROT0_BMON_3_SECTION 0x1000\n#define mmROT0_ARC_RTT_BASE 0x6E0B000ull\n#define ROT0_ARC_RTT_MAX_OFFSET 0x1400\n#define ROT0_ARC_RTT_SECTION 0x5000\n#define mmROT1_CS_ROM_TBL_BASE 0x6E10000ull\n#define ROT1_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define ROT1_CS_ROM_TBL_SECTION 0x1000\n#define mmROT1_CS_STM_BASE 0x6E11000ull\n#define ROT1_CS_STM_MAX_OFFSET 0x1000\n#define ROT1_CS_STM_SECTION 0x1000\n#define mmROT1_CS_CTI_BASE 0x6E12000ull\n#define ROT1_CS_CTI_MAX_OFFSET 0x1000\n#define ROT1_CS_CTI_SECTION 0x1000\n#define mmROT1_CS_ETF_BASE 0x6E13000ull\n#define ROT1_CS_ETF_MAX_OFFSET 0x1000\n#define ROT1_CS_ETF_SECTION 0x1000\n#define mmROT1_CS_SPMU_BASE 0x6E14000ull\n#define ROT1_CS_SPMU_MAX_OFFSET 0x1000\n#define ROT1_CS_SPMU_SECTION 0x1000\n#define mmROT1_BMON_CTI_BASE 0x6E15000ull\n#define ROT1_BMON_CTI_MAX_OFFSET 0x1000\n#define ROT1_BMON_CTI_SECTION 0x1000\n#define mmROT1_USER_CTI_BASE 0x6E16000ull\n#define ROT1_USER_CTI_MAX_OFFSET 0x1000\n#define ROT1_USER_CTI_SECTION 0x1000\n#define mmROT1_BMON_0_BASE 0x6E17000ull\n#define ROT1_BMON_0_MAX_OFFSET 0x1000\n#define ROT1_BMON_0_SECTION 0x1000\n#define mmROT1_BMON_1_BASE 0x6E18000ull\n#define ROT1_BMON_1_MAX_OFFSET 0x1000\n#define ROT1_BMON_1_SECTION 0x1000\n#define mmROT1_BMON_2_BASE 0x6E19000ull\n#define ROT1_BMON_2_MAX_OFFSET 0x1000\n#define ROT1_BMON_2_SECTION 0x1000\n#define mmROT1_BMON_3_BASE 0x6E1A000ull\n#define ROT1_BMON_3_MAX_OFFSET 0x1000\n#define ROT1_BMON_3_SECTION 0x1000\n#define mmROT1_ARC_RTT_BASE 0x6E1B000ull\n#define ROT1_ARC_RTT_MAX_OFFSET 0x1400\n#define ROT1_ARC_RTT_SECTION 0x65000\n#define mmARC_FARM_ARC0_RTT_BASE 0x6E80000ull\n#define ARC_FARM_ARC0_RTT_MAX_OFFSET 0x1400\n#define ARC_FARM_ARC0_RTT_SECTION 0x1000\n#define mmARC_FARM_ARC1_RTT_BASE 0x6E81000ull\n#define ARC_FARM_ARC1_RTT_MAX_OFFSET 0x1400\n#define ARC_FARM_ARC1_RTT_SECTION 0x1000\n#define mmARC_FARM_ARC2_RTT_BASE 0x6E82000ull\n#define ARC_FARM_ARC2_RTT_MAX_OFFSET 0x1400\n#define ARC_FARM_ARC2_RTT_SECTION 0x1000\n#define mmARC_FARM_ARC3_RTT_BASE 0x6E83000ull\n#define ARC_FARM_ARC3_RTT_MAX_OFFSET 0x1400\n#define ARC_FARM_ARC3_RTT_SECTION 0xD000\n#define mmARC_FARM_CS_ROM_TBL_BASE 0x6E90000ull\n#define ARC_FARM_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define ARC_FARM_CS_ROM_TBL_SECTION 0x1000\n#define mmARC_FARM_CS_STM_BASE 0x6E91000ull\n#define ARC_FARM_CS_STM_MAX_OFFSET 0x1000\n#define ARC_FARM_CS_STM_SECTION 0x1000\n#define mmARC_FARM_CS_CTI_BASE 0x6E92000ull\n#define ARC_FARM_CS_CTI_MAX_OFFSET 0x1000\n#define ARC_FARM_CS_CTI_SECTION 0x1000\n#define mmARC_FARM_CS_ETF_BASE 0x6E93000ull\n#define ARC_FARM_CS_ETF_MAX_OFFSET 0x1000\n#define ARC_FARM_CS_ETF_SECTION 0x1000\n#define mmARC_FARM_CS_SPMU_BASE 0x6E94000ull\n#define ARC_FARM_CS_SPMU_MAX_OFFSET 0x1000\n#define ARC_FARM_CS_SPMU_SECTION 0x1000\n#define mmARC_FARM_BMON_CTI_BASE 0x6E95000ull\n#define ARC_FARM_BMON_CTI_MAX_OFFSET 0x1000\n#define ARC_FARM_BMON_CTI_SECTION 0x1000\n#define mmARC_FARM_USER_CTI_BASE 0x6E96000ull\n#define ARC_FARM_USER_CTI_MAX_OFFSET 0x1000\n#define ARC_FARM_USER_CTI_SECTION 0x1000\n#define mmARC_FARM_BMON_0_BASE 0x6E97000ull\n#define ARC_FARM_BMON_0_MAX_OFFSET 0x1000\n#define ARC_FARM_BMON_0_SECTION 0x1000\n#define mmARC_FARM_BMON_1_BASE 0x6E98000ull\n#define ARC_FARM_BMON_1_MAX_OFFSET 0x1000\n#define ARC_FARM_BMON_1_SECTION 0x1000\n#define mmARC_FARM_BMON_2_BASE 0x6E99000ull\n#define ARC_FARM_BMON_2_MAX_OFFSET 0x1000\n#define ARC_FARM_BMON_2_SECTION 0x1000\n#define mmARC_FARM_BMON_3_BASE 0x6E9A000ull\n#define ARC_FARM_BMON_3_MAX_OFFSET 0x1000\n#define ARC_FARM_BMON_3_SECTION 0x1000\n#define mmARC_FARM_CTI_BASE 0x6E9B000ull\n#define ARC_FARM_CTI_MAX_OFFSET 0x1000\n#define ARC_FARM_CTI_SECTION 0x1000\n#define mmARC_FARM_FUNNEL_BASE 0x6E9C000ull\n#define ARC_FARM_FUNNEL_MAX_OFFSET 0x1000\n#define ARC_FARM_FUNNEL_SECTION 0x4000\n#define mmKDMA_CS_ROM_TBL_BASE 0x6EA0000ull\n#define KDMA_CS_ROM_TBL_MAX_OFFSET 0x1000\n#define KDMA_CS_ROM_TBL_SECTION 0x1000\n#define mmKDMA_CS_STM_BASE 0x6EA1000ull\n#define KDMA_CS_STM_MAX_OFFSET 0x1000\n#define KDMA_CS_STM_SECTION 0x1000\n#define mmKDMA_CS_CTI_BASE 0x6EA2000ull\n#define KDMA_CS_CTI_MAX_OFFSET 0x1000\n#define KDMA_CS_CTI_SECTION 0x1000\n#define mmKDMA_CS_ETF_BASE 0x6EA3000ull\n#define KDMA_CS_ETF_MAX_OFFSET 0x1000\n#define KDMA_CS_ETF_SECTION 0x1000\n#define mmKDMA_CS_SPMU_BASE 0x6EA4000ull\n#define KDMA_CS_SPMU_MAX_OFFSET 0x1000\n#define KDMA_CS_SPMU_SECTION 0x1000\n#define mmKDMA_BMON_CTI_BASE 0x6EA5000ull\n#define KDMA_BMON_CTI_MAX_OFFSET 0x1000\n#define KDMA_BMON_CTI_SECTION 0x1000\n#define mmKDMA_USER_CTI_BASE 0x6EA6000ull\n#define KDMA_USER_CTI_MAX_OFFSET 0x1000\n#define KDMA_USER_CTI_SECTION 0x1000\n#define mmKDMA_BMON_0_BASE 0x6EA7000ull\n#define KDMA_BMON_0_MAX_OFFSET 0x1000\n#define KDMA_BMON_0_SECTION 0x1000\n#define mmKDMA_BMON_1_BASE 0x6EA8000ull\n#define KDMA_BMON_1_MAX_OFFSET 0x1000\n#define KDMA_BMON_1_SECTION 0x1000\n#define mmKDMA_BMON_2_BASE 0x6EA9000ull\n#define KDMA_BMON_2_MAX_OFFSET 0x1000\n#define KDMA_BMON_2_SECTION 0x1000\n#define mmKDMA_BMON_3_BASE 0x6EAA000ull\n#define KDMA_BMON_3_MAX_OFFSET 0x1000\n#define KDMA_BMON_3_SECTION 0x56000\n#define mmPCIE_VDEC0_CS_DBG_ROM_TBL_BASE 0x6F00000ull\n#define PCIE_VDEC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmPCIE_VDEC0_CS_STM_BASE 0x6F01000ull\n#define PCIE_VDEC0_CS_STM_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_CS_STM_SECTION 0x1000\n#define mmPCIE_VDEC0_CS_CTI_BASE 0x6F02000ull\n#define PCIE_VDEC0_CS_CTI_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_CS_CTI_SECTION 0x1000\n#define mmPCIE_VDEC0_CS_ETF_BASE 0x6F03000ull\n#define PCIE_VDEC0_CS_ETF_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_CS_ETF_SECTION 0x1000\n#define mmPCIE_VDEC0_CS_SPMU_BASE 0x6F04000ull\n#define PCIE_VDEC0_CS_SPMU_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_CS_SPMU_SECTION 0x1000\n#define mmPCIE_VDEC0_BMON_CTI_BASE 0x6F05000ull\n#define PCIE_VDEC0_BMON_CTI_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_BMON_CTI_SECTION 0x1000\n#define mmPCIE_VDEC0_USER_CTI_BASE 0x6F06000ull\n#define PCIE_VDEC0_USER_CTI_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_USER_CTI_SECTION 0x1000\n#define mmPCIE_VDEC0_BMON_0_BASE 0x6F07000ull\n#define PCIE_VDEC0_BMON_0_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_BMON_0_SECTION 0x1000\n#define mmPCIE_VDEC0_BMON_1_BASE 0x6F08000ull\n#define PCIE_VDEC0_BMON_1_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_BMON_1_SECTION 0x1000\n#define mmPCIE_VDEC0_BMON_2_BASE 0x6F09000ull\n#define PCIE_VDEC0_BMON_2_MAX_OFFSET 0x1000\n#define PCIE_VDEC0_BMON_2_SECTION 0x7000\n#define mmPCIE_VDEC1_CS_DBG_ROM_TBL_BASE 0x6F10000ull\n#define PCIE_VDEC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmPCIE_VDEC1_CS_STM_BASE 0x6F11000ull\n#define PCIE_VDEC1_CS_STM_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_CS_STM_SECTION 0x1000\n#define mmPCIE_VDEC1_CS_CTI_BASE 0x6F12000ull\n#define PCIE_VDEC1_CS_CTI_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_CS_CTI_SECTION 0x1000\n#define mmPCIE_VDEC1_CS_ETF_BASE 0x6F13000ull\n#define PCIE_VDEC1_CS_ETF_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_CS_ETF_SECTION 0x1000\n#define mmPCIE_VDEC1_CS_SPMU_BASE 0x6F14000ull\n#define PCIE_VDEC1_CS_SPMU_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_CS_SPMU_SECTION 0x1000\n#define mmPCIE_VDEC1_BMON_CTI_BASE 0x6F15000ull\n#define PCIE_VDEC1_BMON_CTI_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_BMON_CTI_SECTION 0x1000\n#define mmPCIE_VDEC1_USER_CTI_BASE 0x6F16000ull\n#define PCIE_VDEC1_USER_CTI_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_USER_CTI_SECTION 0x1000\n#define mmPCIE_VDEC1_BMON_0_BASE 0x6F17000ull\n#define PCIE_VDEC1_BMON_0_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_BMON_0_SECTION 0x1000\n#define mmPCIE_VDEC1_BMON_1_BASE 0x6F18000ull\n#define PCIE_VDEC1_BMON_1_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_BMON_1_SECTION 0x1000\n#define mmPCIE_VDEC1_BMON_2_BASE 0x6F19000ull\n#define PCIE_VDEC1_BMON_2_MAX_OFFSET 0x1000\n#define PCIE_VDEC1_BMON_2_SECTION 0xF7000\n#define mmHBM0_MC0_CS_DBG_ROM_TBL_BASE 0x7010000ull\n#define HBM0_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM0_MC0_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM0_MC0_CS_STM_BASE 0x7011000ull\n#define HBM0_MC0_CS_STM_MAX_OFFSET 0x1000\n#define HBM0_MC0_CS_STM_SECTION 0x1000\n#define mmHBM0_MC0_CS_CTI_BASE 0x7012000ull\n#define HBM0_MC0_CS_CTI_MAX_OFFSET 0x1000\n#define HBM0_MC0_CS_CTI_SECTION 0x1000\n#define mmHBM0_MC0_CS_ETF_BASE 0x7013000ull\n#define HBM0_MC0_CS_ETF_MAX_OFFSET 0x1000\n#define HBM0_MC0_CS_ETF_SECTION 0x1000\n#define mmHBM0_MC0_CS_SPMU_BASE 0x7014000ull\n#define HBM0_MC0_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM0_MC0_CS_SPMU_SECTION 0x1000\n#define mmHBM0_MC0_BMON_CTI_BASE 0x7015000ull\n#define HBM0_MC0_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM0_MC0_BMON_CTI_SECTION 0x1000\n#define mmHBM0_MC0_USER_CTI_BASE 0x7016000ull\n#define HBM0_MC0_USER_CTI_MAX_OFFSET 0x1000\n#define HBM0_MC0_USER_CTI_SECTION 0xA000\n#define mmHBM0_MC0_FUNNEL_BASE 0x7020000ull\n#define HBM0_MC0_FUNNEL_MAX_OFFSET 0x1000\n#define HBM0_MC0_FUNNEL_SECTION 0x30000\n#define mmHBM0_MC1_CS_DBG_ROM_TBL_BASE 0x7050000ull\n#define HBM0_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM0_MC1_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM0_MC1_CS_STM_BASE 0x7051000ull\n#define HBM0_MC1_CS_STM_MAX_OFFSET 0x1000\n#define HBM0_MC1_CS_STM_SECTION 0x1000\n#define mmHBM0_MC1_CS_CTI_BASE 0x7052000ull\n#define HBM0_MC1_CS_CTI_MAX_OFFSET 0x1000\n#define HBM0_MC1_CS_CTI_SECTION 0x1000\n#define mmHBM0_MC1_CS_ETF_BASE 0x7053000ull\n#define HBM0_MC1_CS_ETF_MAX_OFFSET 0x1000\n#define HBM0_MC1_CS_ETF_SECTION 0x1000\n#define mmHBM0_MC1_CS_SPMU_BASE 0x7054000ull\n#define HBM0_MC1_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM0_MC1_CS_SPMU_SECTION 0x1000\n#define mmHBM0_MC1_BMON_CTI_BASE 0x7055000ull\n#define HBM0_MC1_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM0_MC1_BMON_CTI_SECTION 0x1000\n#define mmHBM0_MC1_USER_CTI_BASE 0x7056000ull\n#define HBM0_MC1_USER_CTI_MAX_OFFSET 0x1000\n#define HBM0_MC1_USER_CTI_SECTION 0xA000\n#define mmHBM0_MC1_FUNNEL_BASE 0x7060000ull\n#define HBM0_MC1_FUNNEL_MAX_OFFSET 0x1000\n#define HBM0_MC1_FUNNEL_SECTION 0x30000\n#define mmHBM1_MC0_CS_DBG_ROM_TBL_BASE 0x7090000ull\n#define HBM1_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM1_MC0_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM1_MC0_CS_STM_BASE 0x7091000ull\n#define HBM1_MC0_CS_STM_MAX_OFFSET 0x1000\n#define HBM1_MC0_CS_STM_SECTION 0x1000\n#define mmHBM1_MC0_CS_CTI_BASE 0x7092000ull\n#define HBM1_MC0_CS_CTI_MAX_OFFSET 0x1000\n#define HBM1_MC0_CS_CTI_SECTION 0x1000\n#define mmHBM1_MC0_CS_ETF_BASE 0x7093000ull\n#define HBM1_MC0_CS_ETF_MAX_OFFSET 0x1000\n#define HBM1_MC0_CS_ETF_SECTION 0x1000\n#define mmHBM1_MC0_CS_SPMU_BASE 0x7094000ull\n#define HBM1_MC0_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM1_MC0_CS_SPMU_SECTION 0x1000\n#define mmHBM1_MC0_BMON_CTI_BASE 0x7095000ull\n#define HBM1_MC0_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM1_MC0_BMON_CTI_SECTION 0x1000\n#define mmHBM1_MC0_USER_CTI_BASE 0x7096000ull\n#define HBM1_MC0_USER_CTI_MAX_OFFSET 0x1000\n#define HBM1_MC0_USER_CTI_SECTION 0xA000\n#define mmHBM1_MC0_FUNNEL_BASE 0x70A0000ull\n#define HBM1_MC0_FUNNEL_MAX_OFFSET 0x1000\n#define HBM1_MC0_FUNNEL_SECTION 0x30000\n#define mmHBM1_MC1_CS_DBG_ROM_TBL_BASE 0x70D0000ull\n#define HBM1_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM1_MC1_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM1_MC1_CS_STM_BASE 0x70D1000ull\n#define HBM1_MC1_CS_STM_MAX_OFFSET 0x1000\n#define HBM1_MC1_CS_STM_SECTION 0x1000\n#define mmHBM1_MC1_CS_CTI_BASE 0x70D2000ull\n#define HBM1_MC1_CS_CTI_MAX_OFFSET 0x1000\n#define HBM1_MC1_CS_CTI_SECTION 0x1000\n#define mmHBM1_MC1_CS_ETF_BASE 0x70D3000ull\n#define HBM1_MC1_CS_ETF_MAX_OFFSET 0x1000\n#define HBM1_MC1_CS_ETF_SECTION 0x1000\n#define mmHBM1_MC1_CS_SPMU_BASE 0x70D4000ull\n#define HBM1_MC1_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM1_MC1_CS_SPMU_SECTION 0x1000\n#define mmHBM1_MC1_BMON_CTI_BASE 0x70D5000ull\n#define HBM1_MC1_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM1_MC1_BMON_CTI_SECTION 0x1000\n#define mmHBM1_MC1_USER_CTI_BASE 0x70D6000ull\n#define HBM1_MC1_USER_CTI_MAX_OFFSET 0x1000\n#define HBM1_MC1_USER_CTI_SECTION 0xA000\n#define mmHBM1_MC1_FUNNEL_BASE 0x70E0000ull\n#define HBM1_MC1_FUNNEL_MAX_OFFSET 0x1000\n#define HBM1_MC1_FUNNEL_SECTION 0x30000\n#define mmHBM2_MC0_CS_DBG_ROM_TBL_BASE 0x7110000ull\n#define HBM2_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM2_MC0_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM2_MC0_CS_STM_BASE 0x7111000ull\n#define HBM2_MC0_CS_STM_MAX_OFFSET 0x1000\n#define HBM2_MC0_CS_STM_SECTION 0x1000\n#define mmHBM2_MC0_CS_CTI_BASE 0x7112000ull\n#define HBM2_MC0_CS_CTI_MAX_OFFSET 0x1000\n#define HBM2_MC0_CS_CTI_SECTION 0x1000\n#define mmHBM2_MC0_CS_ETF_BASE 0x7113000ull\n#define HBM2_MC0_CS_ETF_MAX_OFFSET 0x1000\n#define HBM2_MC0_CS_ETF_SECTION 0x1000\n#define mmHBM2_MC0_CS_SPMU_BASE 0x7114000ull\n#define HBM2_MC0_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM2_MC0_CS_SPMU_SECTION 0x1000\n#define mmHBM2_MC0_BMON_CTI_BASE 0x7115000ull\n#define HBM2_MC0_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM2_MC0_BMON_CTI_SECTION 0x1000\n#define mmHBM2_MC0_USER_CTI_BASE 0x7116000ull\n#define HBM2_MC0_USER_CTI_MAX_OFFSET 0x1000\n#define HBM2_MC0_USER_CTI_SECTION 0xA000\n#define mmHBM2_MC0_FUNNEL_BASE 0x7120000ull\n#define HBM2_MC0_FUNNEL_MAX_OFFSET 0x1000\n#define HBM2_MC0_FUNNEL_SECTION 0x30000\n#define mmHBM2_MC1_CS_DBG_ROM_TBL_BASE 0x7150000ull\n#define HBM2_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM2_MC1_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM2_MC1_CS_STM_BASE 0x7151000ull\n#define HBM2_MC1_CS_STM_MAX_OFFSET 0x1000\n#define HBM2_MC1_CS_STM_SECTION 0x1000\n#define mmHBM2_MC1_CS_CTI_BASE 0x7152000ull\n#define HBM2_MC1_CS_CTI_MAX_OFFSET 0x1000\n#define HBM2_MC1_CS_CTI_SECTION 0x1000\n#define mmHBM2_MC1_CS_ETF_BASE 0x7153000ull\n#define HBM2_MC1_CS_ETF_MAX_OFFSET 0x1000\n#define HBM2_MC1_CS_ETF_SECTION 0x1000\n#define mmHBM2_MC1_CS_SPMU_BASE 0x7154000ull\n#define HBM2_MC1_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM2_MC1_CS_SPMU_SECTION 0x1000\n#define mmHBM2_MC1_BMON_CTI_BASE 0x7155000ull\n#define HBM2_MC1_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM2_MC1_BMON_CTI_SECTION 0x1000\n#define mmHBM2_MC1_USER_CTI_BASE 0x7156000ull\n#define HBM2_MC1_USER_CTI_MAX_OFFSET 0x1000\n#define HBM2_MC1_USER_CTI_SECTION 0xA000\n#define mmHBM2_MC1_FUNNEL_BASE 0x7160000ull\n#define HBM2_MC1_FUNNEL_MAX_OFFSET 0x1000\n#define HBM2_MC1_FUNNEL_SECTION 0x30000\n#define mmHBM3_MC0_CS_DBG_ROM_TBL_BASE 0x7190000ull\n#define HBM3_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM3_MC0_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM3_MC0_CS_STM_BASE 0x7191000ull\n#define HBM3_MC0_CS_STM_MAX_OFFSET 0x1000\n#define HBM3_MC0_CS_STM_SECTION 0x1000\n#define mmHBM3_MC0_CS_CTI_BASE 0x7192000ull\n#define HBM3_MC0_CS_CTI_MAX_OFFSET 0x1000\n#define HBM3_MC0_CS_CTI_SECTION 0x1000\n#define mmHBM3_MC0_CS_ETF_BASE 0x7193000ull\n#define HBM3_MC0_CS_ETF_MAX_OFFSET 0x1000\n#define HBM3_MC0_CS_ETF_SECTION 0x1000\n#define mmHBM3_MC0_CS_SPMU_BASE 0x7194000ull\n#define HBM3_MC0_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM3_MC0_CS_SPMU_SECTION 0x1000\n#define mmHBM3_MC0_BMON_CTI_BASE 0x7195000ull\n#define HBM3_MC0_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM3_MC0_BMON_CTI_SECTION 0x1000\n#define mmHBM3_MC0_USER_CTI_BASE 0x7196000ull\n#define HBM3_MC0_USER_CTI_MAX_OFFSET 0x1000\n#define HBM3_MC0_USER_CTI_SECTION 0xA000\n#define mmHBM3_MC0_FUNNEL_BASE 0x71A0000ull\n#define HBM3_MC0_FUNNEL_MAX_OFFSET 0x1000\n#define HBM3_MC0_FUNNEL_SECTION 0x30000\n#define mmHBM3_MC1_CS_DBG_ROM_TBL_BASE 0x71D0000ull\n#define HBM3_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM3_MC1_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM3_MC1_CS_STM_BASE 0x71D1000ull\n#define HBM3_MC1_CS_STM_MAX_OFFSET 0x1000\n#define HBM3_MC1_CS_STM_SECTION 0x1000\n#define mmHBM3_MC1_CS_CTI_BASE 0x71D2000ull\n#define HBM3_MC1_CS_CTI_MAX_OFFSET 0x1000\n#define HBM3_MC1_CS_CTI_SECTION 0x1000\n#define mmHBM3_MC1_CS_ETF_BASE 0x71D3000ull\n#define HBM3_MC1_CS_ETF_MAX_OFFSET 0x1000\n#define HBM3_MC1_CS_ETF_SECTION 0x1000\n#define mmHBM3_MC1_CS_SPMU_BASE 0x71D4000ull\n#define HBM3_MC1_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM3_MC1_CS_SPMU_SECTION 0x1000\n#define mmHBM3_MC1_BMON_CTI_BASE 0x71D5000ull\n#define HBM3_MC1_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM3_MC1_BMON_CTI_SECTION 0x1000\n#define mmHBM3_MC1_USER_CTI_BASE 0x71D6000ull\n#define HBM3_MC1_USER_CTI_MAX_OFFSET 0x1000\n#define HBM3_MC1_USER_CTI_SECTION 0xA000\n#define mmHBM3_MC1_FUNNEL_BASE 0x71E0000ull\n#define HBM3_MC1_FUNNEL_MAX_OFFSET 0x1000\n#define HBM3_MC1_FUNNEL_SECTION 0x30000\n#define mmHBM4_MC0_CS_DBG_ROM_TBL_BASE 0x7210000ull\n#define HBM4_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM4_MC0_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM4_MC0_CS_STM_BASE 0x7211000ull\n#define HBM4_MC0_CS_STM_MAX_OFFSET 0x1000\n#define HBM4_MC0_CS_STM_SECTION 0x1000\n#define mmHBM4_MC0_CS_CTI_BASE 0x7212000ull\n#define HBM4_MC0_CS_CTI_MAX_OFFSET 0x1000\n#define HBM4_MC0_CS_CTI_SECTION 0x1000\n#define mmHBM4_MC0_CS_ETF_BASE 0x7213000ull\n#define HBM4_MC0_CS_ETF_MAX_OFFSET 0x1000\n#define HBM4_MC0_CS_ETF_SECTION 0x1000\n#define mmHBM4_MC0_CS_SPMU_BASE 0x7214000ull\n#define HBM4_MC0_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM4_MC0_CS_SPMU_SECTION 0x1000\n#define mmHBM4_MC0_BMON_CTI_BASE 0x7215000ull\n#define HBM4_MC0_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM4_MC0_BMON_CTI_SECTION 0x1000\n#define mmHBM4_MC0_USER_CTI_BASE 0x7216000ull\n#define HBM4_MC0_USER_CTI_MAX_OFFSET 0x1000\n#define HBM4_MC0_USER_CTI_SECTION 0xA000\n#define mmHBM4_MC0_FUNNEL_BASE 0x7220000ull\n#define HBM4_MC0_FUNNEL_MAX_OFFSET 0x1000\n#define HBM4_MC0_FUNNEL_SECTION 0x30000\n#define mmHBM4_MC1_CS_DBG_ROM_TBL_BASE 0x7250000ull\n#define HBM4_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM4_MC1_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM4_MC1_CS_STM_BASE 0x7251000ull\n#define HBM4_MC1_CS_STM_MAX_OFFSET 0x1000\n#define HBM4_MC1_CS_STM_SECTION 0x1000\n#define mmHBM4_MC1_CS_CTI_BASE 0x7252000ull\n#define HBM4_MC1_CS_CTI_MAX_OFFSET 0x1000\n#define HBM4_MC1_CS_CTI_SECTION 0x1000\n#define mmHBM4_MC1_CS_ETF_BASE 0x7253000ull\n#define HBM4_MC1_CS_ETF_MAX_OFFSET 0x1000\n#define HBM4_MC1_CS_ETF_SECTION 0x1000\n#define mmHBM4_MC1_CS_SPMU_BASE 0x7254000ull\n#define HBM4_MC1_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM4_MC1_CS_SPMU_SECTION 0x1000\n#define mmHBM4_MC1_BMON_CTI_BASE 0x7255000ull\n#define HBM4_MC1_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM4_MC1_BMON_CTI_SECTION 0x1000\n#define mmHBM4_MC1_USER_CTI_BASE 0x7256000ull\n#define HBM4_MC1_USER_CTI_MAX_OFFSET 0x1000\n#define HBM4_MC1_USER_CTI_SECTION 0xA000\n#define mmHBM4_MC1_FUNNEL_BASE 0x7260000ull\n#define HBM4_MC1_FUNNEL_MAX_OFFSET 0x1000\n#define HBM4_MC1_FUNNEL_SECTION 0x30000\n#define mmHBM5_MC0_CS_DBG_ROM_TBL_BASE 0x7290000ull\n#define HBM5_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM5_MC0_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM5_MC0_CS_STM_BASE 0x7291000ull\n#define HBM5_MC0_CS_STM_MAX_OFFSET 0x1000\n#define HBM5_MC0_CS_STM_SECTION 0x1000\n#define mmHBM5_MC0_CS_CTI_BASE 0x7292000ull\n#define HBM5_MC0_CS_CTI_MAX_OFFSET 0x1000\n#define HBM5_MC0_CS_CTI_SECTION 0x1000\n#define mmHBM5_MC0_CS_ETF_BASE 0x7293000ull\n#define HBM5_MC0_CS_ETF_MAX_OFFSET 0x1000\n#define HBM5_MC0_CS_ETF_SECTION 0x1000\n#define mmHBM5_MC0_CS_SPMU_BASE 0x7294000ull\n#define HBM5_MC0_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM5_MC0_CS_SPMU_SECTION 0x1000\n#define mmHBM5_MC0_BMON_CTI_BASE 0x7295000ull\n#define HBM5_MC0_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM5_MC0_BMON_CTI_SECTION 0x1000\n#define mmHBM5_MC0_USER_CTI_BASE 0x7296000ull\n#define HBM5_MC0_USER_CTI_MAX_OFFSET 0x1000\n#define HBM5_MC0_USER_CTI_SECTION 0xA000\n#define mmHBM5_MC0_FUNNEL_BASE 0x72A0000ull\n#define HBM5_MC0_FUNNEL_MAX_OFFSET 0x1000\n#define HBM5_MC0_FUNNEL_SECTION 0x30000\n#define mmHBM5_MC1_CS_DBG_ROM_TBL_BASE 0x72D0000ull\n#define HBM5_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000\n#define HBM5_MC1_CS_DBG_ROM_TBL_SECTION 0x1000\n#define mmHBM5_MC1_CS_STM_BASE 0x72D1000ull\n#define HBM5_MC1_CS_STM_MAX_OFFSET 0x1000\n#define HBM5_MC1_CS_STM_SECTION 0x1000\n#define mmHBM5_MC1_CS_CTI_BASE 0x72D2000ull\n#define HBM5_MC1_CS_CTI_MAX_OFFSET 0x1000\n#define HBM5_MC1_CS_CTI_SECTION 0x1000\n#define mmHBM5_MC1_CS_ETF_BASE 0x72D3000ull\n#define HBM5_MC1_CS_ETF_MAX_OFFSET 0x1000\n#define HBM5_MC1_CS_ETF_SECTION 0x1000\n#define mmHBM5_MC1_CS_SPMU_BASE 0x72D4000ull\n#define HBM5_MC1_CS_SPMU_MAX_OFFSET 0x1000\n#define HBM5_MC1_CS_SPMU_SECTION 0x1000\n#define mmHBM5_MC1_BMON_CTI_BASE 0x72D5000ull\n#define HBM5_MC1_BMON_CTI_MAX_OFFSET 0x1000\n#define HBM5_MC1_BMON_CTI_SECTION 0x1000\n#define mmHBM5_MC1_USER_CTI_BASE 0x72D6000ull\n#define HBM5_MC1_USER_CTI_MAX_OFFSET 0x1000\n#define HBM5_MC1_USER_CTI_SECTION 0xA000\n#define mmHBM5_MC1_FUNNEL_BASE 0x72E0000ull\n#define HBM5_MC1_FUNNEL_MAX_OFFSET 0x1000\n#define HBM5_MC1_FUNNEL_SECTION 0x20000\n#define mmNIC0_DBG_CS_DBG_ROM_TABLE_0_BASE 0x7300000ull\n#define NIC0_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC0_DBG_STM_0_BASE 0x7301000ull\n#define NIC0_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_STM_0_SECTION 0x1000\n#define mmNIC0_DBG_CTI_0_BASE 0x7302000ull\n#define NIC0_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_CTI_0_SECTION 0x1000\n#define mmNIC0_DBG_ETF_0_BASE 0x7303000ull\n#define NIC0_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_ETF_0_SECTION 0x1000\n#define mmNIC0_DBG_SPMU_0_BASE 0x7304000ull\n#define NIC0_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC0_DBG_USER_CTI_0_BASE 0x7305000ull\n#define NIC0_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC0_DBG_BMON_CTI_0_BASE 0x7306000ull\n#define NIC0_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC0_DBG_BMON0_0_BASE 0x7307000ull\n#define NIC0_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC0_DBG_BMON1_0_BASE 0x7308000ull\n#define NIC0_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC0_DBG_BMON2_0_BASE 0x7309000ull\n#define NIC0_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC0_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC0_DBG_ARC_RTT0_BASE 0x7310000ull\n#define NIC0_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC0_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC0_DBG_CS_DBG_ROM_TABLE_1_BASE 0x7320000ull\n#define NIC0_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC0_DBG_STM_1_BASE 0x7321000ull\n#define NIC0_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_STM_1_SECTION 0x1000\n#define mmNIC0_DBG_CTI_1_BASE 0x7322000ull\n#define NIC0_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_CTI_1_SECTION 0x1000\n#define mmNIC0_DBG_ETF_1_BASE 0x7323000ull\n#define NIC0_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_ETF_1_SECTION 0x1000\n#define mmNIC0_DBG_SPMU_1_BASE 0x7324000ull\n#define NIC0_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC0_DBG_USER_CTI_1_BASE 0x7325000ull\n#define NIC0_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC0_DBG_BMON_CTI_1_BASE 0x7326000ull\n#define NIC0_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC0_DBG_BMON0_1_BASE 0x7327000ull\n#define NIC0_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC0_DBG_BMON1_1_BASE 0x7328000ull\n#define NIC0_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC0_DBG_BMON2_1_BASE 0x7329000ull\n#define NIC0_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC0_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC0_DBG_ARC_RTT1_BASE 0x7330000ull\n#define NIC0_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC0_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC0_DBG_FUNNEL_TX_BASE 0x7338000ull\n#define NIC0_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC0_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC0_DBG_FUNNEL_NCH_BASE 0x7339000ull\n#define NIC0_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC0_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC1_DBG_CS_DBG_ROM_TABLE_0_BASE 0x7340000ull\n#define NIC1_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC1_DBG_STM_0_BASE 0x7341000ull\n#define NIC1_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_STM_0_SECTION 0x1000\n#define mmNIC1_DBG_CTI_0_BASE 0x7342000ull\n#define NIC1_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_CTI_0_SECTION 0x1000\n#define mmNIC1_DBG_ETF_0_BASE 0x7343000ull\n#define NIC1_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_ETF_0_SECTION 0x1000\n#define mmNIC1_DBG_SPMU_0_BASE 0x7344000ull\n#define NIC1_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC1_DBG_USER_CTI_0_BASE 0x7345000ull\n#define NIC1_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC1_DBG_BMON_CTI_0_BASE 0x7346000ull\n#define NIC1_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC1_DBG_BMON0_0_BASE 0x7347000ull\n#define NIC1_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC1_DBG_BMON1_0_BASE 0x7348000ull\n#define NIC1_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC1_DBG_BMON2_0_BASE 0x7349000ull\n#define NIC1_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC1_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC1_DBG_ARC_RTT0_BASE 0x7350000ull\n#define NIC1_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC1_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC1_DBG_CS_DBG_ROM_TABLE_1_BASE 0x7360000ull\n#define NIC1_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC1_DBG_STM_1_BASE 0x7361000ull\n#define NIC1_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_STM_1_SECTION 0x1000\n#define mmNIC1_DBG_CTI_1_BASE 0x7362000ull\n#define NIC1_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_CTI_1_SECTION 0x1000\n#define mmNIC1_DBG_ETF_1_BASE 0x7363000ull\n#define NIC1_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_ETF_1_SECTION 0x1000\n#define mmNIC1_DBG_SPMU_1_BASE 0x7364000ull\n#define NIC1_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC1_DBG_USER_CTI_1_BASE 0x7365000ull\n#define NIC1_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC1_DBG_BMON_CTI_1_BASE 0x7366000ull\n#define NIC1_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC1_DBG_BMON0_1_BASE 0x7367000ull\n#define NIC1_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC1_DBG_BMON1_1_BASE 0x7368000ull\n#define NIC1_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC1_DBG_BMON2_1_BASE 0x7369000ull\n#define NIC1_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC1_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC1_DBG_ARC_RTT1_BASE 0x7370000ull\n#define NIC1_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC1_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC1_DBG_FUNNEL_TX_BASE 0x7378000ull\n#define NIC1_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC1_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC1_DBG_FUNNEL_NCH_BASE 0x7379000ull\n#define NIC1_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC1_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC2_DBG_CS_DBG_ROM_TABLE_0_BASE 0x7380000ull\n#define NIC2_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC2_DBG_STM_0_BASE 0x7381000ull\n#define NIC2_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_STM_0_SECTION 0x1000\n#define mmNIC2_DBG_CTI_0_BASE 0x7382000ull\n#define NIC2_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_CTI_0_SECTION 0x1000\n#define mmNIC2_DBG_ETF_0_BASE 0x7383000ull\n#define NIC2_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_ETF_0_SECTION 0x1000\n#define mmNIC2_DBG_SPMU_0_BASE 0x7384000ull\n#define NIC2_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC2_DBG_USER_CTI_0_BASE 0x7385000ull\n#define NIC2_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC2_DBG_BMON_CTI_0_BASE 0x7386000ull\n#define NIC2_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC2_DBG_BMON0_0_BASE 0x7387000ull\n#define NIC2_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC2_DBG_BMON1_0_BASE 0x7388000ull\n#define NIC2_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC2_DBG_BMON2_0_BASE 0x7389000ull\n#define NIC2_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC2_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC2_DBG_ARC_RTT0_BASE 0x7390000ull\n#define NIC2_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC2_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC2_DBG_CS_DBG_ROM_TABLE_1_BASE 0x73A0000ull\n#define NIC2_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC2_DBG_STM_1_BASE 0x73A1000ull\n#define NIC2_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_STM_1_SECTION 0x1000\n#define mmNIC2_DBG_CTI_1_BASE 0x73A2000ull\n#define NIC2_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_CTI_1_SECTION 0x1000\n#define mmNIC2_DBG_ETF_1_BASE 0x73A3000ull\n#define NIC2_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_ETF_1_SECTION 0x1000\n#define mmNIC2_DBG_SPMU_1_BASE 0x73A4000ull\n#define NIC2_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC2_DBG_USER_CTI_1_BASE 0x73A5000ull\n#define NIC2_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC2_DBG_BMON_CTI_1_BASE 0x73A6000ull\n#define NIC2_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC2_DBG_BMON0_1_BASE 0x73A7000ull\n#define NIC2_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC2_DBG_BMON1_1_BASE 0x73A8000ull\n#define NIC2_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC2_DBG_BMON2_1_BASE 0x73A9000ull\n#define NIC2_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC2_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC2_DBG_ARC_RTT1_BASE 0x73B0000ull\n#define NIC2_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC2_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC2_DBG_FUNNEL_TX_BASE 0x73B8000ull\n#define NIC2_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC2_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC2_DBG_FUNNEL_NCH_BASE 0x73B9000ull\n#define NIC2_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC2_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC3_DBG_CS_DBG_ROM_TABLE_0_BASE 0x73C0000ull\n#define NIC3_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC3_DBG_STM_0_BASE 0x73C1000ull\n#define NIC3_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_STM_0_SECTION 0x1000\n#define mmNIC3_DBG_CTI_0_BASE 0x73C2000ull\n#define NIC3_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_CTI_0_SECTION 0x1000\n#define mmNIC3_DBG_ETF_0_BASE 0x73C3000ull\n#define NIC3_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_ETF_0_SECTION 0x1000\n#define mmNIC3_DBG_SPMU_0_BASE 0x73C4000ull\n#define NIC3_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC3_DBG_USER_CTI_0_BASE 0x73C5000ull\n#define NIC3_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC3_DBG_BMON_CTI_0_BASE 0x73C6000ull\n#define NIC3_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC3_DBG_BMON0_0_BASE 0x73C7000ull\n#define NIC3_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC3_DBG_BMON1_0_BASE 0x73C8000ull\n#define NIC3_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC3_DBG_BMON2_0_BASE 0x73C9000ull\n#define NIC3_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC3_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC3_DBG_ARC_RTT0_BASE 0x73D0000ull\n#define NIC3_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC3_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC3_DBG_CS_DBG_ROM_TABLE_1_BASE 0x73E0000ull\n#define NIC3_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC3_DBG_STM_1_BASE 0x73E1000ull\n#define NIC3_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_STM_1_SECTION 0x1000\n#define mmNIC3_DBG_CTI_1_BASE 0x73E2000ull\n#define NIC3_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_CTI_1_SECTION 0x1000\n#define mmNIC3_DBG_ETF_1_BASE 0x73E3000ull\n#define NIC3_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_ETF_1_SECTION 0x1000\n#define mmNIC3_DBG_SPMU_1_BASE 0x73E4000ull\n#define NIC3_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC3_DBG_USER_CTI_1_BASE 0x73E5000ull\n#define NIC3_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC3_DBG_BMON_CTI_1_BASE 0x73E6000ull\n#define NIC3_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC3_DBG_BMON0_1_BASE 0x73E7000ull\n#define NIC3_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC3_DBG_BMON1_1_BASE 0x73E8000ull\n#define NIC3_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC3_DBG_BMON2_1_BASE 0x73E9000ull\n#define NIC3_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC3_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC3_DBG_ARC_RTT1_BASE 0x73F0000ull\n#define NIC3_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC3_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC3_DBG_FUNNEL_TX_BASE 0x73F8000ull\n#define NIC3_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC3_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC3_DBG_FUNNEL_NCH_BASE 0x73F9000ull\n#define NIC3_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC3_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC4_DBG_CS_DBG_ROM_TABLE_0_BASE 0x7400000ull\n#define NIC4_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC4_DBG_STM_0_BASE 0x7401000ull\n#define NIC4_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_STM_0_SECTION 0x1000\n#define mmNIC4_DBG_CTI_0_BASE 0x7402000ull\n#define NIC4_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_CTI_0_SECTION 0x1000\n#define mmNIC4_DBG_ETF_0_BASE 0x7403000ull\n#define NIC4_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_ETF_0_SECTION 0x1000\n#define mmNIC4_DBG_SPMU_0_BASE 0x7404000ull\n#define NIC4_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC4_DBG_USER_CTI_0_BASE 0x7405000ull\n#define NIC4_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC4_DBG_BMON_CTI_0_BASE 0x7406000ull\n#define NIC4_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC4_DBG_BMON0_0_BASE 0x7407000ull\n#define NIC4_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC4_DBG_BMON1_0_BASE 0x7408000ull\n#define NIC4_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC4_DBG_BMON2_0_BASE 0x7409000ull\n#define NIC4_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC4_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC4_DBG_ARC_RTT0_BASE 0x7410000ull\n#define NIC4_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC4_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC4_DBG_CS_DBG_ROM_TABLE_1_BASE 0x7420000ull\n#define NIC4_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC4_DBG_STM_1_BASE 0x7421000ull\n#define NIC4_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_STM_1_SECTION 0x1000\n#define mmNIC4_DBG_CTI_1_BASE 0x7422000ull\n#define NIC4_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_CTI_1_SECTION 0x1000\n#define mmNIC4_DBG_ETF_1_BASE 0x7423000ull\n#define NIC4_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_ETF_1_SECTION 0x1000\n#define mmNIC4_DBG_SPMU_1_BASE 0x7424000ull\n#define NIC4_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC4_DBG_USER_CTI_1_BASE 0x7425000ull\n#define NIC4_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC4_DBG_BMON_CTI_1_BASE 0x7426000ull\n#define NIC4_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC4_DBG_BMON0_1_BASE 0x7427000ull\n#define NIC4_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC4_DBG_BMON1_1_BASE 0x7428000ull\n#define NIC4_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC4_DBG_BMON2_1_BASE 0x7429000ull\n#define NIC4_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC4_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC4_DBG_ARC_RTT1_BASE 0x7430000ull\n#define NIC4_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC4_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC4_DBG_FUNNEL_TX_BASE 0x7438000ull\n#define NIC4_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC4_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC4_DBG_FUNNEL_NCH_BASE 0x7439000ull\n#define NIC4_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC4_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC5_DBG_CS_DBG_ROM_TABLE_0_BASE 0x7440000ull\n#define NIC5_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC5_DBG_STM_0_BASE 0x7441000ull\n#define NIC5_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_STM_0_SECTION 0x1000\n#define mmNIC5_DBG_CTI_0_BASE 0x7442000ull\n#define NIC5_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_CTI_0_SECTION 0x1000\n#define mmNIC5_DBG_ETF_0_BASE 0x7443000ull\n#define NIC5_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_ETF_0_SECTION 0x1000\n#define mmNIC5_DBG_SPMU_0_BASE 0x7444000ull\n#define NIC5_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC5_DBG_USER_CTI_0_BASE 0x7445000ull\n#define NIC5_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC5_DBG_BMON_CTI_0_BASE 0x7446000ull\n#define NIC5_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC5_DBG_BMON0_0_BASE 0x7447000ull\n#define NIC5_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC5_DBG_BMON1_0_BASE 0x7448000ull\n#define NIC5_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC5_DBG_BMON2_0_BASE 0x7449000ull\n#define NIC5_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC5_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC5_DBG_ARC_RTT0_BASE 0x7450000ull\n#define NIC5_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC5_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC5_DBG_CS_DBG_ROM_TABLE_1_BASE 0x7460000ull\n#define NIC5_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC5_DBG_STM_1_BASE 0x7461000ull\n#define NIC5_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_STM_1_SECTION 0x1000\n#define mmNIC5_DBG_CTI_1_BASE 0x7462000ull\n#define NIC5_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_CTI_1_SECTION 0x1000\n#define mmNIC5_DBG_ETF_1_BASE 0x7463000ull\n#define NIC5_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_ETF_1_SECTION 0x1000\n#define mmNIC5_DBG_SPMU_1_BASE 0x7464000ull\n#define NIC5_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC5_DBG_USER_CTI_1_BASE 0x7465000ull\n#define NIC5_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC5_DBG_BMON_CTI_1_BASE 0x7466000ull\n#define NIC5_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC5_DBG_BMON0_1_BASE 0x7467000ull\n#define NIC5_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC5_DBG_BMON1_1_BASE 0x7468000ull\n#define NIC5_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC5_DBG_BMON2_1_BASE 0x7469000ull\n#define NIC5_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC5_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC5_DBG_ARC_RTT1_BASE 0x7470000ull\n#define NIC5_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC5_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC5_DBG_FUNNEL_TX_BASE 0x7478000ull\n#define NIC5_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC5_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC5_DBG_FUNNEL_NCH_BASE 0x7479000ull\n#define NIC5_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC5_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC6_DBG_CS_DBG_ROM_TABLE_0_BASE 0x7480000ull\n#define NIC6_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC6_DBG_STM_0_BASE 0x7481000ull\n#define NIC6_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_STM_0_SECTION 0x1000\n#define mmNIC6_DBG_CTI_0_BASE 0x7482000ull\n#define NIC6_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_CTI_0_SECTION 0x1000\n#define mmNIC6_DBG_ETF_0_BASE 0x7483000ull\n#define NIC6_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_ETF_0_SECTION 0x1000\n#define mmNIC6_DBG_SPMU_0_BASE 0x7484000ull\n#define NIC6_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC6_DBG_USER_CTI_0_BASE 0x7485000ull\n#define NIC6_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC6_DBG_BMON_CTI_0_BASE 0x7486000ull\n#define NIC6_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC6_DBG_BMON0_0_BASE 0x7487000ull\n#define NIC6_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC6_DBG_BMON1_0_BASE 0x7488000ull\n#define NIC6_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC6_DBG_BMON2_0_BASE 0x7489000ull\n#define NIC6_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC6_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC6_DBG_ARC_RTT0_BASE 0x7490000ull\n#define NIC6_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC6_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC6_DBG_CS_DBG_ROM_TABLE_1_BASE 0x74A0000ull\n#define NIC6_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC6_DBG_STM_1_BASE 0x74A1000ull\n#define NIC6_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_STM_1_SECTION 0x1000\n#define mmNIC6_DBG_CTI_1_BASE 0x74A2000ull\n#define NIC6_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_CTI_1_SECTION 0x1000\n#define mmNIC6_DBG_ETF_1_BASE 0x74A3000ull\n#define NIC6_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_ETF_1_SECTION 0x1000\n#define mmNIC6_DBG_SPMU_1_BASE 0x74A4000ull\n#define NIC6_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC6_DBG_USER_CTI_1_BASE 0x74A5000ull\n#define NIC6_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC6_DBG_BMON_CTI_1_BASE 0x74A6000ull\n#define NIC6_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC6_DBG_BMON0_1_BASE 0x74A7000ull\n#define NIC6_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC6_DBG_BMON1_1_BASE 0x74A8000ull\n#define NIC6_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC6_DBG_BMON2_1_BASE 0x74A9000ull\n#define NIC6_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC6_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC6_DBG_ARC_RTT1_BASE 0x74B0000ull\n#define NIC6_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC6_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC6_DBG_FUNNEL_TX_BASE 0x74B8000ull\n#define NIC6_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC6_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC6_DBG_FUNNEL_NCH_BASE 0x74B9000ull\n#define NIC6_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC6_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC7_DBG_CS_DBG_ROM_TABLE_0_BASE 0x74C0000ull\n#define NIC7_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC7_DBG_STM_0_BASE 0x74C1000ull\n#define NIC7_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_STM_0_SECTION 0x1000\n#define mmNIC7_DBG_CTI_0_BASE 0x74C2000ull\n#define NIC7_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_CTI_0_SECTION 0x1000\n#define mmNIC7_DBG_ETF_0_BASE 0x74C3000ull\n#define NIC7_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_ETF_0_SECTION 0x1000\n#define mmNIC7_DBG_SPMU_0_BASE 0x74C4000ull\n#define NIC7_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC7_DBG_USER_CTI_0_BASE 0x74C5000ull\n#define NIC7_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC7_DBG_BMON_CTI_0_BASE 0x74C6000ull\n#define NIC7_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC7_DBG_BMON0_0_BASE 0x74C7000ull\n#define NIC7_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC7_DBG_BMON1_0_BASE 0x74C8000ull\n#define NIC7_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC7_DBG_BMON2_0_BASE 0x74C9000ull\n#define NIC7_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC7_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC7_DBG_ARC_RTT0_BASE 0x74D0000ull\n#define NIC7_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC7_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC7_DBG_CS_DBG_ROM_TABLE_1_BASE 0x74E0000ull\n#define NIC7_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC7_DBG_STM_1_BASE 0x74E1000ull\n#define NIC7_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_STM_1_SECTION 0x1000\n#define mmNIC7_DBG_CTI_1_BASE 0x74E2000ull\n#define NIC7_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_CTI_1_SECTION 0x1000\n#define mmNIC7_DBG_ETF_1_BASE 0x74E3000ull\n#define NIC7_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_ETF_1_SECTION 0x1000\n#define mmNIC7_DBG_SPMU_1_BASE 0x74E4000ull\n#define NIC7_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC7_DBG_USER_CTI_1_BASE 0x74E5000ull\n#define NIC7_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC7_DBG_BMON_CTI_1_BASE 0x74E6000ull\n#define NIC7_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC7_DBG_BMON0_1_BASE 0x74E7000ull\n#define NIC7_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC7_DBG_BMON1_1_BASE 0x74E8000ull\n#define NIC7_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC7_DBG_BMON2_1_BASE 0x74E9000ull\n#define NIC7_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC7_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC7_DBG_ARC_RTT1_BASE 0x74F0000ull\n#define NIC7_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC7_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC7_DBG_FUNNEL_TX_BASE 0x74F8000ull\n#define NIC7_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC7_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC7_DBG_FUNNEL_NCH_BASE 0x74F9000ull\n#define NIC7_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC7_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC8_DBG_CS_DBG_ROM_TABLE_0_BASE 0x7500000ull\n#define NIC8_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC8_DBG_STM_0_BASE 0x7501000ull\n#define NIC8_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_STM_0_SECTION 0x1000\n#define mmNIC8_DBG_CTI_0_BASE 0x7502000ull\n#define NIC8_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_CTI_0_SECTION 0x1000\n#define mmNIC8_DBG_ETF_0_BASE 0x7503000ull\n#define NIC8_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_ETF_0_SECTION 0x1000\n#define mmNIC8_DBG_SPMU_0_BASE 0x7504000ull\n#define NIC8_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC8_DBG_USER_CTI_0_BASE 0x7505000ull\n#define NIC8_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC8_DBG_BMON_CTI_0_BASE 0x7506000ull\n#define NIC8_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC8_DBG_BMON0_0_BASE 0x7507000ull\n#define NIC8_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC8_DBG_BMON1_0_BASE 0x7508000ull\n#define NIC8_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC8_DBG_BMON2_0_BASE 0x7509000ull\n#define NIC8_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC8_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC8_DBG_ARC_RTT0_BASE 0x7510000ull\n#define NIC8_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC8_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC8_DBG_CS_DBG_ROM_TABLE_1_BASE 0x7520000ull\n#define NIC8_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC8_DBG_STM_1_BASE 0x7521000ull\n#define NIC8_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_STM_1_SECTION 0x1000\n#define mmNIC8_DBG_CTI_1_BASE 0x7522000ull\n#define NIC8_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_CTI_1_SECTION 0x1000\n#define mmNIC8_DBG_ETF_1_BASE 0x7523000ull\n#define NIC8_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_ETF_1_SECTION 0x1000\n#define mmNIC8_DBG_SPMU_1_BASE 0x7524000ull\n#define NIC8_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC8_DBG_USER_CTI_1_BASE 0x7525000ull\n#define NIC8_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC8_DBG_BMON_CTI_1_BASE 0x7526000ull\n#define NIC8_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC8_DBG_BMON0_1_BASE 0x7527000ull\n#define NIC8_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC8_DBG_BMON1_1_BASE 0x7528000ull\n#define NIC8_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC8_DBG_BMON2_1_BASE 0x7529000ull\n#define NIC8_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC8_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC8_DBG_ARC_RTT1_BASE 0x7530000ull\n#define NIC8_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC8_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC8_DBG_FUNNEL_TX_BASE 0x7538000ull\n#define NIC8_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC8_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC8_DBG_FUNNEL_NCH_BASE 0x7539000ull\n#define NIC8_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC8_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC9_DBG_CS_DBG_ROM_TABLE_0_BASE 0x7540000ull\n#define NIC9_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC9_DBG_STM_0_BASE 0x7541000ull\n#define NIC9_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_STM_0_SECTION 0x1000\n#define mmNIC9_DBG_CTI_0_BASE 0x7542000ull\n#define NIC9_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_CTI_0_SECTION 0x1000\n#define mmNIC9_DBG_ETF_0_BASE 0x7543000ull\n#define NIC9_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_ETF_0_SECTION 0x1000\n#define mmNIC9_DBG_SPMU_0_BASE 0x7544000ull\n#define NIC9_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC9_DBG_USER_CTI_0_BASE 0x7545000ull\n#define NIC9_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC9_DBG_BMON_CTI_0_BASE 0x7546000ull\n#define NIC9_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC9_DBG_BMON0_0_BASE 0x7547000ull\n#define NIC9_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC9_DBG_BMON1_0_BASE 0x7548000ull\n#define NIC9_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC9_DBG_BMON2_0_BASE 0x7549000ull\n#define NIC9_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC9_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC9_DBG_ARC_RTT0_BASE 0x7550000ull\n#define NIC9_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC9_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC9_DBG_CS_DBG_ROM_TABLE_1_BASE 0x7560000ull\n#define NIC9_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC9_DBG_STM_1_BASE 0x7561000ull\n#define NIC9_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_STM_1_SECTION 0x1000\n#define mmNIC9_DBG_CTI_1_BASE 0x7562000ull\n#define NIC9_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_CTI_1_SECTION 0x1000\n#define mmNIC9_DBG_ETF_1_BASE 0x7563000ull\n#define NIC9_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_ETF_1_SECTION 0x1000\n#define mmNIC9_DBG_SPMU_1_BASE 0x7564000ull\n#define NIC9_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC9_DBG_USER_CTI_1_BASE 0x7565000ull\n#define NIC9_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC9_DBG_BMON_CTI_1_BASE 0x7566000ull\n#define NIC9_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC9_DBG_BMON0_1_BASE 0x7567000ull\n#define NIC9_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC9_DBG_BMON1_1_BASE 0x7568000ull\n#define NIC9_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC9_DBG_BMON2_1_BASE 0x7569000ull\n#define NIC9_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC9_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC9_DBG_ARC_RTT1_BASE 0x7570000ull\n#define NIC9_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC9_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC9_DBG_FUNNEL_TX_BASE 0x7578000ull\n#define NIC9_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC9_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC9_DBG_FUNNEL_NCH_BASE 0x7579000ull\n#define NIC9_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC9_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC10_DBG_CS_DBG_ROM_TABLE_0_BASE 0x7580000ull\n#define NIC10_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC10_DBG_STM_0_BASE 0x7581000ull\n#define NIC10_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_STM_0_SECTION 0x1000\n#define mmNIC10_DBG_CTI_0_BASE 0x7582000ull\n#define NIC10_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_CTI_0_SECTION 0x1000\n#define mmNIC10_DBG_ETF_0_BASE 0x7583000ull\n#define NIC10_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_ETF_0_SECTION 0x1000\n#define mmNIC10_DBG_SPMU_0_BASE 0x7584000ull\n#define NIC10_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC10_DBG_USER_CTI_0_BASE 0x7585000ull\n#define NIC10_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC10_DBG_BMON_CTI_0_BASE 0x7586000ull\n#define NIC10_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC10_DBG_BMON0_0_BASE 0x7587000ull\n#define NIC10_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC10_DBG_BMON1_0_BASE 0x7588000ull\n#define NIC10_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC10_DBG_BMON2_0_BASE 0x7589000ull\n#define NIC10_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC10_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC10_DBG_ARC_RTT0_BASE 0x7590000ull\n#define NIC10_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC10_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC10_DBG_CS_DBG_ROM_TABLE_1_BASE 0x75A0000ull\n#define NIC10_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC10_DBG_STM_1_BASE 0x75A1000ull\n#define NIC10_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_STM_1_SECTION 0x1000\n#define mmNIC10_DBG_CTI_1_BASE 0x75A2000ull\n#define NIC10_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_CTI_1_SECTION 0x1000\n#define mmNIC10_DBG_ETF_1_BASE 0x75A3000ull\n#define NIC10_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_ETF_1_SECTION 0x1000\n#define mmNIC10_DBG_SPMU_1_BASE 0x75A4000ull\n#define NIC10_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC10_DBG_USER_CTI_1_BASE 0x75A5000ull\n#define NIC10_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC10_DBG_BMON_CTI_1_BASE 0x75A6000ull\n#define NIC10_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC10_DBG_BMON0_1_BASE 0x75A7000ull\n#define NIC10_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC10_DBG_BMON1_1_BASE 0x75A8000ull\n#define NIC10_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC10_DBG_BMON2_1_BASE 0x75A9000ull\n#define NIC10_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC10_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC10_DBG_ARC_RTT1_BASE 0x75B0000ull\n#define NIC10_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC10_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC10_DBG_FUNNEL_TX_BASE 0x75B8000ull\n#define NIC10_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC10_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC10_DBG_FUNNEL_NCH_BASE 0x75B9000ull\n#define NIC10_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n#define NIC10_DBG_FUNNEL_NCH_SECTION 0x7000\n#define mmNIC11_DBG_CS_DBG_ROM_TABLE_0_BASE 0x75C0000ull\n#define NIC11_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000\n#define mmNIC11_DBG_STM_0_BASE 0x75C1000ull\n#define NIC11_DBG_STM_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_STM_0_SECTION 0x1000\n#define mmNIC11_DBG_CTI_0_BASE 0x75C2000ull\n#define NIC11_DBG_CTI_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_CTI_0_SECTION 0x1000\n#define mmNIC11_DBG_ETF_0_BASE 0x75C3000ull\n#define NIC11_DBG_ETF_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_ETF_0_SECTION 0x1000\n#define mmNIC11_DBG_SPMU_0_BASE 0x75C4000ull\n#define NIC11_DBG_SPMU_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_SPMU_0_SECTION 0x1000\n#define mmNIC11_DBG_USER_CTI_0_BASE 0x75C5000ull\n#define NIC11_DBG_USER_CTI_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_USER_CTI_0_SECTION 0x1000\n#define mmNIC11_DBG_BMON_CTI_0_BASE 0x75C6000ull\n#define NIC11_DBG_BMON_CTI_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_BMON_CTI_0_SECTION 0x1000\n#define mmNIC11_DBG_BMON0_0_BASE 0x75C7000ull\n#define NIC11_DBG_BMON0_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_BMON0_0_SECTION 0x1000\n#define mmNIC11_DBG_BMON1_0_BASE 0x75C8000ull\n#define NIC11_DBG_BMON1_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_BMON1_0_SECTION 0x1000\n#define mmNIC11_DBG_BMON2_0_BASE 0x75C9000ull\n#define NIC11_DBG_BMON2_0_MAX_OFFSET 0x1000\n#define NIC11_DBG_BMON2_0_SECTION 0x7000\n#define mmNIC11_DBG_ARC_RTT0_BASE 0x75D0000ull\n#define NIC11_DBG_ARC_RTT0_MAX_OFFSET 0x1400\n#define NIC11_DBG_ARC_RTT0_SECTION 0x10000\n#define mmNIC11_DBG_CS_DBG_ROM_TABLE_1_BASE 0x75E0000ull\n#define NIC11_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000\n#define mmNIC11_DBG_STM_1_BASE 0x75E1000ull\n#define NIC11_DBG_STM_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_STM_1_SECTION 0x1000\n#define mmNIC11_DBG_CTI_1_BASE 0x75E2000ull\n#define NIC11_DBG_CTI_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_CTI_1_SECTION 0x1000\n#define mmNIC11_DBG_ETF_1_BASE 0x75E3000ull\n#define NIC11_DBG_ETF_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_ETF_1_SECTION 0x1000\n#define mmNIC11_DBG_SPMU_1_BASE 0x75E4000ull\n#define NIC11_DBG_SPMU_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_SPMU_1_SECTION 0x1000\n#define mmNIC11_DBG_USER_CTI_1_BASE 0x75E5000ull\n#define NIC11_DBG_USER_CTI_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_USER_CTI_1_SECTION 0x1000\n#define mmNIC11_DBG_BMON_CTI_1_BASE 0x75E6000ull\n#define NIC11_DBG_BMON_CTI_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_BMON_CTI_1_SECTION 0x1000\n#define mmNIC11_DBG_BMON0_1_BASE 0x75E7000ull\n#define NIC11_DBG_BMON0_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_BMON0_1_SECTION 0x1000\n#define mmNIC11_DBG_BMON1_1_BASE 0x75E8000ull\n#define NIC11_DBG_BMON1_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_BMON1_1_SECTION 0x1000\n#define mmNIC11_DBG_BMON2_1_BASE 0x75E9000ull\n#define NIC11_DBG_BMON2_1_MAX_OFFSET 0x1000\n#define NIC11_DBG_BMON2_1_SECTION 0x7000\n#define mmNIC11_DBG_ARC_RTT1_BASE 0x75F0000ull\n#define NIC11_DBG_ARC_RTT1_MAX_OFFSET 0x1400\n#define NIC11_DBG_ARC_RTT1_SECTION 0x8000\n#define mmNIC11_DBG_FUNNEL_TX_BASE 0x75F8000ull\n#define NIC11_DBG_FUNNEL_TX_MAX_OFFSET 0x1000\n#define NIC11_DBG_FUNNEL_TX_SECTION 0x1000\n#define mmNIC11_DBG_FUNNEL_NCH_BASE 0x75F9000ull\n#define NIC11_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}