read -sv run_verilog_mid/adder_32b_10_60_9fda8641f4fadb24522e940db59a3699.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_60_9fda8641f4fadb24522e940db59a3699_yosys.v
