============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Feb 05 2024  11:59:39 pm
  Module:                 fifo
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                 Leakage  
  Gate    Instances    Area    Power (nW)        Library       
---------------------------------------------------------------
ah01d1            7    241.500      5.277    tsl18fs120_scl_ss 
an12d1            1     21.950      0.469    tsl18fs120_scl_ss 
aoi221d1          7    175.630      1.152    tsl18fs120_scl_ss 
aoi222d1          8    250.880      0.923    tsl18fs120_scl_ss 
aoi22d1          33    621.060      2.557    tsl18fs120_scl_ss 
aoim22d1          9    197.550      4.718    tsl18fs120_scl_ss 
aon211d1          1     18.820      0.050    tsl18fs120_scl_ss 
aor211d1          8    200.720      4.114    tsl18fs120_scl_ss 
aor221d1          1     31.360      0.471    tsl18fs120_scl_ss 
aor22d1           7    175.630      2.220    tsl18fs120_scl_ss 
decrq1          128  11239.680    102.195    tsl18fs120_scl_ss 
dfcrb1            1     72.130      0.841    tsl18fs120_scl_ss 
dfcrq1           42   2766.120     36.670    tsl18fs120_scl_ss 
dfprb1            1     75.260      1.052    tsl18fs120_scl_ss 
inv0d0           13     81.510      1.921    tsl18fs120_scl_ss 
inv0d1            1      9.410      0.094    tsl18fs120_scl_ss 
mx02d1            2     50.180      0.722    tsl18fs120_scl_ss 
nd02d1           13    163.020      0.431    tsl18fs120_scl_ss 
nd03d1            2     31.360      0.053    tsl18fs120_scl_ss 
nd04d1            9    169.380      0.184    tsl18fs120_scl_ss 
nd12d1            9    141.120      1.487    tsl18fs120_scl_ss 
nd13d1            6    131.700      0.851    tsl18fs120_scl_ss 
nr02d1           21    263.340      3.654    tsl18fs120_scl_ss 
nr04d1            1     18.820      0.356    tsl18fs120_scl_ss 
oai22d1           1     18.820      0.082    tsl18fs120_scl_ss 
oaim22d1          1     25.090      0.243    tsl18fs120_scl_ss 
oan211d1          1     18.820      0.158    tsl18fs120_scl_ss 
or02d1            1     15.680      0.337    tsl18fs120_scl_ss 
or03d1            9    197.550      3.613    tsl18fs120_scl_ss 
pc3c01            2   2590.880    123.957    tsl18cio150_max   
pc3d01           14  18136.161   5449.754    tsl18cio150_max   
pc3o05           10  12954.401   3871.302    tsl18cio150_max   
xr02d1            6    188.160      3.589    tsl18fs120_scl_ss 
---------------------------------------------------------------
total           376  51293.691   9625.501                      


                                                    Leakage  Leakage 
     Library      Instances Instances %    Area   Power (nW) Power % 
---------------------------------------------------------------------
tsl18cio150_max          26         6.9 33681.442   9445.013    98.1 
tsl18fs120_scl_ss       350        93.1 17612.250    180.488     1.9 

                                            Leakage  Leakage 
     Type      Instances    Area   Area % Power (nW) Power % 
-------------------------------------------------------------
timing_model          26 33681.442   65.7   9445.013    98.1 
sequential           172 14153.190   27.6    140.758     1.5 
inverter              14    90.920    0.2      2.015     0.0 
logic                164  3368.140    6.6     37.714     0.4 
physical_cells         0     0.000    0.0      0.000     0.0 
-------------------------------------------------------------
total                376 51293.691  100.0   9625.501   100.0 

