#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: C:\Users\FH\Documents\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: LAPTOP-NJ92LQ7L
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Tue Feb 28 11:33:03 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/wino/wino.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/wino} C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v
I: Verilog-0002: [C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v(line number: 28)] Analyzing module winograd_d_fixpt (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/wino} C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v successfully.
 0.008103s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "winograd_d_fixpt" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v(line number: 28)] Elaborating module winograd_d_fixpt
Executing : rtl-elaborate successfully.
 0.032544s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (48.0%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.035115s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.136844s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.008885s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.072304s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.6%)
Start FSM inference.
Executing : FSM inference successfully.
 0.007094s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.164260s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (47.6%)
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 2.219 sec
Current time: Tue Feb 28 11:33:08 2023
Action compile: Peak memory pool usage is 124,227,584 bytes
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/wino/wino.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.131412s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.6%)
Start mod-gen.
I: Removed bmsSUB inst N115 that is redundant to N91
I: Removed bmsSUB inst N148 that is redundant to N91
I: Removed bmsSUB inst N168 that is redundant to N91
I: Removed bmsSUB inst N204 that is redundant to N91
I: Removed bmsSUB inst N224 that is redundant to N91
I: Removed bmsSUB inst N244 that is redundant to N91
I: Removed bmsSUB inst N276 that is redundant to N91
I: Removed bmsSUB inst N296 that is redundant to N91
I: Removed bmsSUB inst N325 that is redundant to N91
I: Removed bmsSUB inst N347 that is redundant to N91
I: Removed bmsSUB inst N375 that is redundant to N91
I: Removed bmsADD inst N131 that is redundant to N74
I: Removed bmsADD inst N187 that is redundant to N74
I: Removed bmsADD inst N259 that is redundant to N74
Executing : mod-gen successfully.
 0.771473s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (42.5%)
Start logic-optimization.
Executing : logic-optimization successfully.
 0.584178s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (42.8%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.085753s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.4%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.549198s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (37.0%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.685131s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (36.5%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000300s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000780s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_APM_E1                   16 uses
GTP_GRS                       1 use
GTP_LUT5CARRY              1010 uses

I/O ports: 406
GTP_INBUF                 350 uses
GTP_OUTBUF                 56 uses

Mapping Summary:
Total LUTs: 1010 of 17536 (5.76%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1010
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 16.00 of 30 (53.33%)

Total I/O ports = 406 of 240 (169.17%)

W: The design has 406 I/O, but only 240 available in the device

Number of unique control sets : 0


Design 'winograd_d_fixpt' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to winograd_d_fixpt_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4087: Port 'R1[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R1[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R2[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R3[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'R4[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'k1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k3[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k4[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k5[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k6[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k7[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k8[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k9[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k10[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k11[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k12[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k13[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k14[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k15[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'k16[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w3[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w4[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w5[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w6[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w7[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w8[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'w9[13]' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : w1[0] (port)
Endpoint    : R3[13] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 w1[0]                                                   0.000       0.000 f       w1[0] (port)     
                                   net (fanout=1)        0.000       0.000         w1[0]            
                                                                                   w1_ibuf[0]/I (GTP_INBUF)
                                   td                    1.115       1.115 f       w1_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=8)        0.920       2.035         nt_w1[0]         
                                                                                   N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.239       2.274 r       N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.274         _N2              
                                                                                   N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.301 r       N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.301         _N3              
                                                                                   N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.328 r       N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.328         _N4              
                                                                                   N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.355 r       N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.355         _N5              
                                                                                   N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.382 r       N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.382         _N6              
                                                                                   N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.409 r       N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.409         _N7              
                                                                                   N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.436 r       N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.436         _N8              
                                                                                   N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.463 r       N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.463         _N9              
                                                                                   N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.490 r       N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.490         _N10             
                                                                                   N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.517 r       N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.517         _N11             
                                                                                   N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.544 r       N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.544         _N12             
                                                                                   N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.571 r       N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.571         _N13             
                                                                                   N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.598 r       N2_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.598         _N14             
                                                                                   N2_15/CIN (GTP_LUT5CARRY)
                                   td                    0.184       2.782 f       N2_15/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.435       3.217         winograd_d_fixpt_add_temp[14]
                                                                                   N6_15/I2 (GTP_LUT5CARRY)
                                   td                    0.194       3.411 f       N6_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.411         _N31             
                                                                                   N6_16/CIN (GTP_LUT5CARRY)
                                   td                    0.184       3.595 f       N6_16/Z (GTP_LUT5CARRY)
                                   net (fanout=13)       0.537       4.132         winograd_d_fixpt_add_temp_1[15]
                                                                                   N134_14/I2 (GTP_LUT5CARRY)
                                   td                    0.223       4.355 r       N134_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.355         _N246            
                                                                                   N134_15/CIN (GTP_LUT5CARRY)
                                   td                    0.184       4.539 f       N134_15/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.435       4.974         winograd_d_fixpt_add_temp_14[14]
                                                                                   N138_15/I2 (GTP_LUT5CARRY)
                                   td                    0.194       5.168 f       N138_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.168         _N263            
                                                                                   N138_16/CIN (GTP_LUT5CARRY)
                                   td                    0.184       5.352 f       N138_16/Z (GTP_LUT5CARRY)
                                   net (fanout=5)        0.803       6.155         winograd_d_fixpt_add_temp_15[15]
                                                                                   N145/Y[17] (GTP_APM_E1)
                                   td                    1.890       8.045 r       N145/P[11] (GTP_APM_E1)
                                   net (fanout=4)        0.732       8.777         winograd_d_fixpt_mul_temp_3[11]
                                                                                   N174_1/I0 (GTP_LUT5CARRY)
                                   td                    0.158       8.935 f       N174_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.935         _N299            
                                                                                   N174_2/CIN (GTP_LUT5CARRY)
                                   td                    0.027       8.962 r       N174_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.962         _N300            
                                                                                   N174_3/CIN (GTP_LUT5CARRY)
                                   td                    0.184       9.146 f       N174_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       9.521         N407[2]          
                                                                                   N178_3/I2 (GTP_LUT5CARRY)
                                   td                    0.194       9.715 f       N178_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.715         _N316            
                                                                                   N178_4/CIN (GTP_LUT5CARRY)
                                   td                    0.184       9.899 f       N178_4/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.410      10.309         N406[3]          
                                                                                   N340.fsub_4/I2 (GTP_LUT5CARRY)
                                   td                    0.232      10.541 r       N340.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.541         N340.co [4]      
                                                                                   N340.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.184      10.725 f       N340.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375      11.100         N393[4]          
                                                                                   N361.fsub_5/I2 (GTP_LUT5CARRY)
                                   td                    0.194      11.294 f       N361.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.294         N361.co [5]      
                                                                                   N361.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.321 r       N361.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.321         N361.co [6]      
                                                                                   N361.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.348 r       N361.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.348         N361.co [7]      
                                                                                   N361.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.375 r       N361.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.375         N361.co [8]      
                                                                                   N361.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.402 r       N361.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.402         N361.co [9]      
                                                                                   N361.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.429 r       N361.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.429         N361.co [10]     
                                                                                   N361.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.456 r       N361.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.456         N361.co [11]     
                                                                                   N361.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.483 r       N361.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.483         N361.co [12]     
                                                                                   N361.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.510 r       N361.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.510         N361.co [13]     
                                                                                   N361.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.184      11.694 f       N361.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.740      12.434         nt_R3[13]        
                                                                                   R3_obuf[13]/I (GTP_OUTBUF)
                                   td                    2.048      14.482 f       R3_obuf[13]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.482         R3[13]           
 R3[13]                                                                    f       R3[13] (port)    

 Data arrival time                                                  14.482         Logic Levels: 40 
                                                                                   Logic: 8.720ns(60.213%), Route: 5.762ns(39.787%)
====================================================================================================

====================================================================================================

Startpoint  : w1[0] (port)
Endpoint    : R4[13] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 w1[0]                                                   0.000       0.000 f       w1[0] (port)     
                                   net (fanout=1)        0.000       0.000         w1[0]            
                                                                                   w1_ibuf[0]/I (GTP_INBUF)
                                   td                    1.115       1.115 f       w1_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=8)        0.920       2.035         nt_w1[0]         
                                                                                   N35.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.239       2.274 r       N35.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.274         N35.co [2]       
                                                                                   N35.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.301 r       N35.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.301         N35.co [3]       
                                                                                   N35.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.328 r       N35.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.328         N35.co [4]       
                                                                                   N35.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.355 r       N35.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.355         N35.co [5]       
                                                                                   N35.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.382 r       N35.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.382         N35.co [6]       
                                                                                   N35.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.409 r       N35.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.409         N35.co [7]       
                                                                                   N35.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.436 r       N35.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.436         N35.co [8]       
                                                                                   N35.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.463 r       N35.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.463         N35.co [9]       
                                                                                   N35.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.490 r       N35.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.490         N35.co [10]      
                                                                                   N35.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.517 r       N35.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.517         N35.co [11]      
                                                                                   N35.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.544 r       N35.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.544         N35.co [12]      
                                                                                   N35.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.571 r       N35.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.571         N35.co [13]      
                                                                                   N35.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.598 r       N35.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.598         N35.co [14]      
                                                                                   N35.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.184       2.782 f       N35.fsub_15/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.435       3.217         winograd_d_fixpt_sub_temp[14]
                                                                                   N39_15/I2 (GTP_LUT5CARRY)
                                   td                    0.194       3.411 f       N39_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.411         _N114            
                                                                                   N39_16/CIN (GTP_LUT5CARRY)
                                   td                    0.184       3.595 f       N39_16/Z (GTP_LUT5CARRY)
                                   net (fanout=13)       0.537       4.132         winograd_d_fixpt_add_temp_6[15]
                                                                                   N190_14/I2 (GTP_LUT5CARRY)
                                   td                    0.223       4.355 r       N190_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.355         _N342            
                                                                                   N190_15/CIN (GTP_LUT5CARRY)
                                   td                    0.184       4.539 f       N190_15/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.435       4.974         winograd_d_fixpt_add_temp_21[14]
                                                                                   N194_15/I2 (GTP_LUT5CARRY)
                                   td                    0.194       5.168 f       N194_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.168         _N359            
                                                                                   N194_16/CIN (GTP_LUT5CARRY)
                                   td                    0.184       5.352 f       N194_16/Z (GTP_LUT5CARRY)
                                   net (fanout=5)        0.803       6.155         winograd_d_fixpt_add_temp_22[15]
                                                                                   N201/Y[17] (GTP_APM_E1)
                                   td                    1.890       8.045 r       N201/P[11] (GTP_APM_E1)
                                   net (fanout=4)        0.732       8.777         winograd_d_fixpt_mul_temp_6[11]
                                                                                   N237.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.241       9.018 r       N237.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.018         N237.co [2]      
                                                                                   N237.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.184       9.202 f       N237.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       9.577         N396[2]          
                                                                                   N250.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.194       9.771 f       N250.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.771         N250.co [3]      
                                                                                   N250.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.184       9.955 f       N250.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375      10.330         N395[3]          
                                                                                   N364.fsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.194      10.524 f       N364.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.524         N364.co [4]      
                                                                                   N364.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.184      10.708 f       N364.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375      11.083         N389[4]          
                                                                                   N385.fsub_5/I2 (GTP_LUT5CARRY)
                                   td                    0.194      11.277 f       N385.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.277         N385.co [5]      
                                                                                   N385.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.304 r       N385.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.304         N385.co [6]      
                                                                                   N385.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.331 r       N385.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.331         N385.co [7]      
                                                                                   N385.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.358 r       N385.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.358         N385.co [8]      
                                                                                   N385.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.385 r       N385.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.385         N385.co [9]      
                                                                                   N385.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.412 r       N385.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.412         N385.co [10]     
                                                                                   N385.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.439 r       N385.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.439         N385.co [11]     
                                                                                   N385.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.466 r       N385.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.466         N385.co [12]     
                                                                                   N385.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.493 r       N385.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.493         N385.co [13]     
                                                                                   N385.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.184      11.677 f       N385.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.740      12.417         nt_R4[13]        
                                                                                   R4_obuf[13]/I (GTP_OUTBUF)
                                   td                    2.048      14.465 f       R4_obuf[13]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.465         R4[13]           
 R4[13]                                                                    f       R4[13] (port)    

 Data arrival time                                                  14.465         Logic Levels: 39 
                                                                                   Logic: 8.738ns(60.408%), Route: 5.727ns(39.592%)
====================================================================================================

====================================================================================================

Startpoint  : w1[0] (port)
Endpoint    : R3[12] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 w1[0]                                                   0.000       0.000 f       w1[0] (port)     
                                   net (fanout=1)        0.000       0.000         w1[0]            
                                                                                   w1_ibuf[0]/I (GTP_INBUF)
                                   td                    1.115       1.115 f       w1_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=8)        0.920       2.035         nt_w1[0]         
                                                                                   N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.239       2.274 r       N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.274         _N2              
                                                                                   N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.301 r       N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.301         _N3              
                                                                                   N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.328 r       N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.328         _N4              
                                                                                   N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.355 r       N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.355         _N5              
                                                                                   N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.382 r       N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.382         _N6              
                                                                                   N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.409 r       N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.409         _N7              
                                                                                   N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.436 r       N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.436         _N8              
                                                                                   N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.463 r       N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.463         _N9              
                                                                                   N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.490 r       N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.490         _N10             
                                                                                   N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.517 r       N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.517         _N11             
                                                                                   N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.544 r       N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.544         _N12             
                                                                                   N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.571 r       N2_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.571         _N13             
                                                                                   N2_14/CIN (GTP_LUT5CARRY)
                                   td                    0.027       2.598 r       N2_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       2.598         _N14             
                                                                                   N2_15/CIN (GTP_LUT5CARRY)
                                   td                    0.184       2.782 f       N2_15/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.435       3.217         winograd_d_fixpt_add_temp[14]
                                                                                   N6_15/I2 (GTP_LUT5CARRY)
                                   td                    0.194       3.411 f       N6_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.411         _N31             
                                                                                   N6_16/CIN (GTP_LUT5CARRY)
                                   td                    0.184       3.595 f       N6_16/Z (GTP_LUT5CARRY)
                                   net (fanout=13)       0.537       4.132         winograd_d_fixpt_add_temp_1[15]
                                                                                   N134_14/I2 (GTP_LUT5CARRY)
                                   td                    0.223       4.355 r       N134_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.355         _N246            
                                                                                   N134_15/CIN (GTP_LUT5CARRY)
                                   td                    0.184       4.539 f       N134_15/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.435       4.974         winograd_d_fixpt_add_temp_14[14]
                                                                                   N138_15/I2 (GTP_LUT5CARRY)
                                   td                    0.194       5.168 f       N138_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.168         _N263            
                                                                                   N138_16/CIN (GTP_LUT5CARRY)
                                   td                    0.184       5.352 f       N138_16/Z (GTP_LUT5CARRY)
                                   net (fanout=5)        0.803       6.155         winograd_d_fixpt_add_temp_15[15]
                                                                                   N145/Y[17] (GTP_APM_E1)
                                   td                    1.890       8.045 r       N145/P[11] (GTP_APM_E1)
                                   net (fanout=4)        0.732       8.777         winograd_d_fixpt_mul_temp_3[11]
                                                                                   N174_1/I0 (GTP_LUT5CARRY)
                                   td                    0.158       8.935 f       N174_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.935         _N299            
                                                                                   N174_2/CIN (GTP_LUT5CARRY)
                                   td                    0.027       8.962 r       N174_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.962         _N300            
                                                                                   N174_3/CIN (GTP_LUT5CARRY)
                                   td                    0.184       9.146 f       N174_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       9.521         N407[2]          
                                                                                   N178_3/I2 (GTP_LUT5CARRY)
                                   td                    0.194       9.715 f       N178_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.715         _N316            
                                                                                   N178_4/CIN (GTP_LUT5CARRY)
                                   td                    0.184       9.899 f       N178_4/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.410      10.309         N406[3]          
                                                                                   N340.fsub_4/I2 (GTP_LUT5CARRY)
                                   td                    0.232      10.541 r       N340.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.541         N340.co [4]      
                                                                                   N340.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.184      10.725 f       N340.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375      11.100         N393[4]          
                                                                                   N361.fsub_5/I2 (GTP_LUT5CARRY)
                                   td                    0.194      11.294 f       N361.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.294         N361.co [5]      
                                                                                   N361.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.321 r       N361.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.321         N361.co [6]      
                                                                                   N361.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.348 r       N361.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.348         N361.co [7]      
                                                                                   N361.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.375 r       N361.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.375         N361.co [8]      
                                                                                   N361.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.402 r       N361.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.402         N361.co [9]      
                                                                                   N361.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.429 r       N361.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.429         N361.co [10]     
                                                                                   N361.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.456 r       N361.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.456         N361.co [11]     
                                                                                   N361.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.027      11.483 r       N361.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.483         N361.co [12]     
                                                                                   N361.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.184      11.667 f       N361.fsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.740      12.407         nt_R3[12]        
                                                                                   R3_obuf[12]/I (GTP_OUTBUF)
                                   td                    2.048      14.455 f       R3_obuf[12]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.455         R3[12]           
 R3[12]                                                                    f       R3[12] (port)    

 Data arrival time                                                  14.455         Logic Levels: 39 
                                                                                   Logic: 8.693ns(60.138%), Route: 5.762ns(39.862%)
====================================================================================================

====================================================================================================

Startpoint  : w9[12] (port)
Endpoint    : R4[0] (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 w9[12]                                                  0.000       0.000 r       w9[12] (port)    
                                   net (fanout=1)        0.000       0.000         w9[12]           
                                                                                   w9_ibuf[12]/I (GTP_INBUF)
                                   td                    1.029       1.029 r       w9_ibuf[12]/O (GTP_INBUF)
                                   net (fanout=5)        0.879       1.908         nt_w9[12]        
                                                                                   N379/Y[11] (GTP_APM_E1)
                                   td                    1.890       3.798 r       N379/P[12] (GTP_APM_E1)
                                   net (fanout=2)        0.672       4.470         winograd_d_fixpt_mul_temp_15[12]
                                                                                   N382.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.182       4.652 r       N382.fsub_1/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       5.027         N387[0]          
                                                                                   N385.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.182       5.209 r       N385.fsub_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.740       5.949         nt_R4[0]         
                                                                                   R4_obuf[0]/I (GTP_OUTBUF)
                                   td                    1.929       7.878 r       R4_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.878         R4[0]            
 R4[0]                                                                     r       R4[0] (port)     

 Data arrival time                                                   7.878         Logic Levels: 5  
                                                                                   Logic: 5.212ns(66.159%), Route: 2.666ns(33.841%)
====================================================================================================

====================================================================================================

Startpoint  : w9[12] (port)
Endpoint    : R4[1] (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 w9[12]                                                  0.000       0.000 r       w9[12] (port)    
                                   net (fanout=1)        0.000       0.000         w9[12]           
                                                                                   w9_ibuf[12]/I (GTP_INBUF)
                                   td                    1.029       1.029 r       w9_ibuf[12]/O (GTP_INBUF)
                                   net (fanout=5)        0.879       1.908         nt_w9[12]        
                                                                                   N379/Y[11] (GTP_APM_E1)
                                   td                    1.890       3.798 r       N379/P[12] (GTP_APM_E1)
                                   net (fanout=2)        0.672       4.470         winograd_d_fixpt_mul_temp_15[12]
                                                                                   N382.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.182       4.652 r       N382.fsub_1/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       5.027         N387[0]          
                                                                                   N385.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.182       5.209 r       N385.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.740       5.949         nt_R4[1]         
                                                                                   R4_obuf[1]/I (GTP_OUTBUF)
                                   td                    1.929       7.878 r       R4_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.878         R4[1]            
 R4[1]                                                                     r       R4[1] (port)     

 Data arrival time                                                   7.878         Logic Levels: 5  
                                                                                   Logic: 5.212ns(66.159%), Route: 2.666ns(33.841%)
====================================================================================================

====================================================================================================

Startpoint  : w9[12] (port)
Endpoint    : R4[2] (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 w9[12]                                                  0.000       0.000 r       w9[12] (port)    
                                   net (fanout=1)        0.000       0.000         w9[12]           
                                                                                   w9_ibuf[12]/I (GTP_INBUF)
                                   td                    1.029       1.029 r       w9_ibuf[12]/O (GTP_INBUF)
                                   net (fanout=5)        0.879       1.908         nt_w9[12]        
                                                                                   N379/Y[11] (GTP_APM_E1)
                                   td                    1.890       3.798 r       N379/P[12] (GTP_APM_E1)
                                   net (fanout=2)        0.672       4.470         winograd_d_fixpt_mul_temp_15[12]
                                                                                   N382.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.182       4.652 r       N382.fsub_1/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.375       5.027         N387[0]          
                                                                                   N385.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.135       5.162 r       N385.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.162         N385.co [2]      
                                                                                   N385.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.168       5.330 r       N385.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.740       6.070         nt_R4[2]         
                                                                                   R4_obuf[2]/I (GTP_OUTBUF)
                                   td                    1.929       7.999 r       R4_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.999         R4[2]            
 R4[2]                                                                     r       R4[2] (port)     

 Data arrival time                                                   7.999         Logic Levels: 6  
                                                                                   Logic: 5.333ns(66.671%), Route: 2.666ns(33.329%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 2.594 sec
Current time: Tue Feb 28 12:33:10 2023
Action synthesize: Peak memory pool usage is 159,576,064 bytes
