INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/lab_d_b/lab_d_b.srcs/sources_1/imports/bargraphtest code basys/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/lab_d_b/lab_d_b.srcs/sources_1/imports/Provided code/d_type_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/lab_d_b/lab_d_b.srcs/sources_1/imports/Provided code/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/lab_d_b/lab_d_b.srcs/sources_1/imports/Provided code/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/lab_d_b/lab_d_b.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
