0.7
2020.1
May 27 2020
20:09:33
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.sim/sim_1/synth/timing/xsim/tb_time_synth.v,1658800032,verilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sources_1/new/defines.v,,BaudTickGen;BaudTickGen__parameterized0;CFGLUT5_HD3080;CFGLUT5_HD3081;CFGLUT5_HD3082;CFGLUT5_HD3083;CFGLUT5_HD3084;CFGLUT5_HD3085;CFGLUT5_HD3086;CFGLUT5_HD3087;CFGLUT5_HD3088;CFGLUT5_HD3089;CFGLUT5_HD3090;CFGLUT5_HD3091;CFGLUT5_HD3092;CFGLUT5_HD3093;CFGLUT5_HD3094;CFGLUT5_HD3095;CFGLUT5_HD3096;CFGLUT5_HD3097;CFGLUT5_HD3098;CFGLUT5_HD3099;CFGLUT5_HD3100;CFGLUT5_HD3101;CFGLUT5_HD3102;CFGLUT5_HD3103;CFGLUT5_HD3104;CFGLUT5_HD3105;CFGLUT5_HD3106;CFGLUT5_HD3107;CFGLUT5_HD3108;CFGLUT5_HD3109;CFGLUT5_HD3110;CFGLUT5_HD3111;CFGLUT5_HD3112;CFGLUT5_HD3113;CFGLUT5_HD3114;CFGLUT5_HD3115;CFGLUT5_HD3116;CFGLUT5_HD3117;CFGLUT5_HD3118;CFGLUT5_HD3119;CFGLUT5_HD3120;CFGLUT5_HD3121;CFGLUT5_HD3122;CFGLUT5_HD3123;CFGLUT5_HD3124;CFGLUT5_HD3125;CFGLUT5_HD3126;CFGLUT5_HD3127;CFGLUT5_HD3128;CFGLUT5_HD3129;CFGLUT5_HD3130;CFGLUT5_HD3131;CFGLUT5_HD3132;CFGLUT5_HD3133;CFGLUT5_HD3134;CFGLUT5_HD3135;CFGLUT5_HD3136;CFGLUT5_HD3137;CFGLUT5_HD3138;CFGLUT5_HD3139;CFGLUT5_HD3140;CFGLUT5_HD3141;CFGLUT5_HD3142;CFGLUT5_HD3143;CFGLUT5_HD3144;CFGLUT5_HD3145;CFGLUT5_HD3146;CFGLUT5_HD3147;CFGLUT5_HD3148;CFGLUT5_HD3149;CFGLUT5_HD3150;CFGLUT5_HD3151;CFGLUT5_HD3152;CFGLUT5_HD3153;CFGLUT5_HD3154;CFGLUT5_HD3155;CFGLUT5_HD3156;CFGLUT5_HD3157;CFGLUT5_HD3158;CFGLUT5_HD3159;CFGLUT5_HD3160;CFGLUT5_HD3161;CFGLUT5_HD3162;CFGLUT5_HD3163;CFGLUT5_HD3164;CFGLUT5_HD3165;CFGLUT5_HD3166;CFGLUT5_HD3167;CFGLUT5_HD3168;CFGLUT5_HD3169;CFGLUT5_HD3170;CFGLUT5_HD3171;CFGLUT5_HD3172;CFGLUT5_HD3173;CFGLUT5_HD3174;CFGLUT5_HD3175;CFGLUT5_HD3176;CFGLUT5_HD3177;CFGLUT5_HD3178;CFGLUT5_HD3179;CFGLUT5_HD3180;CFGLUT5_HD3181;CFGLUT5_HD3182;CFGLUT5_HD3183;CFGLUT5_HD3184;CFGLUT5_HD3185;CFGLUT5_HD3186;CFGLUT5_HD3187;CFGLUT5_HD3188;CFGLUT5_HD3189;CFGLUT5_HD3190;CFGLUT5_HD3191;CFGLUT5_HD3192;CFGLUT5_HD3193;CFGLUT5_HD3194;CFGLUT5_HD3195;CFGLUT5_HD3196;CFGLUT5_HD3197;CFGLUT5_HD3198;CFGLUT5_HD3199;CFGLUT5_HD3200;CFGLUT5_HD3201;CFGLUT5_HD3202;CFGLUT5_HD3203;CFGLUT5_HD3204;CFGLUT5_HD3205;CFGLUT5_HD3206;CFGLUT5_HD3207;CFGLUT5_HD3208;CFGLUT5_HD3209;CFGLUT5_HD3210;CFGLUT5_HD3211;CFGLUT5_HD3212;CFGLUT5_HD3213;CFGLUT5_HD3214;CFGLUT5_HD3215;CFGLUT5_HD3216;CFGLUT5_HD3217;CFGLUT5_HD3218;CFGLUT5_HD3219;CFGLUT5_HD3220;CFGLUT5_HD3221;CFGLUT5_HD3222;CFGLUT5_HD3223;CFGLUT5_HD3224;CFGLUT5_HD3225;CFGLUT5_HD3226;CFGLUT5_HD3227;CFGLUT5_HD3228;CFGLUT5_HD3229;CFGLUT5_HD3230;CFGLUT5_HD3231;CFGLUT5_HD3232;CFGLUT5_HD3233;CFGLUT5_HD3234;CFGLUT5_HD3235;CFGLUT5_HD3236;CFGLUT5_HD3237;CFGLUT5_HD3238;CFGLUT5_UNIQ_BASE_;Dcache;IF_ID;IOBUF_HD3017;IOBUF_HD3018;IOBUF_HD3019;IOBUF_HD3020;IOBUF_HD3021;IOBUF_HD3022;IOBUF_HD3023;IOBUF_HD3024;IOBUF_HD3025;IOBUF_HD3026;IOBUF_HD3027;IOBUF_HD3028;IOBUF_HD3029;IOBUF_HD3030;IOBUF_HD3031;IOBUF_HD3032;IOBUF_HD3033;IOBUF_HD3034;IOBUF_HD3035;IOBUF_HD3036;IOBUF_HD3037;IOBUF_HD3038;IOBUF_HD3039;IOBUF_HD3040;IOBUF_HD3041;IOBUF_HD3042;IOBUF_HD3043;IOBUF_HD3044;IOBUF_HD3045;IOBUF_HD3046;IOBUF_HD3047;IOBUF_HD3048;IOBUF_HD3049;IOBUF_HD3050;IOBUF_HD3051;IOBUF_HD3052;IOBUF_HD3053;IOBUF_HD3054;IOBUF_HD3055;IOBUF_HD3056;IOBUF_HD3057;IOBUF_HD3058;IOBUF_HD3059;IOBUF_HD3060;IOBUF_HD3061;IOBUF_HD3062;IOBUF_HD3063;IOBUF_HD3064;IOBUF_HD3065;IOBUF_HD3066;IOBUF_HD3067;IOBUF_HD3068;IOBUF_HD3069;IOBUF_HD3070;IOBUF_HD3071;IOBUF_HD3072;IOBUF_HD3073;IOBUF_HD3074;IOBUF_HD3075;IOBUF_HD3076;IOBUF_HD3077;IOBUF_HD3078;IOBUF_HD3079;IOBUF_UNIQ_BASE_;InstBuffer;MIPS;Regfile;TAGV_ram;TAGV_ram_HD2748;TAGV_ram_HD2755;TAGV_ram_HD2762;TAGV_ram_blk_mem_gen_generic_cstr;TAGV_ram_blk_mem_gen_generic_cstr_HD2752;TAGV_ram_blk_mem_gen_generic_cstr_HD2759;TAGV_ram_blk_mem_gen_generic_cstr_HD2766;TAGV_ram_blk_mem_gen_prim_width;TAGV_ram_blk_mem_gen_prim_width_HD2753;TAGV_ram_blk_mem_gen_prim_width_HD2760;TAGV_ram_blk_mem_gen_prim_width_HD2767;TAGV_ram_blk_mem_gen_prim_wrapper;TAGV_ram_blk_mem_gen_prim_wrapper_HD2754;TAGV_ram_blk_mem_gen_prim_wrapper_HD2761;TAGV_ram_blk_mem_gen_prim_wrapper_HD2768;TAGV_ram_blk_mem_gen_top;TAGV_ram_blk_mem_gen_top_HD2751;TAGV_ram_blk_mem_gen_top_HD2758;TAGV_ram_blk_mem_gen_top_HD2765;TAGV_ram_blk_mem_gen_v8_4_4;TAGV_ram_blk_mem_gen_v8_4_4_HD2749;TAGV_ram_blk_mem_gen_v8_4_4_HD2756;TAGV_ram_blk_mem_gen_v8_4_4_HD2763;TAGV_ram_blk_mem_gen_v8_4_4_synth;TAGV_ram_blk_mem_gen_v8_4_4_synth_HD2750;TAGV_ram_blk_mem_gen_v8_4_4_synth_HD2757;TAGV_ram_blk_mem_gen_v8_4_4_synth_HD2764;alu;alu_fu_ex_mem;alu_fu_mem_wb;async_receiver;async_transmitter;ctrl;dbg_hub_CV;doublebank_ram;doublebank_ram_HD2800;doublebank_ram_HD2807;doublebank_ram_HD2814;doublebank_ram_HD2821;doublebank_ram_HD2828;doublebank_ram_HD2835;doublebank_ram_HD2842;doublebank_ram_HD2849;doublebank_ram_HD2856;doublebank_ram_HD2863;doublebank_ram_HD2870;doublebank_ram_HD2877;doublebank_ram_HD2884;doublebank_ram_HD2891;doublebank_ram_HD2898;doublebank_ram_HD2905;doublebank_ram_HD2912;doublebank_ram_HD2919;doublebank_ram_HD2926;doublebank_ram_HD2933;doublebank_ram_HD2940;doublebank_ram_HD2947;doublebank_ram_HD2954;doublebank_ram_HD2961;doublebank_ram_HD2968;doublebank_ram_HD2975;doublebank_ram_HD2982;doublebank_ram_HD2989;doublebank_ram_HD2996;doublebank_ram_HD3003;doublebank_ram_HD3010;doublebank_ram_blk_mem_gen_generic_cstr;doublebank_ram_blk_mem_gen_generic_cstr_HD2804;doublebank_ram_blk_mem_gen_generic_cstr_HD2811;doublebank_ram_blk_mem_gen_generic_cstr_HD2818;doublebank_ram_blk_mem_gen_generic_cstr_HD2825;doublebank_ram_blk_mem_gen_generic_cstr_HD2832;doublebank_ram_blk_mem_gen_generic_cstr_HD2839;doublebank_ram_blk_mem_gen_generic_cstr_HD2846;doublebank_ram_blk_mem_gen_generic_cstr_HD2853;doublebank_ram_blk_mem_gen_generic_cstr_HD2860;doublebank_ram_blk_mem_gen_generic_cstr_HD2867;doublebank_ram_blk_mem_gen_generic_cstr_HD2874;doublebank_ram_blk_mem_gen_generic_cstr_HD2881;doublebank_ram_blk_mem_gen_generic_cstr_HD2888;doublebank_ram_blk_mem_gen_generic_cstr_HD2895;doublebank_ram_blk_mem_gen_generic_cstr_HD2902;doublebank_ram_blk_mem_gen_generic_cstr_HD2909;doublebank_ram_blk_mem_gen_generic_cstr_HD2916;doublebank_ram_blk_mem_gen_generic_cstr_HD2923;doublebank_ram_blk_mem_gen_generic_cstr_HD2930;doublebank_ram_blk_mem_gen_generic_cstr_HD2937;doublebank_ram_blk_mem_gen_generic_cstr_HD2944;doublebank_ram_blk_mem_gen_generic_cstr_HD2951;doublebank_ram_blk_mem_gen_generic_cstr_HD2958;doublebank_ram_blk_mem_gen_generic_cstr_HD2965;doublebank_ram_blk_mem_gen_generic_cstr_HD2972;doublebank_ram_blk_mem_gen_generic_cstr_HD2979;doublebank_ram_blk_mem_gen_generic_cstr_HD2986;doublebank_ram_blk_mem_gen_generic_cstr_HD2993;doublebank_ram_blk_mem_gen_generic_cstr_HD3000;doublebank_ram_blk_mem_gen_generic_cstr_HD3007;doublebank_ram_blk_mem_gen_generic_cstr_HD3014;doublebank_ram_blk_mem_gen_prim_width;doublebank_ram_blk_mem_gen_prim_width_HD2805;doublebank_ram_blk_mem_gen_prim_width_HD2812;doublebank_ram_blk_mem_gen_prim_width_HD2819;doublebank_ram_blk_mem_gen_prim_width_HD2826;doublebank_ram_blk_mem_gen_prim_width_HD2833;doublebank_ram_blk_mem_gen_prim_width_HD2840;doublebank_ram_blk_mem_gen_prim_width_HD2847;doublebank_ram_blk_mem_gen_prim_width_HD2854;doublebank_ram_blk_mem_gen_prim_width_HD2861;doublebank_ram_blk_mem_gen_prim_width_HD2868;doublebank_ram_blk_mem_gen_prim_width_HD2875;doublebank_ram_blk_mem_gen_prim_width_HD2882;doublebank_ram_blk_mem_gen_prim_width_HD2889;doublebank_ram_blk_mem_gen_prim_width_HD2896;doublebank_ram_blk_mem_gen_prim_width_HD2903;doublebank_ram_blk_mem_gen_prim_width_HD2910;doublebank_ram_blk_mem_gen_prim_width_HD2917;doublebank_ram_blk_mem_gen_prim_width_HD2924;doublebank_ram_blk_mem_gen_prim_width_HD2931;doublebank_ram_blk_mem_gen_prim_width_HD2938;doublebank_ram_blk_mem_gen_prim_width_HD2945;doublebank_ram_blk_mem_gen_prim_width_HD2952;doublebank_ram_blk_mem_gen_prim_width_HD2959;doublebank_ram_blk_mem_gen_prim_width_HD2966;doublebank_ram_blk_mem_gen_prim_width_HD2973;doublebank_ram_blk_mem_gen_prim_width_HD2980;doublebank_ram_blk_mem_gen_prim_width_HD2987;doublebank_ram_blk_mem_gen_prim_width_HD2994;doublebank_ram_blk_mem_gen_prim_width_HD3001;doublebank_ram_blk_mem_gen_prim_width_HD3008;doublebank_ram_blk_mem_gen_prim_width_HD3015;doublebank_ram_blk_mem_gen_prim_wrapper;doublebank_ram_blk_mem_gen_prim_wrapper_HD2806;doublebank_ram_blk_mem_gen_prim_wrapper_HD2813;doublebank_ram_blk_mem_gen_prim_wrapper_HD2820;doublebank_ram_blk_mem_gen_prim_wrapper_HD2827;doublebank_ram_blk_mem_gen_prim_wrapper_HD2834;doublebank_ram_blk_mem_gen_prim_wrapper_HD2841;doublebank_ram_blk_mem_gen_prim_wrapper_HD2848;doublebank_ram_blk_mem_gen_prim_wrapper_HD2855;doublebank_ram_blk_mem_gen_prim_wrapper_HD2862;doublebank_ram_blk_mem_gen_prim_wrapper_HD2869;doublebank_ram_blk_mem_gen_prim_wrapper_HD2876;doublebank_ram_blk_mem_gen_prim_wrapper_HD2883;doublebank_ram_blk_mem_gen_prim_wrapper_HD2890;doublebank_ram_blk_mem_gen_prim_wrapper_HD2897;doublebank_ram_blk_mem_gen_prim_wrapper_HD2904;doublebank_ram_blk_mem_gen_prim_wrapper_HD2911;doublebank_ram_blk_mem_gen_prim_wrapper_HD2918;doublebank_ram_blk_mem_gen_prim_wrapper_HD2925;doublebank_ram_blk_mem_gen_prim_wrapper_HD2932;doublebank_ram_blk_mem_gen_prim_wrapper_HD2939;doublebank_ram_blk_mem_gen_prim_wrapper_HD2946;doublebank_ram_blk_mem_gen_prim_wrapper_HD2953;doublebank_ram_blk_mem_gen_prim_wrapper_HD2960;doublebank_ram_blk_mem_gen_prim_wrapper_HD2967;doublebank_ram_blk_mem_gen_prim_wrapper_HD2974;doublebank_ram_blk_mem_gen_prim_wrapper_HD2981;doublebank_ram_blk_mem_gen_prim_wrapper_HD2988;doublebank_ram_blk_mem_gen_prim_wrapper_HD2995;doublebank_ram_blk_mem_gen_prim_wrapper_HD3002;doublebank_ram_blk_mem_gen_prim_wrapper_HD3009;doublebank_ram_blk_mem_gen_prim_wrapper_HD3016;doublebank_ram_blk_mem_gen_top;doublebank_ram_blk_mem_gen_top_HD2803;doublebank_ram_blk_mem_gen_top_HD2810;doublebank_ram_blk_mem_gen_top_HD2817;doublebank_ram_blk_mem_gen_top_HD2824;doublebank_ram_blk_mem_gen_top_HD2831;doublebank_ram_blk_mem_gen_top_HD2838;doublebank_ram_blk_mem_gen_top_HD2845;doublebank_ram_blk_mem_gen_top_HD2852;doublebank_ram_blk_mem_gen_top_HD2859;doublebank_ram_blk_mem_gen_top_HD2866;doublebank_ram_blk_mem_gen_top_HD2873;doublebank_ram_blk_mem_gen_top_HD2880;doublebank_ram_blk_mem_gen_top_HD2887;doublebank_ram_blk_mem_gen_top_HD2894;doublebank_ram_blk_mem_gen_top_HD2901;doublebank_ram_blk_mem_gen_top_HD2908;doublebank_ram_blk_mem_gen_top_HD2915;doublebank_ram_blk_mem_gen_top_HD2922;doublebank_ram_blk_mem_gen_top_HD2929;doublebank_ram_blk_mem_gen_top_HD2936;doublebank_ram_blk_mem_gen_top_HD2943;doublebank_ram_blk_mem_gen_top_HD2950;doublebank_ram_blk_mem_gen_top_HD2957;doublebank_ram_blk_mem_gen_top_HD2964;doublebank_ram_blk_mem_gen_top_HD2971;doublebank_ram_blk_mem_gen_top_HD2978;doublebank_ram_blk_mem_gen_top_HD2985;doublebank_ram_blk_mem_gen_top_HD2992;doublebank_ram_blk_mem_gen_top_HD2999;doublebank_ram_blk_mem_gen_top_HD3006;doublebank_ram_blk_mem_gen_top_HD3013;doublebank_ram_blk_mem_gen_v8_4_4;doublebank_ram_blk_mem_gen_v8_4_4_HD2801;doublebank_ram_blk_mem_gen_v8_4_4_HD2808;doublebank_ram_blk_mem_gen_v8_4_4_HD2815;doublebank_ram_blk_mem_gen_v8_4_4_HD2822;doublebank_ram_blk_mem_gen_v8_4_4_HD2829;doublebank_ram_blk_mem_gen_v8_4_4_HD2836;doublebank_ram_blk_mem_gen_v8_4_4_HD2843;doublebank_ram_blk_mem_gen_v8_4_4_HD2850;doublebank_ram_blk_mem_gen_v8_4_4_HD2857;doublebank_ram_blk_mem_gen_v8_4_4_HD2864;doublebank_ram_blk_mem_gen_v8_4_4_HD2871;doublebank_ram_blk_mem_gen_v8_4_4_HD2878;doublebank_ram_blk_mem_gen_v8_4_4_HD2885;doublebank_ram_blk_mem_gen_v8_4_4_HD2892;doublebank_ram_blk_mem_gen_v8_4_4_HD2899;doublebank_ram_blk_mem_gen_v8_4_4_HD2906;doublebank_ram_blk_mem_gen_v8_4_4_HD2913;doublebank_ram_blk_mem_gen_v8_4_4_HD2920;doublebank_ram_blk_mem_gen_v8_4_4_HD2927;doublebank_ram_blk_mem_gen_v8_4_4_HD2934;doublebank_ram_blk_mem_gen_v8_4_4_HD2941;doublebank_ram_blk_mem_gen_v8_4_4_HD2948;doublebank_ram_blk_mem_gen_v8_4_4_HD2955;doublebank_ram_blk_mem_gen_v8_4_4_HD2962;doublebank_ram_blk_mem_gen_v8_4_4_HD2969;doublebank_ram_blk_mem_gen_v8_4_4_HD2976;doublebank_ram_blk_mem_gen_v8_4_4_HD2983;doublebank_ram_blk_mem_gen_v8_4_4_HD2990;doublebank_ram_blk_mem_gen_v8_4_4_HD2997;doublebank_ram_blk_mem_gen_v8_4_4_HD3004;doublebank_ram_blk_mem_gen_v8_4_4_HD3011;doublebank_ram_blk_mem_gen_v8_4_4_synth;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2802;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2809;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2816;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2823;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2830;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2837;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2844;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2851;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2858;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2865;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2872;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2879;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2886;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2893;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2900;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2907;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2914;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2921;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2928;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2935;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2942;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2949;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2956;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2963;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2970;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2977;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2984;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2991;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD2998;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD3005;doublebank_ram_blk_mem_gen_v8_4_4_synth_HD3012;dsram_ctrl;fetch;glbl;icache;id_alu_exe;ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_11_ila;ila_0_ila_v6_2_11_ila_cap_addrgen;ila_0_ila_v6_2_11_ila_cap_ctrl_legacy;ila_0_ila_v6_2_11_ila_cap_sample_counter;ila_0_ila_v6_2_11_ila_cap_window_counter;ila_0_ila_v6_2_11_ila_core;ila_0_ila_v6_2_11_ila_register;ila_0_ila_v6_2_11_ila_reset_ctrl;ila_0_ila_v6_2_11_ila_trace_memory;ila_0_ila_v6_2_11_ila_trig_match;ila_0_ila_v6_2_11_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_62;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_12;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_36;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_39;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_42;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_57;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_18;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_24;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_30;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_45;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_51;ila_0_ltlib_v1_0_0_all_typeA__parameterized2;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_90;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_98;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_14;ila_0_ltlib_v1_0_0_all_typeA_slice_15;ila_0_ltlib_v1_0_0_all_typeA_slice_19;ila_0_ltlib_v1_0_0_all_typeA_slice_20;ila_0_ltlib_v1_0_0_all_typeA_slice_21;ila_0_ltlib_v1_0_0_all_typeA_slice_25;ila_0_ltlib_v1_0_0_all_typeA_slice_26;ila_0_ltlib_v1_0_0_all_typeA_slice_27;ila_0_ltlib_v1_0_0_all_typeA_slice_31;ila_0_ltlib_v1_0_0_all_typeA_slice_32;ila_0_ltlib_v1_0_0_all_typeA_slice_33;ila_0_ltlib_v1_0_0_all_typeA_slice_46;ila_0_ltlib_v1_0_0_all_typeA_slice_47;ila_0_ltlib_v1_0_0_all_typeA_slice_48;ila_0_ltlib_v1_0_0_all_typeA_slice_52;ila_0_ltlib_v1_0_0_all_typeA_slice_53;ila_0_ltlib_v1_0_0_all_typeA_slice_54;ila_0_ltlib_v1_0_0_all_typeA_slice_59;ila_0_ltlib_v1_0_0_all_typeA_slice_63;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_13;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_16;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_22;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_28;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_34;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_37;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_40;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_43;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_49;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_55;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_58;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_60;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_64;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_91;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_99;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_100;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_92;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA_61;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_11;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_35;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_38;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_41;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_56;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_17;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_23;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_29;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_44;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_50;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_89;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_97;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_65;ila_0_ltlib_v1_0_0_async_edge_xfer_66;ila_0_ltlib_v1_0_0_async_edge_xfer_67;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_93;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_87;ila_0_ltlib_v1_0_0_cfglut5_94;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_95;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_86;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match_0;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_10;ila_0_ltlib_v1_0_0_match__parameterized0_2;ila_0_ltlib_v1_0_0_match__parameterized0_3;ila_0_ltlib_v1_0_0_match__parameterized0_4;ila_0_ltlib_v1_0_0_match__parameterized0_9;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized1_1;ila_0_ltlib_v1_0_0_match__parameterized1_5;ila_0_ltlib_v1_0_0_match__parameterized1_6;ila_0_ltlib_v1_0_0_match__parameterized1_7;ila_0_ltlib_v1_0_0_match__parameterized1_8;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_88;ila_0_ltlib_v1_0_0_match_nodelay_96;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_68;ila_0_xsdbs_v1_0_2_reg__parameterized27;ila_0_xsdbs_v1_0_2_reg__parameterized28;ila_0_xsdbs_v1_0_2_reg__parameterized29;ila_0_xsdbs_v1_0_2_reg__parameterized30;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized46;ila_0_xsdbs_v1_0_2_reg__parameterized47;ila_0_xsdbs_v1_0_2_reg__parameterized48;ila_0_xsdbs_v1_0_2_reg__parameterized49;ila_0_xsdbs_v1_0_2_reg__parameterized50;ila_0_xsdbs_v1_0_2_reg__parameterized51;ila_0_xsdbs_v1_0_2_reg__parameterized52;ila_0_xsdbs_v1_0_2_reg__parameterized53;ila_0_xsdbs_v1_0_2_reg__parameterized55;ila_0_xsdbs_v1_0_2_reg__parameterized57;ila_0_xsdbs_v1_0_2_reg__parameterized60;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_72;ila_0_xsdbs_v1_0_2_reg_ctl_73;ila_0_xsdbs_v1_0_2_reg_ctl_74;ila_0_xsdbs_v1_0_2_reg_ctl_75;ila_0_xsdbs_v1_0_2_reg_ctl_78;ila_0_xsdbs_v1_0_2_reg_ctl_80;ila_0_xsdbs_v1_0_2_reg_ctl_81;ila_0_xsdbs_v1_0_2_reg_ctl_82;ila_0_xsdbs_v1_0_2_reg_ctl_83;ila_0_xsdbs_v1_0_2_reg_ctl_84;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_76;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_79;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized10;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized11;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized12;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized13;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized9;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_69;ila_0_xsdbs_v1_0_2_reg_stat_70;ila_0_xsdbs_v1_0_2_reg_stat_71;ila_0_xsdbs_v1_0_2_reg_stat_77;ila_0_xsdbs_v1_0_2_reg_stat_85;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs;isram_ctrl;mem_ctrl;mem_fu_ex;mul_fu_reg;mult_gen_0;mult_gen_0_luts;mult_gen_0_mult_gen_v12_0_16;mult_gen_0_mult_gen_v12_0_16_viv;pll_example;pll_example_pll_example_clk_wiz;pre_fetch;thinpad_top;vga,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/28F640P30.v,1590804866,verilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/clock.v,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/def.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/BankLib.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/clock.v,1590804866,verilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/sram_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/BankLib.h,1590804866,verilog,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/def.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1590804866,verilog,,,,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/TimingData.h,1590804866,verilog,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,1590804866,verilog,,,,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h,1590804866,verilog,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/def.h,1590804866,verilog,,,,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/sram_model.v,1590804866,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/tb.sv,1658544755,systemVerilog,,,,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sources_1/new/defines.v;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sources_1/new/defines.v,1657179244;1657179244,systemVerilog;systemVerilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/28F640P30.v;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/tb.sv;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/28F640P30.v;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/tb.sv,,,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new;../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
