Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/robot_experiment_final/quartus/DE0_TOP/qsys/ --output-directory=C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/ --report-file=bsf:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.qsys
Progress: Loading qsys/qsys.qsys
Progress: Reading input file
Progress: Adding clk_50m [clock_source 13.1]
Warning: clk_50m: Used clock_source 13.0 (instead of 13.1)
Progress: Parameterizing module clk_50m
Progress: Adding pll [altpll 13.1]
Warning: pll: Used altpll 13.0 (instead of 13.1)
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Warning: sdram: Used altera_avalon_new_sdram_controller 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module sdram
Progress: Adding nios2cpu [altera_nios2_qsys 13.1]
Warning: nios2cpu: Used altera_nios2_qsys 13.0 (instead of 13.1)
Progress: Parameterizing module nios2cpu
Progress: Adding apb [altera_avalon_mm_bridge 13.1]
Warning: apb: Used altera_avalon_mm_bridge 13.0 (instead of 13.1)
Progress: Parameterizing module apb
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Warning: jtag_uart: Used altera_avalon_jtag_uart 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module jtag_uart
Progress: Adding sys_timer [altera_avalon_timer 13.1]
Warning: sys_timer: Used altera_avalon_timer 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module sys_timer
Progress: Adding floor_timer [altera_avalon_timer 13.1]
Warning: floor_timer: Used altera_avalon_timer 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module floor_timer
Progress: Adding seg7_timer [altera_avalon_timer 13.1]
Warning: seg7_timer: Used altera_avalon_timer 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module seg7_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/robot_experiment_final/quartus/DE0_TOP/qsys/ --output-directory=C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.sopcinfo --report-file=html:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.html --report-file=qip:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.qip --report-file=cmp:C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys.qsys --language=VERILOG
Progress: Loading qsys/qsys.qsys
Progress: Reading input file
Progress: Adding clk_50m [clock_source 13.1]
Warning: clk_50m: Used clock_source 13.0 (instead of 13.1)
Progress: Parameterizing module clk_50m
Progress: Adding pll [altpll 13.1]
Warning: pll: Used altpll 13.0 (instead of 13.1)
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Warning: sdram: Used altera_avalon_new_sdram_controller 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module sdram
Progress: Adding nios2cpu [altera_nios2_qsys 13.1]
Warning: nios2cpu: Used altera_nios2_qsys 13.0 (instead of 13.1)
Progress: Parameterizing module nios2cpu
Progress: Adding apb [altera_avalon_mm_bridge 13.1]
Warning: apb: Used altera_avalon_mm_bridge 13.0 (instead of 13.1)
Progress: Parameterizing module apb
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Warning: jtag_uart: Used altera_avalon_jtag_uart 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module jtag_uart
Progress: Adding sys_timer [altera_avalon_timer 13.1]
Warning: sys_timer: Used altera_avalon_timer 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module sys_timer
Progress: Adding floor_timer [altera_avalon_timer 13.1]
Warning: floor_timer: Used altera_avalon_timer 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module floor_timer
Progress: Adding seg7_timer [altera_avalon_timer 13.1]
Warning: seg7_timer: Used altera_avalon_timer 13.0.1.99.2 (instead of 13.1)
Progress: Parameterizing module seg7_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 38 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 20 modules, 81 connections
Info: merlin_domain_transform: After transform: 47 modules, 237 connections
Info: merlin_router_transform: After transform: 58 modules, 280 connections
Info: merlin_traffic_limiter_transform: After transform: 59 modules, 285 connections
Info: merlin_burst_transform: After transform: 60 modules, 289 connections
Info: reset_adaptation_transform: After transform: 63 modules, 236 connections
Info: merlin_network_to_switch_transform: After transform: 83 modules, 280 connections
Info: merlin_width_transform: After transform: 85 modules, 286 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src0 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src1 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src2 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src3 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_002.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_002.sink3
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 95 modules, 336 connections
Info: limiter_update_transform: After transform: 95 modules, 337 connections
Info: merlin_mm_transform: After transform: 95 modules, 337 connections
Info: merlin_interrupt_mapper_transform: After transform: 96 modules, 340 connections
Info: merlin_interrupt_sync_transform: After transform: 100 modules, 360 connections
Info: pll: "qsys" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'qsys_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0003_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0003_sdram_gen//qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'qsys_sdram'
Info: sdram: "qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: nios2cpu: Starting RTL generation for module 'qsys_nios2cpu'
Info: nios2cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_nios2cpu --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0004_nios2cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0004_nios2cpu_gen//qsys_nios2cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2cpu: # 2023.12.18 09:25:31 (*) Starting Nios II generation
Info: nios2cpu: # 2023.12.18 09:25:31 (*)   Checking for plaintext license.
Info: nios2cpu: # 2023.12.18 09:25:33 (*)   Plaintext license found.
Info: nios2cpu: # 2023.12.18 09:25:33 (*)   Elaborating CPU configuration settings
Info: nios2cpu: # 2023.12.18 09:25:33 (*)   Creating all objects for CPU
Info: nios2cpu: # 2023.12.18 09:25:33 (*)   Generating RTL from CPU objects
Info: nios2cpu: # 2023.12.18 09:25:33 (*)   Creating plain-text RTL
Info: nios2cpu: # 2023.12.18 09:25:35 (*) Done Nios II generation
Info: nios2cpu: Done RTL generation for module 'qsys_nios2cpu'
Info: nios2cpu: "qsys" instantiated altera_nios2_qsys "nios2cpu"
Info: apb: "qsys" instantiated altera_avalon_mm_bridge "apb"
Info: jtag_uart: Starting RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0005_jtag_uart_gen//qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_timer: Starting RTL generation for module 'qsys_sys_timer'
Info: sys_timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_sys_timer --dir=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0006_sys_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt9709_1257709303980958274.dir/0006_sys_timer_gen//qsys_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'qsys_sys_timer'
Info: sys_timer: "qsys" instantiated altera_avalon_timer "sys_timer"
Info: nios2cpu_instruction_master_translator: "qsys" instantiated altera_merlin_master_translator "nios2cpu_instruction_master_translator"
Info: nios2cpu_jtag_debug_module_translator: "qsys" instantiated altera_merlin_slave_translator "nios2cpu_jtag_debug_module_translator"
Info: nios2cpu_instruction_master_translator_avalon_universal_master_0_agent: "qsys" instantiated altera_merlin_master_agent "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "qsys" instantiated altera_merlin_slave_agent "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "qsys" instantiated altera_avalon_sc_fifo "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "qsys" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "qsys" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "qsys" instantiated altera_merlin_router "id_router"
Info: id_router_001: "qsys" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "qsys" instantiated altera_merlin_router "id_router_003"
Info: addr_router_002: "qsys" instantiated altera_merlin_router "addr_router_002"
Info: id_router_004: "qsys" instantiated altera_merlin_router "id_router_004"
Info: limiter: "qsys" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "qsys" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_002: "qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: rsp_xbar_demux_004: "qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux_002: "qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "qsys" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "qsys" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: qsys: Done qsys" with 36 modules, 144 files, 2480958 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
