{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480053074043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480053074045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 03:51:13 2016 " "Processing started: Fri Nov 25 03:51:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480053074045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480053074045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS16e -c MIPS16e " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS16e -c MIPS16e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480053074047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480053074319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "src/microprocessor/datapath/datapath.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074923 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "src/microprocessor/datapath/datapath.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath_componets/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath_componets/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behave " "Found design unit 1: sign_extend-behave" {  } { { "src/microprocessor/datapath/datapath_componets/sign_extend.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/sign_extend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074925 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "src/microprocessor/datapath/datapath_componets/sign_extend.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/sign_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/genericblocks/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/genericblocks/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behave " "Found design unit 1: mux4-behave" {  } { { "src/microprocessor/genericblocks/mux4.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074951 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "src/microprocessor/genericblocks/mux4.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/genericblocks/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/genericblocks/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behave " "Found design unit 1: mux2-behave" {  } { { "src/microprocessor/genericblocks/mux2.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074973 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "src/microprocessor/genericblocks/mux2.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/constants/alu_const_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/microprocessor/datapath/constants/alu_const_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_package " "Found design unit 1: alu_package" {  } { { "src/microprocessor/datapath/constants/alu_const_package.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/constants/alu_const_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath_componets/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath_componets/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "src/microprocessor/datapath/datapath_componets/register_file.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074975 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/microprocessor/datapath/datapath_componets/register_file.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/register_file.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath_componets/buffer_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_clk-behave " "Found design unit 1: buffer_clk-behave" {  } { { "src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074977 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_clk " "Found entity 1: buffer_clk" {  } { { "src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath_componets/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath_componets/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "src/microprocessor/datapath/datapath_componets/alu.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074978 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/microprocessor/datapath/datapath_componets/alu.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/genericblocks/full_adder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/genericblocks/full_adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder16-behave " "Found design unit 1: full_adder16-behave" {  } { { "src/microprocessor/genericblocks/full_adder16.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/full_adder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074979 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder16 " "Found entity 1: full_adder16" {  } { { "src/microprocessor/genericblocks/full_adder16.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/full_adder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/genericblocks/full_adder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/genericblocks/full_adder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder1-baheave " "Found design unit 1: full_adder1-baheave" {  } { { "src/microprocessor/genericblocks/full_adder1.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/full_adder1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074980 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder1 " "Found entity 1: full_adder1" {  } { { "src/microprocessor/genericblocks/full_adder1.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/full_adder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/mips16e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/mips16e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips16e-behave " "Found design unit 1: mips16e-behave" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074981 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips16e " "Found entity 1: mips16e" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053074981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053074981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS16e " "Elaborating entity \"MIPS16e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480053075067 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc mips16e.vhd(7) " "VHDL Signal Declaration warning at mips16e.vhd(7): used implicit default value for signal \"pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1480053075070 "|MIPS16e"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[2\] GND " "Pin \"pc\[2\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[3\] GND " "Pin \"pc\[3\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[4\] GND " "Pin \"pc\[4\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[5\] GND " "Pin \"pc\[5\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[6\] GND " "Pin \"pc\[6\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[7\] GND " "Pin \"pc\[7\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[8\] GND " "Pin \"pc\[8\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[9\] GND " "Pin \"pc\[9\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[10\] GND " "Pin \"pc\[10\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[11\] GND " "Pin \"pc\[11\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[12\] GND " "Pin \"pc\[12\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[13\] GND " "Pin \"pc\[13\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[14\] GND " "Pin \"pc\[14\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[15\] GND " "Pin \"pc\[15\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053075522 "|mips16e|pc[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480053075522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480053075687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075687 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053075759 "|mips16e|instruction[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480053075759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480053075760 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480053075760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480053075760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480053075772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 03:51:15 2016 " "Processing ended: Fri Nov 25 03:51:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480053075772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480053075772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480053075772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480053075772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480053078180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480053078182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 03:51:17 2016 " "Processing started: Fri Nov 25 03:51:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480053078182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480053078182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS16e -c MIPS16e " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS16e -c MIPS16e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480053078183 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1480053078212 ""}
{ "Info" "0" "" "Project  = MIPS16e" {  } {  } 0 0 "Project  = MIPS16e" 0 0 "Fitter" 0 0 1480053078214 ""}
{ "Info" "0" "" "Revision = MIPS16e" {  } {  } 0 0 "Revision = MIPS16e" 0 0 "Fitter" 0 0 1480053078214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1480053078299 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MIPS16e EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design MIPS16e" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1480053078454 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1480053078521 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1480053078521 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480053078824 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480053079071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480053079071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480053079071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480053079071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480053079082 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480053079082 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480053079082 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480053079082 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480053079082 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480053079082 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480053079088 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { clk } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 5 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { reset } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 5 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[0] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[1] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[2] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[3] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[4] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[5] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[6] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[7] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[8\] " "Pin instruction\[8\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[8] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[9\] " "Pin instruction\[9\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[9] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[10\] " "Pin instruction\[10\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[10] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[11\] " "Pin instruction\[11\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[11] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[12\] " "Pin instruction\[12\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[12] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[13\] " "Pin instruction\[13\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[13] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[14\] " "Pin instruction\[14\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[14] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[15\] " "Pin instruction\[15\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { instruction[15] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[0] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[1] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[2] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[3] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[4] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[5] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[6] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[7] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[8] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[9] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[10] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[11] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[12] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[13] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[14] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiroshi.siq/altera/13.0/quartus/linux64/pin_planner.ppl" { pc[15] } } } { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } } { "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hiroshi.siq/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480053079532 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1480053079532 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS16e.sdc " "Synopsys Design Constraints File file not found: 'MIPS16e.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480053079802 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480053079802 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1480053079803 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1480053079804 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480053079805 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1480053079806 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480053079806 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480053079810 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480053079810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480053079811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480053079812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480053079812 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480053079813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480053079813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480053079813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480053079813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1480053079814 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480053079814 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 18 16 0 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 18 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1480053079817 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1480053079817 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1480053079817 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480053079818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480053079818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480053079818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480053079818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480053079818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480053079818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480053079818 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480053079818 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1480053079818 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1480053079818 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480053079838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480053080613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480053080673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480053080684 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480053080849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480053080849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480053081220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1480053081670 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480053081670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480053081777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1480053081779 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1480053081779 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480053081779 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1480053081787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480053081854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480053082068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480053082134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480053082565 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480053083019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/output_files/MIPS16e.fit.smsg " "Generated suppressed messages file /home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/output_files/MIPS16e.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480053083478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480053083736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 03:51:23 2016 " "Processing ended: Fri Nov 25 03:51:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480053083736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480053083736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480053083736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480053083736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480053086143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480053086145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 03:51:25 2016 " "Processing started: Fri Nov 25 03:51:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480053086145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480053086145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS16e -c MIPS16e " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS16e -c MIPS16e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480053086146 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1480053086384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480053086459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 03:51:26 2016 " "Processing ended: Fri Nov 25 03:51:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480053086459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480053086459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480053086459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480053086459 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480053086547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480053088384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480053088385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 03:51:28 2016 " "Processing started: Fri Nov 25 03:51:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480053088385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480053088385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS16e -c MIPS16e " "Command: quartus_sta MIPS16e -c MIPS16e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480053088386 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1480053088420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480053088591 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1480053088667 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1480053088667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS16e.sdc " "Synopsys Design Constraints File file not found: 'MIPS16e.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1480053088951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1480053088952 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1480053088952 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1480053088952 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1480053088953 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1480053088953 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1480053088954 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1480053088960 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1480053088962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053088966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053088972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053088973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053088975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053088976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053088976 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1480053088984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1480053089017 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1480053089654 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1480053089681 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1480053089681 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1480053089682 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1480053089682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089687 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1480053089691 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1480053089863 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1480053089864 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1480053089864 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1480053089864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480053089868 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480053090260 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480053090260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480053090285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 03:51:30 2016 " "Processing ended: Fri Nov 25 03:51:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480053090285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480053090285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480053090285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480053090285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480053093108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480053093110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 03:51:32 2016 " "Processing started: Fri Nov 25 03:51:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480053093110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480053093110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS16e -c MIPS16e " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS16e -c MIPS16e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480053093111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS16e_6_1200mv_85c_slow.vo /home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/ simulation " "Generated file MIPS16e_6_1200mv_85c_slow.vo in folder \"/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480053093524 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS16e_6_1200mv_0c_slow.vo /home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/ simulation " "Generated file MIPS16e_6_1200mv_0c_slow.vo in folder \"/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480053093545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS16e_min_1200mv_0c_fast.vo /home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/ simulation " "Generated file MIPS16e_min_1200mv_0c_fast.vo in folder \"/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480053093569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS16e.vo /home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/ simulation " "Generated file MIPS16e.vo in folder \"/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480053093592 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS16e_6_1200mv_85c_v_slow.sdo /home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/ simulation " "Generated file MIPS16e_6_1200mv_85c_v_slow.sdo in folder \"/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480053093619 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS16e_6_1200mv_0c_v_slow.sdo /home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/ simulation " "Generated file MIPS16e_6_1200mv_0c_v_slow.sdo in folder \"/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480053093640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS16e_min_1200mv_0c_v_fast.sdo /home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/ simulation " "Generated file MIPS16e_min_1200mv_0c_v_fast.sdo in folder \"/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480053093662 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS16e_v.sdo /home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/ simulation " "Generated file MIPS16e_v.sdo in folder \"/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480053093686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480053093736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 03:51:33 2016 " "Processing ended: Fri Nov 25 03:51:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480053093736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480053093736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480053093736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480053093736 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480053093872 ""}
