Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  7 16:56:06 2021
| Host         : DESKTOP-FICHOQQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file soc_axi_lite_top_methodology_drc_routed.rpt -pb soc_axi_lite_top_methodology_drc_routed.pb -rpx soc_axi_lite_top_methodology_drc_routed.rpx
| Design       : soc_axi_lite_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 180
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                          | 44         |
| TIMING-20 | Warning  | Non-clocked latch                                      | 134        |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on switch[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on switch[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on switch[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on switch[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on switch[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on switch[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on switch[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on switch[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led_rg0[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led_rg0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led_rg1[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led_rg1[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on num_a_g[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on num_a_g[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on num_a_g[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on num_a_g[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on num_a_g[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on num_a_g[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on num_a_g[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on num_csn[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on num_csn[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on num_csn[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on num_csn[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on num_csn[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on num_csn[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on num_csn[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on num_csn[7] relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[0] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[1] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[2] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[3] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[4] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[5] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/c/my_maindec/main_signal_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[0] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[10] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[11] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[12] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[13] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[14] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[15] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[16] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[17] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[18] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[19] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[1] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[20] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[21] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[22] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[23] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[24] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[25] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[26] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[27] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[28] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[29] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[2] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[30] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[31] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[3] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[4] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[5] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[6] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[7] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[8] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[9] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/exceptiondec/pcexception_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[0] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[10] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[11] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[12] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[13] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[14] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[15] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[16] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[17] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[18] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[19] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[1] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[20] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[21] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[22] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[23] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[24] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[25] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[26] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[27] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[28] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[29] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[2] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[30] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[31] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[3] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[4] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[5] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[6] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[7] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[8] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[9] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_ReadData_handle/handled_readdataW_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[0] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[10] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[11] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[12] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[13] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[14] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[15] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[16] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[17] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[18] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[19] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[1] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[20] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[21] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[22] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[23] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[24] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[25] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[26] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[27] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[28] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[29] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[2] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[30] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[31] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[32] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[32]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[33] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[33]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[34] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[34]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[35] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[35]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[36] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[36]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[37] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[37]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[38] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[38]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[39] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[39]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[3] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[40] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[40]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[41] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[41]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[42] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[42]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[43] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[43]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[44] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[44]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[45] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[45]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[46] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[46]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[47] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[47]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[48] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[48]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[49] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[49]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[4] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[50] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[50]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[51] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[51]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[52] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[52]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[53] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[53]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[54] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[54]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[55] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[55]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[56] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[56]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[57] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[57]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[58] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[58]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[59] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[59]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[5] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[60] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[60]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[61] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[61]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[62] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[62]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[63] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[63]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[6] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[7] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[8] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch u_cpu/cpusraml/datapath/my_alu/hilo_reg[9] cannot be properly analyzed as its control pin u_cpu/cpusraml/datapath/my_alu/hilo_reg[9]/G is not reached by a timing clock
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk] (Source: C:/Users/49393/Desktop/perf_test_v0.03/perf_test_v0.01/soc_axi_perf/run_vivado/soc_lite.xdc (Line: 5))
Previous: create_clock -period 10.000 [get_ports clk] (Source: c:/Users/49393/Desktop/perf_test_v0.03/perf_test_v0.01/soc_axi_perf/rtl/xilinx_ip/clk_pll/clk_pll.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk] (Source: C:/Users/49393/Desktop/perf_test_v0.03/perf_test_v0.01/soc_axi_perf/run_vivado/soc_lite.xdc (Line: 5))
Previous: create_clock -period 10.000 [get_ports clk] (Source: c:/Users/49393/Desktop/perf_test_v0.03/perf_test_v0.01/soc_axi_perf/rtl/xilinx_ip/clk_pll/clk_pll.xdc (Line: 56))
Related violations: <none>


