

================================================================
== Vivado HLS Report for 'conv2d_accel'
================================================================
* Date:           Tue Feb 17 23:15:09 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnn_conv_accelerator
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1691377|  1691377|  1691377|  1691377|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  1691375|  1691375|        71|         55|          2|  30752|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 55, depth = 71


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 55, D = 71, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	73  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	2  / true
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%output_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_V)"   --->   Operation 74 'read' 'output_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%bias_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias_V)"   --->   Operation 75 'read' 'bias_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%kernel_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kernel_V)"   --->   Operation 76 'read' 'kernel_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%input_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_V)"   --->   Operation 77 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %output_V_read, i32 1, i32 31)"   --->   Operation 78 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_cast = zext i31 %tmp to i33"   --->   Operation 79 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bias_V_read, i32 1, i32 31)"   --->   Operation 80 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i31 %tmp_5 to i32"   --->   Operation 81 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %kernel_V_read, i32 1, i32 31)"   --->   Operation 82 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i31 %tmp_6 to i32"   --->   Operation 83 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %input_V_read, i32 1, i32 31)"   --->   Operation 84 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i31 %tmp_7 to i33"   --->   Operation 85 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !51"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @conv2d_accel_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_accel.cpp:20]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_accel.cpp:25]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kernel_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_accel.cpp:26]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_accel.cpp:27]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_accel.cpp:28]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv_accel.cpp:29]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.66ns)   --->   "br label %.preheader48" [conv_accel.cpp:31]   --->   Operation 94 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 7.37>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i15 [ 0, %0 ], [ %indvar_flatten_next1, %.preheader49.preheader ]"   --->   Operation 95 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%f = phi i4 [ 0, %0 ], [ %f_cast4_mid2_v, %.preheader49.preheader ]" [conv_accel.cpp:31]   --->   Operation 96 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %0 ], [ %indvar_flatten_next, %.preheader49.preheader ]"   --->   Operation 97 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_mid2, %.preheader49.preheader ]" [conv_accel.cpp:33]   --->   Operation 98 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %j_1, %.preheader49.preheader ]"   --->   Operation 99 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i, i6 0)" [conv_accel.cpp:56]   --->   Operation 100 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i12 %p_shl to i13" [conv_accel.cpp:56]   --->   Operation 101 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i, i1 false)" [conv_accel.cpp:56]   --->   Operation 102 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i7 %p_shl4 to i13" [conv_accel.cpp:56]   --->   Operation 103 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (2.13ns)   --->   "%tmp_2 = sub i13 %p_shl_cast, %p_shl4_cast" [conv_accel.cpp:56]   --->   Operation 104 'sub' 'tmp_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (2.26ns)   --->   "%exitcond_flatten1 = icmp eq i15 %indvar_flatten1, -2016"   --->   Operation 105 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (2.14ns)   --->   "%indvar_flatten_next1 = add i15 %indvar_flatten1, 1"   --->   Operation 106 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %1, label %.preheader49.preheader"   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.92ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, -252"   --->   Operation 108 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.37ns)   --->   "%i_mid = select i1 %exitcond_flatten, i6 0, i6 %i" [conv_accel.cpp:33]   --->   Operation 109 'select' 'i_mid' <Predicate = (!exitcond_flatten1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.77ns)   --->   "%f_s = add i4 %f, 1" [conv_accel.cpp:31]   --->   Operation 110 'add' 'f_s' <Predicate = (!exitcond_flatten1)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.37ns)   --->   "%f_cast4_mid2_v = select i1 %exitcond_flatten, i4 %f_s, i4 %f" [conv_accel.cpp:31]   --->   Operation 111 'select' 'f_cast4_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.77ns)   --->   "%kernel_index_0_0_1_m = add i4 %f, -7" [conv_accel.cpp:48]   --->   Operation 112 'add' 'kernel_index_0_0_1_m' <Predicate = (!exitcond_flatten1)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_0_0_1_mid2_v)   --->   "%kernel_index_0_0_s = xor i4 %f, -8" [conv_accel.cpp:48]   --->   Operation 113 'xor' 'kernel_index_0_0_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_18_0_0_1_mid2_v = select i1 %exitcond_flatten, i4 %kernel_index_0_0_1_m, i4 %kernel_index_0_0_s" [conv_accel.cpp:50]   --->   Operation 114 'select' 'tmp_18_0_0_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.94ns)   --->   "%tmp_110_s = add i6 %i, 1" [conv_accel.cpp:45]   --->   Operation 115 'add' 'tmp_110_s' <Predicate = (!exitcond_flatten1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_110_1_mid2)   --->   "%tmp_110_1_mid = select i1 %exitcond_flatten, i6 1, i6 %tmp_110_s" [conv_accel.cpp:45]   --->   Operation 116 'select' 'tmp_110_1_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.94ns)   --->   "%tmp_110_1 = add i6 %i, 2" [conv_accel.cpp:45]   --->   Operation 117 'add' 'tmp_110_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_110_2_mid2)   --->   "%tmp_110_2_mid = select i1 %exitcond_flatten, i6 2, i6 %tmp_110_1" [conv_accel.cpp:45]   --->   Operation 118 'select' 'tmp_110_2_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node exitcond3_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [conv_accel.cpp:33]   --->   Operation 119 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.45ns)   --->   "%exitcond = icmp eq i6 %j, -2" [conv_accel.cpp:33]   --->   Operation 120 'icmp' 'exitcond' <Predicate = (!exitcond_flatten1)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.94ns) (out node of the LUT)   --->   "%exitcond3_mid = and i1 %exitcond, %not_exitcond_flatten" [conv_accel.cpp:33]   --->   Operation 121 'and' 'exitcond3_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.94ns)   --->   "%i_1 = add i6 %i_mid, 1" [conv_accel.cpp:32]   --->   Operation 122 'add' 'i_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%tmp_8 = or i1 %exitcond3_mid, %exitcond_flatten" [conv_accel.cpp:33]   --->   Operation 123 'or' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (1.37ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %tmp_8, i6 0, i6 %j" [conv_accel.cpp:33]   --->   Operation 124 'select' 'j_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i_1, i6 0)" [conv_accel.cpp:56]   --->   Operation 125 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i12 %p_shl_mid1 to i13" [conv_accel.cpp:56]   --->   Operation 126 'zext' 'p_shl_cast_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_1, i1 false)" [conv_accel.cpp:56]   --->   Operation 127 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1 = zext i7 %p_shl4_mid1 to i13" [conv_accel.cpp:56]   --->   Operation 128 'zext' 'p_shl4_cast_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.13ns)   --->   "%tmp_2_mid1 = sub i13 %p_shl_cast_mid1, %p_shl4_cast_mid1" [conv_accel.cpp:56]   --->   Operation 129 'sub' 'tmp_2_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.94ns)   --->   "%tmp_110_1_mid1 = add i6 %i_mid, 2" [conv_accel.cpp:45]   --->   Operation 130 'add' 'tmp_110_1_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_110_1_mid2 = select i1 %exitcond3_mid, i6 %tmp_110_1_mid1, i6 %tmp_110_1_mid" [conv_accel.cpp:45]   --->   Operation 131 'select' 'tmp_110_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.94ns)   --->   "%tmp_110_2_mid1 = add i6 %i_mid, 3" [conv_accel.cpp:45]   --->   Operation 132 'add' 'tmp_110_2_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_110_2_mid2 = select i1 %exitcond3_mid, i6 %tmp_110_2_mid1, i6 %tmp_110_2_mid" [conv_accel.cpp:45]   --->   Operation 133 'select' 'tmp_110_2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.37ns)   --->   "%i_mid2 = select i1 %exitcond3_mid, i6 %i_1, i6 %i_mid" [conv_accel.cpp:33]   --->   Operation 134 'select' 'i_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (2.13ns)   --->   "%indvar_flatten_op = add i12 %indvar_flatten, 1"   --->   Operation 135 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.98>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%f_cast4_mid2_cast = zext i4 %f_cast4_mid2_v to i17" [conv_accel.cpp:58]   --->   Operation 136 'zext' 'f_cast4_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_2_mid = select i1 %exitcond_flatten, i13 0, i13 %tmp_2" [conv_accel.cpp:56]   --->   Operation 137 'select' 'tmp_2_mid' <Predicate = (!exitcond_flatten1 & !exitcond3_mid)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_2_mid2 = select i1 %exitcond3_mid, i13 %tmp_2_mid1, i13 %tmp_2_mid" [conv_accel.cpp:56]   --->   Operation 138 'select' 'tmp_2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i_mid2, i6 %j_mid2)" [conv_accel.cpp:45]   --->   Operation 139 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_11_cast9 = zext i12 %tmp_3 to i15" [conv_accel.cpp:45]   --->   Operation 140 'zext' 'tmp_11_cast9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i6.i2(i6 %i_mid2, i6 %j_mid2, i2 0)" [conv_accel.cpp:45]   --->   Operation 141 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i14 %p_shl1 to i15" [conv_accel.cpp:45]   --->   Operation 142 'zext' 'p_shl13_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (2.13ns)   --->   "%tmp_4 = sub i15 %p_shl13_cast, %tmp_11_cast9" [conv_accel.cpp:45]   --->   Operation 143 'sub' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i15 %tmp_4 to i32" [conv_accel.cpp:45]   --->   Operation 144 'sext' 'tmp_12_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i32 %tmp_12_cast to i33" [conv_accel.cpp:50]   --->   Operation 145 'zext' 'tmp_11_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (2.70ns)   --->   "%input_V2_sum = add i33 %tmp_11_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 146 'add' 'input_V2_sum' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%input_V2_sum_cast = zext i33 %input_V2_sum to i64" [conv_accel.cpp:50]   --->   Operation 147 'zext' 'input_V2_sum_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16* %gmem, i64 %input_V2_sum_cast" [conv_accel.cpp:50]   --->   Operation 148 'getelementptr' 'gmem_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_4_cast = zext i6 %j_mid2 to i13" [conv_accel.cpp:56]   --->   Operation 149 'zext' 'tmp_4_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (2.13ns) (out node of the LUT)   --->   "%tmp_s = add i13 %tmp_4_cast, %tmp_2_mid2" [conv_accel.cpp:56]   --->   Operation 150 'add' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_35 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_s, i3 0)" [conv_accel.cpp:56]   --->   Operation 151 'bitconcatenate' 'tmp_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i16 %tmp_35 to i17" [conv_accel.cpp:56]   --->   Operation 152 'sext' 'tmp_5_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (2.14ns)   --->   "%out_index = add i17 %f_cast4_mid2_cast, %tmp_5_cast" [conv_accel.cpp:56]   --->   Operation 153 'add' 'out_index' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%out_index_cast = sext i17 %out_index to i32" [conv_accel.cpp:56]   --->   Operation 154 'sext' 'out_index_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i32 %out_index_cast to i33" [conv_accel.cpp:58]   --->   Operation 155 'zext' 'tmp_6_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (2.70ns)   --->   "%output_V8_sum = add i33 %tmp_6_cast, %tmp_cast" [conv_accel.cpp:58]   --->   Operation 156 'add' 'output_V8_sum' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%output_V8_sum_cast = zext i33 %output_V8_sum to i64" [conv_accel.cpp:58]   --->   Operation 157 'zext' 'output_V8_sum_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%gmem_addr_55 = getelementptr i16* %gmem, i64 %output_V8_sum_cast" [conv_accel.cpp:58]   --->   Operation 158 'getelementptr' 'gmem_addr_55' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.37ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op"   --->   Operation 159 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i4 %f_cast4_mid2_v to i32" [conv_accel.cpp:48]   --->   Operation 160 'zext' 'tmp_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 161 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [conv_accel.cpp:50]   --->   Operation 161 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 162 [1/1] (2.66ns)   --->   "%kernel_V4_sum = add i32 %tmp_mid2_cast, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 162 'add' 'kernel_V4_sum' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%kernel_V4_sum_cast = zext i32 %kernel_V4_sum to i64" [conv_accel.cpp:50]   --->   Operation 163 'zext' 'kernel_V4_sum_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16* %gmem, i64 %kernel_V4_sum_cast" [conv_accel.cpp:50]   --->   Operation 164 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (2.66ns)   --->   "%bias_V6_sum = add i32 %tmp_mid2_cast, %tmp_7_cast" [conv_accel.cpp:58]   --->   Operation 165 'add' 'bias_V6_sum' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%bias_V6_sum_cast = zext i32 %bias_V6_sum to i64" [conv_accel.cpp:58]   --->   Operation 166 'zext' 'bias_V6_sum_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%gmem_addr_54 = getelementptr i16* %gmem, i64 %bias_V6_sum_cast" [conv_accel.cpp:58]   --->   Operation 167 'getelementptr' 'gmem_addr_54' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 168 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [conv_accel.cpp:50]   --->   Operation 168 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 169 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [conv_accel.cpp:50]   --->   Operation 169 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 170 [1/1] (2.14ns)   --->   "%input_index_0_0_1 = add i15 %tmp_4, 1" [conv_accel.cpp:45]   --->   Operation 170 'add' 'input_index_0_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%input_index_0_0_1_ca = sext i15 %input_index_0_0_1 to i32" [conv_accel.cpp:45]   --->   Operation 171 'sext' 'input_index_0_0_1_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_17_0_0_1_cast = zext i32 %input_index_0_0_1_ca to i33" [conv_accel.cpp:50]   --->   Operation 172 'zext' 'tmp_17_0_0_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (2.70ns)   --->   "%input_V2_sum9 = add i33 %tmp_17_0_0_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 173 'add' 'input_V2_sum9' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%input_V2_sum9_cast = zext i33 %input_V2_sum9 to i64" [conv_accel.cpp:50]   --->   Operation 174 'zext' 'input_V2_sum9_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16* %gmem, i64 %input_V2_sum9_cast" [conv_accel.cpp:50]   --->   Operation 175 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_18_0_0_1_mid2_ca = zext i4 %tmp_18_0_0_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 176 'zext' 'tmp_18_0_0_1_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 177 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [conv_accel.cpp:50]   --->   Operation 177 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 178 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [conv_accel.cpp:50]   --->   Operation 178 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 179 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [conv_accel.cpp:50]   --->   Operation 179 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 180 [1/1] (2.66ns)   --->   "%kernel_V4_sum1 = add i32 %tmp_18_0_0_1_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 180 'add' 'kernel_V4_sum1' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%kernel_V4_sum1_cast = zext i32 %kernel_V4_sum1 to i64" [conv_accel.cpp:50]   --->   Operation 181 'zext' 'kernel_V4_sum1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16* %gmem, i64 %kernel_V4_sum1_cast" [conv_accel.cpp:50]   --->   Operation 182 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 183 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [conv_accel.cpp:50]   --->   Operation 183 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 184 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [conv_accel.cpp:50]   --->   Operation 184 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 185 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [conv_accel.cpp:50]   --->   Operation 185 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 186 [7/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [conv_accel.cpp:50]   --->   Operation 186 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 187 [1/1] (2.14ns)   --->   "%input_index_0_0_2 = add i15 %tmp_4, 2" [conv_accel.cpp:45]   --->   Operation 187 'add' 'input_index_0_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%input_index_0_0_2_ca = sext i15 %input_index_0_0_2 to i32" [conv_accel.cpp:45]   --->   Operation 188 'sext' 'input_index_0_0_2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_17_0_0_2_cast = zext i32 %input_index_0_0_2_ca to i33" [conv_accel.cpp:50]   --->   Operation 189 'zext' 'tmp_17_0_0_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (2.70ns)   --->   "%input_V2_sum1 = add i33 %tmp_17_0_0_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 190 'add' 'input_V2_sum1' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%input_V2_sum1_cast = zext i33 %input_V2_sum1 to i64" [conv_accel.cpp:50]   --->   Operation 191 'zext' 'input_V2_sum1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16* %gmem, i64 %input_V2_sum1_cast" [conv_accel.cpp:50]   --->   Operation 192 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_18_0_0_2_mid2_v = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %f_cast4_mid2_v)" [conv_accel.cpp:50]   --->   Operation 193 'bitconcatenate' 'tmp_18_0_0_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_18_0_0_2_mid2_ca = zext i5 %tmp_18_0_0_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 194 'zext' 'tmp_18_0_0_2_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 195 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [conv_accel.cpp:50]   --->   Operation 195 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 196 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [conv_accel.cpp:50]   --->   Operation 196 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 197 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [conv_accel.cpp:50]   --->   Operation 197 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 198 [6/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [conv_accel.cpp:50]   --->   Operation 198 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 199 [7/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [conv_accel.cpp:50]   --->   Operation 199 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 200 [1/1] (2.66ns)   --->   "%kernel_V4_sum2 = add i32 %tmp_18_0_0_2_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 200 'add' 'kernel_V4_sum2' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%kernel_V4_sum2_cast = zext i32 %kernel_V4_sum2 to i64" [conv_accel.cpp:50]   --->   Operation 201 'zext' 'kernel_V4_sum2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16* %gmem, i64 %kernel_V4_sum2_cast" [conv_accel.cpp:50]   --->   Operation 202 'getelementptr' 'gmem_addr_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 203 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [conv_accel.cpp:50]   --->   Operation 203 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 204 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [conv_accel.cpp:50]   --->   Operation 204 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 205 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [conv_accel.cpp:50]   --->   Operation 205 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 206 [5/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [conv_accel.cpp:50]   --->   Operation 206 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 207 [6/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [conv_accel.cpp:50]   --->   Operation 207 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 208 [7/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [conv_accel.cpp:50]   --->   Operation 208 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 209 [1/1] (2.13ns)   --->   "%tmp_11_0_1 = add i12 %tmp_3, 1" [conv_accel.cpp:45]   --->   Operation 209 'add' 'tmp_11_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_11_0_1_cast8 = zext i12 %tmp_11_0_1 to i15" [conv_accel.cpp:45]   --->   Operation 210 'zext' 'tmp_11_0_1_cast8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%p_shl13_0_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_0_1, i2 0)" [conv_accel.cpp:45]   --->   Operation 211 'bitconcatenate' 'p_shl13_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl13_0_1_cast = zext i14 %p_shl13_0_1 to i15" [conv_accel.cpp:45]   --->   Operation 212 'zext' 'p_shl13_0_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (2.13ns)   --->   "%tmp_12_0_1 = sub i15 %p_shl13_0_1_cast, %tmp_11_0_1_cast8" [conv_accel.cpp:45]   --->   Operation 213 'sub' 'tmp_12_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_12_0_1_cast = sext i15 %tmp_12_0_1 to i32" [conv_accel.cpp:45]   --->   Operation 214 'sext' 'tmp_12_0_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_17_0_1_cast = zext i32 %tmp_12_0_1_cast to i33" [conv_accel.cpp:50]   --->   Operation 215 'zext' 'tmp_17_0_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (2.70ns)   --->   "%input_V2_sum2 = add i33 %tmp_17_0_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 216 'add' 'input_V2_sum2' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%input_V2_sum2_cast = zext i33 %input_V2_sum2 to i64" [conv_accel.cpp:50]   --->   Operation 217 'zext' 'input_V2_sum2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16* %gmem, i64 %input_V2_sum2_cast" [conv_accel.cpp:50]   --->   Operation 218 'getelementptr' 'gmem_addr_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_18_0_1_mid2_v = sext i4 %tmp_18_0_0_1_mid2_v to i5" [conv_accel.cpp:50]   --->   Operation 219 'sext' 'tmp_18_0_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_18_0_1_mid2_cast = zext i5 %tmp_18_0_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 220 'zext' 'tmp_18_0_1_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 221 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [conv_accel.cpp:50]   --->   Operation 221 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 222 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [conv_accel.cpp:50]   --->   Operation 222 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 223 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [conv_accel.cpp:50]   --->   Operation 223 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 224 [4/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [conv_accel.cpp:50]   --->   Operation 224 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 225 [5/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [conv_accel.cpp:50]   --->   Operation 225 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 226 [6/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [conv_accel.cpp:50]   --->   Operation 226 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 227 [7/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [conv_accel.cpp:50]   --->   Operation 227 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 228 [1/1] (2.66ns)   --->   "%kernel_V4_sum3 = add i32 %tmp_18_0_1_mid2_cast, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 228 'add' 'kernel_V4_sum3' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%kernel_V4_sum3_cast = zext i32 %kernel_V4_sum3 to i64" [conv_accel.cpp:50]   --->   Operation 229 'zext' 'kernel_V4_sum3_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16* %gmem, i64 %kernel_V4_sum3_cast" [conv_accel.cpp:50]   --->   Operation 230 'getelementptr' 'gmem_addr_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 231 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)" [conv_accel.cpp:50]   --->   Operation 231 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 232 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [conv_accel.cpp:50]   --->   Operation 232 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 233 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [conv_accel.cpp:50]   --->   Operation 233 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 234 [3/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [conv_accel.cpp:50]   --->   Operation 234 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 235 [4/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [conv_accel.cpp:50]   --->   Operation 235 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 236 [5/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [conv_accel.cpp:50]   --->   Operation 236 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 237 [6/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [conv_accel.cpp:50]   --->   Operation 237 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 238 [7/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [conv_accel.cpp:50]   --->   Operation 238 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 239 [1/1] (2.14ns)   --->   "%input_index_0_1_1 = add i15 %tmp_12_0_1, 1" [conv_accel.cpp:45]   --->   Operation 239 'add' 'input_index_0_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%input_index_0_1_1_ca = sext i15 %input_index_0_1_1 to i32" [conv_accel.cpp:45]   --->   Operation 240 'sext' 'input_index_0_1_1_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_17_0_1_1_cast = zext i32 %input_index_0_1_1_ca to i33" [conv_accel.cpp:50]   --->   Operation 241 'zext' 'tmp_17_0_1_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (2.70ns)   --->   "%input_V2_sum3 = add i33 %tmp_17_0_1_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 242 'add' 'input_V2_sum3' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%input_V2_sum3_cast = zext i33 %input_V2_sum3 to i64" [conv_accel.cpp:50]   --->   Operation 243 'zext' 'input_V2_sum3_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i16* %gmem, i64 %input_V2_sum3_cast" [conv_accel.cpp:50]   --->   Operation 244 'getelementptr' 'gmem_addr_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_18_0_1_1_mid2_v = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %f_cast4_mid2_v)" [conv_accel.cpp:50]   --->   Operation 245 'bitconcatenate' 'tmp_18_0_1_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_18_0_1_1_mid2_ca = zext i6 %tmp_18_0_1_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 246 'zext' 'tmp_18_0_1_1_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_1)" [conv_accel.cpp:50]   --->   Operation 247 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 248 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [conv_accel.cpp:50]   --->   Operation 248 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 249 [2/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [conv_accel.cpp:50]   --->   Operation 249 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 250 [3/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [conv_accel.cpp:50]   --->   Operation 250 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 251 [4/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [conv_accel.cpp:50]   --->   Operation 251 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 252 [5/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [conv_accel.cpp:50]   --->   Operation 252 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 253 [6/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [conv_accel.cpp:50]   --->   Operation 253 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 254 [7/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [conv_accel.cpp:50]   --->   Operation 254 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 255 [1/1] (2.66ns)   --->   "%kernel_V4_sum4 = add i32 %tmp_18_0_1_1_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 255 'add' 'kernel_V4_sum4' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%kernel_V4_sum4_cast = zext i32 %kernel_V4_sum4 to i64" [conv_accel.cpp:50]   --->   Operation 256 'zext' 'kernel_V4_sum4_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i16* %gmem, i64 %kernel_V4_sum4_cast" [conv_accel.cpp:50]   --->   Operation 257 'getelementptr' 'gmem_addr_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%OP1_V_0_cast = sext i16 %gmem_addr_read to i26" [conv_accel.cpp:50]   --->   Operation 258 'sext' 'OP1_V_0_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%OP2_V_0_cast = sext i16 %gmem_addr_1_read to i26" [conv_accel.cpp:50]   --->   Operation 259 'sext' 'OP2_V_0_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (7.18ns)   --->   "%p_Val2_4 = mul i26 %OP1_V_0_cast, %OP2_V_0_cast" [conv_accel.cpp:50]   --->   Operation 260 'mul' 'p_Val2_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 261 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)" [conv_accel.cpp:50]   --->   Operation 261 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 262 [1/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [conv_accel.cpp:50]   --->   Operation 262 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_4, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 263 'partselect' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 264 [2/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [conv_accel.cpp:50]   --->   Operation 264 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 265 [3/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [conv_accel.cpp:50]   --->   Operation 265 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 266 [4/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [conv_accel.cpp:50]   --->   Operation 266 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 267 [5/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [conv_accel.cpp:50]   --->   Operation 267 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 268 [6/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [conv_accel.cpp:50]   --->   Operation 268 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 269 [7/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [conv_accel.cpp:50]   --->   Operation 269 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 270 [1/1] (2.14ns)   --->   "%input_index_0_1_2 = add i15 %tmp_12_0_1, 2" [conv_accel.cpp:45]   --->   Operation 270 'add' 'input_index_0_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%input_index_0_1_2_ca = sext i15 %input_index_0_1_2 to i32" [conv_accel.cpp:45]   --->   Operation 271 'sext' 'input_index_0_1_2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_17_0_1_2_cast = zext i32 %input_index_0_1_2_ca to i33" [conv_accel.cpp:50]   --->   Operation 272 'zext' 'tmp_17_0_1_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (2.70ns)   --->   "%input_V2_sum4 = add i33 %tmp_17_0_1_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 273 'add' 'input_V2_sum4' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%input_V2_sum4_cast = zext i33 %input_V2_sum4 to i64" [conv_accel.cpp:50]   --->   Operation 274 'zext' 'input_V2_sum4_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i16* %gmem, i64 %input_V2_sum4_cast" [conv_accel.cpp:50]   --->   Operation 275 'getelementptr' 'gmem_addr_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_18_0_1_1_mid2_v_1 = zext i4 %f_cast4_mid2_v to i6" [conv_accel.cpp:50]   --->   Operation 276 'zext' 'tmp_18_0_1_1_mid2_v_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (1.94ns)   --->   "%tmp_18_0_1_2_mid2_v = add i6 %tmp_18_0_1_1_mid2_v_1, -24" [conv_accel.cpp:50]   --->   Operation 277 'add' 'tmp_18_0_1_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_18_0_1_2_mid2_ca = zext i6 %tmp_18_0_1_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 278 'zext' 'tmp_18_0_1_2_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)" [conv_accel.cpp:50]   --->   Operation 279 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 280 [1/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [conv_accel.cpp:50]   --->   Operation 280 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 281 [2/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [conv_accel.cpp:50]   --->   Operation 281 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 282 [3/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [conv_accel.cpp:50]   --->   Operation 282 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 283 [4/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [conv_accel.cpp:50]   --->   Operation 283 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 284 [5/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [conv_accel.cpp:50]   --->   Operation 284 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 285 [6/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [conv_accel.cpp:50]   --->   Operation 285 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 286 [7/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [conv_accel.cpp:50]   --->   Operation 286 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 287 [1/1] (2.66ns)   --->   "%kernel_V4_sum5 = add i32 %tmp_18_0_1_2_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 287 'add' 'kernel_V4_sum5' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%kernel_V4_sum5_cast = zext i32 %kernel_V4_sum5 to i64" [conv_accel.cpp:50]   --->   Operation 288 'zext' 'kernel_V4_sum5_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i16* %gmem, i64 %kernel_V4_sum5_cast" [conv_accel.cpp:50]   --->   Operation 289 'getelementptr' 'gmem_addr_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%OP1_V_0_0_1 = sext i16 %gmem_addr_2_read to i26" [conv_accel.cpp:50]   --->   Operation 290 'sext' 'OP1_V_0_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%OP2_V_0_0_1 = sext i16 %gmem_addr_3_read to i26" [conv_accel.cpp:50]   --->   Operation 291 'sext' 'OP2_V_0_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (3.36ns)   --->   "%p_Val2_4_0_0_1 = mul i26 %OP1_V_0_0_1, %OP2_V_0_0_1" [conv_accel.cpp:50]   --->   Operation 292 'mul' 'p_Val2_4_0_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_20_0_0_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_9, i10 0)" [conv_accel.cpp:50]   --->   Operation 293 'bitconcatenate' 'tmp_20_0_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (3.82ns)   --->   "%p_Val2_5_0_0_1 = add i26 %p_Val2_4_0_0_1, %tmp_20_0_0_1" [conv_accel.cpp:50]   --->   Operation 294 'add' 'p_Val2_5_0_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 295 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_4)" [conv_accel.cpp:50]   --->   Operation 295 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 296 [1/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [conv_accel.cpp:50]   --->   Operation 296 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_0_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 297 'partselect' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 298 [2/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [conv_accel.cpp:50]   --->   Operation 298 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 299 [3/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [conv_accel.cpp:50]   --->   Operation 299 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 300 [4/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [conv_accel.cpp:50]   --->   Operation 300 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 301 [5/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [conv_accel.cpp:50]   --->   Operation 301 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 302 [6/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [conv_accel.cpp:50]   --->   Operation 302 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 303 [7/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [conv_accel.cpp:50]   --->   Operation 303 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 304 [1/1] (2.13ns)   --->   "%tmp_11_0_2 = add i12 %tmp_3, 2" [conv_accel.cpp:45]   --->   Operation 304 'add' 'tmp_11_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_11_0_2_cast7 = zext i12 %tmp_11_0_2 to i15" [conv_accel.cpp:45]   --->   Operation 305 'zext' 'tmp_11_0_2_cast7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl13_0_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_0_2, i2 0)" [conv_accel.cpp:45]   --->   Operation 306 'bitconcatenate' 'p_shl13_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%p_shl13_0_2_cast = zext i14 %p_shl13_0_2 to i15" [conv_accel.cpp:45]   --->   Operation 307 'zext' 'p_shl13_0_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (2.13ns)   --->   "%tmp_12_0_2 = sub i15 %p_shl13_0_2_cast, %tmp_11_0_2_cast7" [conv_accel.cpp:45]   --->   Operation 308 'sub' 'tmp_12_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_12_0_2_cast = sext i15 %tmp_12_0_2 to i32" [conv_accel.cpp:45]   --->   Operation 309 'sext' 'tmp_12_0_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_17_0_2_cast = zext i32 %tmp_12_0_2_cast to i33" [conv_accel.cpp:50]   --->   Operation 310 'zext' 'tmp_17_0_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (2.70ns)   --->   "%input_V2_sum5 = add i33 %tmp_17_0_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 311 'add' 'input_V2_sum5' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%input_V2_sum5_cast = zext i33 %input_V2_sum5 to i64" [conv_accel.cpp:50]   --->   Operation 312 'zext' 'input_V2_sum5_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i16* %gmem, i64 %input_V2_sum5_cast" [conv_accel.cpp:50]   --->   Operation 313 'getelementptr' 'gmem_addr_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_18_0_2_mid2_v = sext i5 %tmp_18_0_0_2_mid2_v to i6" [conv_accel.cpp:50]   --->   Operation 314 'sext' 'tmp_18_0_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_18_0_2_mid2_cast = zext i6 %tmp_18_0_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 315 'zext' 'tmp_18_0_2_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (8.75ns)   --->   "%gmem_addr_5_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_5)" [conv_accel.cpp:50]   --->   Operation 316 'read' 'gmem_addr_5_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 317 [1/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [conv_accel.cpp:50]   --->   Operation 317 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 318 [2/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [conv_accel.cpp:50]   --->   Operation 318 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 319 [3/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [conv_accel.cpp:50]   --->   Operation 319 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 320 [4/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [conv_accel.cpp:50]   --->   Operation 320 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 321 [5/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [conv_accel.cpp:50]   --->   Operation 321 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 322 [6/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [conv_accel.cpp:50]   --->   Operation 322 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 323 [7/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)" [conv_accel.cpp:50]   --->   Operation 323 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 324 [1/1] (2.66ns)   --->   "%kernel_V4_sum6 = add i32 %tmp_18_0_2_mid2_cast, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 324 'add' 'kernel_V4_sum6' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%kernel_V4_sum6_cast = zext i32 %kernel_V4_sum6 to i64" [conv_accel.cpp:50]   --->   Operation 325 'zext' 'kernel_V4_sum6_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i16* %gmem, i64 %kernel_V4_sum6_cast" [conv_accel.cpp:50]   --->   Operation 326 'getelementptr' 'gmem_addr_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%OP1_V_0_0_2 = sext i16 %gmem_addr_4_read to i26" [conv_accel.cpp:50]   --->   Operation 327 'sext' 'OP1_V_0_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 328 [1/1] (0.00ns)   --->   "%OP2_V_0_0_2 = sext i16 %gmem_addr_5_read to i26" [conv_accel.cpp:50]   --->   Operation 328 'sext' 'OP2_V_0_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 329 [1/1] (3.36ns)   --->   "%p_Val2_4_0_0_2 = mul i26 %OP1_V_0_0_2, %OP2_V_0_0_2" [conv_accel.cpp:50]   --->   Operation 329 'mul' 'p_Val2_4_0_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_20_0_0_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_10, i10 0)" [conv_accel.cpp:50]   --->   Operation 330 'bitconcatenate' 'tmp_20_0_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (3.82ns)   --->   "%p_Val2_5_0_0_2 = add i26 %p_Val2_4_0_0_2, %tmp_20_0_0_2" [conv_accel.cpp:50]   --->   Operation 331 'add' 'p_Val2_5_0_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 332 [1/1] (8.75ns)   --->   "%gmem_addr_6_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_6)" [conv_accel.cpp:50]   --->   Operation 332 'read' 'gmem_addr_6_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 333 [1/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [conv_accel.cpp:50]   --->   Operation 333 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_0_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 334 'partselect' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 335 [2/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [conv_accel.cpp:50]   --->   Operation 335 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 336 [3/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [conv_accel.cpp:50]   --->   Operation 336 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 337 [4/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [conv_accel.cpp:50]   --->   Operation 337 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 338 [5/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [conv_accel.cpp:50]   --->   Operation 338 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 339 [6/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)" [conv_accel.cpp:50]   --->   Operation 339 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 340 [7/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [conv_accel.cpp:50]   --->   Operation 340 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 341 [1/1] (2.14ns)   --->   "%input_index_0_2_1 = add i15 %tmp_12_0_2, 1" [conv_accel.cpp:45]   --->   Operation 341 'add' 'input_index_0_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%input_index_0_2_1_ca = sext i15 %input_index_0_2_1 to i32" [conv_accel.cpp:45]   --->   Operation 342 'sext' 'input_index_0_2_1_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_17_0_2_1_cast = zext i32 %input_index_0_2_1_ca to i33" [conv_accel.cpp:50]   --->   Operation 343 'zext' 'tmp_17_0_2_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 344 [1/1] (2.70ns)   --->   "%input_V2_sum6 = add i33 %tmp_17_0_2_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 344 'add' 'input_V2_sum6' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "%input_V2_sum6_cast = zext i33 %input_V2_sum6 to i64" [conv_accel.cpp:50]   --->   Operation 345 'zext' 'input_V2_sum6_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i16* %gmem, i64 %input_V2_sum6_cast" [conv_accel.cpp:50]   --->   Operation 346 'getelementptr' 'gmem_addr_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_18_0_2_1_mid2_v = sext i4 %tmp_18_0_0_1_mid2_v to i6" [conv_accel.cpp:50]   --->   Operation 347 'sext' 'tmp_18_0_2_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_18_0_2_1_mid2_ca = zext i6 %tmp_18_0_2_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 348 'zext' 'tmp_18_0_2_1_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (8.75ns)   --->   "%gmem_addr_7_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_7)" [conv_accel.cpp:50]   --->   Operation 349 'read' 'gmem_addr_7_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 350 [1/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [conv_accel.cpp:50]   --->   Operation 350 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 351 [2/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [conv_accel.cpp:50]   --->   Operation 351 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 352 [3/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [conv_accel.cpp:50]   --->   Operation 352 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 353 [4/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [conv_accel.cpp:50]   --->   Operation 353 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 354 [5/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)" [conv_accel.cpp:50]   --->   Operation 354 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 355 [6/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [conv_accel.cpp:50]   --->   Operation 355 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 356 [7/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [conv_accel.cpp:50]   --->   Operation 356 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 357 [1/1] (2.66ns)   --->   "%kernel_V4_sum7 = add i32 %tmp_18_0_2_1_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 357 'add' 'kernel_V4_sum7' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 358 [1/1] (0.00ns)   --->   "%kernel_V4_sum7_cast = zext i32 %kernel_V4_sum7 to i64" [conv_accel.cpp:50]   --->   Operation 358 'zext' 'kernel_V4_sum7_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 359 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i16* %gmem, i64 %kernel_V4_sum7_cast" [conv_accel.cpp:50]   --->   Operation 359 'getelementptr' 'gmem_addr_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%OP1_V_0_1 = sext i16 %gmem_addr_6_read to i26" [conv_accel.cpp:50]   --->   Operation 360 'sext' 'OP1_V_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%OP2_V_0_1 = sext i16 %gmem_addr_7_read to i26" [conv_accel.cpp:50]   --->   Operation 361 'sext' 'OP2_V_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (3.36ns)   --->   "%p_Val2_4_0_1 = mul i26 %OP1_V_0_1, %OP2_V_0_1" [conv_accel.cpp:50]   --->   Operation 362 'mul' 'p_Val2_4_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_20_0_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_11, i10 0)" [conv_accel.cpp:50]   --->   Operation 363 'bitconcatenate' 'tmp_20_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 364 [1/1] (3.82ns)   --->   "%p_Val2_5_0_1 = add i26 %p_Val2_4_0_1, %tmp_20_0_1" [conv_accel.cpp:50]   --->   Operation 364 'add' 'p_Val2_5_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 365 [1/1] (8.75ns)   --->   "%gmem_addr_8_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_8)" [conv_accel.cpp:50]   --->   Operation 365 'read' 'gmem_addr_8_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 366 [1/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [conv_accel.cpp:50]   --->   Operation 366 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 367 'partselect' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 368 [2/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [conv_accel.cpp:50]   --->   Operation 368 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 369 [3/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [conv_accel.cpp:50]   --->   Operation 369 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 370 [4/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)" [conv_accel.cpp:50]   --->   Operation 370 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 371 [5/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [conv_accel.cpp:50]   --->   Operation 371 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 372 [6/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [conv_accel.cpp:50]   --->   Operation 372 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 373 [7/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [conv_accel.cpp:50]   --->   Operation 373 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 374 [1/1] (2.14ns)   --->   "%input_index_0_2_2 = add i15 %tmp_12_0_2, 2" [conv_accel.cpp:45]   --->   Operation 374 'add' 'input_index_0_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 375 [1/1] (0.00ns)   --->   "%input_index_0_2_2_ca = sext i15 %input_index_0_2_2 to i32" [conv_accel.cpp:45]   --->   Operation 375 'sext' 'input_index_0_2_2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_17_0_2_2_cast = zext i32 %input_index_0_2_2_ca to i33" [conv_accel.cpp:50]   --->   Operation 376 'zext' 'tmp_17_0_2_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (2.70ns)   --->   "%input_V2_sum7 = add i33 %tmp_17_0_2_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 377 'add' 'input_V2_sum7' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%input_V2_sum7_cast = zext i33 %input_V2_sum7 to i64" [conv_accel.cpp:50]   --->   Operation 378 'zext' 'input_V2_sum7_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i16* %gmem, i64 %input_V2_sum7_cast" [conv_accel.cpp:50]   --->   Operation 379 'getelementptr' 'gmem_addr_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_18_0_2_2_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 -4, i4 %f_cast4_mid2_v)" [conv_accel.cpp:50]   --->   Operation 380 'bitconcatenate' 'tmp_18_0_2_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_18_0_2_2_mid2_ca = zext i7 %tmp_18_0_2_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 381 'zext' 'tmp_18_0_2_2_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 382 [1/1] (8.75ns)   --->   "%gmem_addr_9_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_9)" [conv_accel.cpp:50]   --->   Operation 382 'read' 'gmem_addr_9_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 383 [1/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [conv_accel.cpp:50]   --->   Operation 383 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 384 [2/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [conv_accel.cpp:50]   --->   Operation 384 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 385 [3/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)" [conv_accel.cpp:50]   --->   Operation 385 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 386 [4/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [conv_accel.cpp:50]   --->   Operation 386 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 387 [5/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [conv_accel.cpp:50]   --->   Operation 387 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 388 [6/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [conv_accel.cpp:50]   --->   Operation 388 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 389 [7/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [conv_accel.cpp:50]   --->   Operation 389 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 390 [1/1] (2.66ns)   --->   "%kernel_V4_sum8 = add i32 %tmp_18_0_2_2_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 390 'add' 'kernel_V4_sum8' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%kernel_V4_sum8_cast = zext i32 %kernel_V4_sum8 to i64" [conv_accel.cpp:50]   --->   Operation 391 'zext' 'kernel_V4_sum8_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 392 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i16* %gmem, i64 %kernel_V4_sum8_cast" [conv_accel.cpp:50]   --->   Operation 392 'getelementptr' 'gmem_addr_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 393 [1/1] (0.00ns)   --->   "%OP1_V_0_1_1 = sext i16 %gmem_addr_8_read to i26" [conv_accel.cpp:50]   --->   Operation 393 'sext' 'OP1_V_0_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "%OP2_V_0_1_1 = sext i16 %gmem_addr_9_read to i26" [conv_accel.cpp:50]   --->   Operation 394 'sext' 'OP2_V_0_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 395 [1/1] (3.36ns)   --->   "%p_Val2_4_0_1_1 = mul i26 %OP1_V_0_1_1, %OP2_V_0_1_1" [conv_accel.cpp:50]   --->   Operation 395 'mul' 'p_Val2_4_0_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_20_0_1_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_12, i10 0)" [conv_accel.cpp:50]   --->   Operation 396 'bitconcatenate' 'tmp_20_0_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 397 [1/1] (3.82ns)   --->   "%p_Val2_5_0_1_1 = add i26 %p_Val2_4_0_1_1, %tmp_20_0_1_1" [conv_accel.cpp:50]   --->   Operation 397 'add' 'p_Val2_5_0_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 398 [1/1] (8.75ns)   --->   "%gmem_addr_10_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_10)" [conv_accel.cpp:50]   --->   Operation 398 'read' 'gmem_addr_10_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 399 [1/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [conv_accel.cpp:50]   --->   Operation 399 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_1_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 400 'partselect' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 401 [2/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)" [conv_accel.cpp:50]   --->   Operation 401 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 402 [3/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [conv_accel.cpp:50]   --->   Operation 402 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 403 [4/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [conv_accel.cpp:50]   --->   Operation 403 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 404 [5/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [conv_accel.cpp:50]   --->   Operation 404 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 405 [6/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [conv_accel.cpp:50]   --->   Operation 405 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 406 [7/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [conv_accel.cpp:50]   --->   Operation 406 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_11_1 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_110_1_mid2, i6 %j_mid2)" [conv_accel.cpp:45]   --->   Operation 407 'bitconcatenate' 'tmp_11_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_11_1_cast6 = zext i12 %tmp_11_1 to i15" [conv_accel.cpp:45]   --->   Operation 408 'zext' 'tmp_11_1_cast6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.00ns)   --->   "%p_shl13_1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i6.i2(i6 %tmp_110_1_mid2, i6 %j_mid2, i2 0)" [conv_accel.cpp:45]   --->   Operation 409 'bitconcatenate' 'p_shl13_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 410 [1/1] (0.00ns)   --->   "%p_shl13_1_cast = zext i14 %p_shl13_1 to i15" [conv_accel.cpp:45]   --->   Operation 410 'zext' 'p_shl13_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 411 [1/1] (2.13ns)   --->   "%tmp_12_1 = sub i15 %p_shl13_1_cast, %tmp_11_1_cast6" [conv_accel.cpp:45]   --->   Operation 411 'sub' 'tmp_12_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_12_1_cast = sext i15 %tmp_12_1 to i32" [conv_accel.cpp:45]   --->   Operation 412 'sext' 'tmp_12_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_17_1_cast = zext i32 %tmp_12_1_cast to i33" [conv_accel.cpp:50]   --->   Operation 413 'zext' 'tmp_17_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 414 [1/1] (2.70ns)   --->   "%input_V2_sum8 = add i33 %tmp_17_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 414 'add' 'input_V2_sum8' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 415 [1/1] (0.00ns)   --->   "%input_V2_sum8_cast = zext i33 %input_V2_sum8 to i64" [conv_accel.cpp:50]   --->   Operation 415 'zext' 'input_V2_sum8_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 416 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i16* %gmem, i64 %input_V2_sum8_cast" [conv_accel.cpp:50]   --->   Operation 416 'getelementptr' 'gmem_addr_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_18_0_2_2_mid2_v_1 = zext i4 %f_cast4_mid2_v to i7" [conv_accel.cpp:50]   --->   Operation 417 'zext' 'tmp_18_0_2_2_mid2_v_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 418 [1/1] (2.03ns)   --->   "%tmp_18_1_mid2_v = add i7 %tmp_18_0_2_2_mid2_v_1, -56" [conv_accel.cpp:50]   --->   Operation 418 'add' 'tmp_18_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_18_1_mid2_cast = zext i7 %tmp_18_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 419 'zext' 'tmp_18_1_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 420 [1/1] (8.75ns)   --->   "%gmem_addr_11_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_11)" [conv_accel.cpp:50]   --->   Operation 420 'read' 'gmem_addr_11_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 421 [1/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)" [conv_accel.cpp:50]   --->   Operation 421 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 422 [2/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [conv_accel.cpp:50]   --->   Operation 422 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 423 [3/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [conv_accel.cpp:50]   --->   Operation 423 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 424 [4/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [conv_accel.cpp:50]   --->   Operation 424 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 425 [5/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [conv_accel.cpp:50]   --->   Operation 425 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 426 [6/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [conv_accel.cpp:50]   --->   Operation 426 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 427 [7/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [conv_accel.cpp:50]   --->   Operation 427 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 428 [1/1] (2.66ns)   --->   "%kernel_V4_sum9 = add i32 %tmp_18_1_mid2_cast, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 428 'add' 'kernel_V4_sum9' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 429 [1/1] (0.00ns)   --->   "%kernel_V4_sum9_cast = zext i32 %kernel_V4_sum9 to i64" [conv_accel.cpp:50]   --->   Operation 429 'zext' 'kernel_V4_sum9_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 430 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i16* %gmem, i64 %kernel_V4_sum9_cast" [conv_accel.cpp:50]   --->   Operation 430 'getelementptr' 'gmem_addr_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "%OP1_V_0_1_2 = sext i16 %gmem_addr_10_read to i26" [conv_accel.cpp:50]   --->   Operation 431 'sext' 'OP1_V_0_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 432 [1/1] (0.00ns)   --->   "%OP2_V_0_1_2 = sext i16 %gmem_addr_11_read to i26" [conv_accel.cpp:50]   --->   Operation 432 'sext' 'OP2_V_0_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (3.36ns)   --->   "%p_Val2_4_0_1_2 = mul i26 %OP1_V_0_1_2, %OP2_V_0_1_2" [conv_accel.cpp:50]   --->   Operation 433 'mul' 'p_Val2_4_0_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_20_0_1_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_13, i10 0)" [conv_accel.cpp:50]   --->   Operation 434 'bitconcatenate' 'tmp_20_0_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (3.82ns)   --->   "%p_Val2_5_0_1_2 = add i26 %p_Val2_4_0_1_2, %tmp_20_0_1_2" [conv_accel.cpp:50]   --->   Operation 435 'add' 'p_Val2_5_0_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 436 [1/1] (8.75ns)   --->   "%gmem_addr_12_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_12)" [conv_accel.cpp:50]   --->   Operation 436 'read' 'gmem_addr_12_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 437 [1/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [conv_accel.cpp:50]   --->   Operation 437 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_1_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 438 'partselect' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 439 [2/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [conv_accel.cpp:50]   --->   Operation 439 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 440 [3/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [conv_accel.cpp:50]   --->   Operation 440 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 441 [4/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [conv_accel.cpp:50]   --->   Operation 441 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 442 [5/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [conv_accel.cpp:50]   --->   Operation 442 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 443 [6/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [conv_accel.cpp:50]   --->   Operation 443 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 444 [7/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)" [conv_accel.cpp:50]   --->   Operation 444 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 445 [1/1] (2.14ns)   --->   "%input_index_1_0_1 = add i15 %tmp_12_1, 1" [conv_accel.cpp:45]   --->   Operation 445 'add' 'input_index_1_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "%input_index_1_0_1_ca = sext i15 %input_index_1_0_1 to i32" [conv_accel.cpp:45]   --->   Operation 446 'sext' 'input_index_1_0_1_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_17_1_0_1_cast = zext i32 %input_index_1_0_1_ca to i33" [conv_accel.cpp:50]   --->   Operation 447 'zext' 'tmp_17_1_0_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (2.70ns)   --->   "%input_V2_sum10 = add i33 %tmp_17_1_0_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 448 'add' 'input_V2_sum10' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%input_V2_sum10_cast = zext i33 %input_V2_sum10 to i64" [conv_accel.cpp:50]   --->   Operation 449 'zext' 'input_V2_sum10_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i16* %gmem, i64 %input_V2_sum10_cast" [conv_accel.cpp:50]   --->   Operation 450 'getelementptr' 'gmem_addr_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_18_1_0_1_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 -3, i4 %f_cast4_mid2_v)" [conv_accel.cpp:50]   --->   Operation 451 'bitconcatenate' 'tmp_18_1_0_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_18_1_0_1_mid2_ca = zext i7 %tmp_18_1_0_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 452 'zext' 'tmp_18_1_0_1_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 453 [1/1] (8.75ns)   --->   "%gmem_addr_13_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_13)" [conv_accel.cpp:50]   --->   Operation 453 'read' 'gmem_addr_13_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 454 [1/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [conv_accel.cpp:50]   --->   Operation 454 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 455 [2/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [conv_accel.cpp:50]   --->   Operation 455 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 456 [3/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [conv_accel.cpp:50]   --->   Operation 456 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 457 [4/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [conv_accel.cpp:50]   --->   Operation 457 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 458 [5/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [conv_accel.cpp:50]   --->   Operation 458 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 459 [6/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)" [conv_accel.cpp:50]   --->   Operation 459 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 460 [7/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)" [conv_accel.cpp:50]   --->   Operation 460 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 461 [1/1] (2.66ns)   --->   "%kernel_V4_sum10 = add i32 %tmp_18_1_0_1_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 461 'add' 'kernel_V4_sum10' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 462 [1/1] (0.00ns)   --->   "%kernel_V4_sum10_cast = zext i32 %kernel_V4_sum10 to i64" [conv_accel.cpp:50]   --->   Operation 462 'zext' 'kernel_V4_sum10_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 463 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i16* %gmem, i64 %kernel_V4_sum10_cast" [conv_accel.cpp:50]   --->   Operation 463 'getelementptr' 'gmem_addr_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 464 [1/1] (0.00ns)   --->   "%OP1_V_0_2 = sext i16 %gmem_addr_12_read to i26" [conv_accel.cpp:50]   --->   Operation 464 'sext' 'OP1_V_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 465 [1/1] (0.00ns)   --->   "%OP2_V_0_2 = sext i16 %gmem_addr_13_read to i26" [conv_accel.cpp:50]   --->   Operation 465 'sext' 'OP2_V_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 466 [1/1] (3.36ns)   --->   "%p_Val2_4_0_2 = mul i26 %OP1_V_0_2, %OP2_V_0_2" [conv_accel.cpp:50]   --->   Operation 466 'mul' 'p_Val2_4_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_20_0_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_14, i10 0)" [conv_accel.cpp:50]   --->   Operation 467 'bitconcatenate' 'tmp_20_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 468 [1/1] (3.82ns)   --->   "%p_Val2_5_0_2 = add i26 %p_Val2_4_0_2, %tmp_20_0_2" [conv_accel.cpp:50]   --->   Operation 468 'add' 'p_Val2_5_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 469 [1/1] (8.75ns)   --->   "%gmem_addr_14_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_14)" [conv_accel.cpp:50]   --->   Operation 469 'read' 'gmem_addr_14_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 470 [1/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [conv_accel.cpp:50]   --->   Operation 470 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 471 'partselect' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 472 [2/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [conv_accel.cpp:50]   --->   Operation 472 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 473 [3/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [conv_accel.cpp:50]   --->   Operation 473 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 474 [4/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [conv_accel.cpp:50]   --->   Operation 474 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 475 [5/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)" [conv_accel.cpp:50]   --->   Operation 475 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 476 [6/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)" [conv_accel.cpp:50]   --->   Operation 476 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 477 [7/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)" [conv_accel.cpp:50]   --->   Operation 477 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 478 [1/1] (2.14ns)   --->   "%input_index_1_0_2 = add i15 %tmp_12_1, 2" [conv_accel.cpp:45]   --->   Operation 478 'add' 'input_index_1_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%input_index_1_0_2_ca = sext i15 %input_index_1_0_2 to i32" [conv_accel.cpp:45]   --->   Operation 479 'sext' 'input_index_1_0_2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_17_1_0_2_cast = zext i32 %input_index_1_0_2_ca to i33" [conv_accel.cpp:50]   --->   Operation 480 'zext' 'tmp_17_1_0_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 481 [1/1] (2.70ns)   --->   "%input_V2_sum11 = add i33 %tmp_17_1_0_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 481 'add' 'input_V2_sum11' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 482 [1/1] (0.00ns)   --->   "%input_V2_sum11_cast = zext i33 %input_V2_sum11 to i64" [conv_accel.cpp:50]   --->   Operation 482 'zext' 'input_V2_sum11_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 483 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i16* %gmem, i64 %input_V2_sum11_cast" [conv_accel.cpp:50]   --->   Operation 483 'getelementptr' 'gmem_addr_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 484 [1/1] (2.03ns)   --->   "%tmp_18_1_0_2_mid2_v = add i7 %tmp_18_0_2_2_mid2_v_1, -40" [conv_accel.cpp:50]   --->   Operation 484 'add' 'tmp_18_1_0_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_18_1_0_2_mid2_ca = zext i7 %tmp_18_1_0_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 485 'zext' 'tmp_18_1_0_2_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 486 [1/1] (8.75ns)   --->   "%gmem_addr_15_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_15)" [conv_accel.cpp:50]   --->   Operation 486 'read' 'gmem_addr_15_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 487 [1/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [conv_accel.cpp:50]   --->   Operation 487 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 488 [2/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [conv_accel.cpp:50]   --->   Operation 488 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 489 [3/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [conv_accel.cpp:50]   --->   Operation 489 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 490 [4/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)" [conv_accel.cpp:50]   --->   Operation 490 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 491 [5/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)" [conv_accel.cpp:50]   --->   Operation 491 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 492 [6/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)" [conv_accel.cpp:50]   --->   Operation 492 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 493 [7/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)" [conv_accel.cpp:50]   --->   Operation 493 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 494 [1/1] (2.66ns)   --->   "%kernel_V4_sum11 = add i32 %tmp_18_1_0_2_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 494 'add' 'kernel_V4_sum11' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 495 [1/1] (0.00ns)   --->   "%kernel_V4_sum11_cast = zext i32 %kernel_V4_sum11 to i64" [conv_accel.cpp:50]   --->   Operation 495 'zext' 'kernel_V4_sum11_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_26 : Operation 496 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i16* %gmem, i64 %kernel_V4_sum11_cast" [conv_accel.cpp:50]   --->   Operation 496 'getelementptr' 'gmem_addr_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 497 [1/1] (0.00ns)   --->   "%OP1_V_0_2_1 = sext i16 %gmem_addr_14_read to i26" [conv_accel.cpp:50]   --->   Operation 497 'sext' 'OP1_V_0_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 498 [1/1] (0.00ns)   --->   "%OP2_V_0_2_1 = sext i16 %gmem_addr_15_read to i26" [conv_accel.cpp:50]   --->   Operation 498 'sext' 'OP2_V_0_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 499 [1/1] (3.36ns)   --->   "%p_Val2_4_0_2_1 = mul i26 %OP1_V_0_2_1, %OP2_V_0_2_1" [conv_accel.cpp:50]   --->   Operation 499 'mul' 'p_Val2_4_0_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_20_0_2_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_15, i10 0)" [conv_accel.cpp:50]   --->   Operation 500 'bitconcatenate' 'tmp_20_0_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 501 [1/1] (3.82ns)   --->   "%p_Val2_5_0_2_1 = add i26 %p_Val2_4_0_2_1, %tmp_20_0_2_1" [conv_accel.cpp:50]   --->   Operation 501 'add' 'p_Val2_5_0_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 502 [1/1] (8.75ns)   --->   "%gmem_addr_16_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_16)" [conv_accel.cpp:50]   --->   Operation 502 'read' 'gmem_addr_16_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 503 [1/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [conv_accel.cpp:50]   --->   Operation 503 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_16 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_2_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 504 'partselect' 'tmp_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 505 [2/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [conv_accel.cpp:50]   --->   Operation 505 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 506 [3/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)" [conv_accel.cpp:50]   --->   Operation 506 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 507 [4/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)" [conv_accel.cpp:50]   --->   Operation 507 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 508 [5/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)" [conv_accel.cpp:50]   --->   Operation 508 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 509 [6/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)" [conv_accel.cpp:50]   --->   Operation 509 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 510 [7/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)" [conv_accel.cpp:50]   --->   Operation 510 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 511 [1/1] (2.13ns)   --->   "%tmp_11_1_1 = add i12 %tmp_11_1, 1" [conv_accel.cpp:45]   --->   Operation 511 'add' 'tmp_11_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_11_1_1_cast5 = zext i12 %tmp_11_1_1 to i15" [conv_accel.cpp:45]   --->   Operation 512 'zext' 'tmp_11_1_1_cast5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 513 [1/1] (0.00ns)   --->   "%p_shl13_1_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_1_1, i2 0)" [conv_accel.cpp:45]   --->   Operation 513 'bitconcatenate' 'p_shl13_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 514 [1/1] (0.00ns)   --->   "%p_shl13_1_1_cast = zext i14 %p_shl13_1_1 to i15" [conv_accel.cpp:45]   --->   Operation 514 'zext' 'p_shl13_1_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 515 [1/1] (2.13ns)   --->   "%tmp_12_1_1 = sub i15 %p_shl13_1_1_cast, %tmp_11_1_1_cast5" [conv_accel.cpp:45]   --->   Operation 515 'sub' 'tmp_12_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_12_1_1_cast = sext i15 %tmp_12_1_1 to i32" [conv_accel.cpp:45]   --->   Operation 516 'sext' 'tmp_12_1_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_17_1_1_cast = zext i32 %tmp_12_1_1_cast to i33" [conv_accel.cpp:50]   --->   Operation 517 'zext' 'tmp_17_1_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 518 [1/1] (2.70ns)   --->   "%input_V2_sum12 = add i33 %tmp_17_1_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 518 'add' 'input_V2_sum12' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 519 [1/1] (0.00ns)   --->   "%input_V2_sum12_cast = zext i33 %input_V2_sum12 to i64" [conv_accel.cpp:50]   --->   Operation 519 'zext' 'input_V2_sum12_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_27 : Operation 520 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i16* %gmem, i64 %input_V2_sum12_cast" [conv_accel.cpp:50]   --->   Operation 520 'getelementptr' 'gmem_addr_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_18_1_1_mid2_v = sext i6 %tmp_18_0_1_1_mid2_v to i7" [conv_accel.cpp:50]   --->   Operation 521 'sext' 'tmp_18_1_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_18_1_1_mid2_cast = zext i7 %tmp_18_1_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 522 'zext' 'tmp_18_1_1_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 523 [1/1] (8.75ns)   --->   "%gmem_addr_17_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_17)" [conv_accel.cpp:50]   --->   Operation 523 'read' 'gmem_addr_17_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 524 [1/7] (8.75ns)   --->   "%gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [conv_accel.cpp:50]   --->   Operation 524 'readreq' 'gmem_load_18_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 525 [2/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)" [conv_accel.cpp:50]   --->   Operation 525 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 526 [3/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)" [conv_accel.cpp:50]   --->   Operation 526 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 527 [4/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)" [conv_accel.cpp:50]   --->   Operation 527 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 528 [5/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)" [conv_accel.cpp:50]   --->   Operation 528 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 529 [6/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)" [conv_accel.cpp:50]   --->   Operation 529 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 530 [7/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)" [conv_accel.cpp:50]   --->   Operation 530 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 531 [1/1] (2.66ns)   --->   "%kernel_V4_sum12 = add i32 %tmp_18_1_1_mid2_cast, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 531 'add' 'kernel_V4_sum12' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 532 [1/1] (0.00ns)   --->   "%kernel_V4_sum12_cast = zext i32 %kernel_V4_sum12 to i64" [conv_accel.cpp:50]   --->   Operation 532 'zext' 'kernel_V4_sum12_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i16* %gmem, i64 %kernel_V4_sum12_cast" [conv_accel.cpp:50]   --->   Operation 533 'getelementptr' 'gmem_addr_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 534 [1/1] (0.00ns)   --->   "%OP1_V_0_2_2 = sext i16 %gmem_addr_16_read to i26" [conv_accel.cpp:50]   --->   Operation 534 'sext' 'OP1_V_0_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 535 [1/1] (0.00ns)   --->   "%OP2_V_0_2_2 = sext i16 %gmem_addr_17_read to i26" [conv_accel.cpp:50]   --->   Operation 535 'sext' 'OP2_V_0_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 536 [1/1] (3.36ns)   --->   "%p_Val2_4_0_2_2 = mul i26 %OP1_V_0_2_2, %OP2_V_0_2_2" [conv_accel.cpp:50]   --->   Operation 536 'mul' 'p_Val2_4_0_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_20_0_2_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_16, i10 0)" [conv_accel.cpp:50]   --->   Operation 537 'bitconcatenate' 'tmp_20_0_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 538 [1/1] (3.82ns)   --->   "%p_Val2_5_0_2_2 = add i26 %p_Val2_4_0_2_2, %tmp_20_0_2_2" [conv_accel.cpp:50]   --->   Operation 538 'add' 'p_Val2_5_0_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 539 [1/1] (8.75ns)   --->   "%gmem_addr_18_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_18)" [conv_accel.cpp:50]   --->   Operation 539 'read' 'gmem_addr_18_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 540 [1/7] (8.75ns)   --->   "%gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_19, i32 1)" [conv_accel.cpp:50]   --->   Operation 540 'readreq' 'gmem_load_19_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_0_2_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 541 'partselect' 'tmp_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 542 [2/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)" [conv_accel.cpp:50]   --->   Operation 542 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 543 [3/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)" [conv_accel.cpp:50]   --->   Operation 543 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 544 [4/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)" [conv_accel.cpp:50]   --->   Operation 544 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 545 [5/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)" [conv_accel.cpp:50]   --->   Operation 545 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 546 [6/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)" [conv_accel.cpp:50]   --->   Operation 546 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 547 [7/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)" [conv_accel.cpp:50]   --->   Operation 547 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 548 [1/1] (2.14ns)   --->   "%input_index_1_1_1 = add i15 %tmp_12_1_1, 1" [conv_accel.cpp:45]   --->   Operation 548 'add' 'input_index_1_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 549 [1/1] (0.00ns)   --->   "%input_index_1_1_1_ca = sext i15 %input_index_1_1_1 to i32" [conv_accel.cpp:45]   --->   Operation 549 'sext' 'input_index_1_1_1_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_17_1_1_1_cast = zext i32 %input_index_1_1_1_ca to i33" [conv_accel.cpp:50]   --->   Operation 550 'zext' 'tmp_17_1_1_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 551 [1/1] (2.70ns)   --->   "%input_V2_sum13 = add i33 %tmp_17_1_1_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 551 'add' 'input_V2_sum13' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 552 [1/1] (0.00ns)   --->   "%input_V2_sum13_cast = zext i33 %input_V2_sum13 to i64" [conv_accel.cpp:50]   --->   Operation 552 'zext' 'input_V2_sum13_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_29 : Operation 553 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i16* %gmem, i64 %input_V2_sum13_cast" [conv_accel.cpp:50]   --->   Operation 553 'getelementptr' 'gmem_addr_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_18_1_1_1_mid2_v = sext i6 %tmp_18_0_1_2_mid2_v to i7" [conv_accel.cpp:50]   --->   Operation 554 'sext' 'tmp_18_1_1_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_30 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_18_1_1_1_mid2_ca = zext i7 %tmp_18_1_1_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 555 'zext' 'tmp_18_1_1_1_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_30 : Operation 556 [1/1] (8.75ns)   --->   "%gmem_addr_19_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_19)" [conv_accel.cpp:50]   --->   Operation 556 'read' 'gmem_addr_19_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 557 [1/7] (8.75ns)   --->   "%gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_20, i32 1)" [conv_accel.cpp:50]   --->   Operation 557 'readreq' 'gmem_load_20_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 558 [2/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)" [conv_accel.cpp:50]   --->   Operation 558 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 559 [3/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)" [conv_accel.cpp:50]   --->   Operation 559 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 560 [4/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)" [conv_accel.cpp:50]   --->   Operation 560 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 561 [5/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)" [conv_accel.cpp:50]   --->   Operation 561 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 562 [6/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)" [conv_accel.cpp:50]   --->   Operation 562 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 563 [7/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)" [conv_accel.cpp:50]   --->   Operation 563 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 564 [1/1] (2.66ns)   --->   "%kernel_V4_sum13 = add i32 %tmp_18_1_1_1_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 564 'add' 'kernel_V4_sum13' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 565 [1/1] (0.00ns)   --->   "%kernel_V4_sum13_cast = zext i32 %kernel_V4_sum13 to i64" [conv_accel.cpp:50]   --->   Operation 565 'zext' 'kernel_V4_sum13_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_30 : Operation 566 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i16* %gmem, i64 %kernel_V4_sum13_cast" [conv_accel.cpp:50]   --->   Operation 566 'getelementptr' 'gmem_addr_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 567 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i16 %gmem_addr_18_read to i26" [conv_accel.cpp:50]   --->   Operation 567 'sext' 'OP1_V_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_31 : Operation 568 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i16 %gmem_addr_19_read to i26" [conv_accel.cpp:50]   --->   Operation 568 'sext' 'OP2_V_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_31 : Operation 569 [1/1] (3.36ns)   --->   "%p_Val2_4_1 = mul i26 %OP1_V_1, %OP2_V_1" [conv_accel.cpp:50]   --->   Operation 569 'mul' 'p_Val2_4_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_20_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_17, i10 0)" [conv_accel.cpp:50]   --->   Operation 570 'bitconcatenate' 'tmp_20_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_31 : Operation 571 [1/1] (3.82ns)   --->   "%p_Val2_5_1 = add i26 %p_Val2_4_1, %tmp_20_1" [conv_accel.cpp:50]   --->   Operation 571 'add' 'p_Val2_5_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 572 [1/1] (8.75ns)   --->   "%gmem_addr_20_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_20)" [conv_accel.cpp:50]   --->   Operation 572 'read' 'gmem_addr_20_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 573 [1/7] (8.75ns)   --->   "%gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_21, i32 1)" [conv_accel.cpp:50]   --->   Operation 573 'readreq' 'gmem_load_21_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 574 'partselect' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_31 : Operation 575 [2/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)" [conv_accel.cpp:50]   --->   Operation 575 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 576 [3/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)" [conv_accel.cpp:50]   --->   Operation 576 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 577 [4/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)" [conv_accel.cpp:50]   --->   Operation 577 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 578 [5/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)" [conv_accel.cpp:50]   --->   Operation 578 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 579 [6/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)" [conv_accel.cpp:50]   --->   Operation 579 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 580 [7/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)" [conv_accel.cpp:50]   --->   Operation 580 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 581 [1/1] (2.14ns)   --->   "%input_index_1_1_2 = add i15 %tmp_12_1_1, 2" [conv_accel.cpp:45]   --->   Operation 581 'add' 'input_index_1_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 582 [1/1] (0.00ns)   --->   "%input_index_1_1_2_ca = sext i15 %input_index_1_1_2 to i32" [conv_accel.cpp:45]   --->   Operation 582 'sext' 'input_index_1_1_2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_31 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_17_1_1_2_cast = zext i32 %input_index_1_1_2_ca to i33" [conv_accel.cpp:50]   --->   Operation 583 'zext' 'tmp_17_1_1_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_31 : Operation 584 [1/1] (2.70ns)   --->   "%input_V2_sum14 = add i33 %tmp_17_1_1_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 584 'add' 'input_V2_sum14' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 585 [1/1] (0.00ns)   --->   "%input_V2_sum14_cast = zext i33 %input_V2_sum14 to i64" [conv_accel.cpp:50]   --->   Operation 585 'zext' 'input_V2_sum14_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_31 : Operation 586 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i16* %gmem, i64 %input_V2_sum14_cast" [conv_accel.cpp:50]   --->   Operation 586 'getelementptr' 'gmem_addr_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_18_1_1_2_mid2_v = sext i5 %tmp_18_0_0_2_mid2_v to i7" [conv_accel.cpp:50]   --->   Operation 587 'sext' 'tmp_18_1_1_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_32 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_18_1_1_2_mid2_ca = zext i7 %tmp_18_1_1_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 588 'zext' 'tmp_18_1_1_2_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_32 : Operation 589 [1/1] (8.75ns)   --->   "%gmem_addr_21_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_21)" [conv_accel.cpp:50]   --->   Operation 589 'read' 'gmem_addr_21_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 590 [1/7] (8.75ns)   --->   "%gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_22, i32 1)" [conv_accel.cpp:50]   --->   Operation 590 'readreq' 'gmem_load_22_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 591 [2/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)" [conv_accel.cpp:50]   --->   Operation 591 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 592 [3/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)" [conv_accel.cpp:50]   --->   Operation 592 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 593 [4/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)" [conv_accel.cpp:50]   --->   Operation 593 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 594 [5/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)" [conv_accel.cpp:50]   --->   Operation 594 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 595 [6/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)" [conv_accel.cpp:50]   --->   Operation 595 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 596 [7/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)" [conv_accel.cpp:50]   --->   Operation 596 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 597 [1/1] (2.66ns)   --->   "%kernel_V4_sum14 = add i32 %tmp_18_1_1_2_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 597 'add' 'kernel_V4_sum14' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 598 [1/1] (0.00ns)   --->   "%kernel_V4_sum14_cast = zext i32 %kernel_V4_sum14 to i64" [conv_accel.cpp:50]   --->   Operation 598 'zext' 'kernel_V4_sum14_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_32 : Operation 599 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i16* %gmem, i64 %kernel_V4_sum14_cast" [conv_accel.cpp:50]   --->   Operation 599 'getelementptr' 'gmem_addr_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 600 [1/1] (0.00ns)   --->   "%OP1_V_1_0_1 = sext i16 %gmem_addr_20_read to i26" [conv_accel.cpp:50]   --->   Operation 600 'sext' 'OP1_V_1_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 601 [1/1] (0.00ns)   --->   "%OP2_V_1_0_1 = sext i16 %gmem_addr_21_read to i26" [conv_accel.cpp:50]   --->   Operation 601 'sext' 'OP2_V_1_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 602 [1/1] (3.36ns)   --->   "%p_Val2_4_1_0_1 = mul i26 %OP1_V_1_0_1, %OP2_V_1_0_1" [conv_accel.cpp:50]   --->   Operation 602 'mul' 'p_Val2_4_1_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_20_1_0_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_18, i10 0)" [conv_accel.cpp:50]   --->   Operation 603 'bitconcatenate' 'tmp_20_1_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 604 [1/1] (3.82ns)   --->   "%p_Val2_5_1_0_1 = add i26 %p_Val2_4_1_0_1, %tmp_20_1_0_1" [conv_accel.cpp:50]   --->   Operation 604 'add' 'p_Val2_5_1_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 605 [1/1] (8.75ns)   --->   "%gmem_addr_22_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_22)" [conv_accel.cpp:50]   --->   Operation 605 'read' 'gmem_addr_22_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 606 [1/7] (8.75ns)   --->   "%gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_23, i32 1)" [conv_accel.cpp:50]   --->   Operation 606 'readreq' 'gmem_load_23_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_0_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 607 'partselect' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 608 [2/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)" [conv_accel.cpp:50]   --->   Operation 608 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 609 [3/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)" [conv_accel.cpp:50]   --->   Operation 609 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 610 [4/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)" [conv_accel.cpp:50]   --->   Operation 610 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 611 [5/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)" [conv_accel.cpp:50]   --->   Operation 611 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 612 [6/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)" [conv_accel.cpp:50]   --->   Operation 612 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 613 [7/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)" [conv_accel.cpp:50]   --->   Operation 613 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 614 [1/1] (2.13ns)   --->   "%tmp_11_1_2 = add i12 %tmp_11_1, 2" [conv_accel.cpp:45]   --->   Operation 614 'add' 'tmp_11_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_11_1_2_cast4 = zext i12 %tmp_11_1_2 to i15" [conv_accel.cpp:45]   --->   Operation 615 'zext' 'tmp_11_1_2_cast4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 616 [1/1] (0.00ns)   --->   "%p_shl13_1_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_1_2, i2 0)" [conv_accel.cpp:45]   --->   Operation 616 'bitconcatenate' 'p_shl13_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 617 [1/1] (0.00ns)   --->   "%p_shl13_1_2_cast = zext i14 %p_shl13_1_2 to i15" [conv_accel.cpp:45]   --->   Operation 617 'zext' 'p_shl13_1_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 618 [1/1] (2.13ns)   --->   "%tmp_12_1_2 = sub i15 %p_shl13_1_2_cast, %tmp_11_1_2_cast4" [conv_accel.cpp:45]   --->   Operation 618 'sub' 'tmp_12_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_12_1_2_cast = sext i15 %tmp_12_1_2 to i32" [conv_accel.cpp:45]   --->   Operation 619 'sext' 'tmp_12_1_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_17_1_2_cast = zext i32 %tmp_12_1_2_cast to i33" [conv_accel.cpp:50]   --->   Operation 620 'zext' 'tmp_17_1_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 621 [1/1] (2.70ns)   --->   "%input_V2_sum15 = add i33 %tmp_17_1_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 621 'add' 'input_V2_sum15' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 622 [1/1] (0.00ns)   --->   "%input_V2_sum15_cast = zext i33 %input_V2_sum15 to i64" [conv_accel.cpp:50]   --->   Operation 622 'zext' 'input_V2_sum15_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 623 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i16* %gmem, i64 %input_V2_sum15_cast" [conv_accel.cpp:50]   --->   Operation 623 'getelementptr' 'gmem_addr_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_18_1_2_mid2_v = sext i4 %tmp_18_0_0_1_mid2_v to i7" [conv_accel.cpp:50]   --->   Operation 624 'sext' 'tmp_18_1_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_34 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_18_1_2_mid2_cast = zext i7 %tmp_18_1_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 625 'zext' 'tmp_18_1_2_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_34 : Operation 626 [1/1] (8.75ns)   --->   "%gmem_addr_23_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_23)" [conv_accel.cpp:50]   --->   Operation 626 'read' 'gmem_addr_23_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 627 [1/7] (8.75ns)   --->   "%gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_24, i32 1)" [conv_accel.cpp:50]   --->   Operation 627 'readreq' 'gmem_load_24_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 628 [2/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)" [conv_accel.cpp:50]   --->   Operation 628 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 629 [3/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)" [conv_accel.cpp:50]   --->   Operation 629 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 630 [4/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)" [conv_accel.cpp:50]   --->   Operation 630 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 631 [5/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)" [conv_accel.cpp:50]   --->   Operation 631 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 632 [6/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)" [conv_accel.cpp:50]   --->   Operation 632 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 633 [7/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)" [conv_accel.cpp:50]   --->   Operation 633 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 634 [1/1] (2.66ns)   --->   "%kernel_V4_sum15 = add i32 %tmp_18_1_2_mid2_cast, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 634 'add' 'kernel_V4_sum15' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 635 [1/1] (0.00ns)   --->   "%kernel_V4_sum15_cast = zext i32 %kernel_V4_sum15 to i64" [conv_accel.cpp:50]   --->   Operation 635 'zext' 'kernel_V4_sum15_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_34 : Operation 636 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i16* %gmem, i64 %kernel_V4_sum15_cast" [conv_accel.cpp:50]   --->   Operation 636 'getelementptr' 'gmem_addr_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 637 [1/1] (0.00ns)   --->   "%OP1_V_1_0_2 = sext i16 %gmem_addr_22_read to i26" [conv_accel.cpp:50]   --->   Operation 637 'sext' 'OP1_V_1_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 638 [1/1] (0.00ns)   --->   "%OP2_V_1_0_2 = sext i16 %gmem_addr_23_read to i26" [conv_accel.cpp:50]   --->   Operation 638 'sext' 'OP2_V_1_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 639 [1/1] (3.36ns)   --->   "%p_Val2_4_1_0_2 = mul i26 %OP1_V_1_0_2, %OP2_V_1_0_2" [conv_accel.cpp:50]   --->   Operation 639 'mul' 'p_Val2_4_1_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_20_1_0_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_19, i10 0)" [conv_accel.cpp:50]   --->   Operation 640 'bitconcatenate' 'tmp_20_1_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 641 [1/1] (3.82ns)   --->   "%p_Val2_5_1_0_2 = add i26 %p_Val2_4_1_0_2, %tmp_20_1_0_2" [conv_accel.cpp:50]   --->   Operation 641 'add' 'p_Val2_5_1_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 642 [1/1] (8.75ns)   --->   "%gmem_addr_24_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_24)" [conv_accel.cpp:50]   --->   Operation 642 'read' 'gmem_addr_24_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 643 [1/7] (8.75ns)   --->   "%gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_25, i32 1)" [conv_accel.cpp:50]   --->   Operation 643 'readreq' 'gmem_load_25_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_0_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 644 'partselect' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 645 [2/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)" [conv_accel.cpp:50]   --->   Operation 645 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 646 [3/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)" [conv_accel.cpp:50]   --->   Operation 646 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 647 [4/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)" [conv_accel.cpp:50]   --->   Operation 647 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 648 [5/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)" [conv_accel.cpp:50]   --->   Operation 648 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 649 [6/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)" [conv_accel.cpp:50]   --->   Operation 649 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 650 [7/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)" [conv_accel.cpp:50]   --->   Operation 650 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 651 [1/1] (2.14ns)   --->   "%input_index_1_2_1 = add i15 %tmp_12_1_2, 1" [conv_accel.cpp:45]   --->   Operation 651 'add' 'input_index_1_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 652 [1/1] (0.00ns)   --->   "%input_index_1_2_1_ca = sext i15 %input_index_1_2_1 to i32" [conv_accel.cpp:45]   --->   Operation 652 'sext' 'input_index_1_2_1_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_17_1_2_1_cast = zext i32 %input_index_1_2_1_ca to i33" [conv_accel.cpp:50]   --->   Operation 653 'zext' 'tmp_17_1_2_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 654 [1/1] (2.70ns)   --->   "%input_V2_sum16 = add i33 %tmp_17_1_2_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 654 'add' 'input_V2_sum16' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 655 [1/1] (0.00ns)   --->   "%input_V2_sum16_cast = zext i33 %input_V2_sum16 to i64" [conv_accel.cpp:50]   --->   Operation 655 'zext' 'input_V2_sum16_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 656 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i16* %gmem, i64 %input_V2_sum16_cast" [conv_accel.cpp:50]   --->   Operation 656 'getelementptr' 'gmem_addr_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_18_1_2_1_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -8, i4 %f_cast4_mid2_v)" [conv_accel.cpp:50]   --->   Operation 657 'bitconcatenate' 'tmp_18_1_2_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_36 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_18_1_2_1_mid2_ca = zext i8 %tmp_18_1_2_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 658 'zext' 'tmp_18_1_2_1_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_36 : Operation 659 [1/1] (8.75ns)   --->   "%gmem_addr_25_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_25)" [conv_accel.cpp:50]   --->   Operation 659 'read' 'gmem_addr_25_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 660 [1/7] (8.75ns)   --->   "%gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_26, i32 1)" [conv_accel.cpp:50]   --->   Operation 660 'readreq' 'gmem_load_26_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 661 [2/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)" [conv_accel.cpp:50]   --->   Operation 661 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 662 [3/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)" [conv_accel.cpp:50]   --->   Operation 662 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 663 [4/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)" [conv_accel.cpp:50]   --->   Operation 663 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 664 [5/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)" [conv_accel.cpp:50]   --->   Operation 664 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 665 [6/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)" [conv_accel.cpp:50]   --->   Operation 665 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 666 [7/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)" [conv_accel.cpp:50]   --->   Operation 666 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 667 [1/1] (2.66ns)   --->   "%kernel_V4_sum16 = add i32 %tmp_18_1_2_1_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 667 'add' 'kernel_V4_sum16' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 668 [1/1] (0.00ns)   --->   "%kernel_V4_sum16_cast = zext i32 %kernel_V4_sum16 to i64" [conv_accel.cpp:50]   --->   Operation 668 'zext' 'kernel_V4_sum16_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_36 : Operation 669 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i16* %gmem, i64 %kernel_V4_sum16_cast" [conv_accel.cpp:50]   --->   Operation 669 'getelementptr' 'gmem_addr_33' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 670 [1/1] (0.00ns)   --->   "%OP1_V_1_1 = sext i16 %gmem_addr_24_read to i26" [conv_accel.cpp:50]   --->   Operation 670 'sext' 'OP1_V_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_37 : Operation 671 [1/1] (0.00ns)   --->   "%OP2_V_1_1 = sext i16 %gmem_addr_25_read to i26" [conv_accel.cpp:50]   --->   Operation 671 'sext' 'OP2_V_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_37 : Operation 672 [1/1] (3.36ns)   --->   "%p_Val2_4_1_1 = mul i26 %OP1_V_1_1, %OP2_V_1_1" [conv_accel.cpp:50]   --->   Operation 672 'mul' 'p_Val2_4_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_20_1_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_20, i10 0)" [conv_accel.cpp:50]   --->   Operation 673 'bitconcatenate' 'tmp_20_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_37 : Operation 674 [1/1] (3.82ns)   --->   "%p_Val2_5_1_1 = add i26 %p_Val2_4_1_1, %tmp_20_1_1" [conv_accel.cpp:50]   --->   Operation 674 'add' 'p_Val2_5_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 675 [1/1] (8.75ns)   --->   "%gmem_addr_26_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_26)" [conv_accel.cpp:50]   --->   Operation 675 'read' 'gmem_addr_26_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 676 [1/7] (8.75ns)   --->   "%gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_27, i32 1)" [conv_accel.cpp:50]   --->   Operation 676 'readreq' 'gmem_load_27_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 677 'partselect' 'tmp_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_37 : Operation 678 [2/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)" [conv_accel.cpp:50]   --->   Operation 678 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 679 [3/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)" [conv_accel.cpp:50]   --->   Operation 679 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 680 [4/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)" [conv_accel.cpp:50]   --->   Operation 680 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 681 [5/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)" [conv_accel.cpp:50]   --->   Operation 681 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 682 [6/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)" [conv_accel.cpp:50]   --->   Operation 682 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 683 [7/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)" [conv_accel.cpp:50]   --->   Operation 683 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 684 [1/1] (2.14ns)   --->   "%input_index_1_2_2 = add i15 %tmp_12_1_2, 2" [conv_accel.cpp:45]   --->   Operation 684 'add' 'input_index_1_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 685 [1/1] (0.00ns)   --->   "%input_index_1_2_2_ca = sext i15 %input_index_1_2_2 to i32" [conv_accel.cpp:45]   --->   Operation 685 'sext' 'input_index_1_2_2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_37 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_17_1_2_2_cast = zext i32 %input_index_1_2_2_ca to i33" [conv_accel.cpp:50]   --->   Operation 686 'zext' 'tmp_17_1_2_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_37 : Operation 687 [1/1] (2.70ns)   --->   "%input_V2_sum17 = add i33 %tmp_17_1_2_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 687 'add' 'input_V2_sum17' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 688 [1/1] (0.00ns)   --->   "%input_V2_sum17_cast = zext i33 %input_V2_sum17 to i64" [conv_accel.cpp:50]   --->   Operation 688 'zext' 'input_V2_sum17_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_37 : Operation 689 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i16* %gmem, i64 %input_V2_sum17_cast" [conv_accel.cpp:50]   --->   Operation 689 'getelementptr' 'gmem_addr_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_18_1_2_1_mid2_v_s = zext i4 %f_cast4_mid2_v to i8" [conv_accel.cpp:50]   --->   Operation 690 'zext' 'tmp_18_1_2_1_mid2_v_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_38 : Operation 691 [1/1] (2.11ns)   --->   "%tmp_18_1_2_2_mid2_v = add i8 %tmp_18_1_2_1_mid2_v_s, -120" [conv_accel.cpp:50]   --->   Operation 691 'add' 'tmp_18_1_2_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_18_1_2_2_mid2_ca = zext i8 %tmp_18_1_2_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 692 'zext' 'tmp_18_1_2_2_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_38 : Operation 693 [1/1] (8.75ns)   --->   "%gmem_addr_27_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_27)" [conv_accel.cpp:50]   --->   Operation 693 'read' 'gmem_addr_27_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 694 [1/7] (8.75ns)   --->   "%gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_28, i32 1)" [conv_accel.cpp:50]   --->   Operation 694 'readreq' 'gmem_load_28_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 695 [2/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)" [conv_accel.cpp:50]   --->   Operation 695 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 696 [3/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)" [conv_accel.cpp:50]   --->   Operation 696 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 697 [4/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)" [conv_accel.cpp:50]   --->   Operation 697 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 698 [5/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)" [conv_accel.cpp:50]   --->   Operation 698 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 699 [6/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)" [conv_accel.cpp:50]   --->   Operation 699 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 700 [7/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)" [conv_accel.cpp:50]   --->   Operation 700 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 701 [1/1] (2.66ns)   --->   "%kernel_V4_sum17 = add i32 %tmp_18_1_2_2_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 701 'add' 'kernel_V4_sum17' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 702 [1/1] (0.00ns)   --->   "%kernel_V4_sum17_cast = zext i32 %kernel_V4_sum17 to i64" [conv_accel.cpp:50]   --->   Operation 702 'zext' 'kernel_V4_sum17_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_38 : Operation 703 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i16* %gmem, i64 %kernel_V4_sum17_cast" [conv_accel.cpp:50]   --->   Operation 703 'getelementptr' 'gmem_addr_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 704 [1/1] (0.00ns)   --->   "%OP1_V_1_1_1 = sext i16 %gmem_addr_26_read to i26" [conv_accel.cpp:50]   --->   Operation 704 'sext' 'OP1_V_1_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 705 [1/1] (0.00ns)   --->   "%OP2_V_1_1_1 = sext i16 %gmem_addr_27_read to i26" [conv_accel.cpp:50]   --->   Operation 705 'sext' 'OP2_V_1_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 706 [1/1] (3.36ns)   --->   "%p_Val2_4_1_1_1 = mul i26 %OP1_V_1_1_1, %OP2_V_1_1_1" [conv_accel.cpp:50]   --->   Operation 706 'mul' 'p_Val2_4_1_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_20_1_1_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_21, i10 0)" [conv_accel.cpp:50]   --->   Operation 707 'bitconcatenate' 'tmp_20_1_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 708 [1/1] (3.82ns)   --->   "%p_Val2_5_1_1_1 = add i26 %p_Val2_4_1_1_1, %tmp_20_1_1_1" [conv_accel.cpp:50]   --->   Operation 708 'add' 'p_Val2_5_1_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 709 [1/1] (8.75ns)   --->   "%gmem_addr_28_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_28)" [conv_accel.cpp:50]   --->   Operation 709 'read' 'gmem_addr_28_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 710 [1/7] (8.75ns)   --->   "%gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_29, i32 1)" [conv_accel.cpp:50]   --->   Operation 710 'readreq' 'gmem_load_29_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_1_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 711 'partselect' 'tmp_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 712 [2/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)" [conv_accel.cpp:50]   --->   Operation 712 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 713 [3/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)" [conv_accel.cpp:50]   --->   Operation 713 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 714 [4/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)" [conv_accel.cpp:50]   --->   Operation 714 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 715 [5/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)" [conv_accel.cpp:50]   --->   Operation 715 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 716 [6/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)" [conv_accel.cpp:50]   --->   Operation 716 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 717 [7/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)" [conv_accel.cpp:50]   --->   Operation 717 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_11_2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_110_2_mid2, i6 %j_mid2)" [conv_accel.cpp:45]   --->   Operation 718 'bitconcatenate' 'tmp_11_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_11_2_cast3 = zext i12 %tmp_11_2 to i15" [conv_accel.cpp:45]   --->   Operation 719 'zext' 'tmp_11_2_cast3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 720 [1/1] (0.00ns)   --->   "%p_shl13_2 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i6.i2(i6 %tmp_110_2_mid2, i6 %j_mid2, i2 0)" [conv_accel.cpp:45]   --->   Operation 720 'bitconcatenate' 'p_shl13_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 721 [1/1] (0.00ns)   --->   "%p_shl13_2_cast = zext i14 %p_shl13_2 to i15" [conv_accel.cpp:45]   --->   Operation 721 'zext' 'p_shl13_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 722 [1/1] (2.13ns)   --->   "%tmp_12_2 = sub i15 %p_shl13_2_cast, %tmp_11_2_cast3" [conv_accel.cpp:45]   --->   Operation 722 'sub' 'tmp_12_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_12_2_cast = sext i15 %tmp_12_2 to i32" [conv_accel.cpp:45]   --->   Operation 723 'sext' 'tmp_12_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_17_2_cast = zext i32 %tmp_12_2_cast to i33" [conv_accel.cpp:50]   --->   Operation 724 'zext' 'tmp_17_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 725 [1/1] (2.70ns)   --->   "%input_V2_sum18 = add i33 %tmp_17_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 725 'add' 'input_V2_sum18' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 726 [1/1] (0.00ns)   --->   "%input_V2_sum18_cast = zext i33 %input_V2_sum18 to i64" [conv_accel.cpp:50]   --->   Operation 726 'zext' 'input_V2_sum18_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_39 : Operation 727 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i16* %gmem, i64 %input_V2_sum18_cast" [conv_accel.cpp:50]   --->   Operation 727 'getelementptr' 'gmem_addr_36' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_18_2_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -7, i4 %f_cast4_mid2_v)" [conv_accel.cpp:50]   --->   Operation 728 'bitconcatenate' 'tmp_18_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_40 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_18_2_mid2_cast = zext i8 %tmp_18_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 729 'zext' 'tmp_18_2_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_40 : Operation 730 [1/1] (8.75ns)   --->   "%gmem_addr_29_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_29)" [conv_accel.cpp:50]   --->   Operation 730 'read' 'gmem_addr_29_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 731 [1/7] (8.75ns)   --->   "%gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_30, i32 1)" [conv_accel.cpp:50]   --->   Operation 731 'readreq' 'gmem_load_30_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 732 [2/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)" [conv_accel.cpp:50]   --->   Operation 732 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 733 [3/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)" [conv_accel.cpp:50]   --->   Operation 733 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 734 [4/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)" [conv_accel.cpp:50]   --->   Operation 734 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 735 [5/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)" [conv_accel.cpp:50]   --->   Operation 735 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 736 [6/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)" [conv_accel.cpp:50]   --->   Operation 736 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 737 [7/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)" [conv_accel.cpp:50]   --->   Operation 737 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 738 [1/1] (2.66ns)   --->   "%kernel_V4_sum18 = add i32 %tmp_18_2_mid2_cast, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 738 'add' 'kernel_V4_sum18' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 739 [1/1] (0.00ns)   --->   "%kernel_V4_sum18_cast = zext i32 %kernel_V4_sum18 to i64" [conv_accel.cpp:50]   --->   Operation 739 'zext' 'kernel_V4_sum18_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_40 : Operation 740 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i16* %gmem, i64 %kernel_V4_sum18_cast" [conv_accel.cpp:50]   --->   Operation 740 'getelementptr' 'gmem_addr_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 741 [1/1] (0.00ns)   --->   "%OP1_V_1_1_2 = sext i16 %gmem_addr_28_read to i26" [conv_accel.cpp:50]   --->   Operation 741 'sext' 'OP1_V_1_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_41 : Operation 742 [1/1] (0.00ns)   --->   "%OP2_V_1_1_2 = sext i16 %gmem_addr_29_read to i26" [conv_accel.cpp:50]   --->   Operation 742 'sext' 'OP2_V_1_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_41 : Operation 743 [1/1] (3.36ns)   --->   "%p_Val2_4_1_1_2 = mul i26 %OP1_V_1_1_2, %OP2_V_1_1_2" [conv_accel.cpp:50]   --->   Operation 743 'mul' 'p_Val2_4_1_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_20_1_1_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_22, i10 0)" [conv_accel.cpp:50]   --->   Operation 744 'bitconcatenate' 'tmp_20_1_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_41 : Operation 745 [1/1] (3.82ns)   --->   "%p_Val2_5_1_1_2 = add i26 %p_Val2_4_1_1_2, %tmp_20_1_1_2" [conv_accel.cpp:50]   --->   Operation 745 'add' 'p_Val2_5_1_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 746 [1/1] (8.75ns)   --->   "%gmem_addr_30_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_30)" [conv_accel.cpp:50]   --->   Operation 746 'read' 'gmem_addr_30_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 747 [1/7] (8.75ns)   --->   "%gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_31, i32 1)" [conv_accel.cpp:50]   --->   Operation 747 'readreq' 'gmem_load_31_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_1_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 748 'partselect' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_41 : Operation 749 [2/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)" [conv_accel.cpp:50]   --->   Operation 749 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 750 [3/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)" [conv_accel.cpp:50]   --->   Operation 750 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 751 [4/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)" [conv_accel.cpp:50]   --->   Operation 751 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 752 [5/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)" [conv_accel.cpp:50]   --->   Operation 752 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 753 [6/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)" [conv_accel.cpp:50]   --->   Operation 753 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 754 [7/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)" [conv_accel.cpp:50]   --->   Operation 754 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 755 [1/1] (2.14ns)   --->   "%input_index_2_0_1 = add i15 %tmp_12_2, 1" [conv_accel.cpp:45]   --->   Operation 755 'add' 'input_index_2_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 756 [1/1] (0.00ns)   --->   "%input_index_2_0_1_ca = sext i15 %input_index_2_0_1 to i32" [conv_accel.cpp:45]   --->   Operation 756 'sext' 'input_index_2_0_1_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_41 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_17_2_0_1_cast = zext i32 %input_index_2_0_1_ca to i33" [conv_accel.cpp:50]   --->   Operation 757 'zext' 'tmp_17_2_0_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_41 : Operation 758 [1/1] (2.70ns)   --->   "%input_V2_sum19 = add i33 %tmp_17_2_0_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 758 'add' 'input_V2_sum19' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 759 [1/1] (0.00ns)   --->   "%input_V2_sum19_cast = zext i33 %input_V2_sum19 to i64" [conv_accel.cpp:50]   --->   Operation 759 'zext' 'input_V2_sum19_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_41 : Operation 760 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i16* %gmem, i64 %input_V2_sum19_cast" [conv_accel.cpp:50]   --->   Operation 760 'getelementptr' 'gmem_addr_38' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 761 [1/1] (2.11ns)   --->   "%tmp_18_2_0_1_mid2_v = add i8 %tmp_18_1_2_1_mid2_v_s, -104" [conv_accel.cpp:50]   --->   Operation 761 'add' 'tmp_18_2_0_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_18_2_0_1_mid2_ca = zext i8 %tmp_18_2_0_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 762 'zext' 'tmp_18_2_0_1_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_42 : Operation 763 [1/1] (8.75ns)   --->   "%gmem_addr_31_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_31)" [conv_accel.cpp:50]   --->   Operation 763 'read' 'gmem_addr_31_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 764 [1/7] (8.75ns)   --->   "%gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_32, i32 1)" [conv_accel.cpp:50]   --->   Operation 764 'readreq' 'gmem_load_32_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 765 [2/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)" [conv_accel.cpp:50]   --->   Operation 765 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 766 [3/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)" [conv_accel.cpp:50]   --->   Operation 766 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 767 [4/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)" [conv_accel.cpp:50]   --->   Operation 767 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 768 [5/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)" [conv_accel.cpp:50]   --->   Operation 768 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 769 [6/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)" [conv_accel.cpp:50]   --->   Operation 769 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 770 [7/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)" [conv_accel.cpp:50]   --->   Operation 770 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 771 [1/1] (2.66ns)   --->   "%kernel_V4_sum19 = add i32 %tmp_18_2_0_1_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 771 'add' 'kernel_V4_sum19' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 772 [1/1] (0.00ns)   --->   "%kernel_V4_sum19_cast = zext i32 %kernel_V4_sum19 to i64" [conv_accel.cpp:50]   --->   Operation 772 'zext' 'kernel_V4_sum19_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_42 : Operation 773 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i16* %gmem, i64 %kernel_V4_sum19_cast" [conv_accel.cpp:50]   --->   Operation 773 'getelementptr' 'gmem_addr_39' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 774 [1/1] (0.00ns)   --->   "%OP1_V_1_2 = sext i16 %gmem_addr_30_read to i26" [conv_accel.cpp:50]   --->   Operation 774 'sext' 'OP1_V_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_43 : Operation 775 [1/1] (0.00ns)   --->   "%OP2_V_1_2 = sext i16 %gmem_addr_31_read to i26" [conv_accel.cpp:50]   --->   Operation 775 'sext' 'OP2_V_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_43 : Operation 776 [1/1] (3.36ns)   --->   "%p_Val2_4_1_2 = mul i26 %OP1_V_1_2, %OP2_V_1_2" [conv_accel.cpp:50]   --->   Operation 776 'mul' 'p_Val2_4_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_20_1_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_23, i10 0)" [conv_accel.cpp:50]   --->   Operation 777 'bitconcatenate' 'tmp_20_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_43 : Operation 778 [1/1] (3.82ns)   --->   "%p_Val2_5_1_2 = add i26 %p_Val2_4_1_2, %tmp_20_1_2" [conv_accel.cpp:50]   --->   Operation 778 'add' 'p_Val2_5_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 779 [1/1] (8.75ns)   --->   "%gmem_addr_32_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_32)" [conv_accel.cpp:50]   --->   Operation 779 'read' 'gmem_addr_32_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 780 [1/7] (8.75ns)   --->   "%gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_33, i32 1)" [conv_accel.cpp:50]   --->   Operation 780 'readreq' 'gmem_load_33_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 781 'partselect' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_43 : Operation 782 [2/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)" [conv_accel.cpp:50]   --->   Operation 782 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 783 [3/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)" [conv_accel.cpp:50]   --->   Operation 783 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 784 [4/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)" [conv_accel.cpp:50]   --->   Operation 784 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 785 [5/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)" [conv_accel.cpp:50]   --->   Operation 785 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 786 [6/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)" [conv_accel.cpp:50]   --->   Operation 786 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 787 [7/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)" [conv_accel.cpp:50]   --->   Operation 787 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 788 [1/1] (2.14ns)   --->   "%input_index_2_0_2 = add i15 %tmp_12_2, 2" [conv_accel.cpp:45]   --->   Operation 788 'add' 'input_index_2_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 789 [1/1] (0.00ns)   --->   "%input_index_2_0_2_ca = sext i15 %input_index_2_0_2 to i32" [conv_accel.cpp:45]   --->   Operation 789 'sext' 'input_index_2_0_2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_43 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_17_2_0_2_cast = zext i32 %input_index_2_0_2_ca to i33" [conv_accel.cpp:50]   --->   Operation 790 'zext' 'tmp_17_2_0_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_43 : Operation 791 [1/1] (2.70ns)   --->   "%input_V2_sum20 = add i33 %tmp_17_2_0_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 791 'add' 'input_V2_sum20' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 792 [1/1] (0.00ns)   --->   "%input_V2_sum20_cast = zext i33 %input_V2_sum20 to i64" [conv_accel.cpp:50]   --->   Operation 792 'zext' 'input_V2_sum20_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_43 : Operation 793 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i16* %gmem, i64 %input_V2_sum20_cast" [conv_accel.cpp:50]   --->   Operation 793 'getelementptr' 'gmem_addr_40' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_18_2_0_2_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -6, i4 %f_cast4_mid2_v)" [conv_accel.cpp:50]   --->   Operation 794 'bitconcatenate' 'tmp_18_2_0_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_44 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_18_2_0_2_mid2_ca = zext i8 %tmp_18_2_0_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 795 'zext' 'tmp_18_2_0_2_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_44 : Operation 796 [1/1] (8.75ns)   --->   "%gmem_addr_33_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_33)" [conv_accel.cpp:50]   --->   Operation 796 'read' 'gmem_addr_33_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 797 [1/7] (8.75ns)   --->   "%gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_34, i32 1)" [conv_accel.cpp:50]   --->   Operation 797 'readreq' 'gmem_load_34_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 798 [2/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)" [conv_accel.cpp:50]   --->   Operation 798 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 799 [3/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)" [conv_accel.cpp:50]   --->   Operation 799 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 800 [4/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)" [conv_accel.cpp:50]   --->   Operation 800 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 801 [5/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)" [conv_accel.cpp:50]   --->   Operation 801 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 802 [6/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)" [conv_accel.cpp:50]   --->   Operation 802 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 803 [7/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)" [conv_accel.cpp:50]   --->   Operation 803 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 804 [1/1] (2.66ns)   --->   "%kernel_V4_sum20 = add i32 %tmp_18_2_0_2_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 804 'add' 'kernel_V4_sum20' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 805 [1/1] (0.00ns)   --->   "%kernel_V4_sum20_cast = zext i32 %kernel_V4_sum20 to i64" [conv_accel.cpp:50]   --->   Operation 805 'zext' 'kernel_V4_sum20_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_44 : Operation 806 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i16* %gmem, i64 %kernel_V4_sum20_cast" [conv_accel.cpp:50]   --->   Operation 806 'getelementptr' 'gmem_addr_41' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 807 [1/1] (0.00ns)   --->   "%OP1_V_1_2_1 = sext i16 %gmem_addr_32_read to i26" [conv_accel.cpp:50]   --->   Operation 807 'sext' 'OP1_V_1_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 808 [1/1] (0.00ns)   --->   "%OP2_V_1_2_1 = sext i16 %gmem_addr_33_read to i26" [conv_accel.cpp:50]   --->   Operation 808 'sext' 'OP2_V_1_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 809 [1/1] (3.36ns)   --->   "%p_Val2_4_1_2_1 = mul i26 %OP1_V_1_2_1, %OP2_V_1_2_1" [conv_accel.cpp:50]   --->   Operation 809 'mul' 'p_Val2_4_1_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_20_1_2_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_24, i10 0)" [conv_accel.cpp:50]   --->   Operation 810 'bitconcatenate' 'tmp_20_1_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 811 [1/1] (3.82ns)   --->   "%p_Val2_5_1_2_1 = add i26 %p_Val2_4_1_2_1, %tmp_20_1_2_1" [conv_accel.cpp:50]   --->   Operation 811 'add' 'p_Val2_5_1_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 812 [1/1] (8.75ns)   --->   "%gmem_addr_34_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_34)" [conv_accel.cpp:50]   --->   Operation 812 'read' 'gmem_addr_34_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 813 [1/7] (8.75ns)   --->   "%gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_35, i32 1)" [conv_accel.cpp:50]   --->   Operation 813 'readreq' 'gmem_load_35_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_2_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 814 'partselect' 'tmp_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 815 [2/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)" [conv_accel.cpp:50]   --->   Operation 815 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 816 [3/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)" [conv_accel.cpp:50]   --->   Operation 816 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 817 [4/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)" [conv_accel.cpp:50]   --->   Operation 817 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 818 [5/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)" [conv_accel.cpp:50]   --->   Operation 818 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 819 [6/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)" [conv_accel.cpp:50]   --->   Operation 819 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 820 [7/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)" [conv_accel.cpp:50]   --->   Operation 820 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 821 [1/1] (2.13ns)   --->   "%tmp_11_2_1 = add i12 %tmp_11_2, 1" [conv_accel.cpp:45]   --->   Operation 821 'add' 'tmp_11_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_11_2_1_cast2 = zext i12 %tmp_11_2_1 to i15" [conv_accel.cpp:45]   --->   Operation 822 'zext' 'tmp_11_2_1_cast2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 823 [1/1] (0.00ns)   --->   "%p_shl13_2_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_2_1, i2 0)" [conv_accel.cpp:45]   --->   Operation 823 'bitconcatenate' 'p_shl13_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 824 [1/1] (0.00ns)   --->   "%p_shl13_2_1_cast = zext i14 %p_shl13_2_1 to i15" [conv_accel.cpp:45]   --->   Operation 824 'zext' 'p_shl13_2_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 825 [1/1] (2.13ns)   --->   "%tmp_12_2_1 = sub i15 %p_shl13_2_1_cast, %tmp_11_2_1_cast2" [conv_accel.cpp:45]   --->   Operation 825 'sub' 'tmp_12_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_12_2_1_cast = sext i15 %tmp_12_2_1 to i32" [conv_accel.cpp:45]   --->   Operation 826 'sext' 'tmp_12_2_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_17_2_1_cast = zext i32 %tmp_12_2_1_cast to i33" [conv_accel.cpp:50]   --->   Operation 827 'zext' 'tmp_17_2_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 828 [1/1] (2.70ns)   --->   "%input_V2_sum21 = add i33 %tmp_17_2_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 828 'add' 'input_V2_sum21' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 829 [1/1] (0.00ns)   --->   "%input_V2_sum21_cast = zext i33 %input_V2_sum21 to i64" [conv_accel.cpp:50]   --->   Operation 829 'zext' 'input_V2_sum21_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 830 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i16* %gmem, i64 %input_V2_sum21_cast" [conv_accel.cpp:50]   --->   Operation 830 'getelementptr' 'gmem_addr_42' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 831 [1/1] (2.11ns)   --->   "%tmp_18_2_1_mid2_v = add i8 %tmp_18_1_2_1_mid2_v_s, -88" [conv_accel.cpp:50]   --->   Operation 831 'add' 'tmp_18_2_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_18_2_1_mid2_cast = zext i8 %tmp_18_2_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 832 'zext' 'tmp_18_2_1_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_46 : Operation 833 [1/1] (8.75ns)   --->   "%gmem_addr_35_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_35)" [conv_accel.cpp:50]   --->   Operation 833 'read' 'gmem_addr_35_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 834 [1/7] (8.75ns)   --->   "%gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_36, i32 1)" [conv_accel.cpp:50]   --->   Operation 834 'readreq' 'gmem_load_36_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 835 [2/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)" [conv_accel.cpp:50]   --->   Operation 835 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 836 [3/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)" [conv_accel.cpp:50]   --->   Operation 836 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 837 [4/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)" [conv_accel.cpp:50]   --->   Operation 837 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 838 [5/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)" [conv_accel.cpp:50]   --->   Operation 838 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 839 [6/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)" [conv_accel.cpp:50]   --->   Operation 839 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 840 [7/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)" [conv_accel.cpp:50]   --->   Operation 840 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 841 [1/1] (2.66ns)   --->   "%kernel_V4_sum21 = add i32 %tmp_18_2_1_mid2_cast, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 841 'add' 'kernel_V4_sum21' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 842 [1/1] (0.00ns)   --->   "%kernel_V4_sum21_cast = zext i32 %kernel_V4_sum21 to i64" [conv_accel.cpp:50]   --->   Operation 842 'zext' 'kernel_V4_sum21_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_46 : Operation 843 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i16* %gmem, i64 %kernel_V4_sum21_cast" [conv_accel.cpp:50]   --->   Operation 843 'getelementptr' 'gmem_addr_43' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 844 [1/1] (0.00ns)   --->   "%OP1_V_1_2_2 = sext i16 %gmem_addr_34_read to i26" [conv_accel.cpp:50]   --->   Operation 844 'sext' 'OP1_V_1_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_47 : Operation 845 [1/1] (0.00ns)   --->   "%OP2_V_1_2_2 = sext i16 %gmem_addr_35_read to i26" [conv_accel.cpp:50]   --->   Operation 845 'sext' 'OP2_V_1_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_47 : Operation 846 [1/1] (3.36ns)   --->   "%p_Val2_4_1_2_2 = mul i26 %OP1_V_1_2_2, %OP2_V_1_2_2" [conv_accel.cpp:50]   --->   Operation 846 'mul' 'p_Val2_4_1_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_20_1_2_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_25, i10 0)" [conv_accel.cpp:50]   --->   Operation 847 'bitconcatenate' 'tmp_20_1_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_47 : Operation 848 [1/1] (3.82ns)   --->   "%p_Val2_5_1_2_2 = add i26 %p_Val2_4_1_2_2, %tmp_20_1_2_2" [conv_accel.cpp:50]   --->   Operation 848 'add' 'p_Val2_5_1_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 849 [1/1] (8.75ns)   --->   "%gmem_addr_36_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_36)" [conv_accel.cpp:50]   --->   Operation 849 'read' 'gmem_addr_36_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 850 [1/7] (8.75ns)   --->   "%gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_37, i32 1)" [conv_accel.cpp:50]   --->   Operation 850 'readreq' 'gmem_load_37_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_26 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_1_2_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 851 'partselect' 'tmp_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_47 : Operation 852 [2/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)" [conv_accel.cpp:50]   --->   Operation 852 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 853 [3/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)" [conv_accel.cpp:50]   --->   Operation 853 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 854 [4/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)" [conv_accel.cpp:50]   --->   Operation 854 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 855 [5/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)" [conv_accel.cpp:50]   --->   Operation 855 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 856 [6/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)" [conv_accel.cpp:50]   --->   Operation 856 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 857 [7/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)" [conv_accel.cpp:50]   --->   Operation 857 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 858 [1/1] (2.14ns)   --->   "%input_index_2_1_1 = add i15 %tmp_12_2_1, 1" [conv_accel.cpp:45]   --->   Operation 858 'add' 'input_index_2_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 859 [1/1] (0.00ns)   --->   "%input_index_2_1_1_ca = sext i15 %input_index_2_1_1 to i32" [conv_accel.cpp:45]   --->   Operation 859 'sext' 'input_index_2_1_1_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_47 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_17_2_1_1_cast = zext i32 %input_index_2_1_1_ca to i33" [conv_accel.cpp:50]   --->   Operation 860 'zext' 'tmp_17_2_1_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_47 : Operation 861 [1/1] (2.70ns)   --->   "%input_V2_sum22 = add i33 %tmp_17_2_1_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 861 'add' 'input_V2_sum22' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 862 [1/1] (0.00ns)   --->   "%input_V2_sum22_cast = zext i33 %input_V2_sum22 to i64" [conv_accel.cpp:50]   --->   Operation 862 'zext' 'input_V2_sum22_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_47 : Operation 863 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i16* %gmem, i64 %input_V2_sum22_cast" [conv_accel.cpp:50]   --->   Operation 863 'getelementptr' 'gmem_addr_44' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_18_2_1_1_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -5, i4 %f_cast4_mid2_v)" [conv_accel.cpp:50]   --->   Operation 864 'bitconcatenate' 'tmp_18_2_1_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_48 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_18_2_1_1_mid2_ca = zext i8 %tmp_18_2_1_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 865 'zext' 'tmp_18_2_1_1_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_48 : Operation 866 [1/1] (8.75ns)   --->   "%gmem_addr_37_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_37)" [conv_accel.cpp:50]   --->   Operation 866 'read' 'gmem_addr_37_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 867 [1/7] (8.75ns)   --->   "%gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_38, i32 1)" [conv_accel.cpp:50]   --->   Operation 867 'readreq' 'gmem_load_38_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 868 [2/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)" [conv_accel.cpp:50]   --->   Operation 868 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 869 [3/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)" [conv_accel.cpp:50]   --->   Operation 869 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 870 [4/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)" [conv_accel.cpp:50]   --->   Operation 870 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 871 [5/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)" [conv_accel.cpp:50]   --->   Operation 871 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 872 [6/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)" [conv_accel.cpp:50]   --->   Operation 872 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 873 [7/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)" [conv_accel.cpp:50]   --->   Operation 873 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 874 [1/1] (2.66ns)   --->   "%kernel_V4_sum22 = add i32 %tmp_18_2_1_1_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 874 'add' 'kernel_V4_sum22' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 875 [1/1] (0.00ns)   --->   "%kernel_V4_sum22_cast = zext i32 %kernel_V4_sum22 to i64" [conv_accel.cpp:50]   --->   Operation 875 'zext' 'kernel_V4_sum22_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_48 : Operation 876 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i16* %gmem, i64 %kernel_V4_sum22_cast" [conv_accel.cpp:50]   --->   Operation 876 'getelementptr' 'gmem_addr_45' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 877 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i16 %gmem_addr_36_read to i26" [conv_accel.cpp:50]   --->   Operation 877 'sext' 'OP1_V_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_49 : Operation 878 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i16 %gmem_addr_37_read to i26" [conv_accel.cpp:50]   --->   Operation 878 'sext' 'OP2_V_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_49 : Operation 879 [1/1] (3.36ns)   --->   "%p_Val2_4_2 = mul i26 %OP1_V_2, %OP2_V_2" [conv_accel.cpp:50]   --->   Operation 879 'mul' 'p_Val2_4_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_20_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_26, i10 0)" [conv_accel.cpp:50]   --->   Operation 880 'bitconcatenate' 'tmp_20_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_49 : Operation 881 [1/1] (3.82ns)   --->   "%p_Val2_5_2 = add i26 %p_Val2_4_2, %tmp_20_2" [conv_accel.cpp:50]   --->   Operation 881 'add' 'p_Val2_5_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 882 [1/1] (8.75ns)   --->   "%gmem_addr_38_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_38)" [conv_accel.cpp:50]   --->   Operation 882 'read' 'gmem_addr_38_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 883 [1/7] (8.75ns)   --->   "%gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_39, i32 1)" [conv_accel.cpp:50]   --->   Operation 883 'readreq' 'gmem_load_39_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 884 'partselect' 'tmp_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_49 : Operation 885 [2/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)" [conv_accel.cpp:50]   --->   Operation 885 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 886 [3/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)" [conv_accel.cpp:50]   --->   Operation 886 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 887 [4/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)" [conv_accel.cpp:50]   --->   Operation 887 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 888 [5/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)" [conv_accel.cpp:50]   --->   Operation 888 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 889 [6/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)" [conv_accel.cpp:50]   --->   Operation 889 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 890 [7/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)" [conv_accel.cpp:50]   --->   Operation 890 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 891 [1/1] (2.14ns)   --->   "%input_index_2_1_2 = add i15 %tmp_12_2_1, 2" [conv_accel.cpp:45]   --->   Operation 891 'add' 'input_index_2_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 892 [1/1] (0.00ns)   --->   "%input_index_2_1_2_ca = sext i15 %input_index_2_1_2 to i32" [conv_accel.cpp:45]   --->   Operation 892 'sext' 'input_index_2_1_2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_49 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_17_2_1_2_cast = zext i32 %input_index_2_1_2_ca to i33" [conv_accel.cpp:50]   --->   Operation 893 'zext' 'tmp_17_2_1_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_49 : Operation 894 [1/1] (2.70ns)   --->   "%input_V2_sum23 = add i33 %tmp_17_2_1_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 894 'add' 'input_V2_sum23' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 895 [1/1] (0.00ns)   --->   "%input_V2_sum23_cast = zext i33 %input_V2_sum23 to i64" [conv_accel.cpp:50]   --->   Operation 895 'zext' 'input_V2_sum23_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_49 : Operation 896 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i16* %gmem, i64 %input_V2_sum23_cast" [conv_accel.cpp:50]   --->   Operation 896 'getelementptr' 'gmem_addr_46' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 897 [1/1] (2.11ns)   --->   "%tmp_18_2_1_2_mid2_v = add i8 %tmp_18_1_2_1_mid2_v_s, -72" [conv_accel.cpp:50]   --->   Operation 897 'add' 'tmp_18_2_1_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_18_2_1_2_mid2_ca = zext i8 %tmp_18_2_1_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 898 'zext' 'tmp_18_2_1_2_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_50 : Operation 899 [1/1] (8.75ns)   --->   "%gmem_addr_39_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_39)" [conv_accel.cpp:50]   --->   Operation 899 'read' 'gmem_addr_39_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 900 [1/7] (8.75ns)   --->   "%gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_40, i32 1)" [conv_accel.cpp:50]   --->   Operation 900 'readreq' 'gmem_load_40_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 901 [2/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)" [conv_accel.cpp:50]   --->   Operation 901 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 902 [3/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)" [conv_accel.cpp:50]   --->   Operation 902 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 903 [4/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)" [conv_accel.cpp:50]   --->   Operation 903 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 904 [5/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)" [conv_accel.cpp:50]   --->   Operation 904 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 905 [6/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)" [conv_accel.cpp:50]   --->   Operation 905 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 906 [7/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)" [conv_accel.cpp:50]   --->   Operation 906 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 907 [1/1] (2.66ns)   --->   "%kernel_V4_sum23 = add i32 %tmp_18_2_1_2_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 907 'add' 'kernel_V4_sum23' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 908 [1/1] (0.00ns)   --->   "%kernel_V4_sum23_cast = zext i32 %kernel_V4_sum23 to i64" [conv_accel.cpp:50]   --->   Operation 908 'zext' 'kernel_V4_sum23_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_50 : Operation 909 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i16* %gmem, i64 %kernel_V4_sum23_cast" [conv_accel.cpp:50]   --->   Operation 909 'getelementptr' 'gmem_addr_47' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_50 : Operation 910 [1/1] (2.13ns)   --->   "%tmp_11_2_2 = add i12 %tmp_11_2, 2" [conv_accel.cpp:45]   --->   Operation 910 'add' 'tmp_11_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 911 [1/1] (0.00ns)   --->   "%OP1_V_2_0_1 = sext i16 %gmem_addr_38_read to i26" [conv_accel.cpp:50]   --->   Operation 911 'sext' 'OP1_V_2_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 912 [1/1] (0.00ns)   --->   "%OP2_V_2_0_1 = sext i16 %gmem_addr_39_read to i26" [conv_accel.cpp:50]   --->   Operation 912 'sext' 'OP2_V_2_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 913 [1/1] (3.36ns)   --->   "%p_Val2_4_2_0_1 = mul i26 %OP1_V_2_0_1, %OP2_V_2_0_1" [conv_accel.cpp:50]   --->   Operation 913 'mul' 'p_Val2_4_2_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_20_2_0_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_27, i10 0)" [conv_accel.cpp:50]   --->   Operation 914 'bitconcatenate' 'tmp_20_2_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 915 [1/1] (3.82ns)   --->   "%p_Val2_5_2_0_1 = add i26 %p_Val2_4_2_0_1, %tmp_20_2_0_1" [conv_accel.cpp:50]   --->   Operation 915 'add' 'p_Val2_5_2_0_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 916 [1/1] (8.75ns)   --->   "%gmem_addr_40_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_40)" [conv_accel.cpp:50]   --->   Operation 916 'read' 'gmem_addr_40_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 917 [1/7] (8.75ns)   --->   "%gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_41, i32 1)" [conv_accel.cpp:50]   --->   Operation 917 'readreq' 'gmem_load_41_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_0_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 918 'partselect' 'tmp_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 919 [2/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)" [conv_accel.cpp:50]   --->   Operation 919 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 920 [3/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)" [conv_accel.cpp:50]   --->   Operation 920 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 921 [4/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)" [conv_accel.cpp:50]   --->   Operation 921 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 922 [5/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)" [conv_accel.cpp:50]   --->   Operation 922 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 923 [6/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)" [conv_accel.cpp:50]   --->   Operation 923 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 924 [7/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)" [conv_accel.cpp:50]   --->   Operation 924 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_11_2_2_cast1 = zext i12 %tmp_11_2_2 to i15" [conv_accel.cpp:45]   --->   Operation 925 'zext' 'tmp_11_2_2_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 926 [1/1] (0.00ns)   --->   "%p_shl13_2_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_11_2_2, i2 0)" [conv_accel.cpp:45]   --->   Operation 926 'bitconcatenate' 'p_shl13_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 927 [1/1] (0.00ns)   --->   "%p_shl13_2_2_cast = zext i14 %p_shl13_2_2 to i15" [conv_accel.cpp:45]   --->   Operation 927 'zext' 'p_shl13_2_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 928 [1/1] (2.13ns)   --->   "%tmp_12_2_2 = sub i15 %p_shl13_2_2_cast, %tmp_11_2_2_cast1" [conv_accel.cpp:45]   --->   Operation 928 'sub' 'tmp_12_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_12_2_2_cast = sext i15 %tmp_12_2_2 to i32" [conv_accel.cpp:45]   --->   Operation 929 'sext' 'tmp_12_2_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_17_2_2_cast = zext i32 %tmp_12_2_2_cast to i33" [conv_accel.cpp:50]   --->   Operation 930 'zext' 'tmp_17_2_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 931 [1/1] (2.70ns)   --->   "%input_V2_sum24 = add i33 %tmp_17_2_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 931 'add' 'input_V2_sum24' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 932 [1/1] (0.00ns)   --->   "%input_V2_sum24_cast = zext i33 %input_V2_sum24 to i64" [conv_accel.cpp:50]   --->   Operation 932 'zext' 'input_V2_sum24_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 933 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i16* %gmem, i64 %input_V2_sum24_cast" [conv_accel.cpp:50]   --->   Operation 933 'getelementptr' 'gmem_addr_48' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 934 [1/1] (2.14ns)   --->   "%input_index_2_2_1 = add i15 %tmp_12_2_2, 1" [conv_accel.cpp:45]   --->   Operation 934 'add' 'input_index_2_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 935 [1/1] (0.00ns)   --->   "%input_index_2_2_1_ca = sext i15 %input_index_2_2_1 to i32" [conv_accel.cpp:45]   --->   Operation 935 'sext' 'input_index_2_2_1_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_17_2_2_1_cast = zext i32 %input_index_2_2_1_ca to i33" [conv_accel.cpp:50]   --->   Operation 936 'zext' 'tmp_17_2_2_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 937 [1/1] (2.70ns)   --->   "%input_V2_sum25 = add i33 %tmp_17_2_2_1_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 937 'add' 'input_V2_sum25' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 938 [1/1] (0.00ns)   --->   "%input_V2_sum25_cast = zext i33 %input_V2_sum25 to i64" [conv_accel.cpp:50]   --->   Operation 938 'zext' 'input_V2_sum25_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 939 [1/1] (0.00ns)   --->   "%gmem_addr_50 = getelementptr i16* %gmem, i64 %input_V2_sum25_cast" [conv_accel.cpp:50]   --->   Operation 939 'getelementptr' 'gmem_addr_50' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 940 [1/1] (2.14ns)   --->   "%input_index_2_2_2 = add i15 %tmp_12_2_2, 2" [conv_accel.cpp:45]   --->   Operation 940 'add' 'input_index_2_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 941 [1/1] (0.00ns)   --->   "%input_index_2_2_2_ca = sext i15 %input_index_2_2_2 to i32" [conv_accel.cpp:45]   --->   Operation 941 'sext' 'input_index_2_2_2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_17_2_2_2_cast = zext i32 %input_index_2_2_2_ca to i33" [conv_accel.cpp:50]   --->   Operation 942 'zext' 'tmp_17_2_2_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 943 [1/1] (2.70ns)   --->   "%input_V2_sum26 = add i33 %tmp_17_2_2_2_cast, %tmp_9_cast" [conv_accel.cpp:50]   --->   Operation 943 'add' 'input_V2_sum26' <Predicate = (!exitcond_flatten1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 944 [1/1] (0.00ns)   --->   "%input_V2_sum26_cast = zext i33 %input_V2_sum26 to i64" [conv_accel.cpp:50]   --->   Operation 944 'zext' 'input_V2_sum26_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_51 : Operation 945 [1/1] (0.00ns)   --->   "%gmem_addr_52 = getelementptr i16* %gmem, i64 %input_V2_sum26_cast" [conv_accel.cpp:50]   --->   Operation 945 'getelementptr' 'gmem_addr_52' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 8.75>
ST_52 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_18_2_2_mid2_v = sext i7 %tmp_18_0_2_2_mid2_v to i8" [conv_accel.cpp:50]   --->   Operation 946 'sext' 'tmp_18_2_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_18_2_2_mid2_cast = zext i8 %tmp_18_2_2_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 947 'zext' 'tmp_18_2_2_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_18_2_2_1_mid2_v = sext i7 %tmp_18_1_mid2_v to i8" [conv_accel.cpp:50]   --->   Operation 948 'sext' 'tmp_18_2_2_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_18_2_2_1_mid2_ca = zext i8 %tmp_18_2_2_1_mid2_v to i32" [conv_accel.cpp:50]   --->   Operation 949 'zext' 'tmp_18_2_2_1_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_18_2_2_2_mid2_v = sext i7 %tmp_18_1_0_1_mid2_v to i8" [conv_accel.cpp:50]   --->   Operation 950 'sext' 'tmp_18_2_2_2_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_18_2_2_2_mid2_ca = zext i8 %tmp_18_2_2_2_mid2_v to i32" [conv_accel.cpp:56]   --->   Operation 951 'zext' 'tmp_18_2_2_2_mid2_ca' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 952 [1/1] (8.75ns)   --->   "%gmem_addr_41_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_41)" [conv_accel.cpp:50]   --->   Operation 952 'read' 'gmem_addr_41_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 953 [1/7] (8.75ns)   --->   "%gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_42, i32 1)" [conv_accel.cpp:50]   --->   Operation 953 'readreq' 'gmem_load_42_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 954 [2/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)" [conv_accel.cpp:50]   --->   Operation 954 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 955 [3/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)" [conv_accel.cpp:50]   --->   Operation 955 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 956 [4/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)" [conv_accel.cpp:50]   --->   Operation 956 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 957 [5/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)" [conv_accel.cpp:50]   --->   Operation 957 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 958 [6/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)" [conv_accel.cpp:50]   --->   Operation 958 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 959 [7/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)" [conv_accel.cpp:50]   --->   Operation 959 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 960 [1/1] (2.66ns)   --->   "%kernel_V4_sum24 = add i32 %tmp_18_2_2_mid2_cast, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 960 'add' 'kernel_V4_sum24' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 961 [1/1] (0.00ns)   --->   "%kernel_V4_sum24_cast = zext i32 %kernel_V4_sum24 to i64" [conv_accel.cpp:50]   --->   Operation 961 'zext' 'kernel_V4_sum24_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 962 [1/1] (0.00ns)   --->   "%gmem_addr_49 = getelementptr i16* %gmem, i64 %kernel_V4_sum24_cast" [conv_accel.cpp:50]   --->   Operation 962 'getelementptr' 'gmem_addr_49' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 963 [1/1] (2.66ns)   --->   "%kernel_V4_sum25 = add i32 %tmp_18_2_2_1_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 963 'add' 'kernel_V4_sum25' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 964 [1/1] (0.00ns)   --->   "%kernel_V4_sum25_cast = zext i32 %kernel_V4_sum25 to i64" [conv_accel.cpp:50]   --->   Operation 964 'zext' 'kernel_V4_sum25_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 965 [1/1] (0.00ns)   --->   "%gmem_addr_51 = getelementptr i16* %gmem, i64 %kernel_V4_sum25_cast" [conv_accel.cpp:50]   --->   Operation 965 'getelementptr' 'gmem_addr_51' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 966 [1/1] (2.66ns)   --->   "%kernel_V4_sum26 = add i32 %tmp_18_2_2_2_mid2_ca, %tmp_8_cast" [conv_accel.cpp:50]   --->   Operation 966 'add' 'kernel_V4_sum26' <Predicate = (!exitcond_flatten1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 967 [1/1] (0.00ns)   --->   "%kernel_V4_sum26_cast = zext i32 %kernel_V4_sum26 to i64" [conv_accel.cpp:50]   --->   Operation 967 'zext' 'kernel_V4_sum26_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 968 [1/1] (0.00ns)   --->   "%gmem_addr_53 = getelementptr i16* %gmem, i64 %kernel_V4_sum26_cast" [conv_accel.cpp:50]   --->   Operation 968 'getelementptr' 'gmem_addr_53' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 969 [1/1] (0.00ns)   --->   "%OP1_V_2_0_2 = sext i16 %gmem_addr_40_read to i26" [conv_accel.cpp:50]   --->   Operation 969 'sext' 'OP1_V_2_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_53 : Operation 970 [1/1] (0.00ns)   --->   "%OP2_V_2_0_2 = sext i16 %gmem_addr_41_read to i26" [conv_accel.cpp:50]   --->   Operation 970 'sext' 'OP2_V_2_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_53 : Operation 971 [1/1] (3.36ns)   --->   "%p_Val2_4_2_0_2 = mul i26 %OP1_V_2_0_2, %OP2_V_2_0_2" [conv_accel.cpp:50]   --->   Operation 971 'mul' 'p_Val2_4_2_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_20_2_0_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_28, i10 0)" [conv_accel.cpp:50]   --->   Operation 972 'bitconcatenate' 'tmp_20_2_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_53 : Operation 973 [1/1] (3.82ns)   --->   "%p_Val2_5_2_0_2 = add i26 %p_Val2_4_2_0_2, %tmp_20_2_0_2" [conv_accel.cpp:50]   --->   Operation 973 'add' 'p_Val2_5_2_0_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 974 [1/1] (8.75ns)   --->   "%gmem_addr_42_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_42)" [conv_accel.cpp:50]   --->   Operation 974 'read' 'gmem_addr_42_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 975 [1/7] (8.75ns)   --->   "%gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_43, i32 1)" [conv_accel.cpp:50]   --->   Operation 975 'readreq' 'gmem_load_43_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_0_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 976 'partselect' 'tmp_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_53 : Operation 977 [2/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)" [conv_accel.cpp:50]   --->   Operation 977 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 978 [3/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)" [conv_accel.cpp:50]   --->   Operation 978 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 979 [4/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)" [conv_accel.cpp:50]   --->   Operation 979 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 980 [5/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)" [conv_accel.cpp:50]   --->   Operation 980 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 981 [6/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)" [conv_accel.cpp:50]   --->   Operation 981 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 982 [7/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)" [conv_accel.cpp:50]   --->   Operation 982 'readreq' 'gmem_load_49_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 8.75>
ST_54 : Operation 983 [1/1] (8.75ns)   --->   "%gmem_addr_43_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_43)" [conv_accel.cpp:50]   --->   Operation 983 'read' 'gmem_addr_43_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 984 [1/7] (8.75ns)   --->   "%gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_44, i32 1)" [conv_accel.cpp:50]   --->   Operation 984 'readreq' 'gmem_load_44_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 985 [2/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)" [conv_accel.cpp:50]   --->   Operation 985 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 986 [3/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)" [conv_accel.cpp:50]   --->   Operation 986 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 987 [4/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)" [conv_accel.cpp:50]   --->   Operation 987 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 988 [5/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)" [conv_accel.cpp:50]   --->   Operation 988 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 989 [6/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)" [conv_accel.cpp:50]   --->   Operation 989 'readreq' 'gmem_load_49_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 990 [7/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)" [conv_accel.cpp:50]   --->   Operation 990 'readreq' 'gmem_load_50_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 8.75>
ST_55 : Operation 991 [1/1] (0.00ns)   --->   "%OP1_V_2_1 = sext i16 %gmem_addr_42_read to i26" [conv_accel.cpp:50]   --->   Operation 991 'sext' 'OP1_V_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_55 : Operation 992 [1/1] (0.00ns)   --->   "%OP2_V_2_1 = sext i16 %gmem_addr_43_read to i26" [conv_accel.cpp:50]   --->   Operation 992 'sext' 'OP2_V_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_55 : Operation 993 [1/1] (3.36ns)   --->   "%p_Val2_4_2_1 = mul i26 %OP1_V_2_1, %OP2_V_2_1" [conv_accel.cpp:50]   --->   Operation 993 'mul' 'p_Val2_4_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_20_2_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_29, i10 0)" [conv_accel.cpp:50]   --->   Operation 994 'bitconcatenate' 'tmp_20_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_55 : Operation 995 [1/1] (3.82ns)   --->   "%p_Val2_5_2_1 = add i26 %p_Val2_4_2_1, %tmp_20_2_1" [conv_accel.cpp:50]   --->   Operation 995 'add' 'p_Val2_5_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 996 [1/1] (8.75ns)   --->   "%gmem_addr_44_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_44)" [conv_accel.cpp:50]   --->   Operation 996 'read' 'gmem_addr_44_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 997 [1/7] (8.75ns)   --->   "%gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_45, i32 1)" [conv_accel.cpp:50]   --->   Operation 997 'readreq' 'gmem_load_45_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 998 'partselect' 'tmp_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_55 : Operation 999 [2/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)" [conv_accel.cpp:50]   --->   Operation 999 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1000 [3/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)" [conv_accel.cpp:50]   --->   Operation 1000 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1001 [4/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)" [conv_accel.cpp:50]   --->   Operation 1001 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1002 [5/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)" [conv_accel.cpp:50]   --->   Operation 1002 'readreq' 'gmem_load_49_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1003 [6/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)" [conv_accel.cpp:50]   --->   Operation 1003 'readreq' 'gmem_load_50_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1004 [7/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)" [conv_accel.cpp:50]   --->   Operation 1004 'readreq' 'gmem_load_51_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 8.75>
ST_56 : Operation 1005 [1/1] (8.75ns)   --->   "%gmem_addr_45_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_45)" [conv_accel.cpp:50]   --->   Operation 1005 'read' 'gmem_addr_45_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1006 [1/7] (8.75ns)   --->   "%gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_46, i32 1)" [conv_accel.cpp:50]   --->   Operation 1006 'readreq' 'gmem_load_46_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1007 [2/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)" [conv_accel.cpp:50]   --->   Operation 1007 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1008 [3/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)" [conv_accel.cpp:50]   --->   Operation 1008 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1009 [4/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)" [conv_accel.cpp:50]   --->   Operation 1009 'readreq' 'gmem_load_49_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1010 [5/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)" [conv_accel.cpp:50]   --->   Operation 1010 'readreq' 'gmem_load_50_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1011 [6/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)" [conv_accel.cpp:50]   --->   Operation 1011 'readreq' 'gmem_load_51_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1012 [7/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)" [conv_accel.cpp:50]   --->   Operation 1012 'readreq' 'gmem_load_52_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1013 [1/1] (1.94ns)   --->   "%j_1 = add i6 %j_mid2, 1" [conv_accel.cpp:33]   --->   Operation 1013 'add' 'j_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.75>
ST_57 : Operation 1014 [1/1] (0.00ns)   --->   "%OP1_V_2_1_1 = sext i16 %gmem_addr_44_read to i26" [conv_accel.cpp:50]   --->   Operation 1014 'sext' 'OP1_V_2_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_57 : Operation 1015 [1/1] (0.00ns)   --->   "%OP2_V_2_1_1 = sext i16 %gmem_addr_45_read to i26" [conv_accel.cpp:50]   --->   Operation 1015 'sext' 'OP2_V_2_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_57 : Operation 1016 [1/1] (3.36ns)   --->   "%p_Val2_4_2_1_1 = mul i26 %OP1_V_2_1_1, %OP2_V_2_1_1" [conv_accel.cpp:50]   --->   Operation 1016 'mul' 'p_Val2_4_2_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_20_2_1_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_30, i10 0)" [conv_accel.cpp:50]   --->   Operation 1017 'bitconcatenate' 'tmp_20_2_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_57 : Operation 1018 [1/1] (3.82ns)   --->   "%p_Val2_5_2_1_1 = add i26 %p_Val2_4_2_1_1, %tmp_20_2_1_1" [conv_accel.cpp:50]   --->   Operation 1018 'add' 'p_Val2_5_2_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1019 [1/1] (8.75ns)   --->   "%gmem_addr_46_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_46)" [conv_accel.cpp:50]   --->   Operation 1019 'read' 'gmem_addr_46_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1020 [1/7] (8.75ns)   --->   "%gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_47, i32 1)" [conv_accel.cpp:50]   --->   Operation 1020 'readreq' 'gmem_load_47_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_1_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 1021 'partselect' 'tmp_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_57 : Operation 1022 [2/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)" [conv_accel.cpp:50]   --->   Operation 1022 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1023 [3/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)" [conv_accel.cpp:50]   --->   Operation 1023 'readreq' 'gmem_load_49_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1024 [4/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)" [conv_accel.cpp:50]   --->   Operation 1024 'readreq' 'gmem_load_50_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1025 [5/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)" [conv_accel.cpp:50]   --->   Operation 1025 'readreq' 'gmem_load_51_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1026 [6/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)" [conv_accel.cpp:50]   --->   Operation 1026 'readreq' 'gmem_load_52_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1027 [7/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)" [conv_accel.cpp:50]   --->   Operation 1027 'readreq' 'gmem_load_53_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 8.75>
ST_58 : Operation 1028 [1/1] (8.75ns)   --->   "%gmem_addr_47_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_47)" [conv_accel.cpp:50]   --->   Operation 1028 'read' 'gmem_addr_47_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1029 [1/7] (8.75ns)   --->   "%gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_48, i32 1)" [conv_accel.cpp:50]   --->   Operation 1029 'readreq' 'gmem_load_48_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1030 [2/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)" [conv_accel.cpp:50]   --->   Operation 1030 'readreq' 'gmem_load_49_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1031 [3/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)" [conv_accel.cpp:50]   --->   Operation 1031 'readreq' 'gmem_load_50_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1032 [4/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)" [conv_accel.cpp:50]   --->   Operation 1032 'readreq' 'gmem_load_51_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1033 [5/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)" [conv_accel.cpp:50]   --->   Operation 1033 'readreq' 'gmem_load_52_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1034 [6/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)" [conv_accel.cpp:50]   --->   Operation 1034 'readreq' 'gmem_load_53_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1035 [7/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)" [conv_accel.cpp:58]   --->   Operation 1035 'readreq' 'p_Val2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 8.75>
ST_59 : Operation 1036 [1/1] (0.00ns)   --->   "%OP1_V_2_1_2 = sext i16 %gmem_addr_46_read to i26" [conv_accel.cpp:50]   --->   Operation 1036 'sext' 'OP1_V_2_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_59 : Operation 1037 [1/1] (0.00ns)   --->   "%OP2_V_2_1_2 = sext i16 %gmem_addr_47_read to i26" [conv_accel.cpp:50]   --->   Operation 1037 'sext' 'OP2_V_2_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_59 : Operation 1038 [1/1] (3.36ns)   --->   "%p_Val2_4_2_1_2 = mul i26 %OP1_V_2_1_2, %OP2_V_2_1_2" [conv_accel.cpp:50]   --->   Operation 1038 'mul' 'p_Val2_4_2_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_20_2_1_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_31, i10 0)" [conv_accel.cpp:50]   --->   Operation 1039 'bitconcatenate' 'tmp_20_2_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_59 : Operation 1040 [1/1] (3.82ns)   --->   "%p_Val2_5_2_1_2 = add i26 %p_Val2_4_2_1_2, %tmp_20_2_1_2" [conv_accel.cpp:50]   --->   Operation 1040 'add' 'p_Val2_5_2_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1041 [1/1] (8.75ns)   --->   "%gmem_addr_48_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_48)" [conv_accel.cpp:50]   --->   Operation 1041 'read' 'gmem_addr_48_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1042 [1/7] (8.75ns)   --->   "%gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_49, i32 1)" [conv_accel.cpp:50]   --->   Operation 1042 'readreq' 'gmem_load_49_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_1_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 1043 'partselect' 'tmp_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_59 : Operation 1044 [2/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)" [conv_accel.cpp:50]   --->   Operation 1044 'readreq' 'gmem_load_50_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1045 [3/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)" [conv_accel.cpp:50]   --->   Operation 1045 'readreq' 'gmem_load_51_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1046 [4/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)" [conv_accel.cpp:50]   --->   Operation 1046 'readreq' 'gmem_load_52_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1047 [5/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)" [conv_accel.cpp:50]   --->   Operation 1047 'readreq' 'gmem_load_53_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1048 [6/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)" [conv_accel.cpp:58]   --->   Operation 1048 'readreq' 'p_Val2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 8.75>
ST_60 : Operation 1049 [1/1] (8.75ns)   --->   "%gmem_addr_49_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_49)" [conv_accel.cpp:50]   --->   Operation 1049 'read' 'gmem_addr_49_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1050 [1/7] (8.75ns)   --->   "%gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_50, i32 1)" [conv_accel.cpp:50]   --->   Operation 1050 'readreq' 'gmem_load_50_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1051 [2/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)" [conv_accel.cpp:50]   --->   Operation 1051 'readreq' 'gmem_load_51_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1052 [3/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)" [conv_accel.cpp:50]   --->   Operation 1052 'readreq' 'gmem_load_52_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1053 [4/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)" [conv_accel.cpp:50]   --->   Operation 1053 'readreq' 'gmem_load_53_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1054 [5/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)" [conv_accel.cpp:58]   --->   Operation 1054 'readreq' 'p_Val2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 8.75>
ST_61 : Operation 1055 [1/1] (0.00ns)   --->   "%OP1_V_2_2 = sext i16 %gmem_addr_48_read to i26" [conv_accel.cpp:50]   --->   Operation 1055 'sext' 'OP1_V_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_61 : Operation 1056 [1/1] (0.00ns)   --->   "%OP2_V_2_2 = sext i16 %gmem_addr_49_read to i26" [conv_accel.cpp:50]   --->   Operation 1056 'sext' 'OP2_V_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_61 : Operation 1057 [1/1] (3.36ns)   --->   "%p_Val2_4_2_2 = mul i26 %OP1_V_2_2, %OP2_V_2_2" [conv_accel.cpp:50]   --->   Operation 1057 'mul' 'p_Val2_4_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_20_2_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_32, i10 0)" [conv_accel.cpp:50]   --->   Operation 1058 'bitconcatenate' 'tmp_20_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_61 : Operation 1059 [1/1] (3.82ns)   --->   "%p_Val2_5_2_2 = add i26 %p_Val2_4_2_2, %tmp_20_2_2" [conv_accel.cpp:50]   --->   Operation 1059 'add' 'p_Val2_5_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1060 [1/1] (8.75ns)   --->   "%gmem_addr_50_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_50)" [conv_accel.cpp:50]   --->   Operation 1060 'read' 'gmem_addr_50_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1061 [1/7] (8.75ns)   --->   "%gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_51, i32 1)" [conv_accel.cpp:50]   --->   Operation 1061 'readreq' 'gmem_load_51_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 1062 'partselect' 'tmp_33' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_61 : Operation 1063 [2/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)" [conv_accel.cpp:50]   --->   Operation 1063 'readreq' 'gmem_load_52_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1064 [3/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)" [conv_accel.cpp:50]   --->   Operation 1064 'readreq' 'gmem_load_53_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1065 [4/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)" [conv_accel.cpp:58]   --->   Operation 1065 'readreq' 'p_Val2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 8.75>
ST_62 : Operation 1066 [1/1] (8.75ns)   --->   "%gmem_addr_51_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_51)" [conv_accel.cpp:50]   --->   Operation 1066 'read' 'gmem_addr_51_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1067 [1/7] (8.75ns)   --->   "%gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_52, i32 1)" [conv_accel.cpp:50]   --->   Operation 1067 'readreq' 'gmem_load_52_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1068 [2/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)" [conv_accel.cpp:50]   --->   Operation 1068 'readreq' 'gmem_load_53_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1069 [3/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)" [conv_accel.cpp:58]   --->   Operation 1069 'readreq' 'p_Val2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 8.75>
ST_63 : Operation 1070 [1/1] (0.00ns)   --->   "%OP1_V_2_2_1 = sext i16 %gmem_addr_50_read to i26" [conv_accel.cpp:50]   --->   Operation 1070 'sext' 'OP1_V_2_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_63 : Operation 1071 [1/1] (0.00ns)   --->   "%OP2_V_2_2_1 = sext i16 %gmem_addr_51_read to i26" [conv_accel.cpp:50]   --->   Operation 1071 'sext' 'OP2_V_2_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_63 : Operation 1072 [1/1] (3.36ns)   --->   "%p_Val2_4_2_2_1 = mul i26 %OP1_V_2_2_1, %OP2_V_2_2_1" [conv_accel.cpp:50]   --->   Operation 1072 'mul' 'p_Val2_4_2_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_20_2_2_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_33, i10 0)" [conv_accel.cpp:50]   --->   Operation 1073 'bitconcatenate' 'tmp_20_2_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_63 : Operation 1074 [1/1] (3.82ns)   --->   "%p_Val2_5_2_2_1 = add i26 %p_Val2_4_2_2_1, %tmp_20_2_2_1" [conv_accel.cpp:50]   --->   Operation 1074 'add' 'p_Val2_5_2_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1075 [1/1] (8.75ns)   --->   "%gmem_addr_52_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_52)" [conv_accel.cpp:50]   --->   Operation 1075 'read' 'gmem_addr_52_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1076 [1/7] (8.75ns)   --->   "%gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_53, i32 1)" [conv_accel.cpp:50]   --->   Operation 1076 'readreq' 'gmem_load_53_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1077 [1/1] (0.00ns)   --->   "%tmp_34 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_2_1, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 1077 'partselect' 'tmp_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_63 : Operation 1078 [2/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)" [conv_accel.cpp:58]   --->   Operation 1078 'readreq' 'p_Val2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 8.75>
ST_64 : Operation 1079 [1/1] (8.75ns)   --->   "%gmem_addr_53_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_53)" [conv_accel.cpp:50]   --->   Operation 1079 'read' 'gmem_addr_53_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1080 [1/7] (8.75ns)   --->   "%p_Val2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_54, i32 1)" [conv_accel.cpp:58]   --->   Operation 1080 'readreq' 'p_Val2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 8.75>
ST_65 : Operation 1081 [1/1] (0.00ns)   --->   "%OP1_V_2_2_2 = sext i16 %gmem_addr_52_read to i26" [conv_accel.cpp:50]   --->   Operation 1081 'sext' 'OP1_V_2_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_65 : Operation 1082 [1/1] (0.00ns)   --->   "%OP2_V_2_2_2 = sext i16 %gmem_addr_53_read to i26" [conv_accel.cpp:50]   --->   Operation 1082 'sext' 'OP2_V_2_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_65 : Operation 1083 [1/1] (3.36ns)   --->   "%p_Val2_4_2_2_2 = mul i26 %OP1_V_2_2_2, %OP2_V_2_2_2" [conv_accel.cpp:50]   --->   Operation 1083 'mul' 'p_Val2_4_2_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_20_2_2_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_34, i10 0)" [conv_accel.cpp:50]   --->   Operation 1084 'bitconcatenate' 'tmp_20_2_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_65 : Operation 1085 [1/1] (3.82ns)   --->   "%p_Val2_5_2_2_2 = add i26 %p_Val2_4_2_2_2, %tmp_20_2_2_2" [conv_accel.cpp:50]   --->   Operation 1085 'add' 'p_Val2_5_2_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1086 [1/1] (0.00ns)   --->   "%sum_V_2_2_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_5_2_2_2, i32 10, i32 25)" [conv_accel.cpp:50]   --->   Operation 1086 'partselect' 'sum_V_2_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_65 : Operation 1087 [1/1] (8.75ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_54)" [conv_accel.cpp:58]   --->   Operation 1087 'read' 'p_Val2_s' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 8.75>
ST_66 : Operation 1088 [1/1] (2.14ns)   --->   "%p_Val2_2 = add i16 %sum_V_2_2_2, %p_Val2_s" [conv_accel.cpp:58]   --->   Operation 1088 'add' 'p_Val2_2' <Predicate = (!exitcond_flatten1)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1089 [1/1] (8.75ns)   --->   "%gmem_addr_55_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_55, i32 1)" [conv_accel.cpp:58]   --->   Operation 1089 'writereq' 'gmem_addr_55_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 8.75>
ST_67 : Operation 1090 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_55, i16 %p_Val2_2, i2 -1)" [conv_accel.cpp:58]   --->   Operation 1090 'write' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 8.75>
ST_68 : Operation 1091 [5/5] (8.75ns)   --->   "%gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)" [conv_accel.cpp:58]   --->   Operation 1091 'writeresp' 'gmem_addr_55_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 8.75>
ST_69 : Operation 1092 [4/5] (8.75ns)   --->   "%gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)" [conv_accel.cpp:58]   --->   Operation 1092 'writeresp' 'gmem_addr_55_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 8.75>
ST_70 : Operation 1093 [3/5] (8.75ns)   --->   "%gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)" [conv_accel.cpp:58]   --->   Operation 1093 'writeresp' 'gmem_addr_55_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 8.75>
ST_71 : Operation 1094 [2/5] (8.75ns)   --->   "%gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)" [conv_accel.cpp:58]   --->   Operation 1094 'writeresp' 'gmem_addr_55_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 8.75>
ST_72 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [conv_accel.cpp:33]   --->   Operation 1095 'specregionbegin' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_72 : Operation 1096 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv_accel.cpp:35]   --->   Operation 1096 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_72 : Operation 1097 [1/5] (8.75ns)   --->   "%gmem_addr_55_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_55)" [conv_accel.cpp:58]   --->   Operation 1097 'writeresp' 'gmem_addr_55_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1098 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)" [conv_accel.cpp:59]   --->   Operation 1098 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_72 : Operation 1099 [1/1] (0.00ns)   --->   "br label %.preheader48" [conv_accel.cpp:33]   --->   Operation 1099 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 73 <SV = 2> <Delay = 0.00>
ST_73 : Operation 1100 [1/1] (0.00ns)   --->   "ret void" [conv_accel.cpp:62]   --->   Operation 1100 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [28]  (1.66 ns)

 <State 2>: 7.37ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [30]  (0 ns)
	'icmp' operation ('exitcond_flatten') [42]  (1.93 ns)
	'select' operation ('i_mid', conv_accel.cpp:33) [43]  (1.37 ns)
	'add' operation ('i_1', conv_accel.cpp:32) [113]  (1.95 ns)
	'sub' operation ('tmp_2_mid1', conv_accel.cpp:56) [120]  (2.13 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'select' operation ('tmp_2_mid', conv_accel.cpp:56) [105]  (0 ns)
	'select' operation ('tmp_2_mid2', conv_accel.cpp:56) [121]  (0 ns)
	'add' operation ('tmp_s', conv_accel.cpp:56) [677]  (2.13 ns)
	'add' operation ('out_index', conv_accel.cpp:56) [680]  (2.15 ns)
	'add' operation ('output_V8_sum', conv_accel.cpp:58) [689]  (2.7 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_accel.cpp:50) [139]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_accel.cpp:50) [139]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_accel.cpp:50) [139]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_accel.cpp:50) [139]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_accel.cpp:50) [139]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_accel.cpp:50) [139]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_accel.cpp:50) [139]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [140]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [146]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [156]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [162]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [175]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [181]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [198]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [204]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [217]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [223]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [236]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [242]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [259]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [265]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [278]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [284]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [297]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [303]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [320]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [326]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [339]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [345]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [358]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [364]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [381]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [387]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [400]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [406]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [419]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [425]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [442]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [448]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [461]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [467]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [480]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [486]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [503]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [509]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [522]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [528]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [541]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [547]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [564]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [570]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [583]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [589]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [602]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [608]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [625]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [631]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [644]  (8.75 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [650]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [663]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:50) [669]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_accel.cpp:58) [687]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_accel.cpp:58) [692]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_accel.cpp:58) [693]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_accel.cpp:58) [694]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_accel.cpp:58) [694]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_accel.cpp:58) [694]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_accel.cpp:58) [694]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (conv_accel.cpp:58) [694]  (8.75 ns)

 <State 73>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
