Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SIPISOALU
Version: F-2011.09-SP3
Date   : Mon May  4 20:45:02 2020
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/QN (DFFR_X1)               0.08       0.08 f
  control/U28/ZN (NOR3_X1)                                0.06       0.14 r
  control/U11/ZN (AND2_X1)                                0.05       0.19 r
  control/startC (sipisoAluControl)                       0.00       0.19 r
  U136/ZN (INV_X1)                                        0.03       0.22 f
  U141/ZN (OR2_X1)                                        0.06       0.28 f
  U139/ZN (NAND2_X1)                                      0.03       0.31 r
  U169/ZN (AOI22_X1)                                      0.03       0.33 f
  U170/ZN (OAI21_X1)                                      0.03       0.37 r
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.38 r
  data arrival time                                                  0.38

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/QN (DFFR_X1)               0.08       0.08 f
  control/U28/ZN (NOR3_X1)                                0.06       0.14 r
  control/U11/ZN (AND2_X1)                                0.05       0.19 r
  control/startC (sipisoAluControl)                       0.00       0.19 r
  U136/ZN (INV_X1)                                        0.03       0.22 f
  U143/ZN (AND2_X1)                                       0.05       0.27 f
  U169/ZN (AOI22_X1)                                      0.06       0.33 r
  U170/ZN (OAI21_X1)                                      0.03       0.36 f
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.37 f
  data arrival time                                                  0.37

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/QN (DFFR_X1)               0.08       0.08 f
  control/U28/ZN (NOR3_X1)                                0.06       0.14 r
  control/U11/ZN (AND2_X1)                                0.05       0.19 r
  control/startC (sipisoAluControl)                       0.00       0.19 r
  U136/ZN (INV_X1)                                        0.03       0.22 f
  U141/ZN (OR2_X1)                                        0.06       0.28 f
  U139/ZN (NAND2_X1)                                      0.03       0.31 r
  U169/ZN (AOI22_X1)                                      0.03       0.33 f
  U170/ZN (OAI21_X1)                                      0.03       0.37 r
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.37 r
  data arrival time                                                  0.37

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/QN (DFFR_X1)               0.08       0.08 f
  control/U28/ZN (NOR3_X1)                                0.06       0.14 r
  control/U11/ZN (AND2_X1)                                0.05       0.19 r
  control/startC (sipisoAluControl)                       0.00       0.19 r
  U136/ZN (INV_X1)                                        0.03       0.22 f
  U141/ZN (OR2_X1)                                        0.06       0.28 f
  U139/ZN (NAND2_X1)                                      0.03       0.31 r
  U169/ZN (AOI22_X1)                                      0.03       0.33 f
  U170/ZN (OAI21_X1)                                      0.03       0.37 r
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.37 r
  data arrival time                                                  0.37

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: control/CURRENT_STATE_reg[4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[4]/Q (DFFR_X1)                0.09       0.09 f
  control/U28/ZN (NOR3_X1)                                0.05       0.14 r
  control/U11/ZN (AND2_X1)                                0.05       0.19 r
  control/startC (sipisoAluControl)                       0.00       0.19 r
  U136/ZN (INV_X1)                                        0.03       0.22 f
  U141/ZN (OR2_X1)                                        0.06       0.27 f
  U139/ZN (NAND2_X1)                                      0.03       0.30 r
  U169/ZN (AOI22_X1)                                      0.03       0.33 f
  U170/ZN (OAI21_X1)                                      0.03       0.37 r
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.37 r
  data arrival time                                                  0.37

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: control/CURRENT_STATE_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: control/CURRENT_STATE_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[2]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[2]/Q (DFFR_X1)                0.10       0.10 r
  control/U27/ZN (AND3_X1)                                0.07       0.17 r
  control/U10/ZN (AOI22_X1)                               0.04       0.22 f
  control/U75/Z (MUX2_X1)                                 0.07       0.29 f
  control/U89/ZN (OAI21_X1)                               0.03       0.32 r
  control/U14/ZN (NOR2_X1)                                0.02       0.34 f
  control/U13/ZN (NAND2_X1)                               0.03       0.37 r
  control/CURRENT_STATE_reg[0]/D (DFFR_X1)                0.01       0.38 r
  data arrival time                                                  0.38

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  control/CURRENT_STATE_reg[0]/CK (DFFR_X1)               0.00       0.36 r
  library setup time                                     -0.03       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: control/CURRENT_STATE_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: control/CURRENT_STATE_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[2]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[2]/Q (DFFR_X1)                0.10       0.10 r
  control/U27/ZN (AND3_X1)                                0.07       0.17 r
  control/U10/ZN (AOI22_X1)                               0.04       0.22 f
  control/U75/Z (MUX2_X1)                                 0.07       0.29 f
  control/U89/ZN (OAI21_X1)                               0.03       0.32 r
  control/U14/ZN (NOR2_X1)                                0.02       0.34 f
  control/U13/ZN (NAND2_X1)                               0.03       0.37 r
  control/CURRENT_STATE_reg[0]/D (DFFR_X1)                0.01       0.38 r
  data arrival time                                                  0.38

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  control/CURRENT_STATE_reg[0]/CK (DFFR_X1)               0.00       0.36 r
  library setup time                                     -0.03       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: control/CURRENT_STATE_reg[4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[4]/Q (DFFR_X1)                0.09       0.09 f
  control/U28/ZN (NOR3_X1)                                0.05       0.14 r
  control/U11/ZN (AND2_X1)                                0.05       0.19 r
  control/startC (sipisoAluControl)                       0.00       0.19 r
  U136/ZN (INV_X1)                                        0.03       0.22 f
  U143/ZN (AND2_X1)                                       0.05       0.27 f
  U169/ZN (AOI22_X1)                                      0.06       0.33 r
  U170/ZN (OAI21_X1)                                      0.03       0.36 f
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.37 f
  data arrival time                                                  0.37

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: control/CURRENT_STATE_reg[4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[4]/Q (DFFR_X1)                0.09       0.09 f
  control/U28/ZN (NOR3_X1)                                0.05       0.14 r
  control/U11/ZN (AND2_X1)                                0.05       0.19 r
  control/startC (sipisoAluControl)                       0.00       0.19 r
  U136/ZN (INV_X1)                                        0.03       0.22 f
  U141/ZN (OR2_X1)                                        0.06       0.27 f
  U139/ZN (NAND2_X1)                                      0.03       0.30 r
  U169/ZN (AOI22_X1)                                      0.03       0.33 f
  U170/ZN (OAI21_X1)                                      0.03       0.37 r
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.37 r
  data arrival time                                                  0.37

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: control/CURRENT_STATE_reg[4]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[4]/Q (DFFR_X1)                0.09       0.09 f
  control/U28/ZN (NOR3_X1)                                0.05       0.14 r
  control/U11/ZN (AND2_X1)                                0.05       0.19 r
  control/startC (sipisoAluControl)                       0.00       0.19 r
  U136/ZN (INV_X1)                                        0.03       0.22 f
  U141/ZN (OR2_X1)                                        0.06       0.27 f
  U139/ZN (NAND2_X1)                                      0.03       0.30 r
  U169/ZN (AOI22_X1)                                      0.03       0.33 f
  U170/ZN (OAI21_X1)                                      0.03       0.37 r
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.37 r
  data arrival time                                                  0.37

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


1
