#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jun 01 14:41:24 2020
# Process ID: 5868
# Log file: C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.runs/synth_1/convLayerSingle.vds
# Journal file: C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source convLayerSingle.tcl -notrace
Command: synth_design -top convLayerSingle -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 281.426 ; gain = 32.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'convLayerSingle' [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/convLayerSingle.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter D bound to: 1 - type: integer 
	Parameter H bound to: 32 - type: integer 
	Parameter W bound to: 32 - type: integer 
	Parameter F bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RFselector' [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/RFselector.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter D bound to: 1 - type: integer 
	Parameter H bound to: 32 - type: integer 
	Parameter W bound to: 32 - type: integer 
	Parameter F bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RFselector' (1#1) [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/RFselector.v:3]
INFO: [Synth 8-638] synthesizing module 'convUnit' [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/convUnit.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter D bound to: 1 - type: integer 
	Parameter F bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'processingElement' [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/processingElement.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'floatMult' [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/floatMult.v:3]
INFO: [Synth 8-256] done synthesizing module 'floatMult' (2#1) [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/floatMult.v:3]
INFO: [Synth 8-638] synthesizing module 'floatAdd' [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/floatAdd.v:3]
INFO: [Synth 8-256] done synthesizing module 'floatAdd' (3#1) [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/floatAdd.v:3]
INFO: [Synth 8-256] done synthesizing module 'processingElement' (4#1) [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/processingElement.v:3]
INFO: [Synth 8-256] done synthesizing module 'convUnit' (5#1) [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/convUnit.v:3]
INFO: [Synth 8-256] done synthesizing module 'convLayerSingle' (6#1) [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/convLayerSingle.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 659.621 ; gain = 410.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 659.621 ; gain = 410.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 659.621 ; gain = 410.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/floatMult.v:19]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/floatMult.v:19]
INFO: [Synth 8-5545] ROM "internalReset" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "rowNumber" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "column" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "outputCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-327] inferring latch for variable 'outputConv_reg' [C:/Users/Daniel/Desktop/CNN 16 BITS/CNN 16 BITS.srcs/sources_1/imports/Convolution Sequential 16 BITS 14 units/convLayerSingle.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 943.207 ; gain = 694.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |RFselector__GB0                 |           1|     24800|
|2     |RFselector__GB1                 |           1|     12400|
|3     |RFselector__GB2                 |           1|     24800|
|4     |RFselector__GB3                 |           1|     24800|
|5     |muxpart__280                    |           1|     33608|
|6     |RFselector__GB5                 |           1|     24800|
|7     |RFselector__GB6                 |           1|     12400|
|8     |RFselector__GB7                 |           1|     24800|
|9     |RFselector__GB8                 |           1|     12400|
|10    |RFselector__GB9                 |           1|     12400|
|11    |RFselector__GB10                |           1|     24800|
|12    |RFselector__GB11                |           1|     12400|
|13    |RFselector__GB12                |           1|     24800|
|14    |RFselector__GB13                |           1|     24800|
|15    |RFselector__GB14                |           1|     12400|
|16    |RFselector__GB15                |           1|     24800|
|17    |RFselector__GB16                |           1|     24800|
|18    |RFselector__GB17                |           1|     24800|
|19    |convUnit                        |          14|     18820|
|20    |datapath__20__GD                |           1|     48433|
|21    |convLayerSingle__outputConv_reg |           1|     12544|
|22    |datapath__19__GD                |           1|     48433|
|23    |convLayerSingle__GCB3           |           1|      1632|
+------+--------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 14    
	   3 Input     12 Bit       Adders := 28    
	   2 Input      9 Bit       Adders := 14    
	   3 Input      8 Bit       Adders := 28    
	   2 Input      6 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 14    
	   2 Input      5 Bit       Adders := 14    
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 42    
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  64 Input     80 Bit        Muxes := 140   
	   2 Input     22 Bit        Muxes := 140   
	   2 Input     16 Bit        Muxes := 84    
	   2 Input     11 Bit        Muxes := 70    
	   2 Input     10 Bit        Muxes := 182   
	   2 Input      5 Bit        Muxes := 98    
	   5 Input      5 Bit        Muxes := 14    
	  13 Input      5 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convLayerSingle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RFselector 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input     80 Bit        Muxes := 140   
Module floatMult 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
Module floatAdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 13    
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module processingElement 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module convUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 953.480 ; gain = 704.648
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "outputCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "internalReset" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP FM/exponent1, operation Mode is: A*B.
DSP Report: operator FM/exponent1 is absorbed into DSP FM/exponent1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:03:53 . Memory (MB): peak = 953.480 ; gain = 704.648
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:32 ; elapsed = 00:03:53 . Memory (MB): peak = 953.480 ; gain = 704.648

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |RFselector__GB0                 |           1|     24800|
|2     |RFselector__GB1                 |           1|     12400|
|3     |RFselector__GB2                 |           1|     24800|
|4     |RFselector__GB3                 |           1|     24800|
|5     |muxpart__280                    |           1|     33608|
|6     |RFselector__GB5                 |           1|     24800|
|7     |RFselector__GB6                 |           1|     12400|
|8     |RFselector__GB7                 |           1|     24800|
|9     |RFselector__GB8                 |           1|     12400|
|10    |RFselector__GB9                 |           1|     12400|
|11    |RFselector__GB10                |           1|     24800|
|12    |RFselector__GB11                |           1|     12400|
|13    |RFselector__GB12                |           1|     24800|
|14    |RFselector__GB13                |           1|     24800|
|15    |RFselector__GB14                |           1|     12400|
|16    |RFselector__GB15                |           1|     24800|
|17    |RFselector__GB16                |           1|     24800|
|18    |RFselector__GB17                |           1|     24800|
|19    |convUnit                        |          14|      3814|
|20    |datapath__20__GD                |           1|     48433|
|21    |convLayerSingle__outputConv_reg |           1|     12544|
|22    |datapath__19__GD                |           1|     48433|
|23    |convLayerSingle__GCB3           |           1|      1880|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|floatMult   | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\column_reg[5] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:04:55 . Memory (MB): peak = 1024.758 ; gain = 775.926
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:11 ; elapsed = 00:04:55 . Memory (MB): peak = 1024.758 ; gain = 775.926

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |RFselector__GB0                 |           1|      4896|
|2     |RFselector__GB1                 |           1|      4080|
|3     |RFselector__GB2                 |           1|      4896|
|4     |RFselector__GB3                 |           1|      4896|
|5     |muxpart__280                    |           1|     22408|
|6     |RFselector__GB5                 |           1|      4896|
|7     |RFselector__GB6                 |           1|      4080|
|8     |RFselector__GB7                 |           1|      4896|
|9     |RFselector__GB8                 |           1|      4080|
|10    |RFselector__GB9                 |           1|      4080|
|11    |RFselector__GB10                |           1|      4896|
|12    |RFselector__GB11                |           1|      4080|
|13    |RFselector__GB12                |           1|      4896|
|14    |RFselector__GB13                |           1|      4896|
|15    |RFselector__GB14                |           1|      4080|
|16    |RFselector__GB15                |           1|      4896|
|17    |RFselector__GB16                |           1|      4896|
|18    |RFselector__GB17                |           1|      4896|
|19    |convUnit                        |          14|      2581|
|20    |datapath__20__GD                |           1|     28387|
|21    |convLayerSingle__outputConv_reg |           1|     12544|
|22    |datapath__19__GD                |           1|     26060|
|23    |convLayerSingle__GCB3           |           1|       291|
+------+--------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:11 ; elapsed = 00:04:55 . Memory (MB): peak = 1024.758 ; gain = 775.926
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:04:55 . Memory (MB): peak = 1024.758 ; gain = 775.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |RFselector__GB0                 |           1|      4896|
|2     |RFselector__GB1                 |           1|      4080|
|3     |RFselector__GB2                 |           1|      4896|
|4     |RFselector__GB3                 |           1|      4896|
|5     |muxpart__280                    |           1|     22408|
|6     |RFselector__GB5                 |           1|      4896|
|7     |RFselector__GB6                 |           1|      4080|
|8     |RFselector__GB7                 |           1|      4896|
|9     |RFselector__GB8                 |           1|      4080|
|10    |RFselector__GB9                 |           1|      4080|
|11    |RFselector__GB10                |           1|      4896|
|12    |RFselector__GB11                |           1|      4080|
|13    |RFselector__GB12                |           1|      4896|
|14    |RFselector__GB13                |           1|      4896|
|15    |RFselector__GB14                |           1|      4080|
|16    |RFselector__GB15                |           1|      4896|
|17    |RFselector__GB16                |           1|      4896|
|18    |RFselector__GB17                |           1|      4896|
|19    |convUnit                        |          14|      2581|
|20    |datapath__20__GD                |           1|     28387|
|21    |convLayerSingle__outputConv_reg |           1|     12544|
|22    |datapath__19__GD                |           1|     26060|
|23    |convLayerSingle__GCB3           |           1|       291|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:05:29 . Memory (MB): peak = 1083.270 ; gain = 834.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:05:39 . Memory (MB): peak = 1083.270 ; gain = 834.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:05:40 . Memory (MB): peak = 1083.270 ; gain = 834.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:05:44 . Memory (MB): peak = 1083.270 ; gain = 834.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:05:44 . Memory (MB): peak = 1083.270 ; gain = 834.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:01 ; elapsed = 00:05:47 . Memory (MB): peak = 1083.270 ; gain = 834.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |   123|
|3     |DSP48E2 |    14|
|4     |LUT1    |   232|
|5     |LUT2    |  1771|
|6     |LUT3    | 11183|
|7     |LUT4    | 12292|
|8     |LUT5    | 13093|
|9     |LUT6    | 25887|
|10    |MUXCY_L |   448|
|11    |XORCY   |   463|
|12    |FDCE    |  1208|
|13    |FDPE    |     1|
|14    |LD      | 12544|
|15    |IBUF    | 16786|
|16    |OBUF    | 12544|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+---------------------+-------+
|      |Instance           |Module               |Cells  |
+------+-------------------+---------------------+-------+
|1     |top                |                     | 108590|
|2     |  \genblk1[0].CU   |convUnit             |   6581|
|3     |    PE             |processingElement_49 |   4295|
|4     |      FADD         |floatAdd_50          |     96|
|5     |      FM           |floatMult_51         |    264|
|6     |  \genblk1[10].CU  |convUnit_0           |   2927|
|7     |    PE             |processingElement_46 |   1305|
|8     |      FADD         |floatAdd_47          |     96|
|9     |      FM           |floatMult_48         |    264|
|10    |  \genblk1[11].CU  |convUnit_1           |   3733|
|11    |    PE             |processingElement_43 |   1167|
|12    |      FADD         |floatAdd_44          |     96|
|13    |      FM           |floatMult_45         |    264|
|14    |  \genblk1[12].CU  |convUnit_2           |   4744|
|15    |    PE             |processingElement_40 |   1762|
|16    |      FADD         |floatAdd_41          |     96|
|17    |      FM           |floatMult_42         |    264|
|18    |  \genblk1[13].CU  |convUnit_3           |   3197|
|19    |    PE             |processingElement_37 |   2043|
|20    |      FADD         |floatAdd_38          |     96|
|21    |      FM           |floatMult_39         |    264|
|22    |  \genblk1[1].CU   |convUnit_4           |   3090|
|23    |    PE             |processingElement_34 |    803|
|24    |      FADD         |floatAdd_35          |     96|
|25    |      FM           |floatMult_36         |    264|
|26    |  \genblk1[2].CU   |convUnit_5           |   3293|
|27    |    PE             |processingElement_31 |    912|
|28    |      FADD         |floatAdd_32          |     96|
|29    |      FM           |floatMult_33         |    264|
|30    |  \genblk1[3].CU   |convUnit_6           |   3061|
|31    |    PE             |processingElement_28 |    759|
|32    |      FADD         |floatAdd_29          |     96|
|33    |      FM           |floatMult_30         |    264|
|34    |  \genblk1[4].CU   |convUnit_7           |   3500|
|35    |    PE             |processingElement_25 |   1636|
|36    |      FADD         |floatAdd_26          |     96|
|37    |      FM           |floatMult_27         |    264|
|38    |  \genblk1[5].CU   |convUnit_8           |   4431|
|39    |    PE             |processingElement_22 |   1655|
|40    |      FADD         |floatAdd_23          |     96|
|41    |      FM           |floatMult_24         |    264|
|42    |  \genblk1[6].CU   |convUnit_9           |   3859|
|43    |    PE             |processingElement_19 |   1691|
|44    |      FADD         |floatAdd_20          |     96|
|45    |      FM           |floatMult_21         |    264|
|46    |  \genblk1[7].CU   |convUnit_10          |   2913|
|47    |    PE             |processingElement_16 |    761|
|48    |      FADD         |floatAdd_17          |     96|
|49    |      FM           |floatMult_18         |    264|
|50    |  \genblk1[8].CU   |convUnit_11          |   3687|
|51    |    PE             |processingElement_13 |   1263|
|52    |      FADD         |floatAdd_14          |     96|
|53    |      FM           |floatMult_15         |    264|
|54    |  \genblk1[9].CU   |convUnit_12          |   2937|
|55    |    PE             |processingElement    |   1157|
|56    |      FADD         |floatAdd             |     96|
|57    |      FM           |floatMult            |    264|
+------+-------------------+---------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:17 ; elapsed = 00:06:03 . Memory (MB): peak = 1083.270 ; gain = 834.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:16 ; elapsed = 00:06:00 . Memory (MB): peak = 1083.270 ; gain = 801.844
Synthesis Optimization Complete : Time (s): cpu = 00:03:17 ; elapsed = 00:06:03 . Memory (MB): peak = 1083.270 ; gain = 834.438
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29403 instances were transformed.
  (CARRY4) => CARRY8: 58 instances
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 14 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 16786 instances
  LD => LDCE: 12544 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:50 ; elapsed = 00:06:34 . Memory (MB): peak = 1123.063 ; gain = 864.844
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1127.176 ; gain = 4.113
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1127.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 01 14:48:15 2020...
