#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 01 18:40:55 2016
# Process ID: 12280
# Current directory: C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6160 C:\Users\daime\OneDrive\Documents\School\Semester 9\EE 178\SpaceInvaders\FPGA_Space_Invaders\FPGA_Space_Invaders.xpr
# Log file: C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/vivado.log
# Journal file: C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders\vivado.jou
#-----------------------------------------------------------
start_guopopen_project {C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders'
ERROR: [Project 1-126] XML parser encountered a problem in C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.xpr at line 80 : Not well formed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 18:42:41 2016...
uffer' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'framebuffer' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more informationopopen_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 690.422 ; gain = 119.891
update_compile_order -fileset sources_exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 18:42:53 2016...
.
_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_4
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_4_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_4_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_4_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/ip/framebuffer/sim/framebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module framebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab6/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab6/linedraw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linedraw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2458] undeclared symbol clkfb, assumed default net type wire [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/vga_example.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/software/software.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module software
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/new/quad_seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad_seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/kcpsm6.v:1473]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/kcpsm6.v:1474]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/kcpsm6.v:1475]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/kcpsm6.v:1786]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/kcpsm6.v:1875]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/kcpsm6.v:1876]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/kcpsm6.v:1877]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sources_1/imports/ee178_fall2016_lab8/project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sim_1/imports/ee178_fall2016_lab6/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.srcs/sim_1/imports/ee178_fall2016_lab8/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto a7af9870b57543f892d7c8259e4c90c9 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_4 -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="OPTIMIZED"...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=10.0...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.vga_timing
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="art...
Compiling module xil_defaultlib.framebuffer
Compiling module xil_defaultlib.linedraw
Compiling module xil_defaultlib.vga_example
Compiling module xil_defaultlib.quad_seven_seg
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000110000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT6_2(INIT=64'b1100110000110011...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011101110111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100101000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011100001000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1101000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100111111001111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1100000011001100...
Compiling module unisims_ver.FDR
Compiling module unisims_ver.LUT6_2(INIT=64'b1000000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0100001110111100...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001100111...
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6_2(INIT=64'b1010001010000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b01)
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010010100110...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001001010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100101101001...
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.kcpsm6_default
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011010100...
Compiling module xil_defaultlib.software
Compiling module xil_defaultlib.project
Compiling module xil_defaultlib.tiff_writer
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/daime/OneDrive/Documents/School/Semester -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.hw/webtalk/labtool_webtalk...."
    (file "C:/Users/daime/OneDrive/Documents/School/Semester" line 1)
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 18:45:20 2016...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 732.969 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daime/OneDrive/Documents/School/Semester 9/EE 178/SpaceInvaders/FPGA_Space_Invaders/FPGA_Space_Invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module testbench.my_project.vga_example_inst.my_framebuffer.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 732.969 ; gain = 0.000
