
led_blinking.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022ec  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08002524  08002524  00003524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080025f4  080025f4  000035f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080025f8  080025f8  000035f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  080025fc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  2000000c  08002605  0000400c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000002c  08002605  0000402c  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00004009  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006837  00000000  00000000  0000403f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000011bb  00000000  00000000  0000a876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000006b0  00000000  00000000  0000ba38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000004ee  00000000  00000000  0000c0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0002f486  00000000  00000000  0000c5d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00007485  00000000  00000000  0003ba5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00129caa  00000000  00000000  00042ee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0016cb8b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000198c  00000000  00000000  0016cbd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000057  00000000  00000000  0016e55c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	0800250c 	.word	0x0800250c

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	0800250c 	.word	0x0800250c

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027c:	f000 f9aa 	bl	80005d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000280:	f000 f820 	bl	80002c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000284:	f000 f868 	bl	8000358 <MX_GPIO_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_2); // Example: Toggle LED on PB0
 8000288:	2104      	movs	r1, #4
 800028a:	480b      	ldr	r0, [pc, #44]	@ (80002b8 <main+0x40>)
 800028c:	f000 fdec 	bl	8000e68 <HAL_GPIO_TogglePin>
	     HAL_Delay(100); // 100 ms delay (1Hz blink)
 8000290:	2064      	movs	r0, #100	@ 0x64
 8000292:	f000 fa65 	bl	8000760 <HAL_Delay>

	     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_7); // Example: Toggle LED on PB0
 8000296:	2180      	movs	r1, #128	@ 0x80
 8000298:	4808      	ldr	r0, [pc, #32]	@ (80002bc <main+0x44>)
 800029a:	f000 fde5 	bl	8000e68 <HAL_GPIO_TogglePin>
	        HAL_Delay(100); // 100 ms delay (1Hz blink)
 800029e:	2064      	movs	r0, #100	@ 0x64
 80002a0:	f000 fa5e 	bl	8000760 <HAL_Delay>

	        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7); // Example: Toggle LED on PB0
 80002a4:	2180      	movs	r1, #128	@ 0x80
 80002a6:	4806      	ldr	r0, [pc, #24]	@ (80002c0 <main+0x48>)
 80002a8:	f000 fdde 	bl	8000e68 <HAL_GPIO_TogglePin>
	           HAL_Delay(100); // 100 ms delay (1Hz blink)
 80002ac:	2064      	movs	r0, #100	@ 0x64
 80002ae:	f000 fa57 	bl	8000760 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_2); // Example: Toggle LED on PB0
 80002b2:	bf00      	nop
 80002b4:	e7e8      	b.n	8000288 <main+0x10>
 80002b6:	bf00      	nop
 80002b8:	42021800 	.word	0x42021800
 80002bc:	42020800 	.word	0x42020800
 80002c0:	42020400 	.word	0x42020400

080002c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b09e      	sub	sp, #120	@ 0x78
 80002c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ca:	f107 0318 	add.w	r3, r7, #24
 80002ce:	2260      	movs	r2, #96	@ 0x60
 80002d0:	2100      	movs	r1, #0
 80002d2:	4618      	mov	r0, r3
 80002d4:	f002 f8ee 	bl	80024b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d8:	463b      	mov	r3, r7
 80002da:	2200      	movs	r2, #0
 80002dc:	601a      	str	r2, [r3, #0]
 80002de:	605a      	str	r2, [r3, #4]
 80002e0:	609a      	str	r2, [r3, #8]
 80002e2:	60da      	str	r2, [r3, #12]
 80002e4:	611a      	str	r2, [r3, #16]
 80002e6:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 80002e8:	2000      	movs	r0, #0
 80002ea:	f000 fdd7 	bl	8000e9c <HAL_PWREx_ControlVoltageScaling>
 80002ee:	4603      	mov	r3, r0
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d001      	beq.n	80002f8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002f4:	f000 f8bc 	bl	8000470 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002f8:	2310      	movs	r3, #16
 80002fa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002fc:	2301      	movs	r3, #1
 80002fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000300:	2310      	movs	r3, #16
 8000302:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000304:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000308:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800030a:	2300      	movs	r3, #0
 800030c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800030e:	f107 0318 	add.w	r3, r7, #24
 8000312:	4618      	mov	r0, r3
 8000314:	f000 fe5e 	bl	8000fd4 <HAL_RCC_OscConfig>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800031e:	f000 f8a7 	bl	8000470 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000322:	231f      	movs	r3, #31
 8000324:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000326:	2300      	movs	r3, #0
 8000328:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800032a:	2300      	movs	r3, #0
 800032c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000332:	2300      	movs	r3, #0
 8000334:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000336:	2300      	movs	r3, #0
 8000338:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800033a:	463b      	mov	r3, r7
 800033c:	2100      	movs	r1, #0
 800033e:	4618      	mov	r0, r3
 8000340:	f001 fd24 	bl	8001d8c <HAL_RCC_ClockConfig>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800034a:	f000 f891 	bl	8000470 <Error_Handler>
  }
}
 800034e:	bf00      	nop
 8000350:	3778      	adds	r7, #120	@ 0x78
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}
	...

08000358 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b08a      	sub	sp, #40	@ 0x28
 800035c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800035e:	f107 0314 	add.w	r3, r7, #20
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]
 8000368:	609a      	str	r2, [r3, #8]
 800036a:	60da      	str	r2, [r3, #12]
 800036c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800036e:	4b3c      	ldr	r3, [pc, #240]	@ (8000460 <MX_GPIO_Init+0x108>)
 8000370:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000374:	4a3a      	ldr	r2, [pc, #232]	@ (8000460 <MX_GPIO_Init+0x108>)
 8000376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800037a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800037e:	4b38      	ldr	r3, [pc, #224]	@ (8000460 <MX_GPIO_Init+0x108>)
 8000380:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000388:	613b      	str	r3, [r7, #16]
 800038a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800038c:	4b34      	ldr	r3, [pc, #208]	@ (8000460 <MX_GPIO_Init+0x108>)
 800038e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000392:	4a33      	ldr	r2, [pc, #204]	@ (8000460 <MX_GPIO_Init+0x108>)
 8000394:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000398:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800039c:	4b30      	ldr	r3, [pc, #192]	@ (8000460 <MX_GPIO_Init+0x108>)
 800039e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000460 <MX_GPIO_Init+0x108>)
 80003ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003b0:	4a2b      	ldr	r2, [pc, #172]	@ (8000460 <MX_GPIO_Init+0x108>)
 80003b2:	f043 0304 	orr.w	r3, r3, #4
 80003b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80003ba:	4b29      	ldr	r3, [pc, #164]	@ (8000460 <MX_GPIO_Init+0x108>)
 80003bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003c0:	f003 0304 	and.w	r3, r3, #4
 80003c4:	60bb      	str	r3, [r7, #8]
 80003c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003c8:	4b25      	ldr	r3, [pc, #148]	@ (8000460 <MX_GPIO_Init+0x108>)
 80003ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003ce:	4a24      	ldr	r2, [pc, #144]	@ (8000460 <MX_GPIO_Init+0x108>)
 80003d0:	f043 0302 	orr.w	r3, r3, #2
 80003d4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80003d8:	4b21      	ldr	r3, [pc, #132]	@ (8000460 <MX_GPIO_Init+0x108>)
 80003da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003de:	f003 0302 	and.w	r3, r3, #2
 80003e2:	607b      	str	r3, [r7, #4]
 80003e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_RESET);
 80003e6:	2200      	movs	r2, #0
 80003e8:	2104      	movs	r1, #4
 80003ea:	481e      	ldr	r0, [pc, #120]	@ (8000464 <MX_GPIO_Init+0x10c>)
 80003ec:	f000 fd24 	bl	8000e38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80003f0:	2200      	movs	r2, #0
 80003f2:	2180      	movs	r1, #128	@ 0x80
 80003f4:	481c      	ldr	r0, [pc, #112]	@ (8000468 <MX_GPIO_Init+0x110>)
 80003f6:	f000 fd1f 	bl	8000e38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80003fa:	2200      	movs	r2, #0
 80003fc:	2180      	movs	r1, #128	@ 0x80
 80003fe:	481b      	ldr	r0, [pc, #108]	@ (800046c <MX_GPIO_Init+0x114>)
 8000400:	f000 fd1a 	bl	8000e38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000404:	2304      	movs	r3, #4
 8000406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000408:	2301      	movs	r3, #1
 800040a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040c:	2300      	movs	r3, #0
 800040e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000410:	2300      	movs	r3, #0
 8000412:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000414:	f107 0314 	add.w	r3, r7, #20
 8000418:	4619      	mov	r1, r3
 800041a:	4812      	ldr	r0, [pc, #72]	@ (8000464 <MX_GPIO_Init+0x10c>)
 800041c:	f000 fb2c 	bl	8000a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000420:	2380      	movs	r3, #128	@ 0x80
 8000422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000424:	2301      	movs	r3, #1
 8000426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000428:	2300      	movs	r3, #0
 800042a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800042c:	2300      	movs	r3, #0
 800042e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000430:	f107 0314 	add.w	r3, r7, #20
 8000434:	4619      	mov	r1, r3
 8000436:	480c      	ldr	r0, [pc, #48]	@ (8000468 <MX_GPIO_Init+0x110>)
 8000438:	f000 fb1e 	bl	8000a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800043c:	2380      	movs	r3, #128	@ 0x80
 800043e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000440:	2301      	movs	r3, #1
 8000442:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000444:	2300      	movs	r3, #0
 8000446:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000448:	2300      	movs	r3, #0
 800044a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800044c:	f107 0314 	add.w	r3, r7, #20
 8000450:	4619      	mov	r1, r3
 8000452:	4806      	ldr	r0, [pc, #24]	@ (800046c <MX_GPIO_Init+0x114>)
 8000454:	f000 fb10 	bl	8000a78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000458:	bf00      	nop
 800045a:	3728      	adds	r7, #40	@ 0x28
 800045c:	46bd      	mov	sp, r7
 800045e:	bd80      	pop	{r7, pc}
 8000460:	46020c00 	.word	0x46020c00
 8000464:	42021800 	.word	0x42021800
 8000468:	42020800 	.word	0x42020800
 800046c:	42020400 	.word	0x42020400

08000470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000474:	b672      	cpsid	i
}
 8000476:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000478:	bf00      	nop
 800047a:	e7fd      	b.n	8000478 <Error_Handler+0x8>

0800047c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000482:	4b0a      	ldr	r3, [pc, #40]	@ (80004ac <HAL_MspInit+0x30>)
 8000484:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000488:	4a08      	ldr	r2, [pc, #32]	@ (80004ac <HAL_MspInit+0x30>)
 800048a:	f043 0304 	orr.w	r3, r3, #4
 800048e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000492:	4b06      	ldr	r3, [pc, #24]	@ (80004ac <HAL_MspInit+0x30>)
 8000494:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000498:	f003 0304 	and.w	r3, r3, #4
 800049c:	607b      	str	r3, [r7, #4]
 800049e:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80004a0:	f000 fd88 	bl	8000fb4 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004a4:	bf00      	nop
 80004a6:	3708      	adds	r7, #8
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	46020c00 	.word	0x46020c00

080004b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004b4:	bf00      	nop
 80004b6:	e7fd      	b.n	80004b4 <NMI_Handler+0x4>

080004b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004bc:	bf00      	nop
 80004be:	e7fd      	b.n	80004bc <HardFault_Handler+0x4>

080004c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c4:	bf00      	nop
 80004c6:	e7fd      	b.n	80004c4 <MemManage_Handler+0x4>

080004c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004cc:	bf00      	nop
 80004ce:	e7fd      	b.n	80004cc <BusFault_Handler+0x4>

080004d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004d4:	bf00      	nop
 80004d6:	e7fd      	b.n	80004d4 <UsageFault_Handler+0x4>

080004d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr

080004e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004e6:	b480      	push	{r7}
 80004e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004ea:	bf00      	nop
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004f8:	bf00      	nop
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr

08000502 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000502:	b580      	push	{r7, lr}
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000506:	f000 f90b 	bl	8000720 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800050a:	bf00      	nop
 800050c:	bd80      	pop	{r7, pc}
	...

08000510 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000514:	4b18      	ldr	r3, [pc, #96]	@ (8000578 <SystemInit+0x68>)
 8000516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800051a:	4a17      	ldr	r2, [pc, #92]	@ (8000578 <SystemInit+0x68>)
 800051c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000520:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8000524:	4b15      	ldr	r3, [pc, #84]	@ (800057c <SystemInit+0x6c>)
 8000526:	2201      	movs	r2, #1
 8000528:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800052a:	4b14      	ldr	r3, [pc, #80]	@ (800057c <SystemInit+0x6c>)
 800052c:	2200      	movs	r2, #0
 800052e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000530:	4b12      	ldr	r3, [pc, #72]	@ (800057c <SystemInit+0x6c>)
 8000532:	2200      	movs	r2, #0
 8000534:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8000536:	4b11      	ldr	r3, [pc, #68]	@ (800057c <SystemInit+0x6c>)
 8000538:	2200      	movs	r2, #0
 800053a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 800053c:	4b0f      	ldr	r3, [pc, #60]	@ (800057c <SystemInit+0x6c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a0e      	ldr	r2, [pc, #56]	@ (800057c <SystemInit+0x6c>)
 8000542:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8000546:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800054a:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 800054c:	4b0b      	ldr	r3, [pc, #44]	@ (800057c <SystemInit+0x6c>)
 800054e:	2200      	movs	r2, #0
 8000550:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000552:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <SystemInit+0x6c>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4a09      	ldr	r2, [pc, #36]	@ (800057c <SystemInit+0x6c>)
 8000558:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800055c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800055e:	4b07      	ldr	r3, [pc, #28]	@ (800057c <SystemInit+0x6c>)
 8000560:	2200      	movs	r2, #0
 8000562:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000564:	4b04      	ldr	r3, [pc, #16]	@ (8000578 <SystemInit+0x68>)
 8000566:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800056a:	609a      	str	r2, [r3, #8]
  #endif
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000ed00 	.word	0xe000ed00
 800057c:	46020c00 	.word	0x46020c00

08000580 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000580:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005b8 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000584:	f7ff ffc4 	bl	8000510 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000588:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800058a:	e003      	b.n	8000594 <LoopCopyDataInit>

0800058c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800058c:	4b0b      	ldr	r3, [pc, #44]	@ (80005bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800058e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000590:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000592:	3104      	adds	r1, #4

08000594 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000594:	480a      	ldr	r0, [pc, #40]	@ (80005c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000596:	4b0b      	ldr	r3, [pc, #44]	@ (80005c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000598:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800059a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800059c:	d3f6      	bcc.n	800058c <CopyDataInit>
	ldr	r2, =_sbss
 800059e:	4a0a      	ldr	r2, [pc, #40]	@ (80005c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80005a0:	e002      	b.n	80005a8 <LoopFillZerobss>

080005a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80005a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80005a4:	f842 3b04 	str.w	r3, [r2], #4

080005a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80005a8:	4b08      	ldr	r3, [pc, #32]	@ (80005cc <LoopForever+0x16>)
	cmp	r2, r3
 80005aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80005ac:	d3f9      	bcc.n	80005a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005ae:	f001 ff89 	bl	80024c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005b2:	f7ff fe61 	bl	8000278 <main>

080005b6 <LoopForever>:

LoopForever:
    b LoopForever
 80005b6:	e7fe      	b.n	80005b6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80005b8:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80005bc:	080025fc 	.word	0x080025fc
	ldr	r0, =_sdata
 80005c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80005c4:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 80005c8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80005cc:	2000002c 	.word	0x2000002c

080005d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005d0:	e7fe      	b.n	80005d0 <ADC1_IRQHandler>
	...

080005d4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005d8:	4b12      	ldr	r3, [pc, #72]	@ (8000624 <HAL_Init+0x50>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a11      	ldr	r2, [pc, #68]	@ (8000624 <HAL_Init+0x50>)
 80005de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e4:	2003      	movs	r0, #3
 80005e6:	f000 f96e 	bl	80008c6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80005ea:	f001 fdc1 	bl	8002170 <HAL_RCC_GetSysClockFreq>
 80005ee:	4602      	mov	r2, r0
 80005f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000628 <HAL_Init+0x54>)
 80005f2:	6a1b      	ldr	r3, [r3, #32]
 80005f4:	f003 030f 	and.w	r3, r3, #15
 80005f8:	490c      	ldr	r1, [pc, #48]	@ (800062c <HAL_Init+0x58>)
 80005fa:	5ccb      	ldrb	r3, [r1, r3]
 80005fc:	fa22 f303 	lsr.w	r3, r2, r3
 8000600:	4a0b      	ldr	r2, [pc, #44]	@ (8000630 <HAL_Init+0x5c>)
 8000602:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000604:	2004      	movs	r0, #4
 8000606:	f000 f9a5 	bl	8000954 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800060a:	200f      	movs	r0, #15
 800060c:	f000 f812 	bl	8000634 <HAL_InitTick>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8000616:	2301      	movs	r3, #1
 8000618:	e002      	b.n	8000620 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800061a:	f7ff ff2f 	bl	800047c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800061e:	2300      	movs	r3, #0
}
 8000620:	4618      	mov	r0, r3
 8000622:	bd80      	pop	{r7, pc}
 8000624:	40022000 	.word	0x40022000
 8000628:	46020c00 	.word	0x46020c00
 800062c:	08002524 	.word	0x08002524
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800063c:	2300      	movs	r3, #0
 800063e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000640:	4b33      	ldr	r3, [pc, #204]	@ (8000710 <HAL_InitTick+0xdc>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d101      	bne.n	800064c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000648:	2301      	movs	r3, #1
 800064a:	e05c      	b.n	8000706 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800064c:	4b31      	ldr	r3, [pc, #196]	@ (8000714 <HAL_InitTick+0xe0>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f003 0304 	and.w	r3, r3, #4
 8000654:	2b04      	cmp	r3, #4
 8000656:	d10c      	bne.n	8000672 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000658:	4b2f      	ldr	r3, [pc, #188]	@ (8000718 <HAL_InitTick+0xe4>)
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	4b2c      	ldr	r3, [pc, #176]	@ (8000710 <HAL_InitTick+0xdc>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	4619      	mov	r1, r3
 8000662:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000666:	fbb3 f3f1 	udiv	r3, r3, r1
 800066a:	fbb2 f3f3 	udiv	r3, r2, r3
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	e037      	b.n	80006e2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000672:	f000 f9c7 	bl	8000a04 <HAL_SYSTICK_GetCLKSourceConfig>
 8000676:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	2b02      	cmp	r3, #2
 800067c:	d023      	beq.n	80006c6 <HAL_InitTick+0x92>
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	2b02      	cmp	r3, #2
 8000682:	d82d      	bhi.n	80006e0 <HAL_InitTick+0xac>
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d003      	beq.n	8000692 <HAL_InitTick+0x5e>
 800068a:	68bb      	ldr	r3, [r7, #8]
 800068c:	2b01      	cmp	r3, #1
 800068e:	d00d      	beq.n	80006ac <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000690:	e026      	b.n	80006e0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000692:	4b21      	ldr	r3, [pc, #132]	@ (8000718 <HAL_InitTick+0xe4>)
 8000694:	681a      	ldr	r2, [r3, #0]
 8000696:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <HAL_InitTick+0xdc>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	4619      	mov	r1, r3
 800069c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80006a0:	fbb3 f3f1 	udiv	r3, r3, r1
 80006a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006a8:	60fb      	str	r3, [r7, #12]
        break;
 80006aa:	e01a      	b.n	80006e2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80006ac:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <HAL_InitTick+0xdc>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	461a      	mov	r2, r3
 80006b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80006ba:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80006be:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c2:	60fb      	str	r3, [r7, #12]
        break;
 80006c4:	e00d      	b.n	80006e2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80006c6:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <HAL_InitTick+0xdc>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	461a      	mov	r2, r3
 80006cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80006d4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80006d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80006dc:	60fb      	str	r3, [r7, #12]
        break;
 80006de:	e000      	b.n	80006e2 <HAL_InitTick+0xae>
        break;
 80006e0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80006e2:	68f8      	ldr	r0, [r7, #12]
 80006e4:	f000 f914 	bl	8000910 <HAL_SYSTICK_Config>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80006ee:	2301      	movs	r3, #1
 80006f0:	e009      	b.n	8000706 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006f2:	2200      	movs	r2, #0
 80006f4:	6879      	ldr	r1, [r7, #4]
 80006f6:	f04f 30ff 	mov.w	r0, #4294967295
 80006fa:	f000 f8ef 	bl	80008dc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80006fe:	4a07      	ldr	r2, [pc, #28]	@ (800071c <HAL_InitTick+0xe8>)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000704:	2300      	movs	r3, #0
}
 8000706:	4618      	mov	r0, r3
 8000708:	3710      	adds	r7, #16
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000008 	.word	0x20000008
 8000714:	e000e010 	.word	0xe000e010
 8000718:	20000000 	.word	0x20000000
 800071c:	20000004 	.word	0x20000004

08000720 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000724:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <HAL_IncTick+0x20>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	461a      	mov	r2, r3
 800072a:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <HAL_IncTick+0x24>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4413      	add	r3, r2
 8000730:	4a04      	ldr	r2, [pc, #16]	@ (8000744 <HAL_IncTick+0x24>)
 8000732:	6013      	str	r3, [r2, #0]
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	20000008 	.word	0x20000008
 8000744:	20000028 	.word	0x20000028

08000748 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  return uwTick;
 800074c:	4b03      	ldr	r3, [pc, #12]	@ (800075c <HAL_GetTick+0x14>)
 800074e:	681b      	ldr	r3, [r3, #0]
}
 8000750:	4618      	mov	r0, r3
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	20000028 	.word	0x20000028

08000760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000768:	f7ff ffee 	bl	8000748 <HAL_GetTick>
 800076c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000778:	d005      	beq.n	8000786 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800077a:	4b0a      	ldr	r3, [pc, #40]	@ (80007a4 <HAL_Delay+0x44>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	461a      	mov	r2, r3
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	4413      	add	r3, r2
 8000784:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000786:	bf00      	nop
 8000788:	f7ff ffde 	bl	8000748 <HAL_GetTick>
 800078c:	4602      	mov	r2, r0
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	1ad3      	subs	r3, r2, r3
 8000792:	68fa      	ldr	r2, [r7, #12]
 8000794:	429a      	cmp	r2, r3
 8000796:	d8f7      	bhi.n	8000788 <HAL_Delay+0x28>
  {
  }
}
 8000798:	bf00      	nop
 800079a:	bf00      	nop
 800079c:	3710      	adds	r7, #16
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000008 	.word	0x20000008

080007a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	f003 0307 	and.w	r3, r3, #7
 80007b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b8:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <__NVIC_SetPriorityGrouping+0x44>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007be:	68ba      	ldr	r2, [r7, #8]
 80007c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007c4:	4013      	ands	r3, r2
 80007c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007da:	4a04      	ldr	r2, [pc, #16]	@ (80007ec <__NVIC_SetPriorityGrouping+0x44>)
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	60d3      	str	r3, [r2, #12]
}
 80007e0:	bf00      	nop
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr
 80007ec:	e000ed00 	.word	0xe000ed00

080007f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f4:	4b04      	ldr	r3, [pc, #16]	@ (8000808 <__NVIC_GetPriorityGrouping+0x18>)
 80007f6:	68db      	ldr	r3, [r3, #12]
 80007f8:	0a1b      	lsrs	r3, r3, #8
 80007fa:	f003 0307 	and.w	r3, r3, #7
}
 80007fe:	4618      	mov	r0, r3
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr
 8000808:	e000ed00 	.word	0xe000ed00

0800080c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	6039      	str	r1, [r7, #0]
 8000816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081c:	2b00      	cmp	r3, #0
 800081e:	db0a      	blt.n	8000836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	b2da      	uxtb	r2, r3
 8000824:	490c      	ldr	r1, [pc, #48]	@ (8000858 <__NVIC_SetPriority+0x4c>)
 8000826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082a:	0112      	lsls	r2, r2, #4
 800082c:	b2d2      	uxtb	r2, r2
 800082e:	440b      	add	r3, r1
 8000830:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000834:	e00a      	b.n	800084c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	b2da      	uxtb	r2, r3
 800083a:	4908      	ldr	r1, [pc, #32]	@ (800085c <__NVIC_SetPriority+0x50>)
 800083c:	79fb      	ldrb	r3, [r7, #7]
 800083e:	f003 030f 	and.w	r3, r3, #15
 8000842:	3b04      	subs	r3, #4
 8000844:	0112      	lsls	r2, r2, #4
 8000846:	b2d2      	uxtb	r2, r2
 8000848:	440b      	add	r3, r1
 800084a:	761a      	strb	r2, [r3, #24]
}
 800084c:	bf00      	nop
 800084e:	370c      	adds	r7, #12
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr
 8000858:	e000e100 	.word	0xe000e100
 800085c:	e000ed00 	.word	0xe000ed00

08000860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000860:	b480      	push	{r7}
 8000862:	b089      	sub	sp, #36	@ 0x24
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	60b9      	str	r1, [r7, #8]
 800086a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	f003 0307 	and.w	r3, r3, #7
 8000872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000874:	69fb      	ldr	r3, [r7, #28]
 8000876:	f1c3 0307 	rsb	r3, r3, #7
 800087a:	2b04      	cmp	r3, #4
 800087c:	bf28      	it	cs
 800087e:	2304      	movcs	r3, #4
 8000880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000882:	69fb      	ldr	r3, [r7, #28]
 8000884:	3304      	adds	r3, #4
 8000886:	2b06      	cmp	r3, #6
 8000888:	d902      	bls.n	8000890 <NVIC_EncodePriority+0x30>
 800088a:	69fb      	ldr	r3, [r7, #28]
 800088c:	3b03      	subs	r3, #3
 800088e:	e000      	b.n	8000892 <NVIC_EncodePriority+0x32>
 8000890:	2300      	movs	r3, #0
 8000892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000894:	f04f 32ff 	mov.w	r2, #4294967295
 8000898:	69bb      	ldr	r3, [r7, #24]
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	43da      	mvns	r2, r3
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	401a      	ands	r2, r3
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008a8:	f04f 31ff 	mov.w	r1, #4294967295
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	fa01 f303 	lsl.w	r3, r1, r3
 80008b2:	43d9      	mvns	r1, r3
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b8:	4313      	orrs	r3, r2
         );
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3724      	adds	r7, #36	@ 0x24
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr

080008c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b082      	sub	sp, #8
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008ce:	6878      	ldr	r0, [r7, #4]
 80008d0:	f7ff ff6a 	bl	80007a8 <__NVIC_SetPriorityGrouping>
}
 80008d4:	bf00      	nop
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
 80008e8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008ea:	f7ff ff81 	bl	80007f0 <__NVIC_GetPriorityGrouping>
 80008ee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	68b9      	ldr	r1, [r7, #8]
 80008f4:	6978      	ldr	r0, [r7, #20]
 80008f6:	f7ff ffb3 	bl	8000860 <NVIC_EncodePriority>
 80008fa:	4602      	mov	r2, r0
 80008fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000900:	4611      	mov	r1, r2
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff ff82 	bl	800080c <__NVIC_SetPriority>
}
 8000908:	bf00      	nop
 800090a:	3718      	adds	r7, #24
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}

08000910 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3b01      	subs	r3, #1
 800091c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000920:	d301      	bcc.n	8000926 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000922:	2301      	movs	r3, #1
 8000924:	e00d      	b.n	8000942 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000926:	4a0a      	ldr	r2, [pc, #40]	@ (8000950 <HAL_SYSTICK_Config+0x40>)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	3b01      	subs	r3, #1
 800092c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800092e:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <HAL_SYSTICK_Config+0x40>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000934:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <HAL_SYSTICK_Config+0x40>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a05      	ldr	r2, [pc, #20]	@ (8000950 <HAL_SYSTICK_Config+0x40>)
 800093a:	f043 0303 	orr.w	r3, r3, #3
 800093e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000940:	2300      	movs	r3, #0
}
 8000942:	4618      	mov	r0, r3
 8000944:	370c      	adds	r7, #12
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	e000e010 	.word	0xe000e010

08000954 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2b04      	cmp	r3, #4
 8000960:	d844      	bhi.n	80009ec <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000962:	a201      	add	r2, pc, #4	@ (adr r2, 8000968 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000968:	0800098b 	.word	0x0800098b
 800096c:	080009a9 	.word	0x080009a9
 8000970:	080009cb 	.word	0x080009cb
 8000974:	080009ed 	.word	0x080009ed
 8000978:	0800097d 	.word	0x0800097d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800097c:	4b1f      	ldr	r3, [pc, #124]	@ (80009fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a1e      	ldr	r2, [pc, #120]	@ (80009fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000982:	f043 0304 	orr.w	r3, r3, #4
 8000986:	6013      	str	r3, [r2, #0]
      break;
 8000988:	e031      	b.n	80009ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800098a:	4b1c      	ldr	r3, [pc, #112]	@ (80009fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a1b      	ldr	r2, [pc, #108]	@ (80009fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000990:	f023 0304 	bic.w	r3, r3, #4
 8000994:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000996:	4b1a      	ldr	r3, [pc, #104]	@ (8000a00 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000998:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800099c:	4a18      	ldr	r2, [pc, #96]	@ (8000a00 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800099e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80009a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80009a6:	e022      	b.n	80009ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80009a8:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a13      	ldr	r2, [pc, #76]	@ (80009fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80009ae:	f023 0304 	bic.w	r3, r3, #4
 80009b2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80009b4:	4b12      	ldr	r3, [pc, #72]	@ (8000a00 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80009b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ba:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80009be:	4a10      	ldr	r2, [pc, #64]	@ (8000a00 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80009c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80009c8:	e011      	b.n	80009ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80009ca:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a0b      	ldr	r2, [pc, #44]	@ (80009fc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80009d0:	f023 0304 	bic.w	r3, r3, #4
 80009d4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80009d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a00 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80009d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009dc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80009e0:	4a07      	ldr	r2, [pc, #28]	@ (8000a00 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80009e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80009e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80009ea:	e000      	b.n	80009ee <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80009ec:	bf00      	nop
  }
}
 80009ee:	bf00      	nop
 80009f0:	370c      	adds	r7, #12
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	e000e010 	.word	0xe000e010
 8000a00:	46020c00 	.word	0x46020c00

08000a04 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000a0a:	4b19      	ldr	r3, [pc, #100]	@ (8000a70 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f003 0304 	and.w	r3, r3, #4
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d002      	beq.n	8000a1c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000a16:	2304      	movs	r3, #4
 8000a18:	607b      	str	r3, [r7, #4]
 8000a1a:	e021      	b.n	8000a60 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8000a1c:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8000a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a22:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000a26:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000a2e:	d011      	beq.n	8000a54 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000a36:	d810      	bhi.n	8000a5a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d004      	beq.n	8000a48 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000a44:	d003      	beq.n	8000a4e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000a46:	e008      	b.n	8000a5a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	607b      	str	r3, [r7, #4]
        break;
 8000a4c:	e008      	b.n	8000a60 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	607b      	str	r3, [r7, #4]
        break;
 8000a52:	e005      	b.n	8000a60 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000a54:	2302      	movs	r3, #2
 8000a56:	607b      	str	r3, [r7, #4]
        break;
 8000a58:	e002      	b.n	8000a60 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
        break;
 8000a5e:	bf00      	nop
    }
  }
  return systick_source;
 8000a60:	687b      	ldr	r3, [r7, #4]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	e000e010 	.word	0xe000e010
 8000a74:	46020c00 	.word	0x46020c00

08000a78 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b089      	sub	sp, #36	@ 0x24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000a8a:	e1c2      	b.n	8000e12 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	2101      	movs	r1, #1
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	fa01 f303 	lsl.w	r3, r1, r3
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	f000 81b2 	beq.w	8000e0c <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a55      	ldr	r2, [pc, #340]	@ (8000c00 <HAL_GPIO_Init+0x188>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d15d      	bne.n	8000b6c <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	69fa      	ldr	r2, [r7, #28]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	f003 0201 	and.w	r2, r3, #1
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad4:	69fa      	ldr	r2, [r7, #28]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	69fa      	ldr	r2, [r7, #28]
 8000ade:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8000ae0:	4a48      	ldr	r2, [pc, #288]	@ (8000c04 <HAL_GPIO_Init+0x18c>)
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000ae8:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8000aea:	4a46      	ldr	r2, [pc, #280]	@ (8000c04 <HAL_GPIO_Init+0x18c>)
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	00db      	lsls	r3, r3, #3
 8000af0:	4413      	add	r3, r2
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	08da      	lsrs	r2, r3, #3
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	3208      	adds	r2, #8
 8000afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b02:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8000b04:	69bb      	ldr	r3, [r7, #24]
 8000b06:	f003 0307 	and.w	r3, r3, #7
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	220f      	movs	r2, #15
 8000b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b12:	43db      	mvns	r3, r3
 8000b14:	69fa      	ldr	r2, [r7, #28]
 8000b16:	4013      	ands	r3, r2
 8000b18:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8000b1a:	69bb      	ldr	r3, [r7, #24]
 8000b1c:	f003 0307 	and.w	r3, r3, #7
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	220b      	movs	r2, #11
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	69fa      	ldr	r2, [r7, #28]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8000b2e:	69bb      	ldr	r3, [r7, #24]
 8000b30:	08da      	lsrs	r2, r3, #3
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	3208      	adds	r2, #8
 8000b36:	69f9      	ldr	r1, [r7, #28]
 8000b38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000b42:	69bb      	ldr	r3, [r7, #24]
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	2203      	movs	r2, #3
 8000b48:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	69fa      	ldr	r2, [r7, #28]
 8000b50:	4013      	ands	r3, r2
 8000b52:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000b54:	69bb      	ldr	r3, [r7, #24]
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	2202      	movs	r2, #2
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	69fa      	ldr	r2, [r7, #28]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	69fa      	ldr	r2, [r7, #28]
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	e067      	b.n	8000c3c <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	2b02      	cmp	r3, #2
 8000b72:	d003      	beq.n	8000b7c <HAL_GPIO_Init+0x104>
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	2b12      	cmp	r3, #18
 8000b7a:	d145      	bne.n	8000c08 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	08da      	lsrs	r2, r3, #3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	3208      	adds	r2, #8
 8000b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b88:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	f003 0307 	and.w	r3, r3, #7
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	220f      	movs	r2, #15
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	69fa      	ldr	r2, [r7, #28]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	691b      	ldr	r3, [r3, #16]
 8000ba4:	f003 020f 	and.w	r2, r3, #15
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb4:	69fa      	ldr	r2, [r7, #28]
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8000bba:	697b      	ldr	r3, [r7, #20]
 8000bbc:	08da      	lsrs	r2, r3, #3
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	3208      	adds	r2, #8
 8000bc2:	69f9      	ldr	r1, [r7, #28]
 8000bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000bce:	69bb      	ldr	r3, [r7, #24]
 8000bd0:	005b      	lsls	r3, r3, #1
 8000bd2:	2203      	movs	r2, #3
 8000bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd8:	43db      	mvns	r3, r3
 8000bda:	69fa      	ldr	r2, [r7, #28]
 8000bdc:	4013      	ands	r3, r2
 8000bde:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f003 0203 	and.w	r2, r3, #3
 8000be8:	69bb      	ldr	r3, [r7, #24]
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf0:	69fa      	ldr	r2, [r7, #28]
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	69fa      	ldr	r2, [r7, #28]
 8000bfa:	601a      	str	r2, [r3, #0]
 8000bfc:	e01e      	b.n	8000c3c <HAL_GPIO_Init+0x1c4>
 8000bfe:	bf00      	nop
 8000c00:	46020000 	.word	0x46020000
 8000c04:	08002574 	.word	0x08002574
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000c0e:	69bb      	ldr	r3, [r7, #24]
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	2203      	movs	r2, #3
 8000c14:	fa02 f303 	lsl.w	r3, r2, r3
 8000c18:	43db      	mvns	r3, r3
 8000c1a:	69fa      	ldr	r2, [r7, #28]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f003 0203 	and.w	r2, r3, #3
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	005b      	lsls	r3, r3, #1
 8000c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c30:	69fa      	ldr	r2, [r7, #28]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	69fa      	ldr	r2, [r7, #28]
 8000c3a:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d00b      	beq.n	8000c5c <HAL_GPIO_Init+0x1e4>
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	d007      	beq.n	8000c5c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c50:	2b11      	cmp	r3, #17
 8000c52:	d003      	beq.n	8000c5c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	2b12      	cmp	r3, #18
 8000c5a:	d130      	bne.n	8000cbe <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	689b      	ldr	r3, [r3, #8]
 8000c60:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	2203      	movs	r2, #3
 8000c68:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	69fa      	ldr	r2, [r7, #28]
 8000c70:	4013      	ands	r3, r2
 8000c72:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	68da      	ldr	r2, [r3, #12]
 8000c78:	69bb      	ldr	r3, [r7, #24]
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	69fa      	ldr	r2, [r7, #28]
 8000c82:	4313      	orrs	r3, r2
 8000c84:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	69fa      	ldr	r2, [r7, #28]
 8000c8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8000c92:	2201      	movs	r2, #1
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	43db      	mvns	r3, r3
 8000c9c:	69fa      	ldr	r2, [r7, #28]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	091b      	lsrs	r3, r3, #4
 8000ca8:	f003 0201 	and.w	r2, r3, #1
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	69fa      	ldr	r2, [r7, #28]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8000cb8:	693b      	ldr	r3, [r7, #16]
 8000cba:	69fa      	ldr	r2, [r7, #28]
 8000cbc:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	2b03      	cmp	r3, #3
 8000cc4:	d107      	bne.n	8000cd6 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8000cca:	2b03      	cmp	r3, #3
 8000ccc:	d11b      	bne.n	8000d06 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	689b      	ldr	r3, [r3, #8]
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d017      	beq.n	8000d06 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	68db      	ldr	r3, [r3, #12]
 8000cda:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	2203      	movs	r2, #3
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	69fa      	ldr	r2, [r7, #28]
 8000cea:	4013      	ands	r3, r2
 8000cec:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	689a      	ldr	r2, [r3, #8]
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfa:	69fa      	ldr	r2, [r7, #28]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	69fa      	ldr	r2, [r7, #28]
 8000d04:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d07c      	beq.n	8000e0c <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000d12:	4a47      	ldr	r2, [pc, #284]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	089b      	lsrs	r3, r3, #2
 8000d18:	3318      	adds	r3, #24
 8000d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d1e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	f003 0303 	and.w	r3, r3, #3
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	220f      	movs	r2, #15
 8000d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2e:	43db      	mvns	r3, r3
 8000d30:	69fa      	ldr	r2, [r7, #28]
 8000d32:	4013      	ands	r3, r2
 8000d34:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	0a9a      	lsrs	r2, r3, #10
 8000d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8000e34 <HAL_GPIO_Init+0x3bc>)
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	697a      	ldr	r2, [r7, #20]
 8000d40:	f002 0203 	and.w	r2, r2, #3
 8000d44:	00d2      	lsls	r2, r2, #3
 8000d46:	4093      	lsls	r3, r2
 8000d48:	69fa      	ldr	r2, [r7, #28]
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000d4e:	4938      	ldr	r1, [pc, #224]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	089b      	lsrs	r3, r3, #2
 8000d54:	3318      	adds	r3, #24
 8000d56:	69fa      	ldr	r2, [r7, #28]
 8000d58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000d5c:	4b34      	ldr	r3, [pc, #208]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	43db      	mvns	r3, r3
 8000d66:	69fa      	ldr	r2, [r7, #28]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d003      	beq.n	8000d80 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8000d78:	69fa      	ldr	r2, [r7, #28]
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8000d80:	4a2b      	ldr	r2, [pc, #172]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8000d86:	4b2a      	ldr	r3, [pc, #168]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	43db      	mvns	r3, r3
 8000d90:	69fa      	ldr	r2, [r7, #28]
 8000d92:	4013      	ands	r3, r2
 8000d94:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d003      	beq.n	8000daa <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8000da2:	69fa      	ldr	r2, [r7, #28]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8000daa:	4a21      	ldr	r2, [pc, #132]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8000db0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000db2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000db6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	43db      	mvns	r3, r3
 8000dbc:	69fa      	ldr	r2, [r7, #28]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d003      	beq.n	8000dd6 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8000dce:	69fa      	ldr	r2, [r7, #28]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8000dd6:	4a16      	ldr	r2, [pc, #88]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8000dde:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000de0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000de4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	43db      	mvns	r3, r3
 8000dea:	69fa      	ldr	r2, [r7, #28]
 8000dec:	4013      	ands	r3, r2
 8000dee:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d003      	beq.n	8000e04 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8000dfc:	69fa      	ldr	r2, [r7, #28]
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8000e04:	4a0a      	ldr	r2, [pc, #40]	@ (8000e30 <HAL_GPIO_Init+0x3b8>)
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	fa22 f303 	lsr.w	r3, r2, r3
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	f47f ae35 	bne.w	8000a8c <HAL_GPIO_Init+0x14>
  }
}
 8000e22:	bf00      	nop
 8000e24:	bf00      	nop
 8000e26:	3724      	adds	r7, #36	@ 0x24
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	46022000 	.word	0x46022000
 8000e34:	002f7f7f 	.word	0x002f7f7f

08000e38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	807b      	strh	r3, [r7, #2]
 8000e44:	4613      	mov	r3, r2
 8000e46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e48:	787b      	ldrb	r3, [r7, #1]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d003      	beq.n	8000e56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e4e:	887a      	ldrh	r2, [r7, #2]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8000e54:	e002      	b.n	8000e5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8000e56:	887a      	ldrh	r2, [r7, #2]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	460b      	mov	r3, r1
 8000e72:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	695b      	ldr	r3, [r3, #20]
 8000e78:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e7a:	887a      	ldrh	r2, [r7, #2]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	041a      	lsls	r2, r3, #16
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	43d9      	mvns	r1, r3
 8000e86:	887b      	ldrh	r3, [r7, #2]
 8000e88:	400b      	ands	r3, r1
 8000e8a:	431a      	orrs	r2, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	619a      	str	r2, [r3, #24]
}
 8000e90:	bf00      	nop
 8000e92:	3714      	adds	r7, #20
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8000ea4:	4b39      	ldr	r3, [pc, #228]	@ (8000f8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ea8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000eac:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8000eae:	68ba      	ldr	r2, [r7, #8]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d10b      	bne.n	8000ece <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ebc:	d905      	bls.n	8000eca <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8000ebe:	4b33      	ldr	r3, [pc, #204]	@ (8000f8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	4a32      	ldr	r2, [pc, #200]	@ (8000f8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ec4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ec8:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e057      	b.n	8000f7e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ed4:	d90a      	bls.n	8000eec <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8000ed6:	4b2d      	ldr	r3, [pc, #180]	@ (8000f8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ed8:	68db      	ldr	r3, [r3, #12]
 8000eda:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	4a2a      	ldr	r2, [pc, #168]	@ (8000f8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ee4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ee8:	60d3      	str	r3, [r2, #12]
 8000eea:	e007      	b.n	8000efc <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8000eec:	4b27      	ldr	r3, [pc, #156]	@ (8000f8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000ef4:	4925      	ldr	r1, [pc, #148]	@ (8000f8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000efc:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a24      	ldr	r2, [pc, #144]	@ (8000f94 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f02:	fba2 2303 	umull	r2, r3, r2, r3
 8000f06:	099b      	lsrs	r3, r3, #6
 8000f08:	2232      	movs	r2, #50	@ 0x32
 8000f0a:	fb02 f303 	mul.w	r3, r2, r3
 8000f0e:	4a21      	ldr	r2, [pc, #132]	@ (8000f94 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f10:	fba2 2303 	umull	r2, r3, r2, r3
 8000f14:	099b      	lsrs	r3, r3, #6
 8000f16:	3301      	adds	r3, #1
 8000f18:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000f1a:	e002      	b.n	8000f22 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000f22:	4b1a      	ldr	r3, [pc, #104]	@ (8000f8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d102      	bne.n	8000f34 <HAL_PWREx_ControlVoltageScaling+0x98>
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d1f3      	bne.n	8000f1c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d01b      	beq.n	8000f72 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000f3a:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a15      	ldr	r2, [pc, #84]	@ (8000f94 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f40:	fba2 2303 	umull	r2, r3, r2, r3
 8000f44:	099b      	lsrs	r3, r3, #6
 8000f46:	2232      	movs	r2, #50	@ 0x32
 8000f48:	fb02 f303 	mul.w	r3, r2, r3
 8000f4c:	4a11      	ldr	r2, [pc, #68]	@ (8000f94 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f52:	099b      	lsrs	r3, r3, #6
 8000f54:	3301      	adds	r3, #1
 8000f56:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000f58:	e002      	b.n	8000f60 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000f60:	4b0a      	ldr	r3, [pc, #40]	@ (8000f8c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d102      	bne.n	8000f72 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1f3      	bne.n	8000f5a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d101      	bne.n	8000f7c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	e000      	b.n	8000f7e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3714      	adds	r7, #20
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	46020800 	.word	0x46020800
 8000f90:	20000000 	.word	0x20000000
 8000f94:	10624dd3 	.word	0x10624dd3

08000f98 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8000f9c:	4b04      	ldr	r3, [pc, #16]	@ (8000fb0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fa0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	46020800 	.word	0x46020800

08000fb4 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8000fb8:	4b05      	ldr	r3, [pc, #20]	@ (8000fd0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8000fba:	691b      	ldr	r3, [r3, #16]
 8000fbc:	4a04      	ldr	r2, [pc, #16]	@ (8000fd0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8000fbe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000fc2:	6113      	str	r3, [r2, #16]
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	46020800 	.word	0x46020800

08000fd4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08e      	sub	sp, #56	@ 0x38
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d102      	bne.n	8000fee <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	f000 bec8 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fee:	4b99      	ldr	r3, [pc, #612]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8000ff0:	69db      	ldr	r3, [r3, #28]
 8000ff2:	f003 030c 	and.w	r3, r3, #12
 8000ff6:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ff8:	4b96      	ldr	r3, [pc, #600]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8000ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ffc:	f003 0303 	and.w	r3, r3, #3
 8001000:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0310 	and.w	r3, r3, #16
 800100a:	2b00      	cmp	r3, #0
 800100c:	f000 816c 	beq.w	80012e8 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001012:	2b00      	cmp	r3, #0
 8001014:	d007      	beq.n	8001026 <HAL_RCC_OscConfig+0x52>
 8001016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001018:	2b0c      	cmp	r3, #12
 800101a:	f040 80de 	bne.w	80011da <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800101e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001020:	2b01      	cmp	r3, #1
 8001022:	f040 80da 	bne.w	80011da <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d102      	bne.n	8001034 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	f000 bea5 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001038:	4b86      	ldr	r3, [pc, #536]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d004      	beq.n	800104e <HAL_RCC_OscConfig+0x7a>
 8001044:	4b83      	ldr	r3, [pc, #524]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800104c:	e005      	b.n	800105a <HAL_RCC_OscConfig+0x86>
 800104e:	4b81      	ldr	r3, [pc, #516]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001050:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001054:	041b      	lsls	r3, r3, #16
 8001056:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800105a:	4293      	cmp	r3, r2
 800105c:	d255      	bcs.n	800110a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800105e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001060:	2b00      	cmp	r3, #0
 8001062:	d10a      	bne.n	800107a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001068:	4618      	mov	r0, r3
 800106a:	f001 f99d 	bl	80023a8 <RCC_SetFlashLatencyFromMSIRange>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d002      	beq.n	800107a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	f000 be82 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800107a:	4b76      	ldr	r3, [pc, #472]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	4a75      	ldr	r2, [pc, #468]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001080:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001084:	6093      	str	r3, [r2, #8]
 8001086:	4b73      	ldr	r3, [pc, #460]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001092:	4970      	ldr	r1, [pc, #448]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001094:	4313      	orrs	r3, r2
 8001096:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800109c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80010a0:	d309      	bcc.n	80010b6 <HAL_RCC_OscConfig+0xe2>
 80010a2:	4b6c      	ldr	r3, [pc, #432]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	f023 021f 	bic.w	r2, r3, #31
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6a1b      	ldr	r3, [r3, #32]
 80010ae:	4969      	ldr	r1, [pc, #420]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 80010b0:	4313      	orrs	r3, r2
 80010b2:	60cb      	str	r3, [r1, #12]
 80010b4:	e07e      	b.n	80011b4 <HAL_RCC_OscConfig+0x1e0>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	da0a      	bge.n	80010d4 <HAL_RCC_OscConfig+0x100>
 80010be:	4b65      	ldr	r3, [pc, #404]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6a1b      	ldr	r3, [r3, #32]
 80010ca:	015b      	lsls	r3, r3, #5
 80010cc:	4961      	ldr	r1, [pc, #388]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 80010ce:	4313      	orrs	r3, r2
 80010d0:	60cb      	str	r3, [r1, #12]
 80010d2:	e06f      	b.n	80011b4 <HAL_RCC_OscConfig+0x1e0>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010dc:	d30a      	bcc.n	80010f4 <HAL_RCC_OscConfig+0x120>
 80010de:	4b5d      	ldr	r3, [pc, #372]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 80010e0:	68db      	ldr	r3, [r3, #12]
 80010e2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6a1b      	ldr	r3, [r3, #32]
 80010ea:	029b      	lsls	r3, r3, #10
 80010ec:	4959      	ldr	r1, [pc, #356]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 80010ee:	4313      	orrs	r3, r2
 80010f0:	60cb      	str	r3, [r1, #12]
 80010f2:	e05f      	b.n	80011b4 <HAL_RCC_OscConfig+0x1e0>
 80010f4:	4b57      	ldr	r3, [pc, #348]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6a1b      	ldr	r3, [r3, #32]
 8001100:	03db      	lsls	r3, r3, #15
 8001102:	4954      	ldr	r1, [pc, #336]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001104:	4313      	orrs	r3, r2
 8001106:	60cb      	str	r3, [r1, #12]
 8001108:	e054      	b.n	80011b4 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800110a:	4b52      	ldr	r3, [pc, #328]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	4a51      	ldr	r2, [pc, #324]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001110:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001114:	6093      	str	r3, [r2, #8]
 8001116:	4b4f      	ldr	r3, [pc, #316]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001122:	494c      	ldr	r1, [pc, #304]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001124:	4313      	orrs	r3, r2
 8001126:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001130:	d309      	bcc.n	8001146 <HAL_RCC_OscConfig+0x172>
 8001132:	4b48      	ldr	r3, [pc, #288]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	f023 021f 	bic.w	r2, r3, #31
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6a1b      	ldr	r3, [r3, #32]
 800113e:	4945      	ldr	r1, [pc, #276]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001140:	4313      	orrs	r3, r2
 8001142:	60cb      	str	r3, [r1, #12]
 8001144:	e028      	b.n	8001198 <HAL_RCC_OscConfig+0x1c4>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800114a:	2b00      	cmp	r3, #0
 800114c:	da0a      	bge.n	8001164 <HAL_RCC_OscConfig+0x190>
 800114e:	4b41      	ldr	r3, [pc, #260]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6a1b      	ldr	r3, [r3, #32]
 800115a:	015b      	lsls	r3, r3, #5
 800115c:	493d      	ldr	r1, [pc, #244]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 800115e:	4313      	orrs	r3, r2
 8001160:	60cb      	str	r3, [r1, #12]
 8001162:	e019      	b.n	8001198 <HAL_RCC_OscConfig+0x1c4>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001168:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800116c:	d30a      	bcc.n	8001184 <HAL_RCC_OscConfig+0x1b0>
 800116e:	4b39      	ldr	r3, [pc, #228]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a1b      	ldr	r3, [r3, #32]
 800117a:	029b      	lsls	r3, r3, #10
 800117c:	4935      	ldr	r1, [pc, #212]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 800117e:	4313      	orrs	r3, r2
 8001180:	60cb      	str	r3, [r1, #12]
 8001182:	e009      	b.n	8001198 <HAL_RCC_OscConfig+0x1c4>
 8001184:	4b33      	ldr	r3, [pc, #204]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6a1b      	ldr	r3, [r3, #32]
 8001190:	03db      	lsls	r3, r3, #15
 8001192:	4930      	ldr	r1, [pc, #192]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001194:	4313      	orrs	r3, r2
 8001196:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800119a:	2b00      	cmp	r3, #0
 800119c:	d10a      	bne.n	80011b4 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a2:	4618      	mov	r0, r3
 80011a4:	f001 f900 	bl	80023a8 <RCC_SetFlashLatencyFromMSIRange>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d002      	beq.n	80011b4 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	f000 bde5 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80011b4:	f001 f8de 	bl	8002374 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80011b8:	4b27      	ldr	r3, [pc, #156]	@ (8001258 <HAL_RCC_OscConfig+0x284>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fa39 	bl	8000634 <HAL_InitTick>
 80011c2:	4603      	mov	r3, r0
 80011c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80011c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	f000 808a 	beq.w	80012e6 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80011d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011d6:	f000 bdd2 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d066      	beq.n	80012b0 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80011e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80011ee:	f7ff faab 	bl	8000748 <HAL_GetTick>
 80011f2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80011f4:	e009      	b.n	800120a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011f6:	f7ff faa7 	bl	8000748 <HAL_GetTick>
 80011fa:	4602      	mov	r2, r0
 80011fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b02      	cmp	r3, #2
 8001202:	d902      	bls.n	800120a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	f000 bdba 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800120a:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0304 	and.w	r3, r3, #4
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0ef      	beq.n	80011f6 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001216:	4b0f      	ldr	r3, [pc, #60]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	4a0e      	ldr	r2, [pc, #56]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 800121c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001220:	6093      	str	r3, [r2, #8]
 8001222:	4b0c      	ldr	r3, [pc, #48]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800122e:	4909      	ldr	r1, [pc, #36]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001230:	4313      	orrs	r3, r2
 8001232:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001238:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800123c:	d30e      	bcc.n	800125c <HAL_RCC_OscConfig+0x288>
 800123e:	4b05      	ldr	r3, [pc, #20]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	f023 021f 	bic.w	r2, r3, #31
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6a1b      	ldr	r3, [r3, #32]
 800124a:	4902      	ldr	r1, [pc, #8]	@ (8001254 <HAL_RCC_OscConfig+0x280>)
 800124c:	4313      	orrs	r3, r2
 800124e:	60cb      	str	r3, [r1, #12]
 8001250:	e04a      	b.n	80012e8 <HAL_RCC_OscConfig+0x314>
 8001252:	bf00      	nop
 8001254:	46020c00 	.word	0x46020c00
 8001258:	20000004 	.word	0x20000004
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001260:	2b00      	cmp	r3, #0
 8001262:	da0a      	bge.n	800127a <HAL_RCC_OscConfig+0x2a6>
 8001264:	4b98      	ldr	r3, [pc, #608]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6a1b      	ldr	r3, [r3, #32]
 8001270:	015b      	lsls	r3, r3, #5
 8001272:	4995      	ldr	r1, [pc, #596]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001274:	4313      	orrs	r3, r2
 8001276:	60cb      	str	r3, [r1, #12]
 8001278:	e036      	b.n	80012e8 <HAL_RCC_OscConfig+0x314>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001282:	d30a      	bcc.n	800129a <HAL_RCC_OscConfig+0x2c6>
 8001284:	4b90      	ldr	r3, [pc, #576]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a1b      	ldr	r3, [r3, #32]
 8001290:	029b      	lsls	r3, r3, #10
 8001292:	498d      	ldr	r1, [pc, #564]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001294:	4313      	orrs	r3, r2
 8001296:	60cb      	str	r3, [r1, #12]
 8001298:	e026      	b.n	80012e8 <HAL_RCC_OscConfig+0x314>
 800129a:	4b8b      	ldr	r3, [pc, #556]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6a1b      	ldr	r3, [r3, #32]
 80012a6:	03db      	lsls	r3, r3, #15
 80012a8:	4987      	ldr	r1, [pc, #540]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80012aa:	4313      	orrs	r3, r2
 80012ac:	60cb      	str	r3, [r1, #12]
 80012ae:	e01b      	b.n	80012e8 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80012b0:	4b85      	ldr	r3, [pc, #532]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a84      	ldr	r2, [pc, #528]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80012b6:	f023 0301 	bic.w	r3, r3, #1
 80012ba:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80012bc:	f7ff fa44 	bl	8000748 <HAL_GetTick>
 80012c0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80012c2:	e009      	b.n	80012d8 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012c4:	f7ff fa40 	bl	8000748 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d902      	bls.n	80012d8 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	f000 bd53 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80012d8:	4b7b      	ldr	r3, [pc, #492]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0304 	and.w	r3, r3, #4
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d1ef      	bne.n	80012c4 <HAL_RCC_OscConfig+0x2f0>
 80012e4:	e000      	b.n	80012e8 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80012e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	f000 808b 	beq.w	800140c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80012f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012f8:	2b08      	cmp	r3, #8
 80012fa:	d005      	beq.n	8001308 <HAL_RCC_OscConfig+0x334>
 80012fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012fe:	2b0c      	cmp	r3, #12
 8001300:	d109      	bne.n	8001316 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001304:	2b03      	cmp	r3, #3
 8001306:	d106      	bne.n	8001316 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d17d      	bne.n	800140c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	f000 bd34 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800131e:	d106      	bne.n	800132e <HAL_RCC_OscConfig+0x35a>
 8001320:	4b69      	ldr	r3, [pc, #420]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a68      	ldr	r2, [pc, #416]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800132a:	6013      	str	r3, [r2, #0]
 800132c:	e041      	b.n	80013b2 <HAL_RCC_OscConfig+0x3de>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001336:	d112      	bne.n	800135e <HAL_RCC_OscConfig+0x38a>
 8001338:	4b63      	ldr	r3, [pc, #396]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a62      	ldr	r2, [pc, #392]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800133e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001342:	6013      	str	r3, [r2, #0]
 8001344:	4b60      	ldr	r3, [pc, #384]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a5f      	ldr	r2, [pc, #380]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800134a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800134e:	6013      	str	r3, [r2, #0]
 8001350:	4b5d      	ldr	r3, [pc, #372]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a5c      	ldr	r2, [pc, #368]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001356:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800135a:	6013      	str	r3, [r2, #0]
 800135c:	e029      	b.n	80013b2 <HAL_RCC_OscConfig+0x3de>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001366:	d112      	bne.n	800138e <HAL_RCC_OscConfig+0x3ba>
 8001368:	4b57      	ldr	r3, [pc, #348]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a56      	ldr	r2, [pc, #344]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800136e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	4b54      	ldr	r3, [pc, #336]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a53      	ldr	r2, [pc, #332]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800137a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4b51      	ldr	r3, [pc, #324]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a50      	ldr	r2, [pc, #320]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001386:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	e011      	b.n	80013b2 <HAL_RCC_OscConfig+0x3de>
 800138e:	4b4e      	ldr	r3, [pc, #312]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a4d      	ldr	r2, [pc, #308]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001394:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001398:	6013      	str	r3, [r2, #0]
 800139a:	4b4b      	ldr	r3, [pc, #300]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a4a      	ldr	r2, [pc, #296]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80013a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013a4:	6013      	str	r3, [r2, #0]
 80013a6:	4b48      	ldr	r3, [pc, #288]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a47      	ldr	r2, [pc, #284]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80013ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80013b0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d014      	beq.n	80013e4 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80013ba:	f7ff f9c5 	bl	8000748 <HAL_GetTick>
 80013be:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013c0:	e009      	b.n	80013d6 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013c2:	f7ff f9c1 	bl	8000748 <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b64      	cmp	r3, #100	@ 0x64
 80013ce:	d902      	bls.n	80013d6 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	f000 bcd4 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013d6:	4b3c      	ldr	r3, [pc, #240]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0ef      	beq.n	80013c2 <HAL_RCC_OscConfig+0x3ee>
 80013e2:	e013      	b.n	800140c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80013e4:	f7ff f9b0 	bl	8000748 <HAL_GetTick>
 80013e8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013ea:	e009      	b.n	8001400 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013ec:	f7ff f9ac 	bl	8000748 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b64      	cmp	r3, #100	@ 0x64
 80013f8:	d902      	bls.n	8001400 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	f000 bcbf 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001400:	4b31      	ldr	r3, [pc, #196]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1ef      	bne.n	80013ec <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d05f      	beq.n	80014d8 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800141a:	2b04      	cmp	r3, #4
 800141c:	d005      	beq.n	800142a <HAL_RCC_OscConfig+0x456>
 800141e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001420:	2b0c      	cmp	r3, #12
 8001422:	d114      	bne.n	800144e <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001426:	2b02      	cmp	r3, #2
 8001428:	d111      	bne.n	800144e <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d102      	bne.n	8001438 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	f000 bca3 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001438:	4b23      	ldr	r3, [pc, #140]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	041b      	lsls	r3, r3, #16
 8001446:	4920      	ldr	r1, [pc, #128]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001448:	4313      	orrs	r3, r2
 800144a:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800144c:	e044      	b.n	80014d8 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d024      	beq.n	80014a0 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8001456:	4b1c      	ldr	r3, [pc, #112]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a1b      	ldr	r2, [pc, #108]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800145c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001460:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001462:	f7ff f971 	bl	8000748 <HAL_GetTick>
 8001466:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001468:	e009      	b.n	800147e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800146a:	f7ff f96d 	bl	8000748 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d902      	bls.n	800147e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	f000 bc80 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800147e:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0ef      	beq.n	800146a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800148a:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800148c:	691b      	ldr	r3, [r3, #16]
 800148e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	041b      	lsls	r3, r3, #16
 8001498:	490b      	ldr	r1, [pc, #44]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 800149a:	4313      	orrs	r3, r2
 800149c:	610b      	str	r3, [r1, #16]
 800149e:	e01b      	b.n	80014d8 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80014a0:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a08      	ldr	r2, [pc, #32]	@ (80014c8 <HAL_RCC_OscConfig+0x4f4>)
 80014a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014aa:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80014ac:	f7ff f94c 	bl	8000748 <HAL_GetTick>
 80014b0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014b2:	e00b      	b.n	80014cc <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014b4:	f7ff f948 	bl	8000748 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d904      	bls.n	80014cc <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	f000 bc5b 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
 80014c8:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014cc:	4baf      	ldr	r3, [pc, #700]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1ed      	bne.n	80014b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0308 	and.w	r3, r3, #8
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80c8 	beq.w	8001676 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ec:	4ba7      	ldr	r3, [pc, #668]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80014ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014f2:	f003 0304 	and.w	r3, r3, #4
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d111      	bne.n	800151e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014fa:	4ba4      	ldr	r3, [pc, #656]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80014fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001500:	4aa2      	ldr	r2, [pc, #648]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001502:	f043 0304 	orr.w	r3, r3, #4
 8001506:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800150a:	4ba0      	ldr	r3, [pc, #640]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800150c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8001518:	2301      	movs	r3, #1
 800151a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800151e:	4b9c      	ldr	r3, [pc, #624]	@ (8001790 <HAL_RCC_OscConfig+0x7bc>)
 8001520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	2b00      	cmp	r3, #0
 8001528:	d119      	bne.n	800155e <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800152a:	4b99      	ldr	r3, [pc, #612]	@ (8001790 <HAL_RCC_OscConfig+0x7bc>)
 800152c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800152e:	4a98      	ldr	r2, [pc, #608]	@ (8001790 <HAL_RCC_OscConfig+0x7bc>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001536:	f7ff f907 	bl	8000748 <HAL_GetTick>
 800153a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800153c:	e009      	b.n	8001552 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800153e:	f7ff f903 	bl	8000748 <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d902      	bls.n	8001552 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	f000 bc16 	b.w	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001552:	4b8f      	ldr	r3, [pc, #572]	@ (8001790 <HAL_RCC_OscConfig+0x7bc>)
 8001554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0ef      	beq.n	800153e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d05f      	beq.n	8001626 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8001566:	4b89      	ldr	r3, [pc, #548]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001568:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800156c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	699a      	ldr	r2, [r3, #24]
 8001572:	6a3b      	ldr	r3, [r7, #32]
 8001574:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001578:	429a      	cmp	r2, r3
 800157a:	d037      	beq.n	80015ec <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800157c:	6a3b      	ldr	r3, [r7, #32]
 800157e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d006      	beq.n	8001594 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8001586:	6a3b      	ldr	r3, [r7, #32]
 8001588:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e3f4      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8001594:	6a3b      	ldr	r3, [r7, #32]
 8001596:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d01b      	beq.n	80015d6 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800159e:	4b7b      	ldr	r3, [pc, #492]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80015a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015a4:	4a79      	ldr	r2, [pc, #484]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80015a6:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80015aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80015ae:	f7ff f8cb 	bl	8000748 <HAL_GetTick>
 80015b2:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80015b4:	e008      	b.n	80015c8 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015b6:	f7ff f8c7 	bl	8000748 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b05      	cmp	r3, #5
 80015c2:	d901      	bls.n	80015c8 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	e3da      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80015c8:	4b70      	ldr	r3, [pc, #448]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80015ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1ef      	bne.n	80015b6 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80015d6:	4b6d      	ldr	r3, [pc, #436]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80015d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015dc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	4969      	ldr	r1, [pc, #420]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80015ec:	4b67      	ldr	r3, [pc, #412]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80015ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015f2:	4a66      	ldr	r2, [pc, #408]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80015f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80015f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80015fc:	f7ff f8a4 	bl	8000748 <HAL_GetTick>
 8001600:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001604:	f7ff f8a0 	bl	8000748 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b05      	cmp	r3, #5
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e3b3      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001616:	4b5d      	ldr	r3, [pc, #372]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001618:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800161c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0ef      	beq.n	8001604 <HAL_RCC_OscConfig+0x630>
 8001624:	e01b      	b.n	800165e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8001626:	4b59      	ldr	r3, [pc, #356]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001628:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800162c:	4a57      	ldr	r2, [pc, #348]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800162e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8001632:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001636:	f7ff f887 	bl	8000748 <HAL_GetTick>
 800163a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800163c:	e008      	b.n	8001650 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800163e:	f7ff f883 	bl	8000748 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b05      	cmp	r3, #5
 800164a:	d901      	bls.n	8001650 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 800164c:	2303      	movs	r3, #3
 800164e:	e396      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001650:	4b4e      	ldr	r3, [pc, #312]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001652:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001656:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1ef      	bne.n	800163e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800165e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001662:	2b01      	cmp	r3, #1
 8001664:	d107      	bne.n	8001676 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001666:	4b49      	ldr	r3, [pc, #292]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001668:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800166c:	4a47      	ldr	r2, [pc, #284]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800166e:	f023 0304 	bic.w	r3, r3, #4
 8001672:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0304 	and.w	r3, r3, #4
 800167e:	2b00      	cmp	r3, #0
 8001680:	f000 8111 	beq.w	80018a6 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8001684:	2300      	movs	r3, #0
 8001686:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800168a:	4b40      	ldr	r3, [pc, #256]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800168c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001690:	f003 0304 	and.w	r3, r3, #4
 8001694:	2b00      	cmp	r3, #0
 8001696:	d111      	bne.n	80016bc <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001698:	4b3c      	ldr	r3, [pc, #240]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800169a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800169e:	4a3b      	ldr	r2, [pc, #236]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80016a0:	f043 0304 	orr.w	r3, r3, #4
 80016a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80016a8:	4b38      	ldr	r3, [pc, #224]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 80016aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016ae:	f003 0304 	and.w	r3, r3, #4
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80016b6:	2301      	movs	r3, #1
 80016b8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80016bc:	4b34      	ldr	r3, [pc, #208]	@ (8001790 <HAL_RCC_OscConfig+0x7bc>)
 80016be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016c0:	f003 0301 	and.w	r3, r3, #1
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d118      	bne.n	80016fa <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80016c8:	4b31      	ldr	r3, [pc, #196]	@ (8001790 <HAL_RCC_OscConfig+0x7bc>)
 80016ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016cc:	4a30      	ldr	r2, [pc, #192]	@ (8001790 <HAL_RCC_OscConfig+0x7bc>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016d4:	f7ff f838 	bl	8000748 <HAL_GetTick>
 80016d8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80016da:	e008      	b.n	80016ee <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016dc:	f7ff f834 	bl	8000748 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e347      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80016ee:	4b28      	ldr	r3, [pc, #160]	@ (8001790 <HAL_RCC_OscConfig+0x7bc>)
 80016f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d0f0      	beq.n	80016dc <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	2b00      	cmp	r3, #0
 8001704:	d01f      	beq.n	8001746 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	2b00      	cmp	r3, #0
 8001710:	d010      	beq.n	8001734 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001712:	4b1e      	ldr	r3, [pc, #120]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001714:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001718:	4a1c      	ldr	r2, [pc, #112]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800171a:	f043 0304 	orr.w	r3, r3, #4
 800171e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001722:	4b1a      	ldr	r3, [pc, #104]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001724:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001728:	4a18      	ldr	r2, [pc, #96]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800172a:	f043 0301 	orr.w	r3, r3, #1
 800172e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001732:	e018      	b.n	8001766 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001734:	4b15      	ldr	r3, [pc, #84]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001736:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800173a:	4a14      	ldr	r2, [pc, #80]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001744:	e00f      	b.n	8001766 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001746:	4b11      	ldr	r3, [pc, #68]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001748:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800174c:	4a0f      	ldr	r2, [pc, #60]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800174e:	f023 0301 	bic.w	r3, r3, #1
 8001752:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001756:	4b0d      	ldr	r3, [pc, #52]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 8001758:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800175c:	4a0b      	ldr	r2, [pc, #44]	@ (800178c <HAL_RCC_OscConfig+0x7b8>)
 800175e:	f023 0304 	bic.w	r3, r3, #4
 8001762:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d057      	beq.n	800181e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 800176e:	f7fe ffeb 	bl	8000748 <HAL_GetTick>
 8001772:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001774:	e00e      	b.n	8001794 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001776:	f7fe ffe7 	bl	8000748 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001784:	4293      	cmp	r3, r2
 8001786:	d905      	bls.n	8001794 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	e2f8      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
 800178c:	46020c00 	.word	0x46020c00
 8001790:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001794:	4b9c      	ldr	r3, [pc, #624]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 8001796:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d0e9      	beq.n	8001776 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d01b      	beq.n	80017e6 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80017ae:	4b96      	ldr	r3, [pc, #600]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80017b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017b4:	4a94      	ldr	r2, [pc, #592]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80017b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80017be:	e00a      	b.n	80017d6 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017c0:	f7fe ffc2 	bl	8000748 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e2d3      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80017d6:	4b8c      	ldr	r3, [pc, #560]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80017d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0ed      	beq.n	80017c0 <HAL_RCC_OscConfig+0x7ec>
 80017e4:	e053      	b.n	800188e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80017e6:	4b88      	ldr	r3, [pc, #544]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80017e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017ec:	4a86      	ldr	r2, [pc, #536]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80017ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80017f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80017f6:	e00a      	b.n	800180e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f8:	f7fe ffa6 	bl	8000748 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001806:	4293      	cmp	r3, r2
 8001808:	d901      	bls.n	800180e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e2b7      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800180e:	4b7e      	ldr	r3, [pc, #504]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 8001810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001814:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001818:	2b00      	cmp	r3, #0
 800181a:	d1ed      	bne.n	80017f8 <HAL_RCC_OscConfig+0x824>
 800181c:	e037      	b.n	800188e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800181e:	f7fe ff93 	bl	8000748 <HAL_GetTick>
 8001822:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001824:	e00a      	b.n	800183c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001826:	f7fe ff8f 	bl	8000748 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001834:	4293      	cmp	r3, r2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e2a0      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800183c:	4b72      	ldr	r3, [pc, #456]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 800183e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1ed      	bne.n	8001826 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800184a:	4b6f      	ldr	r3, [pc, #444]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 800184c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001854:	2b00      	cmp	r3, #0
 8001856:	d01a      	beq.n	800188e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001858:	4b6b      	ldr	r3, [pc, #428]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 800185a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800185e:	4a6a      	ldr	r2, [pc, #424]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 8001860:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001864:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001868:	e00a      	b.n	8001880 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800186a:	f7fe ff6d 	bl	8000748 <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001878:	4293      	cmp	r3, r2
 800187a:	d901      	bls.n	8001880 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e27e      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001880:	4b61      	ldr	r3, [pc, #388]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 8001882:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001886:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800188a:	2b00      	cmp	r3, #0
 800188c:	d1ed      	bne.n	800186a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800188e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001892:	2b01      	cmp	r3, #1
 8001894:	d107      	bne.n	80018a6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001896:	4b5c      	ldr	r3, [pc, #368]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 8001898:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800189c:	4a5a      	ldr	r2, [pc, #360]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 800189e:	f023 0304 	bic.w	r3, r3, #4
 80018a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0320 	and.w	r3, r3, #32
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d036      	beq.n	8001920 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d019      	beq.n	80018ee <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80018ba:	4b53      	ldr	r3, [pc, #332]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a52      	ldr	r2, [pc, #328]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80018c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018c4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80018c6:	f7fe ff3f 	bl	8000748 <HAL_GetTick>
 80018ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018ce:	f7fe ff3b 	bl	8000748 <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e24e      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80018e0:	4b49      	ldr	r3, [pc, #292]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0f0      	beq.n	80018ce <HAL_RCC_OscConfig+0x8fa>
 80018ec:	e018      	b.n	8001920 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80018ee:	4b46      	ldr	r3, [pc, #280]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a45      	ldr	r2, [pc, #276]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80018f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018f8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80018fa:	f7fe ff25 	bl	8000748 <HAL_GetTick>
 80018fe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001900:	e008      	b.n	8001914 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001902:	f7fe ff21 	bl	8000748 <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e234      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001914:	4b3c      	ldr	r3, [pc, #240]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1f0      	bne.n	8001902 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001928:	2b00      	cmp	r3, #0
 800192a:	d036      	beq.n	800199a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001930:	2b00      	cmp	r3, #0
 8001932:	d019      	beq.n	8001968 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8001934:	4b34      	ldr	r3, [pc, #208]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a33      	ldr	r2, [pc, #204]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 800193a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800193e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001940:	f7fe ff02 	bl	8000748 <HAL_GetTick>
 8001944:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001948:	f7fe fefe 	bl	8000748 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b02      	cmp	r3, #2
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e211      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800195a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d0f0      	beq.n	8001948 <HAL_RCC_OscConfig+0x974>
 8001966:	e018      	b.n	800199a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8001968:	4b27      	ldr	r3, [pc, #156]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a26      	ldr	r2, [pc, #152]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 800196e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001972:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001974:	f7fe fee8 	bl	8000748 <HAL_GetTick>
 8001978:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800197a:	e008      	b.n	800198e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800197c:	f7fe fee4 	bl	8000748 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b02      	cmp	r3, #2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e1f7      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800198e:	4b1e      	ldr	r3, [pc, #120]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1f0      	bne.n	800197c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d07f      	beq.n	8001aa6 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d062      	beq.n	8001a74 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80019ae:	4b16      	ldr	r3, [pc, #88]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	4a15      	ldr	r2, [pc, #84]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80019b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80019b8:	6093      	str	r3, [r2, #8]
 80019ba:	4b13      	ldr	r3, [pc, #76]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c6:	4910      	ldr	r1, [pc, #64]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80019d4:	d309      	bcc.n	80019ea <HAL_RCC_OscConfig+0xa16>
 80019d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	f023 021f 	bic.w	r2, r3, #31
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a1b      	ldr	r3, [r3, #32]
 80019e2:	4909      	ldr	r1, [pc, #36]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80019e4:	4313      	orrs	r3, r2
 80019e6:	60cb      	str	r3, [r1, #12]
 80019e8:	e02a      	b.n	8001a40 <HAL_RCC_OscConfig+0xa6c>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	da0c      	bge.n	8001a0c <HAL_RCC_OscConfig+0xa38>
 80019f2:	4b05      	ldr	r3, [pc, #20]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 80019f4:	68db      	ldr	r3, [r3, #12]
 80019f6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a1b      	ldr	r3, [r3, #32]
 80019fe:	015b      	lsls	r3, r3, #5
 8001a00:	4901      	ldr	r1, [pc, #4]	@ (8001a08 <HAL_RCC_OscConfig+0xa34>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	60cb      	str	r3, [r1, #12]
 8001a06:	e01b      	b.n	8001a40 <HAL_RCC_OscConfig+0xa6c>
 8001a08:	46020c00 	.word	0x46020c00
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a14:	d30a      	bcc.n	8001a2c <HAL_RCC_OscConfig+0xa58>
 8001a16:	4ba1      	ldr	r3, [pc, #644]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a1b      	ldr	r3, [r3, #32]
 8001a22:	029b      	lsls	r3, r3, #10
 8001a24:	499d      	ldr	r1, [pc, #628]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a26:	4313      	orrs	r3, r2
 8001a28:	60cb      	str	r3, [r1, #12]
 8001a2a:	e009      	b.n	8001a40 <HAL_RCC_OscConfig+0xa6c>
 8001a2c:	4b9b      	ldr	r3, [pc, #620]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	03db      	lsls	r3, r3, #15
 8001a3a:	4998      	ldr	r1, [pc, #608]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8001a40:	4b96      	ldr	r3, [pc, #600]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a95      	ldr	r2, [pc, #596]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a46:	f043 0310 	orr.w	r3, r3, #16
 8001a4a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001a4c:	f7fe fe7c 	bl	8000748 <HAL_GetTick>
 8001a50:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001a54:	f7fe fe78 	bl	8000748 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e18b      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001a66:	4b8d      	ldr	r3, [pc, #564]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0320 	and.w	r3, r3, #32
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d0f0      	beq.n	8001a54 <HAL_RCC_OscConfig+0xa80>
 8001a72:	e018      	b.n	8001aa6 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8001a74:	4b89      	ldr	r3, [pc, #548]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a88      	ldr	r2, [pc, #544]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a7a:	f023 0310 	bic.w	r3, r3, #16
 8001a7e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001a80:	f7fe fe62 	bl	8000748 <HAL_GetTick>
 8001a84:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001a88:	f7fe fe5e 	bl	8000748 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e171      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001a9a:	4b80      	ldr	r3, [pc, #512]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0320 	and.w	r3, r3, #32
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f0      	bne.n	8001a88 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 8166 	beq.w	8001d7c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ab6:	4b79      	ldr	r3, [pc, #484]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f003 030c 	and.w	r3, r3, #12
 8001abe:	2b0c      	cmp	r3, #12
 8001ac0:	f000 80f2 	beq.w	8001ca8 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	f040 80c5 	bne.w	8001c58 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001ace:	4b73      	ldr	r3, [pc, #460]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a72      	ldr	r2, [pc, #456]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001ad4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ad8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001ada:	f7fe fe35 	bl	8000748 <HAL_GetTick>
 8001ade:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae2:	f7fe fe31 	bl	8000748 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e144      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001af4:	4b69      	ldr	r3, [pc, #420]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d1f0      	bne.n	8001ae2 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b00:	4b66      	ldr	r3, [pc, #408]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001b02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b06:	f003 0304 	and.w	r3, r3, #4
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d111      	bne.n	8001b32 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8001b0e:	4b63      	ldr	r3, [pc, #396]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001b10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b14:	4a61      	ldr	r2, [pc, #388]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001b16:	f043 0304 	orr.w	r3, r3, #4
 8001b1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001b1e:	4b5f      	ldr	r3, [pc, #380]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001b20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b24:	f003 0304 	and.w	r3, r3, #4
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8001b32:	4b5b      	ldr	r3, [pc, #364]	@ (8001ca0 <HAL_RCC_OscConfig+0xccc>)
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001b3e:	d102      	bne.n	8001b46 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8001b40:	2301      	movs	r3, #1
 8001b42:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001b46:	4b56      	ldr	r3, [pc, #344]	@ (8001ca0 <HAL_RCC_OscConfig+0xccc>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	4a55      	ldr	r2, [pc, #340]	@ (8001ca0 <HAL_RCC_OscConfig+0xccc>)
 8001b4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b50:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8001b52:	4b52      	ldr	r3, [pc, #328]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001b5a:	f023 0303 	bic.w	r3, r3, #3
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001b66:	3a01      	subs	r2, #1
 8001b68:	0212      	lsls	r2, r2, #8
 8001b6a:	4311      	orrs	r1, r2
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001b70:	430a      	orrs	r2, r1
 8001b72:	494a      	ldr	r1, [pc, #296]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001b74:	4313      	orrs	r3, r2
 8001b76:	628b      	str	r3, [r1, #40]	@ 0x28
 8001b78:	4b48      	ldr	r3, [pc, #288]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001b7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b7c:	4b49      	ldr	r3, [pc, #292]	@ (8001ca4 <HAL_RCC_OscConfig+0xcd0>)
 8001b7e:	4013      	ands	r3, r2
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001b84:	3a01      	subs	r2, #1
 8001b86:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001b8e:	3a01      	subs	r2, #1
 8001b90:	0252      	lsls	r2, r2, #9
 8001b92:	b292      	uxth	r2, r2
 8001b94:	4311      	orrs	r1, r2
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b9a:	3a01      	subs	r2, #1
 8001b9c:	0412      	lsls	r2, r2, #16
 8001b9e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8001ba2:	4311      	orrs	r1, r2
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001ba8:	3a01      	subs	r2, #1
 8001baa:	0612      	lsls	r2, r2, #24
 8001bac:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	493a      	ldr	r1, [pc, #232]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001bb8:	4b38      	ldr	r3, [pc, #224]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bbc:	4a37      	ldr	r2, [pc, #220]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001bbe:	f023 0310 	bic.w	r3, r3, #16
 8001bc2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bc8:	4a34      	ldr	r2, [pc, #208]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001bce:	4b33      	ldr	r3, [pc, #204]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd2:	4a32      	ldr	r2, [pc, #200]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001bd4:	f043 0310 	orr.w	r3, r3, #16
 8001bd8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8001bda:	4b30      	ldr	r3, [pc, #192]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bde:	f023 020c 	bic.w	r2, r3, #12
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be6:	492d      	ldr	r1, [pc, #180]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001be8:	4313      	orrs	r3, r2
 8001bea:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8001bec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d105      	bne.n	8001c00 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001bf4:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca0 <HAL_RCC_OscConfig+0xccc>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	4a29      	ldr	r2, [pc, #164]	@ (8001ca0 <HAL_RCC_OscConfig+0xccc>)
 8001bfa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bfe:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8001c00:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d107      	bne.n	8001c18 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8001c08:	4b24      	ldr	r3, [pc, #144]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c0e:	4a23      	ldr	r2, [pc, #140]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c10:	f023 0304 	bic.w	r3, r3, #4
 8001c14:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8001c18:	4b20      	ldr	r3, [pc, #128]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a1f      	ldr	r2, [pc, #124]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c22:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001c24:	f7fe fd90 	bl	8000748 <HAL_GetTick>
 8001c28:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2c:	f7fe fd8c 	bl	8000748 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e09f      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001c3e:	4b17      	ldr	r3, [pc, #92]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0f0      	beq.n	8001c2c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001c4a:	4b14      	ldr	r3, [pc, #80]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c4e:	4a13      	ldr	r2, [pc, #76]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c54:	6293      	str	r3, [r2, #40]	@ 0x28
 8001c56:	e091      	b.n	8001d7c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001c58:	4b10      	ldr	r3, [pc, #64]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c62:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001c64:	f7fe fd70 	bl	8000748 <HAL_GetTick>
 8001c68:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c6a:	e008      	b.n	8001c7e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c6c:	f7fe fd6c 	bl	8000748 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e07f      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c7e:	4b07      	ldr	r3, [pc, #28]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1f0      	bne.n	8001c6c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001c8a:	4b04      	ldr	r3, [pc, #16]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c8e:	4a03      	ldr	r2, [pc, #12]	@ (8001c9c <HAL_RCC_OscConfig+0xcc8>)
 8001c90:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001c94:	f023 0303 	bic.w	r3, r3, #3
 8001c98:	6293      	str	r3, [r2, #40]	@ 0x28
 8001c9a:	e06f      	b.n	8001d7c <HAL_RCC_OscConfig+0xda8>
 8001c9c:	46020c00 	.word	0x46020c00
 8001ca0:	46020800 	.word	0x46020800
 8001ca4:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001ca8:	4b37      	ldr	r3, [pc, #220]	@ (8001d88 <HAL_RCC_OscConfig+0xdb4>)
 8001caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cac:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001cae:	4b36      	ldr	r3, [pc, #216]	@ (8001d88 <HAL_RCC_OscConfig+0xdb4>)
 8001cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cb2:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d039      	beq.n	8001d30 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	f003 0203 	and.w	r2, r3, #3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d132      	bne.n	8001d30 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	0a1b      	lsrs	r3, r3, #8
 8001cce:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d129      	bne.n	8001d30 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d122      	bne.n	8001d30 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cf4:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d11a      	bne.n	8001d30 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	0a5b      	lsrs	r3, r3, #9
 8001cfe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d111      	bne.n	8001d30 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	0c1b      	lsrs	r3, r3, #16
 8001d10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d18:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d108      	bne.n	8001d30 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	0e1b      	lsrs	r3, r3, #24
 8001d22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d2a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d001      	beq.n	8001d34 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e024      	b.n	8001d7e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001d34:	4b14      	ldr	r3, [pc, #80]	@ (8001d88 <HAL_RCC_OscConfig+0xdb4>)
 8001d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d38:	08db      	lsrs	r3, r3, #3
 8001d3a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d01a      	beq.n	8001d7c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001d46:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <HAL_RCC_OscConfig+0xdb4>)
 8001d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d88 <HAL_RCC_OscConfig+0xdb4>)
 8001d4c:	f023 0310 	bic.w	r3, r3, #16
 8001d50:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d52:	f7fe fcf9 	bl	8000748 <HAL_GetTick>
 8001d56:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8001d58:	bf00      	nop
 8001d5a:	f7fe fcf5 	bl	8000748 <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d0f9      	beq.n	8001d5a <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d6a:	4a07      	ldr	r2, [pc, #28]	@ (8001d88 <HAL_RCC_OscConfig+0xdb4>)
 8001d6c:	00db      	lsls	r3, r3, #3
 8001d6e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001d70:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <HAL_RCC_OscConfig+0xdb4>)
 8001d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d74:	4a04      	ldr	r2, [pc, #16]	@ (8001d88 <HAL_RCC_OscConfig+0xdb4>)
 8001d76:	f043 0310 	orr.w	r3, r3, #16
 8001d7a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3738      	adds	r7, #56	@ 0x38
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	46020c00 	.word	0x46020c00

08001d8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d101      	bne.n	8001da0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e1d9      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001da0:	4b9b      	ldr	r3, [pc, #620]	@ (8002010 <HAL_RCC_ClockConfig+0x284>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 030f 	and.w	r3, r3, #15
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d910      	bls.n	8001dd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dae:	4b98      	ldr	r3, [pc, #608]	@ (8002010 <HAL_RCC_ClockConfig+0x284>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f023 020f 	bic.w	r2, r3, #15
 8001db6:	4996      	ldr	r1, [pc, #600]	@ (8002010 <HAL_RCC_ClockConfig+0x284>)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dbe:	4b94      	ldr	r3, [pc, #592]	@ (8002010 <HAL_RCC_ClockConfig+0x284>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 030f 	and.w	r3, r3, #15
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d001      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e1c1      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0310 	and.w	r3, r3, #16
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d010      	beq.n	8001dfe <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	695a      	ldr	r2, [r3, #20]
 8001de0:	4b8c      	ldr	r3, [pc, #560]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d908      	bls.n	8001dfe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8001dec:	4b89      	ldr	r3, [pc, #548]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	695b      	ldr	r3, [r3, #20]
 8001df8:	4986      	ldr	r1, [pc, #536]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d012      	beq.n	8001e30 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	691a      	ldr	r2, [r3, #16]
 8001e0e:	4b81      	ldr	r3, [pc, #516]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001e10:	6a1b      	ldr	r3, [r3, #32]
 8001e12:	091b      	lsrs	r3, r3, #4
 8001e14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d909      	bls.n	8001e30 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8001e1c:	4b7d      	ldr	r3, [pc, #500]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001e1e:	6a1b      	ldr	r3, [r3, #32]
 8001e20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	011b      	lsls	r3, r3, #4
 8001e2a:	497a      	ldr	r1, [pc, #488]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d010      	beq.n	8001e5e <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	68da      	ldr	r2, [r3, #12]
 8001e40:	4b74      	ldr	r3, [pc, #464]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d908      	bls.n	8001e5e <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001e4c:	4b71      	ldr	r3, [pc, #452]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	496e      	ldr	r1, [pc, #440]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d010      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689a      	ldr	r2, [r3, #8]
 8001e6e:	4b69      	ldr	r3, [pc, #420]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	f003 030f 	and.w	r3, r3, #15
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d908      	bls.n	8001e8c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001e7a:	4b66      	ldr	r3, [pc, #408]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	f023 020f 	bic.w	r2, r3, #15
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	4963      	ldr	r1, [pc, #396]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 80d2 	beq.w	800203e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b03      	cmp	r3, #3
 8001ea4:	d143      	bne.n	8001f2e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ea6:	4b5b      	ldr	r3, [pc, #364]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d110      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001eb4:	4b57      	ldr	r3, [pc, #348]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eba:	4a56      	ldr	r2, [pc, #344]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001ebc:	f043 0304 	orr.w	r3, r3, #4
 8001ec0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001ec4:	4b53      	ldr	r3, [pc, #332]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001ec6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8001ed6:	f7fe fc37 	bl	8000748 <HAL_GetTick>
 8001eda:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8001edc:	4b4e      	ldr	r3, [pc, #312]	@ (8002018 <HAL_RCC_ClockConfig+0x28c>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00f      	beq.n	8001f08 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001ee8:	e008      	b.n	8001efc <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8001eea:	f7fe fc2d 	bl	8000748 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e12b      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001efc:	4b46      	ldr	r3, [pc, #280]	@ (8002018 <HAL_RCC_ClockConfig+0x28c>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d0f0      	beq.n	8001eea <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001f08:	7dfb      	ldrb	r3, [r7, #23]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d107      	bne.n	8001f1e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001f0e:	4b41      	ldr	r3, [pc, #260]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001f10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f14:	4a3f      	ldr	r2, [pc, #252]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001f16:	f023 0304 	bic.w	r3, r3, #4
 8001f1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001f1e:	4b3d      	ldr	r3, [pc, #244]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d121      	bne.n	8001f6e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e112      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d107      	bne.n	8001f46 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f36:	4b37      	ldr	r3, [pc, #220]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d115      	bne.n	8001f6e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e106      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d107      	bne.n	8001f5e <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001f4e:	4b31      	ldr	r3, [pc, #196]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0304 	and.w	r3, r3, #4
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d109      	bne.n	8001f6e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e0fa      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f5e:	4b2d      	ldr	r3, [pc, #180]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d101      	bne.n	8001f6e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e0f2      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8001f6e:	4b29      	ldr	r3, [pc, #164]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	f023 0203 	bic.w	r2, r3, #3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	4926      	ldr	r1, [pc, #152]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8001f80:	f7fe fbe2 	bl	8000748 <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b03      	cmp	r3, #3
 8001f8c:	d112      	bne.n	8001fb4 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f8e:	e00a      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f90:	f7fe fbda 	bl	8000748 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e0d6      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	f003 030c 	and.w	r3, r3, #12
 8001fae:	2b0c      	cmp	r3, #12
 8001fb0:	d1ee      	bne.n	8001f90 <HAL_RCC_ClockConfig+0x204>
 8001fb2:	e044      	b.n	800203e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d112      	bne.n	8001fe2 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fbc:	e00a      	b.n	8001fd4 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fbe:	f7fe fbc3 	bl	8000748 <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e0bf      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8001fd6:	69db      	ldr	r3, [r3, #28]
 8001fd8:	f003 030c 	and.w	r3, r3, #12
 8001fdc:	2b08      	cmp	r3, #8
 8001fde:	d1ee      	bne.n	8001fbe <HAL_RCC_ClockConfig+0x232>
 8001fe0:	e02d      	b.n	800203e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d123      	bne.n	8002032 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001fea:	e00a      	b.n	8002002 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fec:	f7fe fbac 	bl	8000748 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e0a8      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002002:	4b04      	ldr	r3, [pc, #16]	@ (8002014 <HAL_RCC_ClockConfig+0x288>)
 8002004:	69db      	ldr	r3, [r3, #28]
 8002006:	f003 030c 	and.w	r3, r3, #12
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1ee      	bne.n	8001fec <HAL_RCC_ClockConfig+0x260>
 800200e:	e016      	b.n	800203e <HAL_RCC_ClockConfig+0x2b2>
 8002010:	40022000 	.word	0x40022000
 8002014:	46020c00 	.word	0x46020c00
 8002018:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800201c:	f7fe fb94 	bl	8000748 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800202a:	4293      	cmp	r3, r2
 800202c:	d901      	bls.n	8002032 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e090      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002032:	4b4a      	ldr	r3, [pc, #296]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	f003 030c 	and.w	r3, r3, #12
 800203a:	2b04      	cmp	r3, #4
 800203c:	d1ee      	bne.n	800201c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d010      	beq.n	800206c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	4b43      	ldr	r3, [pc, #268]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	f003 030f 	and.w	r3, r3, #15
 8002056:	429a      	cmp	r2, r3
 8002058:	d208      	bcs.n	800206c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800205a:	4b40      	ldr	r3, [pc, #256]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	f023 020f 	bic.w	r2, r3, #15
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	493d      	ldr	r1, [pc, #244]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 8002068:	4313      	orrs	r3, r2
 800206a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800206c:	4b3c      	ldr	r3, [pc, #240]	@ (8002160 <HAL_RCC_ClockConfig+0x3d4>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 030f 	and.w	r3, r3, #15
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	d210      	bcs.n	800209c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207a:	4b39      	ldr	r3, [pc, #228]	@ (8002160 <HAL_RCC_ClockConfig+0x3d4>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f023 020f 	bic.w	r2, r3, #15
 8002082:	4937      	ldr	r1, [pc, #220]	@ (8002160 <HAL_RCC_ClockConfig+0x3d4>)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	4313      	orrs	r3, r2
 8002088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800208a:	4b35      	ldr	r3, [pc, #212]	@ (8002160 <HAL_RCC_ClockConfig+0x3d4>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 030f 	and.w	r3, r3, #15
 8002092:	683a      	ldr	r2, [r7, #0]
 8002094:	429a      	cmp	r2, r3
 8002096:	d001      	beq.n	800209c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e05b      	b.n	8002154 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d010      	beq.n	80020ca <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68da      	ldr	r2, [r3, #12]
 80020ac:	4b2b      	ldr	r3, [pc, #172]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d208      	bcs.n	80020ca <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80020b8:	4b28      	ldr	r3, [pc, #160]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	4925      	ldr	r1, [pc, #148]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0308 	and.w	r3, r3, #8
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d012      	beq.n	80020fc <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	691a      	ldr	r2, [r3, #16]
 80020da:	4b20      	ldr	r3, [pc, #128]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 80020dc:	6a1b      	ldr	r3, [r3, #32]
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d209      	bcs.n	80020fc <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80020e8:	4b1c      	ldr	r3, [pc, #112]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 80020ea:	6a1b      	ldr	r3, [r3, #32]
 80020ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	011b      	lsls	r3, r3, #4
 80020f6:	4919      	ldr	r1, [pc, #100]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0310 	and.w	r3, r3, #16
 8002104:	2b00      	cmp	r3, #0
 8002106:	d010      	beq.n	800212a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	695a      	ldr	r2, [r3, #20]
 800210c:	4b13      	ldr	r3, [pc, #76]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 800210e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002110:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002114:	429a      	cmp	r2, r3
 8002116:	d208      	bcs.n	800212a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8002118:	4b10      	ldr	r3, [pc, #64]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 800211a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800211c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	695b      	ldr	r3, [r3, #20]
 8002124:	490d      	ldr	r1, [pc, #52]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 8002126:	4313      	orrs	r3, r2
 8002128:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800212a:	f000 f821 	bl	8002170 <HAL_RCC_GetSysClockFreq>
 800212e:	4602      	mov	r2, r0
 8002130:	4b0a      	ldr	r3, [pc, #40]	@ (800215c <HAL_RCC_ClockConfig+0x3d0>)
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	f003 030f 	and.w	r3, r3, #15
 8002138:	490a      	ldr	r1, [pc, #40]	@ (8002164 <HAL_RCC_ClockConfig+0x3d8>)
 800213a:	5ccb      	ldrb	r3, [r1, r3]
 800213c:	fa22 f303 	lsr.w	r3, r2, r3
 8002140:	4a09      	ldr	r2, [pc, #36]	@ (8002168 <HAL_RCC_ClockConfig+0x3dc>)
 8002142:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002144:	4b09      	ldr	r3, [pc, #36]	@ (800216c <HAL_RCC_ClockConfig+0x3e0>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4618      	mov	r0, r3
 800214a:	f7fe fa73 	bl	8000634 <HAL_InitTick>
 800214e:	4603      	mov	r3, r0
 8002150:	73fb      	strb	r3, [r7, #15]

  return status;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	46020c00 	.word	0x46020c00
 8002160:	40022000 	.word	0x40022000
 8002164:	08002524 	.word	0x08002524
 8002168:	20000000 	.word	0x20000000
 800216c:	20000004 	.word	0x20000004

08002170 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002170:	b480      	push	{r7}
 8002172:	b08b      	sub	sp, #44	@ 0x2c
 8002174:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8002176:	2300      	movs	r3, #0
 8002178:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800217a:	2300      	movs	r3, #0
 800217c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800217e:	4b78      	ldr	r3, [pc, #480]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	f003 030c 	and.w	r3, r3, #12
 8002186:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002188:	4b75      	ldr	r3, [pc, #468]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800218a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800218c:	f003 0303 	and.w	r3, r3, #3
 8002190:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d005      	beq.n	80021a4 <HAL_RCC_GetSysClockFreq+0x34>
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	2b0c      	cmp	r3, #12
 800219c:	d121      	bne.n	80021e2 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d11e      	bne.n	80021e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80021a4:	4b6e      	ldr	r3, [pc, #440]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d107      	bne.n	80021c0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80021b0:	4b6b      	ldr	r3, [pc, #428]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80021b6:	0b1b      	lsrs	r3, r3, #12
 80021b8:	f003 030f 	and.w	r3, r3, #15
 80021bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80021be:	e005      	b.n	80021cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80021c0:	4b67      	ldr	r3, [pc, #412]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	0f1b      	lsrs	r3, r3, #28
 80021c6:	f003 030f 	and.w	r3, r3, #15
 80021ca:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80021cc:	4a65      	ldr	r2, [pc, #404]	@ (8002364 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80021ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d110      	bne.n	80021fe <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80021dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021de:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80021e0:	e00d      	b.n	80021fe <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021e2:	4b5f      	ldr	r3, [pc, #380]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	f003 030c 	and.w	r3, r3, #12
 80021ea:	2b04      	cmp	r3, #4
 80021ec:	d102      	bne.n	80021f4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80021ee:	4b5e      	ldr	r3, [pc, #376]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80021f0:	623b      	str	r3, [r7, #32]
 80021f2:	e004      	b.n	80021fe <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	2b08      	cmp	r3, #8
 80021f8:	d101      	bne.n	80021fe <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80021fa:	4b5b      	ldr	r3, [pc, #364]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80021fc:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	2b0c      	cmp	r3, #12
 8002202:	f040 80a5 	bne.w	8002350 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002206:	4b56      	ldr	r3, [pc, #344]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002210:	4b53      	ldr	r3, [pc, #332]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002214:	0a1b      	lsrs	r3, r3, #8
 8002216:	f003 030f 	and.w	r3, r3, #15
 800221a:	3301      	adds	r3, #1
 800221c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800221e:	4b50      	ldr	r3, [pc, #320]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002222:	091b      	lsrs	r3, r3, #4
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800222a:	4b4d      	ldr	r3, [pc, #308]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800222c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800222e:	08db      	lsrs	r3, r3, #3
 8002230:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002234:	68ba      	ldr	r2, [r7, #8]
 8002236:	fb02 f303 	mul.w	r3, r2, r3
 800223a:	ee07 3a90 	vmov	s15, r3
 800223e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002242:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	2b02      	cmp	r3, #2
 800224a:	d003      	beq.n	8002254 <HAL_RCC_GetSysClockFreq+0xe4>
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	2b03      	cmp	r3, #3
 8002250:	d022      	beq.n	8002298 <HAL_RCC_GetSysClockFreq+0x128>
 8002252:	e043      	b.n	80022dc <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	ee07 3a90 	vmov	s15, r3
 800225a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800225e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800236c <HAL_RCC_GetSysClockFreq+0x1fc>
 8002262:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002266:	4b3e      	ldr	r3, [pc, #248]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800226a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800226e:	ee07 3a90 	vmov	s15, r3
 8002272:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002276:	ed97 6a01 	vldr	s12, [r7, #4]
 800227a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8002370 <HAL_RCC_GetSysClockFreq+0x200>
 800227e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002282:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002286:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800228a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800228e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002292:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002296:	e046      	b.n	8002326 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	ee07 3a90 	vmov	s15, r3
 800229e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022a2:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800236c <HAL_RCC_GetSysClockFreq+0x1fc>
 80022a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80022ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022b2:	ee07 3a90 	vmov	s15, r3
 80022b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80022ba:	ed97 6a01 	vldr	s12, [r7, #4]
 80022be:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8002370 <HAL_RCC_GetSysClockFreq+0x200>
 80022c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80022ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80022da:	e024      	b.n	8002326 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022de:	ee07 3a90 	vmov	s15, r3
 80022e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	ee07 3a90 	vmov	s15, r3
 80022ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80022f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022fc:	ee07 3a90 	vmov	s15, r3
 8002300:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002304:	ed97 6a01 	vldr	s12, [r7, #4]
 8002308:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8002370 <HAL_RCC_GetSysClockFreq+0x200>
 800230c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002310:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002314:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002318:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800231c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002320:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002324:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8002326:	4b0e      	ldr	r3, [pc, #56]	@ (8002360 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800232a:	0e1b      	lsrs	r3, r3, #24
 800232c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002330:	3301      	adds	r3, #1
 8002332:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	ee07 3a90 	vmov	s15, r3
 800233a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800233e:	edd7 6a07 	vldr	s13, [r7, #28]
 8002342:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002346:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800234a:	ee17 3a90 	vmov	r3, s15
 800234e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8002350:	6a3b      	ldr	r3, [r7, #32]
}
 8002352:	4618      	mov	r0, r3
 8002354:	372c      	adds	r7, #44	@ 0x2c
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	46020c00 	.word	0x46020c00
 8002364:	08002534 	.word	0x08002534
 8002368:	00f42400 	.word	0x00f42400
 800236c:	4b742400 	.word	0x4b742400
 8002370:	46000000 	.word	0x46000000

08002374 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002378:	f7ff fefa 	bl	8002170 <HAL_RCC_GetSysClockFreq>
 800237c:	4602      	mov	r2, r0
 800237e:	4b07      	ldr	r3, [pc, #28]	@ (800239c <HAL_RCC_GetHCLKFreq+0x28>)
 8002380:	6a1b      	ldr	r3, [r3, #32]
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	4906      	ldr	r1, [pc, #24]	@ (80023a0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002388:	5ccb      	ldrb	r3, [r1, r3]
 800238a:	fa22 f303 	lsr.w	r3, r2, r3
 800238e:	4a05      	ldr	r2, [pc, #20]	@ (80023a4 <HAL_RCC_GetHCLKFreq+0x30>)
 8002390:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8002392:	4b04      	ldr	r3, [pc, #16]	@ (80023a4 <HAL_RCC_GetHCLKFreq+0x30>)
 8002394:	681b      	ldr	r3, [r3, #0]
}
 8002396:	4618      	mov	r0, r3
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	46020c00 	.word	0x46020c00
 80023a0:	08002524 	.word	0x08002524
 80023a4:	20000000 	.word	0x20000000

080023a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023b0:	4b3e      	ldr	r3, [pc, #248]	@ (80024ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023b6:	f003 0304 	and.w	r3, r3, #4
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d003      	beq.n	80023c6 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80023be:	f7fe fdeb 	bl	8000f98 <HAL_PWREx_GetVoltageRange>
 80023c2:	6178      	str	r0, [r7, #20]
 80023c4:	e019      	b.n	80023fa <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80023c6:	4b39      	ldr	r3, [pc, #228]	@ (80024ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023cc:	4a37      	ldr	r2, [pc, #220]	@ (80024ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023ce:	f043 0304 	orr.w	r3, r3, #4
 80023d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80023d6:	4b35      	ldr	r3, [pc, #212]	@ (80024ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80023e4:	f7fe fdd8 	bl	8000f98 <HAL_PWREx_GetVoltageRange>
 80023e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80023ea:	4b30      	ldr	r3, [pc, #192]	@ (80024ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023f0:	4a2e      	ldr	r2, [pc, #184]	@ (80024ac <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80023f2:	f023 0304 	bic.w	r3, r3, #4
 80023f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002400:	d003      	beq.n	800240a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002408:	d109      	bne.n	800241e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002410:	d202      	bcs.n	8002418 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8002412:	2301      	movs	r3, #1
 8002414:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002416:	e033      	b.n	8002480 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8002418:	2300      	movs	r3, #0
 800241a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800241c:	e030      	b.n	8002480 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002424:	d208      	bcs.n	8002438 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800242c:	d102      	bne.n	8002434 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800242e:	2303      	movs	r3, #3
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	e025      	b.n	8002480 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e035      	b.n	80024a4 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800243e:	d90f      	bls.n	8002460 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d109      	bne.n	800245a <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800244c:	d902      	bls.n	8002454 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
 8002452:	e015      	b.n	8002480 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8002454:	2301      	movs	r3, #1
 8002456:	613b      	str	r3, [r7, #16]
 8002458:	e012      	b.n	8002480 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
 800245e:	e00f      	b.n	8002480 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002466:	d109      	bne.n	800247c <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800246e:	d102      	bne.n	8002476 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8002470:	2301      	movs	r3, #1
 8002472:	613b      	str	r3, [r7, #16]
 8002474:	e004      	b.n	8002480 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8002476:	2302      	movs	r3, #2
 8002478:	613b      	str	r3, [r7, #16]
 800247a:	e001      	b.n	8002480 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 800247c:	2301      	movs	r3, #1
 800247e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002480:	4b0b      	ldr	r3, [pc, #44]	@ (80024b0 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f023 020f 	bic.w	r2, r3, #15
 8002488:	4909      	ldr	r1, [pc, #36]	@ (80024b0 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	4313      	orrs	r3, r2
 800248e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002490:	4b07      	ldr	r3, [pc, #28]	@ (80024b0 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 030f 	and.w	r3, r3, #15
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	429a      	cmp	r2, r3
 800249c:	d001      	beq.n	80024a2 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e000      	b.n	80024a4 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	46020c00 	.word	0x46020c00
 80024b0:	40022000 	.word	0x40022000

080024b4 <memset>:
 80024b4:	4402      	add	r2, r0
 80024b6:	4603      	mov	r3, r0
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d100      	bne.n	80024be <memset+0xa>
 80024bc:	4770      	bx	lr
 80024be:	f803 1b01 	strb.w	r1, [r3], #1
 80024c2:	e7f9      	b.n	80024b8 <memset+0x4>

080024c4 <__libc_init_array>:
 80024c4:	b570      	push	{r4, r5, r6, lr}
 80024c6:	4d0d      	ldr	r5, [pc, #52]	@ (80024fc <__libc_init_array+0x38>)
 80024c8:	2600      	movs	r6, #0
 80024ca:	4c0d      	ldr	r4, [pc, #52]	@ (8002500 <__libc_init_array+0x3c>)
 80024cc:	1b64      	subs	r4, r4, r5
 80024ce:	10a4      	asrs	r4, r4, #2
 80024d0:	42a6      	cmp	r6, r4
 80024d2:	d109      	bne.n	80024e8 <__libc_init_array+0x24>
 80024d4:	4d0b      	ldr	r5, [pc, #44]	@ (8002504 <__libc_init_array+0x40>)
 80024d6:	2600      	movs	r6, #0
 80024d8:	4c0b      	ldr	r4, [pc, #44]	@ (8002508 <__libc_init_array+0x44>)
 80024da:	f000 f817 	bl	800250c <_init>
 80024de:	1b64      	subs	r4, r4, r5
 80024e0:	10a4      	asrs	r4, r4, #2
 80024e2:	42a6      	cmp	r6, r4
 80024e4:	d105      	bne.n	80024f2 <__libc_init_array+0x2e>
 80024e6:	bd70      	pop	{r4, r5, r6, pc}
 80024e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80024ec:	3601      	adds	r6, #1
 80024ee:	4798      	blx	r3
 80024f0:	e7ee      	b.n	80024d0 <__libc_init_array+0xc>
 80024f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80024f6:	3601      	adds	r6, #1
 80024f8:	4798      	blx	r3
 80024fa:	e7f2      	b.n	80024e2 <__libc_init_array+0x1e>
 80024fc:	080025f4 	.word	0x080025f4
 8002500:	080025f4 	.word	0x080025f4
 8002504:	080025f4 	.word	0x080025f4
 8002508:	080025f8 	.word	0x080025f8

0800250c <_init>:
 800250c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800250e:	bf00      	nop
 8002510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002512:	bc08      	pop	{r3}
 8002514:	469e      	mov	lr, r3
 8002516:	4770      	bx	lr

08002518 <_fini>:
 8002518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800251a:	bf00      	nop
 800251c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800251e:	bc08      	pop	{r3}
 8002520:	469e      	mov	lr, r3
 8002522:	4770      	bx	lr
