<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-training: include/regs/xmega_clk.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_clk.h File Reference</h1>
<p>Xmega Clock register definitions.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="memory-map_8h_source.html">chip/memory-map.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__clk_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga7cc69e204f1396f0a18ab441f1230403">XMEGA_CLK_CTRL</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System Clock Control.  <a href="group__xmega__clk__regs__group.html#ga7cc69e204f1396f0a18ab441f1230403"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga105dc2a33fdeddb672fc219c0234a8c1">XMEGA_CLK_PSCTRL</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System Clock Prescaler.  <a href="group__xmega__clk__regs__group.html#ga105dc2a33fdeddb672fc219c0234a8c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaf727c02001cc41352cf427dd817d67ea">XMEGA_CLK_LOCK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock System Lock.  <a href="group__xmega__clk__regs__group.html#gaf727c02001cc41352cf427dd817d67ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga9aff7310404e765501b6422e856ece6b">XMEGA_CLK_RTCCTRL</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC Control.  <a href="group__xmega__clk__regs__group.html#ga9aff7310404e765501b6422e856ece6b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in CTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2b97f755d52189bb01c5ffb927c2b6b2"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab59c8a6ef138e87607a4efac1fc035ca"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_SCLKSEL_START" ref="gab59c8a6ef138e87607a4efac1fc035ca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XMEGA_CLK_SCLKSEL_START</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4305593bcf1fd1e6543917aff0020406"></a><!-- doxytag: member="xmega_clk.h::XMEGA_CLK_SCLKSEL_SIZE" ref="ga4305593bcf1fd1e6543917aff0020406" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XMEGA_CLK_SCLKSEL_SIZE</b>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in PSCTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp170a70c4ec697312444ece6a688e59ba"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga4ebca1673b5c975dd189dd9d75c855cc">XMEGA_CLK_PSBCDIV_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler B/C Division Factor.  <a href="group__xmega__clk__regs__group.html#ga4ebca1673b5c975dd189dd9d75c855cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga71ec6f2b49be0f5b3acb36627d405985">XMEGA_CLK_PSBCDIV_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler B/C Division Factor.  <a href="group__xmega__clk__regs__group.html#ga71ec6f2b49be0f5b3acb36627d405985"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gad3b33eafa5a7f5d9852f809c7a646d89">XMEGA_CLK_PSADIV_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler A Division Factor.  <a href="group__xmega__clk__regs__group.html#gad3b33eafa5a7f5d9852f809c7a646d89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga00a481f4e24207d948b8272310a64425">XMEGA_CLK_PSADIV_SIZE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler A Division Factor.  <a href="group__xmega__clk__regs__group.html#ga00a481f4e24207d948b8272310a64425"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in LOCK</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp27ad31bbb88fed382e3557eb934320d7"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gae8e38fd4025b1d2fb90aae8d241519ff">XMEGA_CLK_LOCK_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock System Lock.  <a href="group__xmega__clk__regs__group.html#gae8e38fd4025b1d2fb90aae8d241519ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga062303868397c87fd8a8c4747ee3025c">XMEGA_CLK_RTCEN_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC Clock Source Enable.  <a href="group__xmega__clk__regs__group.html#ga062303868397c87fd8a8c4747ee3025c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gac477db3498977e458102cbf779addeba">XMEGA_CLK_RTCSRC_START</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC Clock Source.  <a href="group__xmega__clk__regs__group.html#gac477db3498977e458102cbf779addeba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga072a7f0fe4ff536dc6b9757d1b36325a">XMEGA_CLK_RTCSRC_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTC Clock Source.  <a href="group__xmega__clk__regs__group.html#ga072a7f0fe4ff536dc6b9757d1b36325a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Prescaler A Division Factor</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0cacfedb5ad5a5a91f9bc68acfffc7a0"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga057d36f7bfaa185daf83e68ca8a6b302">XMEGA_CLK_PSADIV_1</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No division.  <a href="group__xmega__clk__regs__group.html#ga057d36f7bfaa185daf83e68ca8a6b302"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga6a79cac5366755d3606a5f4e07aa2e0e">XMEGA_CLK_PSADIV_2</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="group__xmega__clk__regs__group.html#ga6a79cac5366755d3606a5f4e07aa2e0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga4b37bb27d54034f309f356dd7c0cee9d">XMEGA_CLK_PSADIV_4</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="group__xmega__clk__regs__group.html#ga4b37bb27d54034f309f356dd7c0cee9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gac63e817e05abbc31333c8c065fefcee8">XMEGA_CLK_PSADIV_8</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="group__xmega__clk__regs__group.html#gac63e817e05abbc31333c8c065fefcee8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga3b761f4920342f81fa533110e42302bf">XMEGA_CLK_PSADIV_16</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="group__xmega__clk__regs__group.html#ga3b761f4920342f81fa533110e42302bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaf746384bf899693ab15e1e670e9788d1">XMEGA_CLK_PSADIV_32</a>&nbsp;&nbsp;&nbsp;9</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="group__xmega__clk__regs__group.html#gaf746384bf899693ab15e1e670e9788d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaa81117e4e35b9ad952d32ee54c1f93d5">XMEGA_CLK_PSADIV_64</a>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="group__xmega__clk__regs__group.html#gaa81117e4e35b9ad952d32ee54c1f93d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga138154f89322affaffbf0a319bd3bb29">XMEGA_CLK_PSADIV_128</a>&nbsp;&nbsp;&nbsp;13</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="group__xmega__clk__regs__group.html#ga138154f89322affaffbf0a319bd3bb29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga9ebc98dde97d8433f5b26cd0e355c5f0">XMEGA_CLK_PSADIV_256</a>&nbsp;&nbsp;&nbsp;15</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="group__xmega__clk__regs__group.html#ga9ebc98dde97d8433f5b26cd0e355c5f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaae0f1c7177dc7b20c5b7e5897fcfd075">XMEGA_CLK_PSADIV_512</a>&nbsp;&nbsp;&nbsp;17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2.  <a href="group__xmega__clk__regs__group.html#gaae0f1c7177dc7b20c5b7e5897fcfd075"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Prescaler B/C Division Factor</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp694ea7b235edc64eb40e6020b24c3326"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gaa2ef94ca713fa63e863e6505fc8c124a">XMEGA_CLK_PSBCDIV_1_1</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No division / No division.  <a href="group__xmega__clk__regs__group.html#gaa2ef94ca713fa63e863e6505fc8c124a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gac6c758bc1d2f5f7b65a5606a446f6f5e">XMEGA_CLK_PSBCDIV_1_2</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No division / Divide by 2.  <a href="group__xmega__clk__regs__group.html#gac6c758bc1d2f5f7b65a5606a446f6f5e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga9f457a8b8ab637caf132eec6ba856276">XMEGA_CLK_PSBCDIV_4_1</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 4 / No division.  <a href="group__xmega__clk__regs__group.html#ga9f457a8b8ab637caf132eec6ba856276"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga503ca50497cbd82dd10aebbf31d77723">XMEGA_CLK_PSBCDIV_2_2</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divide by 2 / Divide by 2.  <a href="group__xmega__clk__regs__group.html#ga503ca50497cbd82dd10aebbf31d77723"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gabecaf3c0a97e71eae080e30b93d5df00">CLK_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; XMEGA_CLK_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__xmega__clk__regs__group.html#gabecaf3c0a97e71eae080e30b93d5df00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga30a910bf35c85e5d195bd41a5112292b">CLK_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; XMEGA_CLK_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__xmega__clk__regs__group.html#ga30a910bf35c85e5d195bd41a5112292b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gad307e0f9d23bd351a0356d188a5c9043">CLK_BFMASK</a>(name)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="group__xmega__clk__regs__group.html#gad307e0f9d23bd351a0356d188a5c9043"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gafe71470ce9e082b651172c490faf5021">CLK_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__xmega__clk__regs__group.html#gafe71470ce9e082b651172c490faf5021"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#gadb094b4cdd53a4853300f579a0a93c65">CLK_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__xmega__clk__regs__group.html#gadb094b4cdd53a4853300f579a0a93c65"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga0fce0dda1f2c05a638a7ac602cacd6ba">clk_read_reg</a>(reg)&nbsp;&nbsp;&nbsp;_clk_read_reg(reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of CLK register <em>reg</em>.  <a href="group__xmega__clk__regs__group.html#ga0fce0dda1f2c05a638a7ac602cacd6ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2d9a346bd574932417d377da7577859"></a><!-- doxytag: member="xmega_clk.h::_clk_read_reg" ref="gac2d9a346bd574932417d377da7577859" args="(reg)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_clk_read_reg</b>(reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)(CLK_BASE + XMEGA_CLK_##reg))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga45e90b5d16765ec9305e2005c480d972">clk_write_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;_clk_write_reg(reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to CLK register <em>reg</em>.  <a href="group__xmega__clk__regs__group.html#ga45e90b5d16765ec9305e2005c480d972"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0833a7d3389a10b36454f96c97af3260"></a><!-- doxytag: member="xmega_clk.h::_clk_write_reg" ref="ga0833a7d3389a10b36454f96c97af3260" args="(reg, value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_clk_write_reg</b>(reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)(CLK_BASE + XMEGA_CLK_##reg), (value))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__clk__regs__group.html#ga7a29944682e802310b233d2f8d25516a">clk_write_ccp_reg</a>(reg, value)&nbsp;&nbsp;&nbsp;_clk_write_ccp_reg(reg, value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to CCP-protected CLK register <em>reg</em>.  <a href="group__xmega__clk__regs__group.html#ga7a29944682e802310b233d2f8d25516a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6307ad0b2ccf773947b0cc485c2e2201"></a><!-- doxytag: member="xmega_clk.h::_clk_write_ccp_reg" ref="ga6307ad0b2ccf773947b0cc485c2e2201" args="(reg, value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>_clk_write_ccp_reg</b>(reg, value)&nbsp;&nbsp;&nbsp;mmio_ccp_write8((void *)(CLK_BASE + XMEGA_CLK_##reg), (value))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Xmega Clock register definitions. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__clk_8h_source.html">xmega_clk.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 15:18:22 2010 for display-training by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
