Reducing register pressure in SMT processors through L2-miss-driven early register release