###########################
# Written by PhyDB at 2024-12-13.19:54:19
###########################
VERSION 5.6 ;

DIVIDERCHAR "/" ;

BUSBITCHARS "[]" ;

DESIGN caesar ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 5400 16200 ) ( 363960 388800 ) ;


TRACKS X 5535 DO 664 STEP 540 LAYER m1 ;
TRACKS Y 16335 DO 690 STEP 540 LAYER m1 ;
TRACKS X 5625 DO 398 STEP 900 LAYER m2 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m2 ;
TRACKS X 5625 DO 398 STEP 900 LAYER m3 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m3 ;
TRACKS X 5625 DO 398 STEP 900 LAYER m4 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m4 ;
TRACKS X 5625 DO 398 STEP 900 LAYER m5 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m5 ;
TRACKS X 5625 DO 398 STEP 900 LAYER m6 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m6 ;


COMPONENTS 2166 ;
   - check__caps_acmp65_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 212760 361800 ) N ;
   - check__caps_acmp65_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199260 372600 ) FS ;
   - check__caps_acmp65_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194940 361800 ) N ;
   - check__caps_acmp65_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 361800 ) N ;
   - check__caps_acmp65_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 217620 361800 ) N ;
   - check__caps_acmp65_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 207900 361800 ) N ;
   - check__caps_acmp65_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 196020 372600 ) FS ;
   - check__caps_acmp65_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198720 361800 ) N ;
   - check__caps_acmp65_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 282960 333000 ) FS ;
   - check__caps_acmp65_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 256500 354600 ) FS ;
   - check__caps_acmp65_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218700 342000 ) N ;
   - check__caps_acmp65_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 235440 354600 ) FS ;
   - check__caps_acmp65_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 225180 333000 ) FS ;
   - check__caps_acmp65_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208980 354600 ) FS ;
   - check__caps_acmp65_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 227340 342000 ) N ;
   - check__caps_acmp65_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 213840 342000 ) N ;
   - check__caps_acmp65_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208440 342000 ) N ;
   - check__caps_acmp65_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 204120 354600 ) FS ;
   - check__caps_acmp65_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 213840 354600 ) FS ;
   - check__caps_acmp65_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218160 354600 ) FS ;
   - check__caps_acmp65_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218700 333000 ) FS ;
   - check__caps_acmp65_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 223020 342000 ) N ;
   - check__caps_acmp65_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 208440 307800 ) FS ;
   - check__caps_acmp65_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 201960 319500 ) N ;
   - check__caps_acmp65_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 217080 311400 ) FS ;
   - check__caps_acmp65_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 204660 311400 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 199800 297000 ) N ;
   - check__caps_acmp65_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 208980 297900 ) N ;
   - check__caps_acmp65_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 203580 289800 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 207360 289800 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 204120 275400 ) N ;
   - check__caps_acmp65_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 213300 276300 ) N ;
   - check__caps_acmp65_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 199260 277200 ) N ;
   - check__caps_acmp65_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 201420 225000 ) FS ;
   - check__caps_acmp65_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 197640 157500 ) FS ;
   - check__caps_acmp65_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 196560 169200 ) N ;
   - check__caps_acmp65_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 206820 161100 ) FS ;
   - check__caps_acmp65_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 203040 148500 ) N ;
   - check__caps_acmp65_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 202500 125100 ) N ;
   - check__caps_acmp65_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 211140 126000 ) N ;
   - check__caps_acmp65_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 198720 126900 ) N ;
   - check__caps_acmp65_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 223560 148500 ) N ;
   - check__caps_acmp65_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 228960 146700 ) N ;
   - check__caps_acmp65_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 228420 160200 ) FS ;
   - check__caps_acmp65_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 226260 148500 ) N ;
   - check__caps_acmp65_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 235980 148500 ) N ;
   - check__caps_acmp65_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 245700 125100 ) N ;
   - check__caps_acmp65_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 254880 138600 ) FS ;
   - check__caps_acmp65_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 242460 126900 ) N ;
   - check__caps_acmp65_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 253800 126900 ) N ;
   - check__caps_acmp65_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 250560 114300 ) FS ;
   - check__caps_acmp65_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 243540 117000 ) FS ;
   - check__caps_acmp65_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 258660 117900 ) FS ;
   - check__caps_acmp65_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 239760 117900 ) FS ;
   - check__caps_acmp65_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 265140 354600 ) FS ;
   - check__caps_acmp65_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 262440 342000 ) N ;
   - check__caps_acmp65_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 227880 319500 ) N ;
   - check__caps_acmp65_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 217080 297900 ) N ;
   - check__caps_acmp65_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 207900 267300 ) FS ;
   - check__caps_acmp65_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 198720 180900 ) FS ;
   - check__caps_acmp65_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 205740 147600 ) N ;
   - check__caps_acmp65_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 219780 169200 ) N ;
   - check__caps_acmp65_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 241380 147600 ) N ;
   - check__caps_acmp65_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 232740 126000 ) N ;
   - check__caps_acmp65_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 196020 320400 ) N ;
   - check__caps_acmp65_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 258660 354600 ) FS ;
   - check__caps_acmp65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 281340 320400 ) N ;
   - check__caps_acmp65_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 254340 330300 ) FS ;
   - check__caps_acmp65_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 221940 351900 ) FS ;
   - check__caps_acmp65_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 231120 351900 ) FS ;
   - check__caps_acmp65_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 235980 340200 ) N ;
   - check__caps_acmp65_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 264060 318600 ) N ;
   - check__caps_acmp65_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 233280 330300 ) FS ;
   - check__caps_acmp65_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 226800 351900 ) FS ;
   - check__caps_acmp65_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 231660 340200 ) N ;
   - check__caps_acmp65_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 206820 372600 ) FS ;
   - check__caps_acmp65_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 227340 361800 ) N ;
   - check__caps_acmp65_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 227880 372600 ) FS ;
   - check__caps_acmp65_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216000 372600 ) FS ;
   - check__caps_acmp65_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 372600 ) FS ;
   - check__caps_acmp65_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 211140 372600 ) FS ;
   - check__caps_acmp65_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 222480 361800 ) N ;
   - check__caps_acmp65_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 221400 372600 ) FS ;
   - check__caps_acmp65_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 210600 319500 ) N ;
   - check__caps_acmp65_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 221400 310500 ) FS ;
   - check__caps_acmp65_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 211140 288900 ) FS ;
   - check__caps_acmp65_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 203040 169200 ) N ;
   - check__caps_acmp65_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 223020 126000 ) N ;
   - check__caps_acmp65_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 228960 169200 ) N ;
   - check__caps_acmp65_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 253260 147600 ) N ;
   - check__caps_acmp65_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 257580 126000 ) N ;
   - check__caps_acmp65_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 266760 341100 ) N ;
   - check__caps_asrcNeg91_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 237600 298800 ) N ;
   - check__caps_asrcNeg91_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 190800 ) N ;
   - check__caps_asrcNeg91_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 255420 182700 ) FS ;
   - check__caps_asrcNeg91_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 225180 105300 ) N ;
   - check__caps_asrcNeg91_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 254340 105300 ) N ;
   - check__caps_asrcNeg91_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 292140 354600 ) FS ;
   - check__caps_asrcNeg91_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 239760 333900 ) FS ;
   - check__caps_asrcNeg91_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 234360 140400 ) FS ;
   - check__caps_asrcNeg91_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 206820 255600 ) N ;
   - check__caps_aand_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 315360 95400 ) FS ;
   - check__caps_aand_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 327780 126900 ) N ;
   - check__caps_aand_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 313740 161100 ) FS ;
   - check__caps_aand_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 312660 117900 ) FS ;
   - check__caps_aand_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 332100 139500 ) FS ;
   - check__caps_aand_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 313200 139500 ) FS ;
   - check__caps_aand_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 329940 139500 ) FS ;
   - check__caps_aand_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 334260 139500 ) FS ;
   - check__caps_aand_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 336960 139500 ) FS ;
   - check__caps_aand_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 321300 139500 ) FS ;
   - check__caps_aand_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319140 139500 ) FS ;
   - check__caps_aand_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 322920 126900 ) N ;
   - check__caps_aand_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316440 139500 ) FS ;
   - check__caps_aand_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 322920 181800 ) FS ;
   - check__caps_aand_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 339120 148500 ) N ;
   - check__caps_aand_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 329940 93600 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 324540 158400 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 326700 136800 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 333720 115200 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 330480 81900 ) N ;
   - check__caps_aand_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 334260 103500 ) N ;
   - check__caps_aand_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 323460 136800 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 332640 125100 ) N ;
   - check__caps_aand_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 322380 169200 ) N ;
   - check__caps_aand_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 319140 170100 ) N ;
   - check__caps_aand_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 318600 181800 ) FS ;
   - check__caps_aand_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 335340 181800 ) FS ;
   - check__caps_aand_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 261360 104400 ) N ;
   - check__caps_acmp91_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 325620 243900 ) FS ;
   - check__caps_acmp91_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 303480 297000 ) N ;
   - check__caps_acmp91_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 309960 275400 ) N ;
   - check__caps_acmp91_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319680 265500 ) FS ;
   - check__caps_acmp91_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 332100 243900 ) FS ;
   - check__caps_acmp91_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 325080 253800 ) N ;
   - check__caps_acmp91_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 305640 287100 ) FS ;
   - check__caps_acmp91_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 311040 265500 ) FS ;
   - check__caps_acmp91_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 287280 333000 ) FS ;
   - check__caps_acmp91_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 289980 354600 ) FS ;
   - check__caps_acmp91_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246780 354600 ) FS ;
   - check__caps_acmp91_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 262980 354600 ) FS ;
   - check__caps_acmp91_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 246780 341100 ) N ;
   - check__caps_acmp91_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243540 363600 ) N ;
   - check__caps_acmp91_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 251100 354600 ) FS ;
   - check__caps_acmp91_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244080 354600 ) FS ;
   - check__caps_acmp91_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 241380 354600 ) FS ;
   - check__caps_acmp91_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 240840 363600 ) N ;
   - check__caps_acmp91_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246780 363600 ) N ;
   - check__caps_acmp91_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 363600 ) N ;
   - check__caps_acmp91_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244080 342000 ) N ;
   - check__caps_acmp91_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 248940 354600 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 245160 307800 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 253260 310500 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 241380 311400 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 252180 298800 ) N ;
   - check__caps_acmp91_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 251100 275400 ) N ;
   - check__caps_acmp91_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 248400 288900 ) FS ;
   - check__caps_acmp91_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 259740 277200 ) N ;
   - check__caps_acmp91_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 215460 255600 ) N ;
   - check__caps_acmp91_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 212760 232200 ) N ;
   - check__caps_acmp91_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 211680 245700 ) FS ;
   - check__caps_acmp91_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 208440 234000 ) N ;
   - check__caps_acmp91_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 211140 225000 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 212220 168300 ) N ;
   - check__caps_acmp91_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 210600 180900 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 211680 161100 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 217080 161100 ) FS ;
   - check__caps_acmp91_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 216540 135900 ) FS ;
   - check__caps_acmp91_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 209520 138600 ) FS ;
   - check__caps_acmp91_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 218700 126900 ) N ;
   - check__caps_acmp91_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 222480 161100 ) FS ;
   - check__caps_acmp91_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 238140 157500 ) FS ;
   - check__caps_acmp91_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 249480 160200 ) FS ;
   - check__caps_acmp91_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 238680 148500 ) N ;
   - check__caps_acmp91_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 239220 139500 ) FS ;
   - check__caps_acmp91_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 236520 92700 ) FS ;
   - check__caps_acmp91_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 238140 104400 ) N ;
   - check__caps_acmp91_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 231120 96300 ) FS ;
   - check__caps_acmp91_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 255960 96300 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 243540 81900 ) N ;
   - check__caps_acmp91_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 246780 95400 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 251100 83700 ) N ;
   - check__caps_acmp91_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 240300 83700 ) N ;
   - check__caps_acmp91_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 273780 354600 ) FS ;
   - check__caps_acmp91_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 273240 342000 ) N ;
   - check__caps_acmp91_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 231660 310500 ) FS ;
   - check__caps_acmp91_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 237600 288900 ) FS ;
   - check__caps_acmp91_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 219240 245700 ) FS ;
   - check__caps_acmp91_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 203040 189900 ) N ;
   - check__caps_acmp91_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 214380 147600 ) N ;
   - check__caps_acmp91_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 238140 169200 ) N ;
   - check__caps_acmp91_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 244080 138600 ) FS ;
   - check__caps_acmp91_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 229500 117000 ) FS ;
   - check__caps_acmp91_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 254880 320400 ) N ;
   - check__caps_acmp91_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 289980 342000 ) N ;
   - check__caps_acmp91_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 307260 311400 ) FS ;
   - check__caps_acmp91_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331020 189000 ) N ;
   - check__caps_acmp91_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331020 232200 ) N ;
   - check__caps_acmp91_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 336420 222300 ) FS ;
   - check__caps_acmp91_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 327240 210600 ) N ;
   - check__caps_acmp91_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 342360 179100 ) FS ;
   - check__caps_acmp91_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 330480 200700 ) FS ;
   - check__caps_acmp91_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 328860 222300 ) FS ;
   - check__caps_acmp91_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331560 210600 ) N ;
   - check__caps_acmp91_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 301860 308700 ) FS ;
   - check__caps_acmp91_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 299160 351900 ) FS ;
   - check__caps_acmp91_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 306180 340200 ) N ;
   - check__caps_acmp91_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 295920 330300 ) FS ;
   - check__caps_acmp91_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 298620 297000 ) N ;
   - check__caps_acmp91_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 303480 318600 ) N ;
   - check__caps_acmp91_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 300240 340200 ) N ;
   - check__caps_acmp91_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 300780 330300 ) FS ;
   - check__caps_acmp91_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 238680 319500 ) N ;
   - check__caps_acmp91_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 242460 297900 ) N ;
   - check__caps_acmp91_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 201960 245700 ) FS ;
   - check__caps_acmp91_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 219780 180900 ) FS ;
   - check__caps_acmp91_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 224640 138600 ) FS ;
   - check__caps_acmp91_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 247320 169200 ) N ;
   - check__caps_acmp91_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 228960 104400 ) N ;
   - check__caps_acmp91_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 244620 104400 ) N ;
   - check__caps_acmp91_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 282960 341100 ) N ;
   - check__caps_ainv_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 262440 117000 ) FS ;
   - check__caps_ainv_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 264600 289800 ) FS ;
   - check__caps_ainv_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 270540 311400 ) FS ;
   - check__caps_ainv_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 271620 289800 ) FS ;
   - check__caps_ainv_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 268380 298800 ) N ;
   - check__caps_ainv_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 271620 298800 ) N ;
   - check__caps_ainv_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260820 289800 ) FS ;
   - check__caps_ainv_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 261900 298800 ) N ;
   - check__caps_ainv_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 265140 298800 ) N ;
   - check__caps_ainv_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 275940 298800 ) N ;
   - check__caps_ainv_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 284580 298800 ) N ;
   - check__caps_ainv_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 268380 289800 ) FS ;
   - check__caps_ainv_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 280260 298800 ) N ;
   - check__caps_ainv_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 273240 319500 ) N ;
   - check__caps_ainv_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 297540 311400 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 318600 200700 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 286200 287100 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 294840 243900 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 300780 210600 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 323460 189000 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 306180 210600 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 289440 265500 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 298620 232200 ) N ;
   - check__caps_ainv_aelem__c_ac1_acx0 _0_0cell_0_0g0n1na_01ax0 
      + SOURCE NETLIST 
      + PLACED ( 290520 311400 ) FS ;
   - check__caps_ainv_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 287820 312300 ) FS ;
   - check__caps_ainv_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 270540 320400 ) N ;
   - check__caps_ainv_ain _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258120 105300 ) N ;
   - check__caps_asrcNeg65_aset1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 320400 ) N ;
   - check__caps_asrcNeg65_aset5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 234900 190800 ) N ;
   - check__caps_asrcNeg65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 253800 354600 ) FS ;
   - check__caps_asrcNeg65_aset0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 211140 333900 ) FS ;
   - check__caps_asrcNeg65_aset6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 148500 ) N ;
   - check__caps_asrcNeg65_aset7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 267300 126900 ) N ;
   - check__caps_asrcNeg65_aset2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 221400 290700 ) FS ;
   - check__caps_asrcNeg65_aset3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 193320 170100 ) N ;
   - check__caps_asrcNeg65_aset4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 194400 126900 ) N ;
   - check__caps_acp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238140 363600 ) N ;
   - check__caps_acp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260820 363600 ) N ;
   - check__caps_acp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 239760 341100 ) N ;
   - check__caps_acp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 241920 375300 ) FS ;
   - check__caps_acp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 257040 363600 ) N ;
   - check__caps_acp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 235440 363600 ) N ;
   - check__caps_acp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232200 363600 ) N ;
   - check__caps_acp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 234900 375300 ) FS ;
   - check__caps_acp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 375300 ) FS ;
   - check__caps_acp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258660 375300 ) FS ;
   - check__caps_acp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 354600 ) FS ;
   - check__caps_acp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 253800 363600 ) N ;
   - check__caps_acp_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 302940 354600 ) FS ;
   - check__caps_acp_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 273240 363600 ) N ;
   - check__caps_acp_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 285120 354600 ) FS ;
   - check__caps_acp_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 227340 297900 ) N ;
   - check__caps_acp_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 226800 288900 ) FS ;
   - check__caps_acp_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 230040 245700 ) FS ;
   - check__caps_acp_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 225720 189900 ) N ;
   - check__caps_acp_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 212760 189900 ) N ;
   - check__caps_acp_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 238680 189900 ) N ;
   - check__caps_acp_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 243540 180900 ) FS ;
   - check__caps_acp_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 231660 180900 ) FS ;
   - check__caps_acp_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 268920 363600 ) N ;
   - check__caps_acp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 270540 351900 ) FS ;
   - check__caps_acp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 264060 361800 ) N ;
   - check__caps_acp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 278100 372600 ) FS ;
   - check__caps_acp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 281340 361800 ) N ;
   - check__caps_acp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 267300 351900 ) FS ;
   - check__caps_acp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 277020 361800 ) N ;
   - check__caps_acp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 267840 372600 ) FS ;
   - check__caps_acp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 286200 361800 ) N ;
   - check__caps_acp_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 287280 354600 ) FS ;
   - check__caps_acp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 278640 353700 ) FS ;
   - check__caps_acp_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308880 354600 ) FS ;
   - shift__split_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 247320 18000 ) N ;
   - shift__split_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 265680 39600 ) N ;
   - shift__split_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 258660 29700 ) FS ;
   - shift__split_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 255960 18000 ) N ;
   - shift__split_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 248400 39600 ) N ;
   - shift__split_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 251640 18000 ) N ;
   - shift__split_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 261360 39600 ) N ;
   - shift__split_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 259740 18000 ) N ;
   - shift__split_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246780 62100 ) N ;
   - shift__split_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 268920 96300 ) FS ;
   - shift__split_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 239760 74700 ) FS ;
   - shift__split_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 257040 74700 ) FS ;
   - shift__split_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 267840 83700 ) N ;
   - shift__split_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 62100 ) N ;
   - shift__split_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 252720 62100 ) N ;
   - shift__split_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 255420 62100 ) N ;
   - shift__split_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 259740 74700 ) FS ;
   - shift__split_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258660 83700 ) N ;
   - shift__split_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 245160 74700 ) FS ;
   - shift__split_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 254880 83700 ) N ;
   - shift__split_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 272700 83700 ) N ;
   - shift__split_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 290520 139500 ) FS ;
   - shift__split_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 279180 117900 ) FS ;
   - shift__split_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 253260 53100 ) FS ;
   - shift__split_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 248400 73800 ) FS ;
   - shift__split_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 192780 245700 ) FS ;
   - shift__split_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 180360 267300 ) FS ;
   - shift__split_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 187920 233100 ) N ;
   - shift__split_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 192240 211500 ) N ;
   - shift__split_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 182520 189900 ) N ;
   - shift__split_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 181980 202500 ) FS ;
   - shift__split_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 190620 202500 ) FS ;
   - shift__split_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 192780 189900 ) N ;
   - shift__split_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 235980 83700 ) N ;
   - shift__split_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 286200 105300 ) N ;
   - shift__split_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 247860 53100 ) FS ;
   - shift__split_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305100 96300 ) FS ;
   - shift__split_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 260820 60300 ) N ;
   - shift__split_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 274860 115200 ) FS ;
   - shift__split_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 266760 103500 ) N ;
   - shift__split_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 262440 81900 ) N ;
   - shift__split_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 260820 50400 ) FS ;
   - shift__split_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 262440 72000 ) FS ;
   - shift__split_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 271080 103500 ) N ;
   - shift__split_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 261900 93600 ) FS ;
   - shift__split_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 242460 53100 ) FS ;
   - shift__split_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 233820 74700 ) FS ;
   - shift__split_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 279180 104400 ) N ;
   - copy__P_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258660 320400 ) N ;
   - copy__P_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 267840 311400 ) FS ;
   - copy__P_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 255960 297900 ) N ;
   - copy__P_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 266220 333000 ) FS ;
   - copy__P_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 264060 311400 ) FS ;
   - copy__P_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 261360 320400 ) N ;
   - copy__P_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260280 333000 ) FS ;
   - copy__P_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 262980 333000 ) FS ;
   - copy__P_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 270000 333000 ) FS ;
   - copy__P_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 273780 333000 ) FS ;
   - copy__P_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260280 311400 ) FS ;
   - copy__P_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 267840 320400 ) N ;
   - copy__P_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 273240 311400 ) FS ;
   - copy__P_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 285120 311400 ) FS ;
   - copy__P_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 279720 246600 ) FS ;
   - copy__P_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 199800 267300 ) FS ;
   - copy__P_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 191700 267300 ) FS ;
   - copy__P_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 198180 233100 ) N ;
   - copy__P_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 220320 224100 ) FS ;
   - copy__P_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 199800 202500 ) FS ;
   - copy__P_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 213840 211500 ) N ;
   - copy__P_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 203040 211500 ) N ;
   - copy__P_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 208980 202500 ) FS ;
   - copy__P_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 284580 320400 ) N ;
   - copy__P_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 294300 232200 ) N ;
   - copy__P_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 288900 297000 ) N ;
   - copy__P_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 289980 287100 ) FS ;
   - copy__P_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 285660 253800 ) N ;
   - copy__P_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 295380 222300 ) FS ;
   - copy__P_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 289440 243900 ) FS ;
   - copy__P_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 293760 287100 ) FS ;
   - copy__P_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 288900 275400 ) N ;
   - copy__P_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 279180 126900 ) N ;
   - copy__P_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 278100 310500 ) FS ;
   - copy__P_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 278640 320400 ) N ;
   - copy__ctrl__shift_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 302400 19800 ) N ;
   - copy__ctrl__shift_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320220 41400 ) N ;
   - copy__ctrl__shift_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 313740 32400 ) FS ;
   - copy__ctrl__shift_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316440 19800 ) N ;
   - copy__ctrl__shift_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 320760 32400 ) FS ;
   - copy__ctrl__shift_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305100 19800 ) N ;
   - copy__ctrl__shift_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308340 19800 ) N ;
   - copy__ctrl__shift_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 19800 ) N ;
   - copy__ctrl__shift_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 321300 19800 ) N ;
   - copy__ctrl__shift_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 325620 19800 ) N ;
   - copy__ctrl__shift_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 300240 19800 ) N ;
   - copy__ctrl__shift_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 326160 32400 ) FS ;
   - copy__ctrl__shift_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 323460 41400 ) N ;
   - copy__ctrl__shift_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 53100 ) FS ;
   - copy__ctrl__shift_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 314280 53100 ) FS ;
   - copy__ctrl__shift_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 299160 40500 ) N ;
   - copy__ctrl__shift_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 301860 62100 ) N ;
   - copy__ctrl__shift_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 290520 18000 ) N ;
   - copy__ctrl__shift_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 308340 39600 ) N ;
   - copy__ctrl__shift_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 302400 29700 ) FS ;
   - copy__ctrl__shift_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 297000 18000 ) N ;
   - copy__ctrl__shift_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 287280 18000 ) N ;
   - copy__ctrl__shift_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 293760 18000 ) N ;
   - copy__ctrl__shift_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 307800 29700 ) FS ;
   - copy__ctrl__shift_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 297540 29700 ) FS ;
   - copy__ctrl__shift_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 309960 53100 ) FS ;
   - copy__ctrl__shift_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 312660 40500 ) N ;
   - copy__ctrl__shift_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 324540 53100 ) FS ;
   - shft_acomps_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 24840 255600 ) N ;
   - shft_acomps_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 30780 277200 ) N ;
   - shft_acomps_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 34020 254700 ) N ;
   - shft_acomps_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 268200 ) FS ;
   - shft_acomps_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 35100 277200 ) N ;
   - shft_acomps_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 21060 255600 ) N ;
   - shft_acomps_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18360 255600 ) N ;
   - shft_acomps_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18360 268200 ) FS ;
   - shft_acomps_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 14580 268200 ) FS ;
   - shft_acomps_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18360 277200 ) N ;
   - shft_acomps_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29160 255600 ) N ;
   - shft_acomps_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 26460 268200 ) FS ;
   - shft_acomps_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 20520 289800 ) FS ;
   - shft_acomps_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 24840 289800 ) FS ;
   - shft_acomps_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 12960 246600 ) FS ;
   - shft_acomps_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 34560 224100 ) FS ;
   - shft_acomps_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 27000 289800 ) FS ;
   - shft_acomps_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17820 308700 ) FS ;
   - shft_acomps_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 351900 ) FS ;
   - shft_acomps_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 29160 340200 ) N ;
   - shft_acomps_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 330300 ) FS ;
   - shft_acomps_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 297000 ) N ;
   - shft_acomps_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 318600 ) N ;
   - shft_acomps_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 351900 ) FS ;
   - shft_acomps_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 340200 ) N ;
   - shft_acomps_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 15120 225000 ) FS ;
   - shft_acomps_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 22140 276300 ) N ;
   - shft_acomps_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18360 289800 ) FS ;
   - shft_aadd__key_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 71820 340200 ) N ;
   - shft_aadd__key_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 71820 372600 ) FS ;
   - shft_aadd__key_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 71820 361800 ) N ;
   - shft_aadd__key_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 68040 351900 ) FS ;
   - shft_aadd__key_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 66420 340200 ) N ;
   - shft_aadd__key_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 73440 351900 ) FS ;
   - shft_aadd__key_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 76680 361800 ) N ;
   - shft_aadd__key_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 66960 361800 ) N ;
   - shft_aadd__key_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 85860 333000 ) FS ;
   - shft_aadd__key_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 74520 333000 ) FS ;
   - shft_aadd__key_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 90720 289800 ) FS ;
   - shft_aadd__key_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 96120 298800 ) N ;
   - shft_aadd__key_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 97200 289800 ) FS ;
   - shft_aadd__key_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 84240 298800 ) N ;
   - shft_aadd__key_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 98820 298800 ) N ;
   - shft_aadd__key_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 87480 289800 ) FS ;
   - shft_aadd__key_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 86400 298800 ) N ;
   - shft_aadd__key_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 82080 298800 ) N ;
   - shft_aadd__key_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 88560 298800 ) N ;
   - shft_aadd__key_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 90720 298800 ) N ;
   - shft_aadd__key_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 93960 289800 ) FS ;
   - shft_aadd__key_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 93420 298800 ) N ;
   - shft_aadd__key_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 97740 318600 ) N ;
   - shft_aadd__key_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 102060 332100 ) FS ;
   - shft_aadd__key_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 98280 311400 ) FS ;
   - shft_aadd__key_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 109620 333000 ) FS ;
   - shft_aadd__key_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 111780 318600 ) N ;
   - shft_aadd__key_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 120960 319500 ) N ;
   - shft_aadd__key_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 79380 298800 ) N ;
   - shft_aadd__key_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 106920 320400 ) N ;
   - shft_aadd__key_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 102060 297000 ) N ;
   - shft_aadd__key_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 110160 297900 ) N ;
   - shft_aadd__key_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 84240 289800 ) FS ;
   - shft_aadd__key_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 103140 289800 ) FS ;
   - shft_aadd__key_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 98820 253800 ) N ;
   - shft_aadd__key_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 96660 267300 ) FS ;
   - shft_aadd__key_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 88560 255600 ) N ;
   - shft_aadd__key_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 93960 255600 ) N ;
   - shft_aadd__key_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 83700 210600 ) N ;
   - shft_aadd__key_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 91800 211500 ) N ;
   - shft_aadd__key_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 81000 203400 ) FS ;
   - shft_aadd__key_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 100440 225000 ) FS ;
   - shft_aadd__key_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 98280 210600 ) N ;
   - shft_aadd__key_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 106380 211500 ) N ;
   - shft_aadd__key_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 93960 203400 ) FS ;
   - shft_aadd__key_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 113400 212400 ) N ;
   - shft_aadd__key_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 105300 199800 ) FS ;
   - shft_aadd__key_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 112320 202500 ) FS ;
   - shft_aadd__key_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 99360 190800 ) N ;
   - shft_aadd__key_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 118260 203400 ) FS ;
   - shft_aadd__key_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 112320 189000 ) N ;
   - shft_aadd__key_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 121500 189900 ) N ;
   - shft_aadd__key_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 103680 190800 ) N ;
   - shft_aadd__key_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 108000 190800 ) N ;
   - shft_aadd__key_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 94500 333000 ) FS ;
   - shft_aadd__key_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 89100 333000 ) FS ;
   - shft_aadd__key_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 111240 341100 ) N ;
   - shft_aadd__key_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 125280 332100 ) FS ;
   - shft_aadd__key_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 104220 310500 ) FS ;
   - shft_aadd__key_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 100980 276300 ) N ;
   - shft_aadd__key_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 95040 233100 ) N ;
   - shft_aadd__key_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 116640 224100 ) FS ;
   - shft_aadd__key_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 116640 211500 ) N ;
   - shft_aadd__key_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 121500 202500 ) FS ;
   - shft_aadd__key_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 97740 342000 ) N ;
   - shft_aadd__key_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 77220 333000 ) FS ;
   - shft_aadd__key_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 77220 342000 ) N ;
   - shft_aadd__key_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 82080 361800 ) N ;
   - shft_aadd__key_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 84240 318600 ) N ;
   - shft_aadd__key_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 82080 340200 ) N ;
   - shft_aadd__key_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 84240 351900 ) FS ;
   - shft_aadd__key_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 79380 372600 ) FS ;
   - shft_aadd__key_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 86940 361800 ) N ;
   - shft_aadd__key_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 82080 330300 ) FS ;
   - shft_aadd__key_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 78840 351900 ) FS ;
   - shft_aadd__key_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 102060 341100 ) N ;
   - shft_aadd__key_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 114480 332100 ) FS ;
   - shft_aadd__key_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 117720 297900 ) N ;
   - shft_aadd__key_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 84780 267300 ) FS ;
   - shft_aadd__key_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 90180 224100 ) FS ;
   - shft_aadd__key_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 105300 224100 ) FS ;
   - shft_aadd__key_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 96660 202500 ) FS ;
   - shft_aadd__key_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 130680 202500 ) FS ;
   - shft_aadd__key_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 89100 319500 ) N ;
   - shft_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 62100 211500 ) N ;
   - shft_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 59400 189900 ) N ;
   - shft_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 58860 169200 ) N ;
   - shft_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 55620 147600 ) N ;
   - shft_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 60480 117900 ) FS ;
   - shft_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 42120 96300 ) FS ;
   - shft_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 28080 96300 ) FS ;
   - shft_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 22680 82800 ) N ;
   - shft_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 60300 ) N ;
   - shft_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 146700 ) N ;
   - shft_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 10800 93600 ) FS ;
   - shft_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 72000 ) FS ;
   - shft_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15660 60300 ) N ;
   - shft_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 60300 ) N ;
   - shft_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 125100 ) N ;
   - shft_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 13500 72000 ) FS ;
   - shft_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 24300 139500 ) FS ;
   - shft_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 19440 161100 ) FS ;
   - shft_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 31320 139500 ) FS ;
   - shft_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 20520 148500 ) N ;
   - shft_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 34560 148500 ) N ;
   - shft_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 21060 139500 ) FS ;
   - shft_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 17820 139500 ) FS ;
   - shft_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18360 148500 ) N ;
   - shft_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 22680 148500 ) N ;
   - shft_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 25920 148500 ) N ;
   - shft_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 27540 139500 ) FS ;
   - shft_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 30240 148500 ) N ;
   - shft_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 78300 170100 ) N ;
   - shft_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 96660 180900 ) FS ;
   - shft_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83160 180900 ) FS ;
   - shft_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 68040 169200 ) N ;
   - shft_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 47520 138600 ) FS ;
   - shft_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 68040 117000 ) FS ;
   - shft_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 51840 95400 ) FS ;
   - shft_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 42660 82800 ) N ;
   - shft_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 30240 82800 ) N ;
   - shft_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 22140 203400 ) FS ;
   - shft_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 28080 181800 ) FS ;
   - shft_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 32940 203400 ) FS ;
   - shft_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 26460 62100 ) N ;
   - shft_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 139500 ) FS ;
   - shft_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 15120 161100 ) FS ;
   - shft_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 26460 74700 ) FS ;
   - shft_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 23760 212400 ) N ;
   - shft_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38340 83700 ) N ;
   - shft_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31860 212400 ) N ;
   - shft_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25380 190800 ) N ;
   - shft_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31860 190800 ) N ;
   - shft_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 18900 180900 ) FS ;
   - shft_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 63720 105300 ) N ;
   - shft_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 83160 170100 ) N ;
   - shft_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 15120 169200 ) N ;
   - shft_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 40500 83700 ) N ;
   - shft_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 26460 203400 ) FS ;
   - shft_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50760 83700 ) N ;
   - shft_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 29700 ) FS ;
   - shft_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21060 60300 ) N ;
   - shft_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 50400 ) FS ;
   - shft_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 13500 39600 ) N ;
   - shft_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 29700 ) FS ;
   - shft_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 29700 ) FS ;
   - shft_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 50400 ) FS ;
   - shft_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 39600 ) N ;
   - shft_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23220 222300 ) FS ;
   - shft_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 287100 ) FS ;
   - shft_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 253800 ) N ;
   - shft_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 232200 ) N ;
   - shft_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 27000 210600 ) N ;
   - shft_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19980 222300 ) FS ;
   - shft_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 275400 ) N ;
   - shft_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 253800 ) N ;
   - shft_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 56160 139500 ) FS ;
   - shft_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 110700 181800 ) FS ;
   - shft_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 28620 203400 ) FS ;
   - shft_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 14580 181800 ) FS ;
   - shft_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 222300 ) FS ;
   - shft_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 275400 ) N ;
   - shft_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 253800 ) N ;
   - shft_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 232200 ) N ;
   - shft_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 222300 ) FS ;
   - shft_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 232200 ) N ;
   - shft_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 265500 ) FS ;
   - shft_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 243900 ) FS ;
   - shft_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 27540 311400 ) FS ;
   - shft_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18900 320400 ) N ;
   - shft_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 30780 289800 ) FS ;
   - shft_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 34560 333000 ) FS ;
   - shft_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 22680 311400 ) FS ;
   - shft_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31860 311400 ) FS ;
   - shft_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 32400 320400 ) N ;
   - shft_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 35640 320400 ) N ;
   - shft_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29160 333000 ) FS ;
   - shft_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29160 320400 ) N ;
   - shft_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29700 298800 ) N ;
   - shft_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 26460 320400 ) N ;
   - shft_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 22140 268200 ) FS ;
   - shft_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 35640 342000 ) N ;
   - shft_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 21600 320400 ) N ;
   - shft_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 17820 225000 ) FS ;
   - shft_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 26460 224100 ) FS ;
   - shft_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 45360 276300 ) N ;
   - shft_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 66420 267300 ) FS ;
   - shft_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 64260 224100 ) FS ;
   - shft_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 69120 189900 ) N ;
   - shft_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 70200 180900 ) FS ;
   - shft_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 44280 180900 ) FS ;
   - shft_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 36180 189900 ) N ;
   - shft_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 32400 180900 ) FS ;
   - shft_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 21060 234000 ) N ;
   - shft_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 17820 298800 ) N ;
   - shft_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 15120 211500 ) N ;
   - shft_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 298800 ) N ;
   - shft_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 287100 ) FS ;
   - shft_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16740 340200 ) N ;
   - shft_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 330300 ) FS ;
   - shft_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12420 308700 ) FS ;
   - shft_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 275400 ) N ;
   - shft_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 297000 ) N ;
   - shft_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16740 330300 ) FS ;
   - shft_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 318600 ) N ;
   - shft_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 19440 211500 ) N ;
   - shft_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 17820 203400 ) FS ;
   - shft_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 22680 297900 ) N ;
   - shft_asums_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 85320 311400 ) FS ;
   - shft_asums_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 71820 333000 ) FS ;
   - shft_asums_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 73980 297900 ) N ;
   - shft_asums_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 64260 311400 ) FS ;
   - shft_asums_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 72900 320400 ) N ;
   - shft_asums_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 78840 311400 ) FS ;
   - shft_asums_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 73440 311400 ) FS ;
   - shft_asums_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 68580 311400 ) FS ;
   - shft_asums_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 69660 320400 ) N ;
   - shft_asums_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 80460 320400 ) N ;
   - shft_asums_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 91800 311400 ) FS ;
   - shft_asums_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 76680 320400 ) N ;
   - shft_asums_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 55620 342000 ) N ;
   - shft_asums_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55620 354600 ) FS ;
   - shft_asums_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44280 333000 ) FS ;
   - shft_asums_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 64800 297900 ) N ;
   - shft_asums_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 75060 288900 ) FS ;
   - shft_asums_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83160 276300 ) N ;
   - shft_asums_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 85320 245700 ) FS ;
   - shft_asums_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 70740 202500 ) FS ;
   - shft_asums_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 84780 202500 ) FS ;
   - shft_asums_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 89100 189900 ) N ;
   - shft_asums_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 78840 189900 ) N ;
   - shft_asums_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 58860 354600 ) FS ;
   - shft_asums_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 48060 351900 ) FS ;
   - shft_asums_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 63180 351900 ) FS ;
   - shft_asums_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 57780 361800 ) N ;
   - shft_asums_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 49140 361800 ) N ;
   - shft_asums_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 45360 340200 ) N ;
   - shft_asums_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 44820 361800 ) N ;
   - shft_asums_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 62100 361800 ) N ;
   - shft_asums_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 53460 361800 ) N ;
   - shft_asums_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 39420 333000 ) FS ;
   - shft_asums_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 55620 332100 ) FS ;
   - shft_asums_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 62100 342000 ) N ;
   - shft_acomp_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 361800 ) N ;
   - shft_acomp_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 372600 ) FS ;
   - shft_acomp_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25380 361800 ) N ;
   - shft_acomp_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 361800 ) N ;
   - shft_acomp_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 351900 ) FS ;
   - shft_acomp_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 361800 ) N ;
   - shft_acomp_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30780 361800 ) N ;
   - shft_acomp_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19980 361800 ) N ;
   - shft_acomp_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 32940 354600 ) FS ;
   - shft_acomp_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 41580 363600 ) N ;
   - shft_acomp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 61560 320400 ) N ;
   - shft_acomp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 52380 354600 ) FS ;
   - shft_acomp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 48060 319500 ) N ;
   - shft_acomp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 66420 333000 ) FS ;
   - shft_acomp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 50760 342000 ) N ;
   - shft_acomp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 64260 320400 ) N ;
   - shft_acomp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 66960 320400 ) N ;
   - shft_acomp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 69120 333000 ) FS ;
   - shft_acomp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 63180 333000 ) FS ;
   - shft_acomp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 52380 333000 ) FS ;
   - shft_acomp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54000 320400 ) N ;
   - shft_acomp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 48600 333000 ) FS ;
   - shft_acomp_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 35100 297000 ) N ;
   - shft_acomp_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 36180 310500 ) FS ;
   - shft_acomp_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 32400 298800 ) N ;
   - shft_acomp_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 42120 298800 ) N ;
   - shft_acomp_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 38880 286200 ) FS ;
   - shft_acomp_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 45360 297900 ) N ;
   - shft_acomp_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 35640 289800 ) FS ;
   - shft_acomp_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 46440 289800 ) FS ;
   - shft_acomp_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 61560 275400 ) N ;
   - shft_acomp_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 68580 288900 ) FS ;
   - shft_acomp_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 56160 277200 ) N ;
   - shft_acomp_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 78840 268200 ) FS ;
   - shft_acomp_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 75600 243000 ) FS ;
   - shft_acomp_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 80460 254700 ) N ;
   - shft_acomp_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 69660 246600 ) FS ;
   - shft_acomp_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 79380 234000 ) N ;
   - shft_acomp_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 75600 210600 ) N ;
   - shft_acomp_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 73440 224100 ) FS ;
   - shft_acomp_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 71820 212400 ) N ;
   - shft_acomp_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 67500 234000 ) N ;
   - shft_acomp_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 60480 232200 ) N ;
   - shft_acomp_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 60480 245700 ) FS ;
   - shft_acomp_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 57780 234000 ) N ;
   - shft_acomp_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 54540 246600 ) FS ;
   - shft_acomp_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 44820 243000 ) FS ;
   - shft_acomp_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 45900 254700 ) N ;
   - shft_acomp_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 39960 246600 ) FS ;
   - shft_acomp_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 41040 255600 ) N ;
   - shft_acomp_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 22680 243000 ) FS ;
   - shft_acomp_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 31860 245700 ) FS ;
   - shft_acomp_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 25380 234000 ) N ;
   - shft_acomp_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 17820 246600 ) FS ;
   - shft_acomp_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 40500 342000 ) N ;
   - shft_acomp_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 42660 354600 ) FS ;
   - shft_acomp_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 51840 297900 ) N ;
   - shft_acomp_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 49680 288900 ) FS ;
   - shft_acomp_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 71280 276300 ) N ;
   - shft_acomp_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 70200 233100 ) N ;
   - shft_acomp_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 79920 224100 ) FS ;
   - shft_acomp_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 49680 233100 ) N ;
   - shft_acomp_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 37800 233100 ) N ;
   - shft_acomp_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 28620 233100 ) N ;
   - shft_acomp_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 39420 320400 ) N ;
   - shft_acomp_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 35640 363600 ) N ;
   - shft_acomp_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 29160 354600 ) FS ;
   - shft_acomp_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 308700 ) FS ;
   - shft_acomp_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 351900 ) FS ;
   - shft_acomp_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 340200 ) N ;
   - shft_acomp_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 330300 ) FS ;
   - shft_acomp_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 287100 ) FS ;
   - shft_acomp_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 318600 ) N ;
   - shft_acomp_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 351900 ) FS ;
   - shft_acomp_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 340200 ) N ;
   - shft_acomp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 372600 ) FS ;
   - shft_acomp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 64260 372600 ) FS ;
   - shft_acomp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 49680 372600 ) FS ;
   - shft_acomp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34560 372600 ) FS ;
   - shft_acomp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 372600 ) FS ;
   - shft_acomp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31320 372600 ) FS ;
   - shft_acomp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 56700 372600 ) FS ;
   - shft_acomp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 38880 372600 ) FS ;
   - shft_acomp_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 43740 310500 ) FS ;
   - shft_acomp_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 54000 310500 ) FS ;
   - shft_acomp_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 59400 288900 ) FS ;
   - shft_acomp_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 69660 254700 ) N ;
   - shft_acomp_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83700 233100 ) N ;
   - shft_acomp_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 54000 254700 ) N ;
   - shft_acomp_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 47520 267300 ) FS ;
   - shft_acomp_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 30780 267300 ) FS ;
   - shft_acomp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 35640 353700 ) FS ;
   - shft_asrc1_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 57780 320400 ) N ;
   - shft_asrc1_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 64260 255600 ) N ;
   - shft_asrc1_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 59400 269100 ) FS ;
   - shft_asrc1_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 39960 277200 ) N ;
   - shft_asrc1_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 41580 269100 ) FS ;
   - shft_asrc1_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 43740 375300 ) FS ;
   - shft_asrc1_asetGND0 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 43740 320400 ) N ;
   - shft_asrc1_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 107460 234000 ) N ;
   - shft_asrc1_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 61020 298800 ) N ;
   - shft_asub_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 125100 ) N ;
   - shft_asub_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 136800 ) FS ;
   - shft_asub_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 125100 ) N ;
   - shft_asub_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18360 125100 ) N ;
   - shft_asub_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 125100 ) N ;
   - shft_asub_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22140 115200 ) FS ;
   - shft_asub_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 136800 ) FS ;
   - shft_asub_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 125100 ) N ;
   - shft_asub_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 190800 ) N ;
   - shft_asub_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11340 203400 ) FS ;
   - shft_asub_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 24840 161100 ) FS ;
   - shft_asub_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 21600 190800 ) N ;
   - shft_asub_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 22680 169200 ) N ;
   - shft_asub_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39420 170100 ) N ;
   - shft_asub_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25380 181800 ) FS ;
   - shft_asub_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 27540 161100 ) FS ;
   - shft_asub_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 30240 161100 ) FS ;
   - shft_asub_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 32940 161100 ) FS ;
   - shft_asub_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 35640 170100 ) N ;
   - shft_asub_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31860 170100 ) N ;
   - shft_asub_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 22140 161100 ) FS ;
   - shft_asub_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 28080 170100 ) N ;
   - shft_asub_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 43740 210600 ) N ;
   - shft_asub_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 36180 211500 ) N ;
   - shft_asub_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 57780 212400 ) N ;
   - shft_asub_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 52920 212400 ) N ;
   - shft_asub_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 50760 189000 ) N ;
   - shft_asub_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 52920 202500 ) FS ;
   - shft_asub_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 46440 190800 ) N ;
   - shft_asub_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 53460 181800 ) FS ;
   - shft_asub_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 51840 157500 ) FS ;
   - shft_asub_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 51840 169200 ) N ;
   - shft_asub_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 59400 161100 ) FS ;
   - shft_asub_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 48600 161100 ) FS ;
   - shft_asub_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 46980 146700 ) N ;
   - shft_asub_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 39420 147600 ) N ;
   - shft_asub_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 44280 139500 ) FS ;
   - shft_asub_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 41040 139500 ) FS ;
   - shft_asub_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 41580 114300 ) FS ;
   - shft_asub_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 42120 126000 ) N ;
   - shft_asub_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 58320 117900 ) FS ;
   - shft_asub_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 48060 117900 ) FS ;
   - shft_asub_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 42120 103500 ) N ;
   - shft_asub_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 53460 104400 ) N ;
   - shft_asub_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 37800 96300 ) FS ;
   - shft_asub_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 35640 105300 ) N ;
   - shft_asub_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 19980 92700 ) FS ;
   - shft_asub_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 26460 104400 ) N ;
   - shft_asub_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 15660 96300 ) FS ;
   - shft_asub_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 8640 96300 ) FS ;
   - shft_asub_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 14040 81900 ) N ;
   - shft_asub_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 8640 82800 ) N ;
   - shft_asub_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 20520 83700 ) N ;
   - shft_asub_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 20520 74700 ) FS ;
   - shft_asub_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 12960 212400 ) N ;
   - shft_asub_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 8640 212400 ) N ;
   - shft_asub_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 55080 224100 ) FS ;
   - shft_asub_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 60480 202500 ) FS ;
   - shft_asub_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 58320 180900 ) FS ;
   - shft_asub_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 62640 160200 ) FS ;
   - shft_asub_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 50220 126000 ) N ;
   - shft_asub_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 50220 117000 ) FS ;
   - shft_asub_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 25380 117000 ) FS ;
   - shft_asub_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 16740 104400 ) N ;
   - shft_asub_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 42660 225900 ) FS ;
   - shft_asub_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 13500 203400 ) FS ;
   - shft_asub_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 11880 181800 ) FS ;
   - shft_asub_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 146700 ) N ;
   - shft_asub_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 189000 ) N ;
   - shft_asub_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 168300 ) N ;
   - shft_asub_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 158400 ) FS ;
   - shft_asub_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 146700 ) N ;
   - shft_asub_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 158400 ) FS ;
   - shft_asub_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 179100 ) FS ;
   - shft_asub_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 168300 ) N ;
   - shft_asub_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 45900 224100 ) FS ;
   - shft_asub_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 42660 202500 ) FS ;
   - shft_asub_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 42660 169200 ) N ;
   - shft_asub_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 39420 160200 ) FS ;
   - shft_asub_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 31860 126000 ) N ;
   - shft_asub_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 33480 117000 ) FS ;
   - shft_asub_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 14040 117000 ) FS ;
   - shft_asub_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 8640 104400 ) N ;
   - shft_asub_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 14040 189900 ) N ;
   - shft_asrc2_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 37800 204300 ) FS ;
   - shft_asrc2_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 35640 162000 ) FS ;
   - shft_asrc2_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 28080 126900 ) N ;
   - shft_asrc2_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 11340 118800 ) FS ;
   - shft_asrc2_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 8640 118800 ) FS ;
   - shft_asrc2_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 8640 203400 ) FS ;
   - shft_asrc2_asetGND0 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 46440 234000 ) N ;
   - shft_asrc2_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 37260 140400 ) FS ;
   - shft_asrc2_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 41040 182700 ) FS ;
   - pre_aadderLeft_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 169020 29700 ) FS ;
   - pre_aadderLeft_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 175500 50400 ) FS ;
   - pre_aadderLeft_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 181980 29700 ) FS ;
   - pre_aadderLeft_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 173340 18000 ) N ;
   - pre_aadderLeft_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 171180 39600 ) N ;
   - pre_aadderLeft_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 172800 29700 ) FS ;
   - pre_aadderLeft_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 176580 39600 ) N ;
   - pre_aadderLeft_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 177120 29700 ) FS ;
   - pre_aadderLeft_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 186840 126900 ) N ;
   - pre_aadderLeft_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179820 139500 ) FS ;
   - pre_aadderLeft_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 183600 311400 ) FS ;
   - pre_aadderLeft_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192240 181800 ) FS ;
   - pre_aadderLeft_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 178740 297900 ) N ;
   - pre_aadderLeft_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 193860 311400 ) FS ;
   - pre_aadderLeft_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 187380 212400 ) N ;
   - pre_aadderLeft_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187380 298800 ) N ;
   - pre_aadderLeft_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 196020 311400 ) FS ;
   - pre_aadderLeft_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198720 311400 ) FS ;
   - pre_aadderLeft_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 191700 311400 ) FS ;
   - pre_aadderLeft_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189540 311400 ) FS ;
   - pre_aadderLeft_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179820 311400 ) FS ;
   - pre_aadderLeft_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 186840 311400 ) FS ;
   - pre_aadderLeft_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 169560 340200 ) N ;
   - pre_aadderLeft_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 180360 341100 ) N ;
   - pre_aadderLeft_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 164160 342000 ) N ;
   - pre_aadderLeft_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 190080 342000 ) N ;
   - pre_aadderLeft_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 167400 329400 ) FS ;
   - pre_aadderLeft_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 184140 332100 ) FS ;
   - pre_aadderLeft_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 151200 342000 ) N ;
   - pre_aadderLeft_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 177660 333000 ) FS ;
   - pre_aadderLeft_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 171720 307800 ) FS ;
   - pre_aadderLeft_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 177120 319500 ) N ;
   - pre_aadderLeft_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 161460 320400 ) N ;
   - pre_aadderLeft_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 167400 311400 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 139320 286200 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 146340 288900 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 136080 289800 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 132300 277200 ) N ;
   - pre_aadderLeft_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 137160 264600 ) FS ;
   - pre_aadderLeft_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 137700 276300 ) N ;
   - pre_aadderLeft_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 109620 268200 ) FS ;
   - pre_aadderLeft_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 144720 268200 ) FS ;
   - pre_aadderLeft_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 145800 243000 ) FS ;
   - pre_aadderLeft_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 150120 254700 ) N ;
   - pre_aadderLeft_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 122580 246600 ) FS ;
   - pre_aadderLeft_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 160920 255600 ) N ;
   - pre_aadderLeft_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 161460 243000 ) FS ;
   - pre_aadderLeft_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 165780 267300 ) FS ;
   - pre_aadderLeft_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 157140 234000 ) N ;
   - pre_aadderLeft_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 171720 268200 ) FS ;
   - pre_aadderLeft_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 172800 243000 ) FS ;
   - pre_aadderLeft_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 174420 267300 ) FS ;
   - pre_aadderLeft_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 165780 234000 ) N ;
   - pre_aadderLeft_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 198180 255600 ) N ;
   - pre_aadderLeft_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180900 96300 ) FS ;
   - pre_aadderLeft_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 182520 105300 ) N ;
   - pre_aadderLeft_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 173880 353700 ) FS ;
   - pre_aadderLeft_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 156060 332100 ) FS ;
   - pre_aadderLeft_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 166320 319500 ) N ;
   - pre_aadderLeft_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 152280 288900 ) FS ;
   - pre_aadderLeft_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147960 267300 ) FS ;
   - pre_aadderLeft_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137700 254700 ) N ;
   - pre_aadderLeft_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169020 254700 ) N ;
   - pre_aadderLeft_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 183600 254700 ) N ;
   - pre_aadderLeft_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 185220 363600 ) N ;
   - pre_aadderLeft_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 181440 126900 ) N ;
   - pre_aadderLeft_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 190080 126900 ) N ;
   - pre_aadderLeft_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 176040 60300 ) N ;
   - pre_aadderLeft_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 178740 103500 ) N ;
   - pre_aadderLeft_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 171180 81900 ) N ;
   - pre_aadderLeft_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 166320 72000 ) FS ;
   - pre_aadderLeft_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 182520 50400 ) FS ;
   - pre_aadderLeft_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 170100 60300 ) N ;
   - pre_aadderLeft_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 176040 93600 ) FS ;
   - pre_aadderLeft_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 166320 81900 ) N ;
   - pre_aadderLeft_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 186300 353700 ) FS ;
   - pre_aadderLeft_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 196560 341100 ) N ;
   - pre_aadderLeft_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 185220 319500 ) N ;
   - pre_aadderLeft_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147420 310500 ) FS ;
   - pre_aadderLeft_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 146880 276300 ) N ;
   - pre_aadderLeft_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 157140 267300 ) FS ;
   - pre_aadderLeft_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 170100 288900 ) FS ;
   - pre_aadderLeft_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 173880 276300 ) N ;
   - pre_aadderLeft_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 184140 117000 ) FS ;
   - pre_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 154440 341100 ) N ;
   - pre_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 143100 341100 ) N ;
   - pre_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 157680 311400 ) FS ;
   - pre_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 127440 289800 ) FS ;
   - pre_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 108000 254700 ) N ;
   - pre_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 113940 246600 ) FS ;
   - pre_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 133380 225000 ) FS ;
   - pre_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 159840 225000 ) FS ;
   - pre_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 96120 372600 ) FS ;
   - pre_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 129600 351900 ) FS ;
   - pre_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 124740 361800 ) N ;
   - pre_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 116100 372600 ) FS ;
   - pre_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 87480 372600 ) FS ;
   - pre_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 105840 372600 ) FS ;
   - pre_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 130680 361800 ) N ;
   - pre_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 126360 372600 ) FS ;
   - pre_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 106920 354600 ) FS ;
   - pre_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 126360 354600 ) FS ;
   - pre_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 114480 354600 ) FS ;
   - pre_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 111240 363600 ) N ;
   - pre_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 123120 354600 ) FS ;
   - pre_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 104760 363600 ) N ;
   - pre_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 101520 363600 ) N ;
   - pre_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 108000 363600 ) N ;
   - pre_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 115560 363600 ) N ;
   - pre_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 119880 363600 ) N ;
   - pre_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 110700 354600 ) FS ;
   - pre_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 119880 354600 ) FS ;
   - pre_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 116100 311400 ) FS ;
   - pre_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 122580 341100 ) N ;
   - pre_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 136620 332100 ) FS ;
   - pre_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 121500 310500 ) FS ;
   - pre_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 115020 288900 ) FS ;
   - pre_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 100440 245700 ) FS ;
   - pre_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 120960 233100 ) N ;
   - pre_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 129060 211500 ) N ;
   - pre_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 138240 211500 ) N ;
   - pre_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 164160 139500 ) FS ;
   - pre_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 151740 105300 ) N ;
   - pre_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 169020 104400 ) N ;
   - pre_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 95040 277200 ) N ;
   - pre_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164700 62100 ) N ;
   - pre_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 159840 83700 ) N ;
   - pre_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 116100 170100 ) N ;
   - pre_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171720 148500 ) N ;
   - pre_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 125820 212400 ) N ;
   - pre_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 166320 105300 ) N ;
   - pre_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 176040 126900 ) N ;
   - pre_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 157140 105300 ) N ;
   - pre_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 168480 138600 ) FS ;
   - pre_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 96120 246600 ) FS ;
   - pre_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 131760 342000 ) N ;
   - pre_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 175500 117000 ) FS ;
   - pre_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 127980 225000 ) FS ;
   - pre_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 181980 117900 ) FS ;
   - pre_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 114480 234000 ) N ;
   - pre_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 92880 340200 ) N ;
   - pre_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 91800 361800 ) N ;
   - pre_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 101520 351900 ) FS ;
   - pre_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 90180 351900 ) FS ;
   - pre_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 97740 330300 ) FS ;
   - pre_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 87480 340200 ) N ;
   - pre_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 96660 361800 ) N ;
   - pre_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 96120 351900 ) FS ;
   - pre_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 190620 81900 ) N ;
   - pre_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216000 93600 ) FS ;
   - pre_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 209520 103500 ) N ;
   - pre_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203580 93600 ) FS ;
   - pre_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 176040 81900 ) N ;
   - pre_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199260 93600 ) FS ;
   - pre_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 213840 103500 ) N ;
   - pre_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 207900 93600 ) FS ;
   - pre_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 106920 289800 ) FS ;
   - pre_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 119880 342000 ) N ;
   - pre_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 173880 104400 ) N ;
   - pre_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 170640 126900 ) N ;
   - pre_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194940 50400 ) FS ;
   - pre_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 210600 29700 ) FS ;
   - pre_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 200880 18000 ) N ;
   - pre_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194400 29700 ) FS ;
   - pre_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 60300 ) N ;
   - pre_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 195480 39600 ) N ;
   - pre_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204660 29700 ) FS ;
   - pre_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199260 29700 ) FS ;
   - pre_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 204120 117900 ) FS ;
   - pre_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 105300 ) N ;
   - pre_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 197640 117900 ) FS ;
   - pre_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 225180 117900 ) FS ;
   - pre_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 199800 105300 ) N ;
   - pre_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203040 105300 ) N ;
   - pre_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 117900 ) FS ;
   - pre_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220320 117900 ) FS ;
   - pre_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 215460 117900 ) FS ;
   - pre_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 211140 117900 ) FS ;
   - pre_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 201960 117900 ) FS ;
   - pre_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208440 117900 ) FS ;
   - pre_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218160 105300 ) N ;
   - pre_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238140 62100 ) N ;
   - pre_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 232740 62100 ) N ;
   - pre_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189540 96300 ) FS ;
   - pre_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 191160 104400 ) N ;
   - pre_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 189540 288900 ) FS ;
   - pre_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 160920 288900 ) FS ;
   - pre_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 179820 288900 ) FS ;
   - pre_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 156600 211500 ) N ;
   - pre_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 156600 202500 ) FS ;
   - pre_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147420 211500 ) N ;
   - pre_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 165240 211500 ) N ;
   - pre_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 173880 211500 ) N ;
   - pre_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 194940 117900 ) FS ;
   - pre_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 224100 96300 ) FS ;
   - pre_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 184140 96300 ) FS ;
   - pre_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220320 96300 ) FS ;
   - pre_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 221940 29700 ) FS ;
   - pre_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 231120 81900 ) N ;
   - pre_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 225720 60300 ) N ;
   - pre_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 223560 39600 ) N ;
   - pre_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216540 29700 ) FS ;
   - pre_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 218160 39600 ) N ;
   - pre_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 228420 72000 ) FS ;
   - pre_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 221940 50400 ) FS ;
   - pre_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 193320 96300 ) FS ;
   - pre_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 189000 139500 ) FS ;
   - pre_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 223020 82800 ) N ;
   - pre_asrc97_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 143640 382500 ) N ;
   - pre_asrc97_asetGND3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 129060 320400 ) N ;
   - pre_asrc97_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 113400 269100 ) FS ;
   - pre_asrc97_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 142560 247500 ) FS ;
   - pre_asrc97_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 169020 247500 ) FS ;
   - pre_asrc97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 192240 161100 ) FS ;
   - pre_asrc97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 170640 382500 ) N ;
   - pre_asrc97_asetGND4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 110700 290700 ) FS ;
   - pre_asrc97_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 133920 355500 ) FS ;
   - pre_acp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 186840 32400 ) FS ;
   - pre_acp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192780 74700 ) FS ;
   - pre_acp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 181980 61200 ) N ;
   - pre_acp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 186840 19800 ) N ;
   - pre_acp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 188460 62100 ) N ;
   - pre_acp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180360 19800 ) N ;
   - pre_acp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 182520 19800 ) N ;
   - pre_acp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 184680 19800 ) N ;
   - pre_acp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 190620 32400 ) FS ;
   - pre_acp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 190620 41400 ) N ;
   - pre_acp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 186300 41400 ) N ;
   - pre_acp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189540 53100 ) FS ;
   - pre_acp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 195480 83700 ) N ;
   - pre_acp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 209520 83700 ) N ;
   - pre_acp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171720 96300 ) FS ;
   - pre_acp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 180900 82800 ) N ;
   - pre_acp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 212220 96300 ) FS ;
   - pre_acp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 218160 81900 ) N ;
   - pre_acp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203580 72000 ) FS ;
   - pre_acp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 211680 60300 ) N ;
   - pre_acp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216540 72000 ) FS ;
   - pre_acp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 213300 81900 ) N ;
   - pre_acp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 222480 72000 ) FS ;
   - pre_acp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 210060 72000 ) FS ;
   - pre_acp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 215460 60300 ) N ;
   - pre_acp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 167400 126900 ) N ;
   - pre_acp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 201420 82800 ) N ;
   - pre_acp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198180 74700 ) FS ;
   - pre_aadderRight_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 176580 158400 ) FS ;
   - pre_aadderRight_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 170100 189000 ) N ;
   - pre_aadderRight_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 184680 179100 ) FS ;
   - pre_aadderRight_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 189540 168300 ) N ;
   - pre_aadderRight_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 174960 146700 ) N ;
   - pre_aadderRight_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 181980 158400 ) FS ;
   - pre_aadderRight_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 176580 189000 ) N ;
   - pre_aadderRight_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 185760 168300 ) N ;
   - pre_aadderRight_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 177660 139500 ) FS ;
   - pre_aadderRight_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187380 161100 ) FS ;
   - pre_aadderRight_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171720 375300 ) FS ;
   - pre_aadderRight_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 201420 311400 ) FS ;
   - pre_aadderRight_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 179820 362700 ) N ;
   - pre_aadderRight_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 197640 382500 ) N ;
   - pre_aadderRight_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 203040 333000 ) FS ;
   - pre_aadderRight_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 177660 375300 ) FS ;
   - pre_aadderRight_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 182520 375300 ) FS ;
   - pre_aadderRight_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 186300 375300 ) FS ;
   - pre_aadderRight_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 193320 375300 ) FS ;
   - pre_aadderRight_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 190080 375300 ) FS ;
   - pre_aadderRight_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 176040 363600 ) N ;
   - pre_aadderRight_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192240 363600 ) N ;
   - pre_aadderRight_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 157140 361800 ) N ;
   - pre_aadderRight_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 149580 362700 ) N ;
   - pre_aadderRight_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 155520 354600 ) FS ;
   - pre_aadderRight_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 144720 363600 ) N ;
   - pre_aadderRight_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 137700 351000 ) FS ;
   - pre_aadderRight_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 136620 362700 ) N ;
   - pre_aadderRight_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 145800 354600 ) FS ;
   - pre_aadderRight_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 150120 354600 ) FS ;
   - pre_aadderRight_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 148500 318600 ) N ;
   - pre_aadderRight_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 147960 332100 ) FS ;
   - pre_aadderRight_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 157140 320400 ) N ;
   - pre_aadderRight_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 144180 320400 ) N ;
   - pre_aadderRight_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 136080 297000 ) N ;
   - pre_aadderRight_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 147420 297900 ) N ;
   - pre_aadderRight_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 129600 298800 ) N ;
   - pre_aadderRight_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 124200 289800 ) FS ;
   - pre_aadderRight_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 117720 264600 ) FS ;
   - pre_aadderRight_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 123660 276300 ) N ;
   - pre_aadderRight_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 105300 268200 ) FS ;
   - pre_aadderRight_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 125280 268200 ) FS ;
   - pre_aadderRight_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 125820 243000 ) FS ;
   - pre_aadderRight_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 129060 254700 ) N ;
   - pre_aadderRight_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 110160 246600 ) FS ;
   - pre_aadderRight_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 132840 234000 ) N ;
   - pre_aadderRight_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 149580 221400 ) FS ;
   - pre_aadderRight_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 149040 233100 ) N ;
   - pre_aadderRight_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 144180 225000 ) FS ;
   - pre_aadderRight_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 161460 234000 ) N ;
   - pre_aadderRight_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 179280 221400 ) FS ;
   - pre_aadderRight_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 180360 233100 ) N ;
   - pre_aadderRight_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 171720 225000 ) FS ;
   - pre_aadderRight_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 192240 225000 ) FS ;
   - pre_aadderRight_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187920 105300 ) N ;
   - pre_aadderRight_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 190620 117900 ) FS ;
   - pre_aadderRight_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 165780 362700 ) N ;
   - pre_aadderRight_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 161460 353700 ) FS ;
   - pre_aadderRight_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 133920 319500 ) N ;
   - pre_aadderRight_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 158220 297900 ) N ;
   - pre_aadderRight_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 127980 267300 ) FS ;
   - pre_aadderRight_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 133380 245700 ) FS ;
   - pre_aadderRight_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 152820 245700 ) FS ;
   - pre_aadderRight_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 170100 233100 ) N ;
   - pre_aadderRight_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 150660 376200 ) FS ;
   - pre_aadderRight_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 182520 148500 ) N ;
   - pre_aadderRight_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 174960 139500 ) FS ;
   - pre_aadderRight_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 177660 200700 ) FS ;
   - pre_aadderRight_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 297000 ) N ;
   - pre_aadderRight_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 192780 275400 ) N ;
   - pre_aadderRight_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 188460 243900 ) FS ;
   - pre_aadderRight_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 173340 200700 ) FS ;
   - pre_aadderRight_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 182520 210600 ) N ;
   - pre_aadderRight_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199260 287100 ) FS ;
   - pre_aadderRight_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 188460 265500 ) FS ;
   - pre_aadderRight_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 158760 374400 ) FS ;
   - pre_aadderRight_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 136080 374400 ) FS ;
   - pre_aadderRight_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 134460 341100 ) N ;
   - pre_aadderRight_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 132300 310500 ) FS ;
   - pre_aadderRight_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 112320 276300 ) N ;
   - pre_aadderRight_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 118260 254700 ) N ;
   - pre_aadderRight_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 138240 233100 ) N ;
   - pre_aadderRight_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 179820 245700 ) FS ;
   - pre_aadderRight_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 181980 138600 ) FS ;
   - pre_asrc65_aset1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 198180 355500 ) FS ;
   - pre_asrc65_aset5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 166860 277200 ) N ;
   - pre_asrc65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 179280 148500 ) N ;
   - pre_asrc65_aset0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 189000 363600 ) N ;
   - pre_asrc65_aset6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 171180 298800 ) N ;
   - pre_asrc65_aset7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 186300 277200 ) N ;
   - pre_asrc65_aset2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 194940 333900 ) FS ;
   - pre_asrc65_aset3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 142560 312300 ) FS ;
   - pre_asrc65_aset4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 159300 277200 ) N ;
   - check__lower_asrcNeg123_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 255960 290700 ) FS ;
   - check__lower_asrcNeg123_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 301860 225900 ) FS ;
   - check__lower_asrcNeg123_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 295920 140400 ) FS ;
   - check__lower_asrcNeg123_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 140400 ) FS ;
   - check__lower_asrcNeg123_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 319140 162000 ) FS ;
   - check__lower_asrcNeg123_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 331020 298800 ) N ;
   - check__lower_asrcNeg123_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 279180 290700 ) FS ;
   - check__lower_asrcNeg123_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 263520 140400 ) FS ;
   - check__lower_asrcNeg123_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 284580 247500 ) FS ;
   - check__lower_aand_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 329940 147600 ) N ;
   - check__lower_aand_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 339120 161100 ) FS ;
   - check__lower_aand_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 327780 190800 ) N ;
   - check__lower_aand_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 329940 161100 ) FS ;
   - check__lower_aand_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 338580 170100 ) N ;
   - check__lower_aand_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 329940 181800 ) FS ;
   - check__lower_aand_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 341280 170100 ) N ;
   - check__lower_aand_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 343980 170100 ) N ;
   - check__lower_aand_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 346680 170100 ) N ;
   - check__lower_aand_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 335880 170100 ) N ;
   - check__lower_aand_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 333180 170100 ) N ;
   - check__lower_aand_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 335880 161100 ) FS ;
   - check__lower_aand_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 329940 170100 ) N ;
   - check__lower_aand_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 337500 189900 ) N ;
   - check__lower_aand_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 342360 161100 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 351540 158400 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 335880 210600 ) N ;
   - check__lower_aand_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 345600 200700 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 348840 179100 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 346680 158400 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 349920 168300 ) N ;
   - check__lower_aand_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 344520 210600 ) N ;
   - check__lower_aand_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 355860 189000 ) N ;
   - check__lower_aand_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 342900 189900 ) N ;
   - check__lower_aand_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 334800 190800 ) N ;
   - check__lower_aand_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 335880 203400 ) FS ;
   - check__lower_aand_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 350460 189900 ) N ;
   - check__lower_aand_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 324540 147600 ) N ;
   - check__lower_acmp97_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 346140 340200 ) N ;
   - check__lower_acmp97_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 337500 361800 ) N ;
   - check__lower_acmp97_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 346140 361800 ) N ;
   - check__lower_acmp97_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 340200 351900 ) FS ;
   - check__lower_acmp97_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 337500 340200 ) N ;
   - check__lower_acmp97_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 346140 351900 ) FS ;
   - check__lower_acmp97_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 341820 361800 ) N ;
   - check__lower_acmp97_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 334260 351900 ) FS ;
   - check__lower_acmp97_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 322920 277200 ) N ;
   - check__lower_acmp97_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308340 298800 ) N ;
   - check__lower_acmp97_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 299700 246600 ) FS ;
   - check__lower_acmp97_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315360 277200 ) N ;
   - check__lower_acmp97_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 291060 254700 ) N ;
   - check__lower_acmp97_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 311040 255600 ) N ;
   - check__lower_acmp97_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 307260 268200 ) FS ;
   - check__lower_acmp97_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 302940 246600 ) FS ;
   - check__lower_acmp97_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 301320 255600 ) N ;
   - check__lower_acmp97_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 255600 ) N ;
   - check__lower_acmp97_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 317520 255600 ) N ;
   - check__lower_acmp97_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 304020 268200 ) FS ;
   - check__lower_acmp97_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 297000 255600 ) N ;
   - check__lower_acmp97_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 300780 268200 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 231120 253800 ) N ;
   - check__lower_acmp97_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 232200 267300 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 241380 246600 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 223560 255600 ) N ;
   - check__lower_acmp97_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 247860 232200 ) N ;
   - check__lower_acmp97_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 247320 245700 ) FS ;
   - check__lower_acmp97_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 244620 234000 ) N ;
   - check__lower_acmp97_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 255420 234000 ) N ;
   - check__lower_acmp97_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 252180 210600 ) N ;
   - check__lower_acmp97_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 254880 224100 ) FS ;
   - check__lower_acmp97_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 246780 212400 ) N ;
   - check__lower_acmp97_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 261900 212400 ) N ;
   - check__lower_acmp97_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 272160 199800 ) FS ;
   - check__lower_acmp97_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 262980 202500 ) FS ;
   - check__lower_acmp97_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 275940 190800 ) N ;
   - check__lower_acmp97_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 262440 181800 ) FS ;
   - check__lower_acmp97_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 259200 157500 ) FS ;
   - check__lower_acmp97_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 265140 169200 ) N ;
   - check__lower_acmp97_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 261900 148500 ) N ;
   - check__lower_acmp97_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 270000 161100 ) FS ;
   - check__lower_acmp97_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 278100 146700 ) N ;
   - check__lower_acmp97_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 276480 160200 ) FS ;
   - check__lower_acmp97_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 274320 148500 ) N ;
   - check__lower_acmp97_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 306180 170100 ) N ;
   - check__lower_acmp97_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 298080 157500 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 299160 169200 ) N ;
   - check__lower_acmp97_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 308340 161100 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 300780 190800 ) N ;
   - check__lower_acmp97_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 306720 189000 ) N ;
   - check__lower_acmp97_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 306180 202500 ) FS ;
   - check__lower_acmp97_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 303480 190800 ) N ;
   - check__lower_acmp97_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 314280 203400 ) FS ;
   - check__lower_acmp97_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 323460 298800 ) N ;
   - check__lower_acmp97_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 320760 289800 ) FS ;
   - check__lower_acmp97_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 237600 267300 ) FS ;
   - check__lower_acmp97_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 243000 254700 ) N ;
   - check__lower_acmp97_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 258660 233100 ) N ;
   - check__lower_acmp97_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 267300 211500 ) N ;
   - check__lower_acmp97_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 256500 169200 ) N ;
   - check__lower_acmp97_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 271080 169200 ) N ;
   - check__lower_acmp97_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 289440 169200 ) N ;
   - check__lower_acmp97_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 314280 189900 ) N ;
   - check__lower_acmp97_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 231120 277200 ) N ;
   - check__lower_acmp97_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 308880 289800 ) FS ;
   - check__lower_acmp97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 324540 268200 ) FS ;
   - check__lower_acmp97_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343980 287100 ) FS ;
   - check__lower_acmp97_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 341820 330300 ) FS ;
   - check__lower_acmp97_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 348840 318600 ) N ;
   - check__lower_acmp97_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331560 308700 ) FS ;
   - check__lower_acmp97_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 346680 275400 ) N ;
   - check__lower_acmp97_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 340200 297000 ) N ;
   - check__lower_acmp97_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 346680 330300 ) FS ;
   - check__lower_acmp97_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 338040 308700 ) FS ;
   - check__lower_acmp97_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 329940 361800 ) N ;
   - check__lower_acmp97_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 328860 340200 ) N ;
   - check__lower_acmp97_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 322380 351900 ) FS ;
   - check__lower_acmp97_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 321840 361800 ) N ;
   - check__lower_acmp97_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 333720 361800 ) N ;
   - check__lower_acmp97_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 326160 361800 ) N ;
   - check__lower_acmp97_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 328320 351900 ) FS ;
   - check__lower_acmp97_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 316980 361800 ) N ;
   - check__lower_acmp97_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 246240 267300 ) FS ;
   - check__lower_acmp97_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 256500 245700 ) FS ;
   - check__lower_acmp97_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 234360 224100 ) FS ;
   - check__lower_acmp97_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 263520 224100 ) FS ;
   - check__lower_acmp97_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 268920 180900 ) FS ;
   - check__lower_acmp97_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 280260 169200 ) N ;
   - check__lower_acmp97_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 293220 180900 ) FS ;
   - check__lower_acmp97_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 295380 202500 ) FS ;
   - check__lower_acmp97_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 313740 288900 ) FS ;
   - check__lower_acmp123_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 349380 265500 ) FS ;
   - check__lower_acmp123_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 351000 308700 ) FS ;
   - check__lower_acmp123_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 346140 297000 ) N ;
   - check__lower_acmp123_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353700 287100 ) FS ;
   - check__lower_acmp123_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 354780 265500 ) FS ;
   - check__lower_acmp123_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 352620 275400 ) N ;
   - check__lower_acmp123_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 352080 297000 ) N ;
   - check__lower_acmp123_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 348840 287100 ) FS ;
   - check__lower_acmp123_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 331560 277200 ) N ;
   - check__lower_acmp123_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 335880 298800 ) N ;
   - check__lower_acmp123_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 302940 234000 ) N ;
   - check__lower_acmp123_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319140 277200 ) N ;
   - check__lower_acmp123_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 306180 246600 ) FS ;
   - check__lower_acmp123_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320220 234000 ) N ;
   - check__lower_acmp123_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 315360 268200 ) FS ;
   - check__lower_acmp123_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308880 234000 ) N ;
   - check__lower_acmp123_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 234000 ) N ;
   - check__lower_acmp123_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315900 234000 ) N ;
   - check__lower_acmp123_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320760 246600 ) FS ;
   - check__lower_acmp123_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315900 246600 ) FS ;
   - check__lower_acmp123_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 234000 ) N ;
   - check__lower_acmp123_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 246600 ) FS ;
   - check__lower_acmp123_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 277560 264600 ) FS ;
   - check__lower_acmp123_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 273240 276300 ) N ;
   - check__lower_acmp123_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 285660 268200 ) FS ;
   - check__lower_acmp123_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 273780 268200 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 272160 253800 ) N ;
   - check__lower_acmp123_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 262980 254700 ) N ;
   - check__lower_acmp123_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 268380 246600 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 274320 246600 ) FS ;
   - check__lower_acmp123_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 274860 221400 ) FS ;
   - check__lower_acmp123_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 278100 233100 ) N ;
   - check__lower_acmp123_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 289980 225000 ) FS ;
   - check__lower_acmp123_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 284580 225000 ) FS ;
   - check__lower_acmp123_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 281880 189000 ) N ;
   - check__lower_acmp123_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 281880 202500 ) FS ;
   - check__lower_acmp123_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 279180 190800 ) N ;
   - check__lower_acmp123_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 285660 148500 ) N ;
   - check__lower_acmp123_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 271080 125100 ) N ;
   - check__lower_acmp123_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 270000 138600 ) FS ;
   - check__lower_acmp123_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 271620 117900 ) FS ;
   - check__lower_acmp123_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 283500 126900 ) N ;
   - check__lower_acmp123_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 287280 114300 ) FS ;
   - check__lower_acmp123_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 287280 126000 ) N ;
   - check__lower_acmp123_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 284580 117900 ) FS ;
   - check__lower_acmp123_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 293760 117900 ) FS ;
   - check__lower_acmp123_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 298080 114300 ) FS ;
   - check__lower_acmp123_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 305100 126000 ) N ;
   - check__lower_acmp123_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 295920 117900 ) FS ;
   - check__lower_acmp123_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 301320 139500 ) FS ;
   - check__lower_acmp123_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 307800 146700 ) N ;
   - check__lower_acmp123_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 301320 147600 ) N ;
   - check__lower_acmp123_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 309960 139500 ) FS ;
   - check__lower_acmp123_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 298080 148500 ) N ;
   - check__lower_acmp123_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 327240 298800 ) N ;
   - check__lower_acmp123_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 325620 289800 ) FS ;
   - check__lower_acmp123_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 264060 267300 ) FS ;
   - check__lower_acmp123_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 254880 267300 ) FS ;
   - check__lower_acmp123_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 268380 233100 ) N ;
   - check__lower_acmp123_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 278640 211500 ) N ;
   - check__lower_acmp123_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 265140 147600 ) N ;
   - check__lower_acmp123_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 288900 147600 ) N ;
   - check__lower_acmp123_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286200 160200 ) FS ;
   - check__lower_acmp123_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 309960 169200 ) N ;
   - check__lower_acmp123_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 276480 290700 ) FS ;
   - check__lower_acmp123_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 338580 289800 ) FS ;
   - check__lower_acmp123_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 326700 277200 ) N ;
   - check__lower_acmp123_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 348840 210600 ) N ;
   - check__lower_acmp123_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353160 253800 ) N ;
   - check__lower_acmp123_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 346680 243900 ) FS ;
   - check__lower_acmp123_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 352620 222300 ) FS ;
   - check__lower_acmp123_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 351540 200700 ) FS ;
   - check__lower_acmp123_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353700 210600 ) N ;
   - check__lower_acmp123_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 354780 243900 ) FS ;
   - check__lower_acmp123_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353160 232200 ) N ;
   - check__lower_acmp123_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 341820 318600 ) N ;
   - check__lower_acmp123_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 324000 330300 ) FS ;
   - check__lower_acmp123_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 332640 330300 ) FS ;
   - check__lower_acmp123_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 328860 318600 ) N ;
   - check__lower_acmp123_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 344520 308700 ) FS ;
   - check__lower_acmp123_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 335340 318600 ) N ;
   - check__lower_acmp123_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 328320 330300 ) FS ;
   - check__lower_acmp123_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 336960 330300 ) FS ;
   - check__lower_acmp123_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 279720 276300 ) N ;
   - check__lower_acmp123_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 263520 276300 ) N ;
   - check__lower_acmp123_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 285120 233100 ) N ;
   - check__lower_acmp123_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 289980 211500 ) N ;
   - check__lower_acmp123_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 279180 138600 ) FS ;
   - check__lower_acmp123_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 294840 126000 ) N ;
   - check__lower_acmp123_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 312660 126000 ) N ;
   - check__lower_acmp123_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 315360 147600 ) N ;
   - check__lower_acmp123_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 331020 288900 ) FS ;
   - check__lower_ainv_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 308340 180900 ) FS ;
   - check__lower_ainv_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320760 212400 ) N ;
   - check__lower_ainv_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 334260 255600 ) N ;
   - check__lower_ainv_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 324000 203400 ) FS ;
   - check__lower_ainv_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 307260 225000 ) FS ;
   - check__lower_ainv_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 325080 234000 ) N ;
   - check__lower_ainv_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 317520 212400 ) N ;
   - check__lower_ainv_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 314280 212400 ) N ;
   - check__lower_ainv_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 311040 212400 ) N ;
   - check__lower_ainv_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 225000 ) FS ;
   - check__lower_ainv_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 317520 225000 ) FS ;
   - check__lower_ainv_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 324000 212400 ) N ;
   - check__lower_ainv_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 322920 225000 ) FS ;
   - check__lower_ainv_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 340200 276300 ) N ;
   - check__lower_ainv_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 337500 268200 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 340200 210600 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 328860 265500 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 339120 243900 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 345600 232200 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 340200 200700 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 344520 222300 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 342900 253800 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 338040 232200 ) N ;
   - check__lower_ainv_aelem__c_ac1_acx0 _0_0cell_0_0g0n1na_01ax0 
      + SOURCE NETLIST 
      + PLACED ( 341820 268200 ) FS ;
   - check__lower_ainv_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 333720 269100 ) FS ;
   - check__lower_ainv_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 335880 277200 ) N ;
   - check__lower_ainv_ain _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 304020 181800 ) FS ;
   - check__lower_asrcNeg97_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 255960 255600 ) N ;
   - check__lower_asrcNeg97_asetGND3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 247860 225900 ) FS ;
   - check__lower_asrcNeg97_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 287280 182700 ) FS ;
   - check__lower_asrcNeg97_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 297540 190800 ) N ;
   - check__lower_asrcNeg97_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 289980 204300 ) FS ;
   - check__lower_asrcNeg97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 311580 298800 ) N ;
   - check__lower_asrcNeg97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 246240 277200 ) N ;
   - check__lower_asrcNeg97_asetGND4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 280800 182700 ) FS ;
   - check__lower_asrcNeg97_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 240840 234000 ) N ;
   - check__lower_acp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 297540 268200 ) FS ;
   - check__lower_acp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 299160 320400 ) N ;
   - check__lower_acp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 293220 276300 ) N ;
   - check__lower_acp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 303480 289800 ) FS ;
   - check__lower_acp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 294300 298800 ) N ;
   - check__lower_acp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298620 277200 ) N ;
   - check__lower_acp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 301860 277200 ) N ;
   - check__lower_acp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 277200 ) N ;
   - check__lower_acp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 301320 289800 ) FS ;
   - check__lower_acp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 299160 289800 ) FS ;
   - check__lower_acp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 294300 268200 ) FS ;
   - check__lower_acp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 297000 289800 ) FS ;
   - check__lower_acp_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 312660 342000 ) N ;
   - check__lower_acp_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 333000 ) FS ;
   - check__lower_acp_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316980 333000 ) FS ;
   - check__lower_acp_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 235980 276300 ) N ;
   - check__lower_acp_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 220860 276300 ) N ;
   - check__lower_acp_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 231120 233100 ) N ;
   - check__lower_acp_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 235980 211500 ) N ;
   - check__lower_acp_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 248400 189900 ) N ;
   - check__lower_acp_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 257580 189900 ) N ;
   - check__lower_acp_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 266760 189900 ) N ;
   - check__lower_acp_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 288900 189900 ) N ;
   - check__lower_acp_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 321300 342000 ) N ;
   - check__lower_acp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 314820 297000 ) N ;
   - check__lower_acp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 309420 318600 ) N ;
   - check__lower_acp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 322380 318600 ) N ;
   - check__lower_acp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319140 308700 ) FS ;
   - check__lower_acp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319140 297000 ) N ;
   - check__lower_acp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 312660 308700 ) FS ;
   - check__lower_acp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 315900 318600 ) N ;
   - check__lower_acp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 325620 308700 ) FS ;
   - check__lower_acp_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 320220 333000 ) FS ;
   - check__lower_acp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 309420 332100 ) FS ;
   - check__lower_acp_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312660 354600 ) FS ;
   - sink__ctrl__lower_an _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 291060 62100 ) N ;
   - sink__ctrl__lower_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 275940 62100 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 282960 41400 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298620 62100 ) N ;
   - copy__ctrl__shift__splits_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 281880 53100 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 292680 41400 ) N ;
   - copy__ctrl__shift__splits_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 293760 53100 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 283500 32400 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 291060 32400 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 294300 32400 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 289440 41400 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 286200 41400 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 279720 41400 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 288900 53100 ) FS ;
   - copy__ctrl__shift__splits_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 299160 53100 ) FS ;
   - copy__ctrl__shift__splits_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 281340 83700 ) N ;
   - copy__ctrl__shift__splits_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298080 83700 ) N ;
   - copy__ctrl__shift__splits_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 278640 61200 ) N ;
   - copy__ctrl__shift__splits_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 275400 105300 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 310500 72000 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 305640 60300 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 313200 60300 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 318600 72000 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 305100 81900 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 314820 72000 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 309420 60300 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 316440 60300 ) N ;
   - copy__ctrl__shift__splits_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 311580 96300 ) FS ;
   - copy__ctrl__shift__splits_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 296460 73800 ) FS ;
   - copy__ctrl__shift__splits_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 295920 41400 ) N ;
   - merge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 165240 203400 ) FS ;
   - merge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 148500 203400 ) FS ;
   - merge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 139860 203400 ) FS ;
   - merge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 138780 181800 ) FS ;
   - merge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 149580 169200 ) N ;
   - merge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 162000 181800 ) FS ;
   - merge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 173340 181800 ) FS ;
   - merge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 177660 169200 ) N ;
   - merge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 336960 29700 ) FS ;
   - merge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 317520 50400 ) FS ;
   - merge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331560 50400 ) FS ;
   - merge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 338040 39600 ) N ;
   - merge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343440 29700 ) FS ;
   - merge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331020 29700 ) FS ;
   - merge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 328860 39600 ) N ;
   - merge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 333180 39600 ) N ;
   - merge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 194940 148500 ) N ;
   - merge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 229500 62100 ) N ;
   - merge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 187380 147600 ) N ;
   - merge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 196560 139500 ) FS ;
   - merge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 221400 105300 ) N ;
   - merge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 197640 148500 ) N ;
   - merge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 200340 148500 ) N ;
   - merge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 193860 139500 ) FS ;
   - merge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 199800 139500 ) FS ;
   - merge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203040 139500 ) FS ;
   - merge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192240 148500 ) N ;
   - merge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 139500 ) FS ;
   - merge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 126360 181800 ) FS ;
   - merge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 158760 189900 ) N ;
   - merge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147420 189900 ) N ;
   - merge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 130140 189900 ) N ;
   - merge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 139320 169200 ) N ;
   - merge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 150120 160200 ) FS ;
   - merge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 150120 180900 ) FS ;
   - merge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 160380 169200 ) N ;
   - merge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169020 169200 ) N ;
   - merge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 241920 19800 ) N ;
   - merge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 247860 32400 ) FS ;
   - merge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 256500 40500 ) N ;
   - merge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 228960 41400 ) N ;
   - merge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 239220 53100 ) FS ;
   - merge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 236520 41400 ) N ;
   - merge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 233280 41400 ) N ;
   - merge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 19800 ) N ;
   - merge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 172260 161100 ) FS ;
   - merge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 257040 53100 ) FS ;
   - merge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 227880 32400 ) FS ;
   - merge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 254340 32400 ) FS ;
   - merge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 234900 31500 ) FS ;
   - merge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 146880 161100 ) FS ;
   - merge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 141480 190800 ) N ;
   - merge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 241380 40500 ) N ;
   - merge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 157680 170100 ) N ;
   - merge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243540 32400 ) FS ;
   - merge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 147420 170100 ) N ;
   - merge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353160 18000 ) N ;
   - merge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 349920 29700 ) FS ;
   - merge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 335340 18000 ) N ;
   - merge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 344520 18000 ) N ;
   - merge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 356400 18000 ) N ;
   - merge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 348840 18000 ) N ;
   - merge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 329940 18000 ) N ;
   - merge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 340200 18000 ) N ;
   - merge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 267300 18000 ) N ;
   - merge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 286740 29700 ) FS ;
   - merge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 280800 18000 ) N ;
   - merge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 274320 18000 ) N ;
   - merge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 263520 18000 ) N ;
   - merge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 271080 18000 ) N ;
   - merge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 284040 18000 ) N ;
   - merge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 277560 18000 ) N ;
   - merge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136620 170100 ) N ;
   - merge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 132840 181800 ) FS ;
   - merge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 251640 40500 ) N ;
   - merge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 233820 53100 ) FS ;
   - ctrl__lower__copy_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 331560 117900 ) FS ;
   - ctrl__lower__copy_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 352620 139500 ) FS ;
   - ctrl__lower__copy_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 325080 117900 ) FS ;
   - ctrl__lower__copy_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 355320 117900 ) FS ;
   - ctrl__lower__copy_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 349920 126900 ) N ;
   - ctrl__lower__copy_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 336960 117900 ) FS ;
   - ctrl__lower__copy_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 353160 117900 ) FS ;
   - ctrl__lower__copy_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 357480 117900 ) FS ;
   - ctrl__lower__copy_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 351000 117900 ) FS ;
   - ctrl__lower__copy_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 348840 117900 ) FS ;
   - ctrl__lower__copy_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 329400 117900 ) FS ;
   - ctrl__lower__copy_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 346140 117900 ) FS ;
   - ctrl__lower__copy_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 343440 148500 ) N ;
   - ctrl__lower__copy_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 342900 139500 ) FS ;
   - ctrl__lower__copy_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 338580 126900 ) N ;
   - ctrl__lower__copy_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 316980 117000 ) FS ;
   - ctrl__lower__copy_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 339660 139500 ) FS ;
   - ctrl__lower__copy_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 334260 93600 ) FS ;
   - ctrl__lower__copy_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 355320 136800 ) FS ;
   - ctrl__lower__copy_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 339120 115200 ) FS ;
   - ctrl__lower__copy_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 344520 103500 ) N ;
   - ctrl__lower__copy_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 334260 81900 ) N ;
   - ctrl__lower__copy_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 338580 93600 ) FS ;
   - ctrl__lower__copy_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343440 125100 ) N ;
   - ctrl__lower__copy_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 342360 115200 ) FS ;
   - ctrl__lower__copy_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 309960 117900 ) FS ;
   - ctrl__lower__copy_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 345600 138600 ) FS ;
   - ctrl__lower__copy_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 349380 148500 ) N ;
   - cp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 263520 32400 ) FS ;
   - cp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 277020 53100 ) FS ;
   - cp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 265680 53100 ) FS ;
   - cp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 276480 32400 ) FS ;
   - cp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 272160 53100 ) FS ;
   - cp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 266760 32400 ) FS ;
   - cp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 270000 32400 ) FS ;
   - cp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 273240 32400 ) FS ;
   - cp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 280260 32400 ) FS ;
   - cp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 276480 41400 ) N ;
   - cp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 270000 41400 ) N ;
   - cp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 273240 41400 ) N ;
   - cp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 241380 62100 ) N ;
   - cp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 219240 62100 ) N ;
   - cp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 204120 62100 ) N ;
   - cp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 266760 73800 ) FS ;
   - cp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 207900 62100 ) N ;
   - cp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 201420 50400 ) FS ;
   - cp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 221940 60300 ) N ;
   - cp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 212760 50400 ) FS ;
   - cp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 207360 39600 ) N ;
   - cp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198720 60300 ) N ;
   - cp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 201420 39600 ) N ;
   - cp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 217620 50400 ) FS ;
   - cp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 207360 50400 ) FS ;
   - cp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 172800 74700 ) FS ;
   - cp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 226260 52200 ) FS ;
   - cp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258120 62100 ) N ;
   - case__split_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 282960 96300 ) FS ;
   - case__split_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 307800 117900 ) FS ;
   - case__split_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 286740 96300 ) FS ;
   - case__split_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 291060 105300 ) N ;
   - case__split_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 307800 105300 ) N ;
   - case__split_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 295920 96300 ) FS ;
   - case__split_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298620 96300 ) FS ;
   - case__split_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 301860 96300 ) FS ;
   - case__split_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 293760 105300 ) N ;
   - case__split_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 297540 105300 ) N ;
   - case__split_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 279180 96300 ) FS ;
   - case__split_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 301860 105300 ) N ;
   - case__split_actrl__latch_anx _0_0std_0_0cells_0_0NOR2X2 
      + SOURCE NETLIST 
      + PLACED ( 287280 61200 ) N ;
   - case__split_actrl__latch_al _0_0std_0_0cells_0_0LATCHINV 
      + SOURCE NETLIST 
      + PLACED ( 287280 73800 ) FS ;
   - case__split_adata__latch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 285120 82800 ) N ;
   - case__split_aelem__c_aandR2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 264060 61200 ) N ;
   - case__split_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 314820 82800 ) N ;
   - case__split_aelem__c_aa3 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 304560 74700 ) FS ;
   - case__split_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 294840 62100 ) N ;
   - case__split_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 281880 72000 ) FS ;
   - case__split_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 304560 115200 ) FS ;
   - case__split_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 315360 103500 ) N ;
   - case__split_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 273780 93600 ) FS ;
   - case__split_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 276480 72000 ) FS ;
   - case__split_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 276480 81900 ) N ;
   - case__split_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 324540 103500 ) N ;
   - case__split_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 292140 93600 ) FS ;
   - case__split_aelem__c_actrl__inv _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 268380 62100 ) N ;
   - case__split_aelem__c_aandR1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 271080 61200 ) N ;
   - case__split_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 308340 82800 ) N ;
   - case__split_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 308340 97200 ) FS ;
   - case__split_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 294840 83700 ) N ;
   - case__split_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 300780 82800 ) N ;
   - post_aadderLeft_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 156600 29700 ) FS ;
   - post_aadderLeft_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 138780 60300 ) N ;
   - post_aadderLeft_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 136620 50400 ) FS ;
   - post_aadderLeft_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 151740 39600 ) N ;
   - post_aadderLeft_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 165240 29700 ) FS ;
   - post_aadderLeft_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 156060 39600 ) N ;
   - post_aadderLeft_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 145260 60300 ) N ;
   - post_aadderLeft_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 141480 50400 ) FS ;
   - post_aadderLeft_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 130140 41400 ) N ;
   - post_aadderLeft_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 112320 41400 ) N ;
   - post_aadderLeft_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 43200 41400 ) N ;
   - post_aadderLeft_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 66960 32400 ) FS ;
   - post_aadderLeft_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 65880 40500 ) N ;
   - post_aadderLeft_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 40500 32400 ) FS ;
   - post_aadderLeft_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 63180 32400 ) FS ;
   - post_aadderLeft_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 43200 32400 ) FS ;
   - post_aadderLeft_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37800 32400 ) FS ;
   - post_aadderLeft_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 35100 32400 ) FS ;
   - post_aadderLeft_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39960 41400 ) N ;
   - post_aadderLeft_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 41400 ) N ;
   - post_aadderLeft_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 59400 41400 ) N ;
   - post_aadderLeft_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 62640 41400 ) N ;
   - post_aadderLeft_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 128520 103500 ) N ;
   - post_aadderLeft_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 119880 104400 ) N ;
   - post_aadderLeft_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 137700 105300 ) N ;
   - post_aadderLeft_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 114480 105300 ) N ;
   - post_aadderLeft_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 121500 92700 ) FS ;
   - post_aadderLeft_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 113400 95400 ) FS ;
   - post_aadderLeft_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 130140 96300 ) FS ;
   - post_aadderLeft_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 108540 96300 ) FS ;
   - post_aadderLeft_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 108000 71100 ) FS ;
   - post_aadderLeft_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 103140 82800 ) N ;
   - post_aadderLeft_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 110700 83700 ) N ;
   - post_aadderLeft_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 98280 83700 ) N ;
   - post_aadderLeft_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 99360 92700 ) FS ;
   - post_aadderLeft_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 90720 95400 ) FS ;
   - post_aadderLeft_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 97200 105300 ) N ;
   - post_aadderLeft_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 91260 105300 ) N ;
   - post_aadderLeft_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 80460 103500 ) N ;
   - post_aadderLeft_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 70740 104400 ) N ;
   - post_aadderLeft_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 86400 117900 ) FS ;
   - post_aadderLeft_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 88560 83700 ) N ;
   - post_aadderLeft_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 95580 60300 ) N ;
   - post_aadderLeft_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 86940 61200 ) N ;
   - post_aadderLeft_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 105840 62100 ) N ;
   - post_aadderLeft_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 81540 62100 ) N ;
   - post_aadderLeft_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 77760 39600 ) N ;
   - post_aadderLeft_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 74520 52200 ) FS ;
   - post_aadderLeft_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 89100 41400 ) N ;
   - post_aadderLeft_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 74520 41400 ) N ;
   - post_aadderLeft_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 76680 28800 ) FS ;
   - post_aadderLeft_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 70200 31500 ) FS ;
   - post_aadderLeft_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 92880 32400 ) FS ;
   - post_aadderLeft_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 67500 19800 ) N ;
   - post_aadderLeft_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 95580 32400 ) FS ;
   - post_aadderLeft_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 100440 41400 ) N ;
   - post_aadderLeft_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 115560 117000 ) FS ;
   - post_aadderLeft_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 107460 117000 ) FS ;
   - post_aadderLeft_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 103140 104400 ) N ;
   - post_aadderLeft_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 99360 117000 ) FS ;
   - post_aadderLeft_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 78300 117000 ) FS ;
   - post_aadderLeft_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 69120 73800 ) FS ;
   - post_aadderLeft_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 70740 61200 ) N ;
   - post_aadderLeft_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 66420 52200 ) FS ;
   - post_aadderLeft_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 134460 118800 ) FS ;
   - post_aadderLeft_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 116100 41400 ) N ;
   - post_aadderLeft_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 133920 41400 ) N ;
   - post_aadderLeft_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 126900 60300 ) N ;
   - post_aadderLeft_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 115560 50400 ) FS ;
   - post_aadderLeft_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 125820 50400 ) FS ;
   - post_aadderLeft_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 116100 60300 ) N ;
   - post_aadderLeft_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 132840 60300 ) N ;
   - post_aadderLeft_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 121500 60300 ) N ;
   - post_aadderLeft_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 120420 50400 ) FS ;
   - post_aadderLeft_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 131220 50400 ) FS ;
   - post_aadderLeft_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 123660 117000 ) FS ;
   - post_aadderLeft_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 119880 82800 ) N ;
   - post_aadderLeft_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 115560 73800 ) FS ;
   - post_aadderLeft_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 91260 73800 ) FS ;
   - post_aadderLeft_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 88560 117000 ) FS ;
   - post_aadderLeft_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 79920 73800 ) FS ;
   - post_aadderLeft_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 79920 52200 ) FS ;
   - post_aadderLeft_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 84240 31500 ) FS ;
   - post_aadderLeft_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 122040 40500 ) N ;
   - post_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 144720 126000 ) N ;
   - post_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 125820 126000 ) N ;
   - post_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 112860 126000 ) N ;
   - post_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 93420 126000 ) N ;
   - post_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 84240 126000 ) N ;
   - post_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 99900 74700 ) FS ;
   - post_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 90720 53100 ) FS ;
   - post_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 92340 40500 ) N ;
   - post_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 18000 ) N ;
   - post_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 169020 50400 ) FS ;
   - post_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 165240 18000 ) N ;
   - post_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 177120 18000 ) N ;
   - post_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 197100 18000 ) N ;
   - post_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 189540 18000 ) N ;
   - post_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 166320 39600 ) N ;
   - post_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 169560 18000 ) N ;
   - post_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 152820 148500 ) N ;
   - post_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 157140 96300 ) FS ;
   - post_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 155520 139500 ) FS ;
   - post_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167940 161100 ) FS ;
   - post_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 161460 117900 ) FS ;
   - post_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 156600 148500 ) N ;
   - post_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 160380 148500 ) N ;
   - post_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 163620 161100 ) FS ;
   - post_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167940 148500 ) N ;
   - post_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164160 148500 ) N ;
   - post_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 139500 ) FS ;
   - post_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159840 139500 ) FS ;
   - post_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 130140 170100 ) N ;
   - post_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 145260 138600 ) FS ;
   - post_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137160 138600 ) FS ;
   - post_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 115560 138600 ) FS ;
   - post_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 125280 138600 ) FS ;
   - post_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 135000 126000 ) N ;
   - post_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137160 117000 ) FS ;
   - post_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 145260 117000 ) FS ;
   - post_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 153360 117000 ) FS ;
   - post_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 135000 32400 ) FS ;
   - post_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 160380 41400 ) N ;
   - post_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 157680 53100 ) FS ;
   - post_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 213300 41400 ) N ;
   - post_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 161460 19800 ) N ;
   - post_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 160380 32400 ) FS ;
   - post_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 181980 41400 ) N ;
   - post_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 147420 32400 ) FS ;
   - post_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 162000 139500 ) FS ;
   - post_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 53100 ) FS ;
   - post_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 143100 41400 ) N ;
   - post_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164160 53100 ) FS ;
   - post_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 140400 31500 ) FS ;
   - post_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 139860 148500 ) N ;
   - post_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 143640 161100 ) FS ;
   - post_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 150120 31500 ) FS ;
   - post_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149040 148500 ) N ;
   - post_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 148500 41400 ) N ;
   - post_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 144720 148500 ) N ;
   - post_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 228960 18000 ) N ;
   - post_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204660 18000 ) N ;
   - post_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 212220 18000 ) N ;
   - post_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 220320 18000 ) N ;
   - post_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 233820 18000 ) N ;
   - post_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 224640 18000 ) N ;
   - post_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 208440 18000 ) N ;
   - post_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216000 18000 ) N ;
   - post_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 151740 60300 ) N ;
   - post_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 130140 81900 ) N ;
   - post_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 147960 81900 ) N ;
   - post_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 140400 72000 ) FS ;
   - post_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 158220 60300 ) N ;
   - post_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 145260 72000 ) FS ;
   - post_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 141480 81900 ) N ;
   - post_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 153900 81900 ) N ;
   - post_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 140400 161100 ) FS ;
   - post_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159840 161100 ) FS ;
   - post_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 146880 53100 ) FS ;
   - post_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 137700 41400 ) N ;
   - post_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37800 18000 ) N ;
   - post_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18360 18000 ) N ;
   - post_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 18000 ) N ;
   - post_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31320 18000 ) N ;
   - post_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 59940 18000 ) N ;
   - post_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34560 18000 ) N ;
   - post_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 18000 ) N ;
   - post_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 18000 ) N ;
   - post_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 35100 53100 ) FS ;
   - post_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31320 62100 ) N ;
   - post_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 37800 53100 ) FS ;
   - post_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 24300 53100 ) FS ;
   - post_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 35640 62100 ) N ;
   - post_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 32400 41400 ) N ;
   - post_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 28620 41400 ) N ;
   - post_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 24300 41400 ) N ;
   - post_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 27000 53100 ) FS ;
   - post_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29700 53100 ) FS ;
   - post_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 36180 41400 ) N ;
   - post_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 32400 53100 ) FS ;
   - post_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 78300 19800 ) N ;
   - post_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 32400 32400 ) FS ;
   - post_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 45900 32400 ) FS ;
   - post_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 96120 19800 ) N ;
   - post_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 98280 52200 ) FS ;
   - post_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 101520 160200 ) FS ;
   - post_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 81000 160200 ) FS ;
   - post_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 71820 160200 ) FS ;
   - post_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 58860 138600 ) FS ;
   - post_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 62640 95400 ) FS ;
   - post_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 52920 82800 ) N ;
   - post_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 37260 73800 ) FS ;
   - post_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 44280 61200 ) N ;
   - post_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 81540 19800 ) N ;
   - post_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 106920 53100 ) FS ;
   - post_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 90720 18900 ) N ;
   - post_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 111240 62100 ) N ;
   - post_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 18000 ) N ;
   - post_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19980 50400 ) FS ;
   - post_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18900 39600 ) N ;
   - post_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12420 29700 ) FS ;
   - post_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 18000 ) N ;
   - post_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 18000 ) N ;
   - post_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15660 50400 ) FS ;
   - post_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 29700 ) FS ;
   - post_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 99360 18900 ) N ;
   - post_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 85320 19800 ) N ;
   - post_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 70740 18900 ) N ;
   - post_asrc97_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 110700 170100 ) N ;
   - post_asrc97_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 105300 170100 ) N ;
   - post_asrc97_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 73980 97200 ) FS ;
   - post_asrc97_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 31860 75600 ) FS ;
   - post_asrc97_asetGND7 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 39960 62100 ) N ;
   - post_asrc97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 105300 41400 ) N ;
   - post_asrc97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 118260 182700 ) FS ;
   - post_asrc97_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 65340 148500 ) N ;
   - post_asrc97_asetGND2 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 88560 170100 ) N ;
   - post_acp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171180 117900 ) FS ;
   - post_acp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159840 105300 ) N ;
   - post_acp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 162000 104400 ) N ;
   - post_acp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159840 126900 ) N ;
   - post_acp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 166320 117900 ) FS ;
   - post_acp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 173340 117900 ) FS ;
   - post_acp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164700 126900 ) N ;
   - post_acp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 162540 126900 ) N ;
   - post_acp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 156600 126900 ) N ;
   - post_acp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 126900 ) N ;
   - post_acp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 169020 117900 ) FS ;
   - post_acp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164160 117900 ) FS ;
   - post_acp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 178740 74700 ) FS ;
   - post_acp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136620 74700 ) FS ;
   - post_acp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 157680 74700 ) FS ;
   - post_acp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 161460 95400 ) FS ;
   - post_acp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 128520 74700 ) FS ;
   - post_acp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 135540 81900 ) N ;
   - post_acp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 146880 103500 ) N ;
   - post_acp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 151740 93600 ) FS ;
   - post_acp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 139860 93600 ) FS ;
   - post_acp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 132300 72000 ) FS ;
   - post_acp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 134460 93600 ) FS ;
   - post_acp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 142020 103500 ) N ;
   - post_acp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 145800 93600 ) FS ;
   - post_acp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 161460 74700 ) FS ;
   - post_acp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 149580 73800 ) FS ;
   - post_acp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 186840 74700 ) FS ;
   - post_aadderRight_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 151740 18000 ) N ;
   - post_aadderRight_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 126900 18000 ) N ;
   - post_aadderRight_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 133920 18000 ) N ;
   - post_aadderRight_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 142020 18000 ) N ;
   - post_aadderRight_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 156600 18000 ) N ;
   - post_aadderRight_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 146880 18000 ) N ;
   - post_aadderRight_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 130140 18000 ) N ;
   - post_aadderRight_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 137700 18000 ) N ;
   - post_aadderRight_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 126900 32400 ) FS ;
   - post_aadderRight_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 109080 41400 ) N ;
   - post_aadderRight_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54000 19800 ) N ;
   - post_aadderRight_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 64260 19800 ) N ;
   - post_aadderRight_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 54540 32400 ) FS ;
   - post_aadderRight_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45360 19800 ) N ;
   - post_aadderRight_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 59400 32400 ) FS ;
   - post_aadderRight_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 47520 19800 ) N ;
   - post_aadderRight_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 43200 19800 ) N ;
   - post_aadderRight_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 41040 19800 ) N ;
   - post_aadderRight_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49680 19800 ) N ;
   - post_aadderRight_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 51840 19800 ) N ;
   - post_aadderRight_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 56700 19800 ) N ;
   - post_aadderRight_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 51300 32400 ) FS ;
   - post_aadderRight_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 130140 146700 ) N ;
   - post_aadderRight_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 133920 160200 ) FS ;
   - post_aadderRight_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 134460 139500 ) FS ;
   - post_aadderRight_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 130140 161100 ) FS ;
   - post_aadderRight_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 107460 135900 ) FS ;
   - post_aadderRight_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 109620 147600 ) N ;
   - post_aadderRight_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 122040 126900 ) N ;
   - post_aadderRight_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 103140 139500 ) FS ;
   - post_aadderRight_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 102060 125100 ) N ;
   - post_aadderRight_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 100440 147600 ) N ;
   - post_aadderRight_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 109620 126900 ) N ;
   - post_aadderRight_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 98280 161100 ) FS ;
   - post_aadderRight_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 94500 135900 ) FS ;
   - post_aadderRight_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 91800 147600 ) N ;
   - post_aadderRight_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 90180 139500 ) FS ;
   - post_aadderRight_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 85320 139500 ) FS ;
   - post_aadderRight_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 71280 125100 ) N ;
   - post_aadderRight_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 77760 138600 ) FS ;
   - post_aadderRight_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 79920 126900 ) N ;
   - post_aadderRight_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 76140 117900 ) FS ;
   - post_aadderRight_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 79380 81900 ) N ;
   - post_aadderRight_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 71820 82800 ) N ;
   - post_aadderRight_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 93420 83700 ) N ;
   - post_aadderRight_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 66420 74700 ) FS ;
   - post_aadderRight_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 62640 60300 ) N ;
   - post_aadderRight_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 56160 61200 ) N ;
   - post_aadderRight_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 64260 53100 ) FS ;
   - post_aadderRight_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 53460 62100 ) N ;
   - post_aadderRight_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 51840 39600 ) N ;
   - post_aadderRight_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 50760 52200 ) FS ;
   - post_aadderRight_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 71280 41400 ) N ;
   - post_aadderRight_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 48600 41400 ) N ;
   - post_aadderRight_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 104220 19800 ) N ;
   - post_aadderRight_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 106920 32400 ) FS ;
   - post_aadderRight_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 120420 160200 ) FS ;
   - post_aadderRight_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 118800 147600 ) N ;
   - post_aadderRight_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 81000 147600 ) N ;
   - post_aadderRight_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 70200 147600 ) N ;
   - post_aadderRight_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 61020 126000 ) N ;
   - post_aadderRight_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 61560 82800 ) N ;
   - post_aadderRight_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 57240 73800 ) FS ;
   - post_aadderRight_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 56160 52200 ) FS ;
   - post_aadderRight_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 133380 170100 ) N ;
   - post_aadderRight_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 112860 32400 ) FS ;
   - post_aadderRight_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 130680 32400 ) FS ;
   - post_aadderRight_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 120420 18000 ) N ;
   - post_aadderRight_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 98280 29700 ) FS ;
   - post_aadderRight_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 106920 18000 ) N ;
   - post_aadderRight_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 113940 18000 ) N ;
   - post_aadderRight_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 123660 18000 ) N ;
   - post_aadderRight_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 117180 18000 ) N ;
   - post_aadderRight_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 102600 29700 ) FS ;
   - post_aadderRight_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 110700 18000 ) N ;
   - post_aadderRight_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 120420 169200 ) N ;
   - post_aadderRight_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 110700 160200 ) FS ;
   - post_aadderRight_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 89640 160200 ) FS ;
   - post_aadderRight_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 94500 169200 ) N ;
   - post_aadderRight_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 68040 138600 ) FS ;
   - post_aadderRight_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 79380 95400 ) FS ;
   - post_aadderRight_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 47520 73800 ) FS ;
   - post_aadderRight_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 42660 52200 ) FS ;
   - post_aadderRight_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 118800 31500 ) FS ;
   - post_asrc65_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 115020 83700 ) N ;
   - post_asrc65_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 88020 75600 ) FS ;
   - post_asrc65_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 77220 75600 ) FS ;
   - post_asrc65_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 88020 54000 ) FS ;
   - post_asrc65_asetGND7 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 85320 41400 ) N ;
   - post_asrc65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 111780 53100 ) FS ;
   - post_asrc65_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 131760 118800 ) FS ;
   - post_asrc65_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 96660 118800 ) FS ;
   - post_asrc65_asetGND2 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 124740 75600 ) FS ;
   - copy__P__comparisons_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 248400 333000 ) FS ;
   - copy__P__comparisons_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 280260 342000 ) N ;
   - copy__P__comparisons_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 248940 319500 ) N ;
   - copy__P__comparisons_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 255960 342000 ) N ;
   - copy__P__comparisons_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 278100 333000 ) FS ;
   - copy__P__comparisons_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 251640 333000 ) FS ;
   - copy__P__comparisons_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 251640 342000 ) N ;
   - copy__P__comparisons_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 253800 342000 ) N ;
   - copy__P__comparisons_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258120 342000 ) N ;
   - copy__P__comparisons_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260280 342000 ) N ;
   - copy__P__comparisons_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244620 333000 ) FS ;
   - copy__P__comparisons_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258120 333000 ) FS ;
   - copy__P__comparisons_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 281880 289800 ) FS ;
   - copy__P__comparisons_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 277560 342000 ) N ;
   - copy__P__comparisons_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 295380 320400 ) N ;
   - copy__P__comparisons_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 224100 267300 ) FS ;
   - copy__P__comparisons_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 216000 267300 ) FS ;
   - copy__P__comparisons_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 221400 233100 ) N ;
   - copy__P__comparisons_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 225180 211500 ) N ;
   - copy__P__comparisons_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 218700 202500 ) FS ;
   - copy__P__comparisons_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 239760 202500 ) FS ;
   - copy__P__comparisons_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 251100 202500 ) FS ;
   - copy__P__comparisons_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 228960 202500 ) FS ;
   - copy__P__comparisons_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 275940 354600 ) FS ;
   - copy__P__comparisons_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 312120 361800 ) N ;
   - copy__P__comparisons_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 295380 340200 ) N ;
   - copy__P__comparisons_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 291060 361800 ) N ;
   - copy__P__comparisons_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 301320 361800 ) N ;
   - copy__P__comparisons_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 316980 351900 ) FS ;
   - copy__P__comparisons_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 306720 361800 ) N ;
   - copy__P__comparisons_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 295380 351900 ) FS ;
   - copy__P__comparisons_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 295920 361800 ) N ;
   - copy__P__comparisons_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 291600 333000 ) FS ;
   - copy__P__comparisons_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 287820 319500 ) N ;
   - copy__P__comparisons_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 281340 255600 ) N ;
   - or_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 319680 61200 ) N ;
   - or_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 329940 62100 ) N ;
   - or_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 340740 83700 ) N ;
   - or_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 329400 74700 ) FS ;
   - or_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 347760 62100 ) N ;
   - or_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 334260 74700 ) FS ;
   - or_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 332100 62100 ) N ;
   - or_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 334800 62100 ) N ;
   - or_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 350460 62100 ) N ;
   - or_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 345060 62100 ) N ;
   - or_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 340200 74700 ) FS ;
   - or_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 327780 62100 ) N ;
   - or_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 337500 74700 ) FS ;
   - or_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 325620 82800 ) N ;
   - or_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 321300 53100 ) FS ;
   - or_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 335880 50400 ) FS ;
   - or_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343440 93600 ) FS ;
   - or_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343440 81900 ) N ;
   - or_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 341280 60300 ) N ;
   - or_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 327240 50400 ) FS ;
   - or_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 337500 60300 ) N ;
   - or_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 347220 81900 ) N ;
   - or_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 342900 72000 ) FS ;
   - or_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 322380 73800 ) FS ;
   - or_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 338040 83700 ) N ;
   - or_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319140 83700 ) N ;
   - or_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 321300 82800 ) N ;
   - or_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 324540 96300 ) FS ;
   - __well_tap__0 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 20700 ) N ;
   - __well_tap__1 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 20700 ) N ;
   - __well_tap__2 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 34200 ) FS ;
   - __well_tap__3 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 34200 ) FS ;
   - __well_tap__4 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 42300 ) N ;
   - __well_tap__5 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 42300 ) N ;
   - __well_tap__6 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 54900 ) FS ;
   - __well_tap__7 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 54900 ) FS ;
   - __well_tap__8 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 63000 ) N ;
   - __well_tap__9 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 63000 ) N ;
   - __well_tap__10 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 76500 ) FS ;
   - __well_tap__11 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 76500 ) FS ;
   - __well_tap__12 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 84600 ) N ;
   - __well_tap__13 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 84600 ) N ;
   - __well_tap__14 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 98100 ) FS ;
   - __well_tap__15 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 98100 ) FS ;
   - __well_tap__16 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 106200 ) N ;
   - __well_tap__17 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 106200 ) N ;
   - __well_tap__18 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 119700 ) FS ;
   - __well_tap__19 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 119700 ) FS ;
   - __well_tap__20 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 127800 ) N ;
   - __well_tap__21 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 127800 ) N ;
   - __well_tap__22 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 141300 ) FS ;
   - __well_tap__23 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 141300 ) FS ;
   - __well_tap__24 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 149400 ) N ;
   - __well_tap__25 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 149400 ) N ;
   - __well_tap__26 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 162900 ) FS ;
   - __well_tap__27 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 162900 ) FS ;
   - __well_tap__28 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 171000 ) N ;
   - __well_tap__29 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 171000 ) N ;
   - __well_tap__30 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 183600 ) FS ;
   - __well_tap__31 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 183600 ) FS ;
   - __well_tap__32 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 191700 ) N ;
   - __well_tap__33 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 191700 ) N ;
   - __well_tap__34 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 205200 ) FS ;
   - __well_tap__35 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 205200 ) FS ;
   - __well_tap__36 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 213300 ) N ;
   - __well_tap__37 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 213300 ) N ;
   - __well_tap__38 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 226800 ) FS ;
   - __well_tap__39 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 226800 ) FS ;
   - __well_tap__40 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 234900 ) N ;
   - __well_tap__41 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 234900 ) N ;
   - __well_tap__42 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 248400 ) FS ;
   - __well_tap__43 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 248400 ) FS ;
   - __well_tap__44 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 256500 ) N ;
   - __well_tap__45 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 256500 ) N ;
   - __well_tap__46 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 270000 ) FS ;
   - __well_tap__47 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 270000 ) FS ;
   - __well_tap__48 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 278100 ) N ;
   - __well_tap__49 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 278100 ) N ;
   - __well_tap__50 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 291600 ) FS ;
   - __well_tap__51 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 291600 ) FS ;
   - __well_tap__52 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 299700 ) N ;
   - __well_tap__53 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 299700 ) N ;
   - __well_tap__54 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 313200 ) FS ;
   - __well_tap__55 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 313200 ) FS ;
   - __well_tap__56 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 321300 ) N ;
   - __well_tap__57 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 321300 ) N ;
   - __well_tap__58 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 334800 ) FS ;
   - __well_tap__59 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 334800 ) FS ;
   - __well_tap__60 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 342900 ) N ;
   - __well_tap__61 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 342900 ) N ;
   - __well_tap__62 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 356400 ) FS ;
   - __well_tap__63 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 356400 ) FS ;
   - __well_tap__64 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 364500 ) N ;
   - __well_tap__65 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 364500 ) N ;
   - __well_tap__66 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 377100 ) FS ;
   - __well_tap__67 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 377100 ) FS ;
   - __well_tap__68 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 383400 ) N ;
   - __well_tap__69 welltap_svt 
      + SOURCE USER 
      + PLACED ( 360180 383400 ) N ;
   - ppnps circuitppnp 
      + SOURCE USER 
      + COVER ( 5400 16200 ) N ;
   - npwells circuitwell 
      + SOURCE USER 
      + COVER ( 5400 16200 ) N ;
END COMPONENTS

PINS 31 ;
   - P.d[0] + NET P.d[0]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 231660 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[1] + NET P.d[1]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 175500 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[2] + NET P.d[2]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 193860 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[3] + NET P.d[3]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 307260 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[4] + NET P.d[4]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 212760 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[5] + NET P.d[5]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 288360 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[6] + NET P.d[6]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 250560 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[7] + NET P.d[7]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 269460 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.r + NET P.r
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 345060 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.a + NET P.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 326160 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[0] + NET K.d[0]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 81000 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[1] + NET K.d[1]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 118800 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[2] + NET K.d[2]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 137700 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[3] + NET K.d[3]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 43200 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[4] + NET K.d[4]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 5400 296100 ) E
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[5] + NET K.d[5]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 99900 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[6] + NET K.d[6]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 5400 202500 ) E
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[7] + NET K.d[7]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 156600 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.r + NET K.r
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 24300 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.a + NET K.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 62100 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[0] + NET C.d[0]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 70740 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[1] + NET C.d[1]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 135540 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[2] + NET C.d[2]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 37800 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[3] + NET C.d[3]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 103140 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[4] + NET C.d[4]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 168480 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[5] + NET C.d[5]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 200880 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[6] + NET C.d[6]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 233820 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[7] + NET C.d[7]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 266220 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.r + NET C.r
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 331560 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.a + NET C.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 298620 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - Reset + NET Reset
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 5400 109800 ) E
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
END PINS

NETS 2114 ;
   - P_to_check_caps.d[0] ( check__caps_acp_al_50_6 D )  ( check__lower_acp_al_50_6 D )  ( copy__P__comparisons_al_50_6 Q )  ;
   - P_to_check_caps.d[1] ( check__caps_acp_al_51_6 D )  ( check__lower_acp_al_51_6 D )  ( copy__P__comparisons_al_51_6 Q )  ;
   - P_to_check_caps.d[2] ( check__caps_acp_al_52_6 D )  ( check__lower_acp_al_52_6 D )  ( copy__P__comparisons_al_52_6 Q )  ;
   - P_to_check_caps.d[3] ( check__caps_acp_al_53_6 D )  ( check__lower_acp_al_53_6 D )  ( copy__P__comparisons_al_53_6 Q )  ;
   - P_to_check_caps.d[4] ( check__caps_acp_al_54_6 D )  ( check__lower_acp_al_54_6 D )  ( copy__P__comparisons_al_54_6 Q )  ;
   - P_to_check_caps.d[5] ( check__caps_acp_al_55_6 D )  ( check__lower_acp_al_55_6 D )  ( copy__P__comparisons_al_55_6 Q )  ;
   - P_to_check_caps.d[6] ( check__caps_acp_al_56_6 D )  ( check__lower_acp_al_56_6 D )  ( copy__P__comparisons_al_56_6 Q )  ;
   - P_to_check_caps.d[7] ( check__caps_acp_al_57_6 D )  ( check__lower_acp_al_57_6 D )  ( copy__P__comparisons_al_57_6 Q )  ;
   - P_to_check_caps.r ( check__caps_acp_ainv__3 A )  ( check__lower_acp_ainv__3 A )  ( copy__P__comparisons_adelay1_acx7 out )  ;
   - P_to_check_caps.a ( check__caps_acp_apulseG_ai A )  ( check__caps_acp_adelay1_acx0 in_50_6 )  ( check__caps_acp_acelem_acx0 out ) 
 ( copy__P__comparisons_anor__2 B )  ;
   - ctrl_capital.d[0] ( check__caps_aand_alatch Q )  ( or_aor A )  ;
   - ctrl_capital.r ( check__caps_aand_aelem__c_adelay_acx7 out )  ( or_aelem__c_aa1 B )  ;
   - ctrl_capital.a ( check__caps_aand_aelem__c_an1 B )  ( ctrl__lower__copy_anor__2 B )  ( or_apulseG_ai A ) 
 ( or_aelem__c_adelay_acx0 in_50_6 )  ( or_aelem__c_ac1_acx1 out )  ;
   - Reset ( PIN Reset )  ( check__caps_acmp65_apulseG_anor A )  ( check__caps_acmp65_aor__l1 A ) 
 ( check__caps_acmp65_aor__l2 A )  ( check__caps_acmp65_anor A )  ( check__caps_asrcNeg91_anor A )  ( check__caps_aand_apulseG_anor A ) 
 ( check__caps_aand_aelem__c_an1 A )  ( check__caps_aand_aelem__c_ai1 A )  ( check__caps_acmp91_apulseG_anor A )  ( check__caps_acmp91_aor__l1 A ) 
 ( check__caps_acmp91_aor__l2 A )  ( check__caps_acmp91_anor A )  ( check__caps_ainv_apulseG_anor A )  ( check__caps_ainv_aelem__c_an1 A ) 
 ( check__caps_ainv_aelem__c_ai1 A )  ( check__caps_asrcNeg65_anor A )  ( check__caps_acp_apulseG_anor A )  ( check__caps_acp_aor__1 A ) 
 ( check__caps_acp_anor__2 A )  ( check__caps_acp_anor__3 A )  ( shift__split_apulseG_anor A )  ( shift__split_aor1 A ) 
 ( shift__split_anor__R A )  ( shift__split_aor2 A )  ( copy__P_apulseG_anor A )  ( copy__P_aor__1 A ) 
 ( copy__P_anor__2 A )  ( copy__P_anor__3 A )  ( copy__ctrl__shift_apulseG_anor A )  ( copy__ctrl__shift_aor__1 A ) 
 ( copy__ctrl__shift_anor__2 A )  ( copy__ctrl__shift_anor__3 A )  ( shft_acomps_apulseG_anor A )  ( shft_acomps_aor__1 A ) 
 ( shft_acomps_anor__2 A )  ( shft_acomps_anor__3 A )  ( shft_aadd__key_apulseG_anor A )  ( shft_aadd__key_aor__l1 A ) 
 ( shft_aadd__key_aor__l2 A )  ( shft_aadd__key_anor A )  ( shft_amerge_apulseG_anor A )  ( shft_amerge_aor__L1 A ) 
 ( shft_amerge_aor__Cf A )  ( shft_amerge_anor__Ra A )  ( shft_amerge_aor__L2 A )  ( shft_amerge_aor__Ct A ) 
 ( shft_asplit_apulseG_anor A )  ( shft_asplit_aor1 A )  ( shft_asplit_anor__R A )  ( shft_asplit_aor2 A ) 
 ( shft_asums_apulseG_anor A )  ( shft_asums_aor__1 A )  ( shft_asums_anor__2 A )  ( shft_asums_anor__3 A ) 
 ( shft_acomp_apulseG_anor A )  ( shft_acomp_aor__l1 A )  ( shft_acomp_aor__l2 A )  ( shft_acomp_anor A ) 
 ( shft_asrc1_anor A )  ( shft_asub_apulseG_anor A )  ( shft_asub_aor__l1 A )  ( shft_asub_aor__l2 A ) 
 ( shft_asub_anor A )  ( shft_asrc2_anor A )  ( pre_aadderLeft_apulseG_anor A )  ( pre_aadderLeft_aor__l1 A ) 
 ( pre_aadderLeft_aor__l2 A )  ( pre_aadderLeft_anor A )  ( pre_amerge_apulseG_anor A )  ( pre_amerge_aor__L1 A ) 
 ( pre_amerge_aor__Cf A )  ( pre_amerge_anor__Ra A )  ( pre_amerge_aor__L2 A )  ( pre_amerge_aor__Ct A ) 
 ( pre_asplit_apulseG_anor A )  ( pre_asplit_aor1 A )  ( pre_asplit_anor__R A )  ( pre_asplit_aor2 A ) 
 ( pre_asrc97_anor A )  ( pre_acp1_apulseG_anor A )  ( pre_acp1_aor__1 A )  ( pre_acp1_anor__2 A ) 
 ( pre_acp1_anor__3 A )  ( pre_aadderRight_apulseG_anor A )  ( pre_aadderRight_aor__l1 A )  ( pre_aadderRight_aor__l2 A ) 
 ( pre_aadderRight_anor A )  ( pre_asrc65_anor A )  ( check__lower_asrcNeg123_anor A )  ( check__lower_aand_apulseG_anor A ) 
 ( check__lower_aand_aelem__c_an1 A )  ( check__lower_aand_aelem__c_ai1 A )  ( check__lower_acmp97_apulseG_anor A )  ( check__lower_acmp97_aor__l1 A ) 
 ( check__lower_acmp97_aor__l2 A )  ( check__lower_acmp97_anor A )  ( check__lower_acmp123_apulseG_anor A )  ( check__lower_acmp123_aor__l1 A ) 
 ( check__lower_acmp123_aor__l2 A )  ( check__lower_acmp123_anor A )  ( check__lower_ainv_apulseG_anor A )  ( check__lower_ainv_aelem__c_an1 A ) 
 ( check__lower_ainv_aelem__c_ai1 A )  ( check__lower_asrcNeg97_anor A )  ( check__lower_acp_apulseG_anor A )  ( check__lower_acp_aor__1 A ) 
 ( check__lower_acp_anor__2 A )  ( check__lower_acp_anor__3 A )  ( sink__ctrl__lower_an A )  ( copy__ctrl__shift__splits_apulseG_anor A ) 
 ( copy__ctrl__shift__splits_aor__1 A )  ( copy__ctrl__shift__splits_anor__2 A )  ( copy__ctrl__shift__splits_anor__3 A )  ( merge_apulseG_anor A ) 
 ( merge_aor__L1 A )  ( merge_aor__Cf A )  ( merge_anor__Ra A )  ( merge_aor__L2 A ) 
 ( merge_aor__Ct A )  ( ctrl__lower__copy_apulseG_anor A )  ( ctrl__lower__copy_aor__1 A )  ( ctrl__lower__copy_anor__2 A ) 
 ( ctrl__lower__copy_anor__3 A )  ( cp1_apulseG_anor A )  ( cp1_aor__1 A )  ( cp1_anor__2 A ) 
 ( cp1_anor__3 A )  ( case__split_apulseG_anor A )  ( case__split_actrl__latch_anx B )  ( case__split_aelem__c_ai1 A ) 
 ( post_aadderLeft_apulseG_anor A )  ( post_aadderLeft_aor__l1 A )  ( post_aadderLeft_aor__l2 A )  ( post_aadderLeft_anor A ) 
 ( post_amerge_apulseG_anor A )  ( post_amerge_aor__L1 A )  ( post_amerge_aor__Cf A )  ( post_amerge_anor__Ra A ) 
 ( post_amerge_aor__L2 A )  ( post_amerge_aor__Ct A )  ( post_asplit_apulseG_anor A )  ( post_asplit_aor1 A ) 
 ( post_asplit_anor__R A )  ( post_asplit_aor2 A )  ( post_asrc97_anor A )  ( post_acp1_apulseG_anor A ) 
 ( post_acp1_aor__1 A )  ( post_acp1_anor__2 A )  ( post_acp1_anor__3 A )  ( post_aadderRight_apulseG_anor A ) 
 ( post_aadderRight_aor__l1 A )  ( post_aadderRight_aor__l2 A )  ( post_aadderRight_anor A )  ( post_asrc65_anor A ) 
 ( copy__P__comparisons_apulseG_anor A )  ( copy__P__comparisons_aor__1 A )  ( copy__P__comparisons_anor__2 A )  ( copy__P__comparisons_anor__3 A ) 
 ( or_apulseG_anor A )  ( or_aelem__c_an1 A )  ( or_aelem__c_ai1 A )  ;
   - P_to_split.d[0] ( shift__split_al_50_6 D )  ( copy__P_al_50_6 Q )  ( copy__P__comparisons_al_50_6 D )  ;
   - P_to_split.d[1] ( shift__split_al_51_6 D )  ( copy__P_al_51_6 Q )  ( copy__P__comparisons_al_51_6 D )  ;
   - P_to_split.d[2] ( shift__split_al_52_6 D )  ( copy__P_al_52_6 Q )  ( copy__P__comparisons_al_52_6 D )  ;
   - P_to_split.d[3] ( shift__split_al_53_6 D )  ( copy__P_al_53_6 Q )  ( copy__P__comparisons_al_53_6 D )  ;
   - P_to_split.d[4] ( shift__split_al_54_6 D )  ( copy__P_al_54_6 Q )  ( copy__P__comparisons_al_54_6 D )  ;
   - P_to_split.d[5] ( shift__split_al_55_6 D )  ( copy__P_al_55_6 Q )  ( copy__P__comparisons_al_55_6 D )  ;
   - P_to_split.d[6] ( shift__split_al_56_6 D )  ( copy__P_al_56_6 Q )  ( copy__P__comparisons_al_56_6 D )  ;
   - P_to_split.d[7] ( shift__split_al_57_6 D )  ( copy__P_al_57_6 Q )  ( copy__P__comparisons_al_57_6 D )  ;
   - P_to_split.r ( shift__split_ainv__l A )  ( copy__P_adelay1_acx7 out )  ( copy__P__comparisons_ainv__3 A )  ;
   - P_to_split.a ( shift__split_apulseG_ai A )  ( shift__split_adelay1_acx0 in_50_6 )  ( shift__split_acelem_acx0 out ) 
 ( copy__P_anor__3 B )  ( copy__ctrl__shift__splits_anor__2 B )  ;
   - ctrl_shift_to_case_split.d[0] ( shift__split_acontrolLatch D )  ( copy__ctrl__shift__splits_al_50_6 Q )  ( case__split_actrl__latch_al D )  ;
   - ctrl_shift_to_case_split.r ( shift__split_ainv__c A )  ( copy__ctrl__shift__splits_adelay1_acx7 out )  ( case__split_aelem__c_aa2 B )  ;
   - shift_split_to_merge.d[0] ( shift__split_al_50_6 Q )  ( pre_asplit_al_50_6 D )  ( merge_amux_50_6 B )  ;
   - shift_split_to_merge.d[1] ( shift__split_al_51_6 Q )  ( pre_asplit_al_51_6 D )  ( merge_amux_51_6 B )  ;
   - shift_split_to_merge.d[2] ( shift__split_al_52_6 Q )  ( pre_asplit_al_52_6 D )  ( merge_amux_52_6 B )  ;
   - shift_split_to_merge.d[3] ( shift__split_al_53_6 Q )  ( pre_asplit_al_53_6 D )  ( merge_amux_53_6 B )  ;
   - shift_split_to_merge.d[4] ( shift__split_al_54_6 Q )  ( pre_asplit_al_54_6 D )  ( merge_amux_54_6 B )  ;
   - shift_split_to_merge.d[5] ( shift__split_al_55_6 Q )  ( pre_asplit_al_55_6 D )  ( merge_amux_55_6 B )  ;
   - shift_split_to_merge.d[6] ( shift__split_al_56_6 Q )  ( pre_asplit_al_56_6 D )  ( merge_amux_56_6 B )  ;
   - shift_split_to_merge.d[7] ( shift__split_al_57_6 Q )  ( pre_asplit_al_57_6 D )  ( merge_amux_57_6 B )  ;
   - shift_split_to_preshift.r ( shift__split_aand1 Y )  ( pre_asplit_ainv__l A )  ;
   - shift_split_to_preshift.a ( shift__split_aor A )  ( pre_asplit_apulseG_ai A )  ( pre_asplit_adelay1_acx0 in_50_6 ) 
 ( pre_asplit_acelem_acx0 out )  ( pre_acp1_anor__2 B )  ;
   - shift_split_to_merge.r ( shift__split_aand2 Y )  ( merge_ainv__L2 A )  ;
   - shift_split_to_merge.a ( shift__split_aor B )  ( merge_acelem2_acx0 out )  ( merge_aor B )  ;
   - P.d[0] ( PIN P.d[0] )  ( copy__P_al_50_6 D )  ;
   - P.d[1] ( PIN P.d[1] )  ( copy__P_al_51_6 D )  ;
   - P.d[2] ( PIN P.d[2] )  ( copy__P_al_52_6 D )  ;
   - P.d[3] ( PIN P.d[3] )  ( copy__P_al_53_6 D )  ;
   - P.d[4] ( PIN P.d[4] )  ( copy__P_al_54_6 D )  ;
   - P.d[5] ( PIN P.d[5] )  ( copy__P_al_55_6 D )  ;
   - P.d[6] ( PIN P.d[6] )  ( copy__P_al_56_6 D )  ;
   - P.d[7] ( PIN P.d[7] )  ( copy__P_al_57_6 D )  ;
   - P.r ( PIN P.r )  ( copy__P_ainv__3 A )  ;
   - P.a ( PIN P.a )  ( copy__P_apulseG_ai A )  ( copy__P_adelay1_acx0 in_50_6 ) 
 ( copy__P_acelem_acx0 out )  ;
   - P_to_comparisons.a ( copy__P_anor__2 B )  ( copy__P__comparisons_apulseG_ai A )  ( copy__P__comparisons_adelay1_acx0 in_50_6 ) 
 ( copy__P__comparisons_acelem_acx0 out )  ;
   - ctrl_shift.d[0] ( copy__ctrl__shift_al_50_6 D )  ( or_alatch Q )  ;
   - ctrl_shift.r ( copy__ctrl__shift_ainv__3 A )  ( or_aelem__c_adelay_acx7 out )  ;
   - ctrl_shift.a ( copy__ctrl__shift_apulseG_ai A )  ( copy__ctrl__shift_adelay1_acx0 in_50_6 )  ( copy__ctrl__shift_acelem_acx0 out ) 
 ( or_aelem__c_an1 B )  ;
   - ctrl_shift_to_merge.d[0] ( copy__ctrl__shift_al_50_6 Q )  ( copy__ctrl__shift__splits_al_50_6 D )  ( merge_amux_50_6 S ) 
 ( merge_amux_51_6 S )  ( merge_amux_52_6 S )  ( merge_amux_53_6 S )  ( merge_amux_54_6 S ) 
 ( merge_amux_55_6 S )  ( merge_amux_56_6 S )  ( merge_amux_57_6 S )  ( merge_ainv1__Cd A ) 
 ( merge_aand1 A )  ;
   - ctrl_shift_to_merge.r ( copy__ctrl__shift_adelay1_acx7 out )  ( copy__ctrl__shift__splits_ainv__3 A )  ( merge_adelay1_acx0 in_50_6 )  ;
   - ctrl_shift_to_splits.a ( copy__ctrl__shift_anor__2 B )  ( copy__ctrl__shift__splits_apulseG_ai A )  ( copy__ctrl__shift__splits_adelay1_acx0 in_50_6 ) 
 ( copy__ctrl__shift__splits_acelem_acx0 out )  ;
   - ctrl_shift_to_merge.a ( copy__ctrl__shift_anor__3 B )  ( merge_adelay2_acx0 in_50_6 )  ( merge_apulseG_ai A ) 
 ( merge_aor Y )  ;
   - preshift_to_shift.d[0] ( shft_aadd__key_al1_50_6 D )  ( pre_amerge_ainv__Rd1 Y )  ;
   - preshift_to_shift.d[1] ( shft_aadd__key_al1_51_6 D )  ( pre_amerge_ainv__Rd2 Y )  ;
   - preshift_to_shift.d[2] ( shft_aadd__key_al1_52_6 D )  ( pre_amerge_ainv__Rd3 Y )  ;
   - preshift_to_shift.d[3] ( shft_aadd__key_al1_53_6 D )  ( pre_amerge_ainv__Rd4 Y )  ;
   - preshift_to_shift.d[4] ( shft_aadd__key_al1_54_6 D )  ( pre_amerge_ainv__Rd5 Y )  ;
   - preshift_to_shift.d[5] ( shft_aadd__key_al1_55_6 D )  ( pre_amerge_ainv__Rd6 Y )  ;
   - preshift_to_shift.d[6] ( shft_aadd__key_al1_56_6 D )  ( pre_amerge_ainv__Rd7 Y )  ;
   - preshift_to_shift.d[7] ( shft_aadd__key_al1_57_6 D )  ( pre_amerge_ainv__Rd8 Y )  ;
   - preshift_to_shift.r ( shft_aadd__key_ainv__l1 A )  ( pre_amerge_adelay3_acx7 out )  ;
   - K.a ( PIN K.a )  ( shft_aadd__key_apulseG_ai A )  ( shft_aadd__key_adelay1_acx0 in_50_6 ) 
 ( shft_aadd__key_acelem_acx0 out )  ( pre_amerge_anor__Ra B )  ;
   - K.d[0] ( PIN K.d[0] )  ( shft_aadd__key_al2_50_6 D )  ;
   - K.d[1] ( PIN K.d[1] )  ( shft_aadd__key_al2_51_6 D )  ;
   - K.d[2] ( PIN K.d[2] )  ( shft_aadd__key_al2_52_6 D )  ;
   - K.d[3] ( PIN K.d[3] )  ( shft_aadd__key_al2_53_6 D )  ;
   - K.d[4] ( PIN K.d[4] )  ( shft_aadd__key_al2_54_6 D )  ;
   - K.d[5] ( PIN K.d[5] )  ( shft_aadd__key_al2_55_6 D )  ;
   - K.d[6] ( PIN K.d[6] )  ( shft_aadd__key_al2_56_6 D )  ;
   - K.d[7] ( PIN K.d[7] )  ( shft_aadd__key_al2_57_6 D )  ;
   - K.r ( PIN K.r )  ( shft_aadd__key_ainv__l2 A )  ;
   - shift_to_postshift.d[0] ( shft_amerge_ainv__Rd1 Y )  ( post_asplit_al_50_6 D )  ;
   - shift_to_postshift.d[1] ( shft_amerge_ainv__Rd2 Y )  ( post_asplit_al_51_6 D )  ;
   - shift_to_postshift.d[2] ( shft_amerge_ainv__Rd3 Y )  ( post_asplit_al_52_6 D )  ;
   - shift_to_postshift.d[3] ( shft_amerge_ainv__Rd4 Y )  ( post_asplit_al_53_6 D )  ;
   - shift_to_postshift.d[4] ( shft_amerge_ainv__Rd5 Y )  ( post_asplit_al_54_6 D )  ;
   - shift_to_postshift.d[5] ( shft_amerge_ainv__Rd6 Y )  ( post_asplit_al_55_6 D )  ;
   - shift_to_postshift.d[6] ( shft_amerge_ainv__Rd7 Y )  ( post_asplit_al_56_6 D )  ;
   - shift_to_postshift.d[7] ( shft_amerge_ainv__Rd8 Y )  ( post_asplit_al_57_6 D )  ;
   - shift_to_postshift.r ( shft_amerge_adelay3_acx7 out )  ( post_asplit_ainv__l A )  ;
   - shift_to_postshift.a ( shft_amerge_anor__Ra B )  ( post_asplit_apulseG_ai A )  ( post_asplit_adelay1_acx0 in_50_6 ) 
 ( post_asplit_acelem_acx0 out )  ( post_acp1_anor__2 B )  ;
   - ctrl_lower_to_preshift.d[0] ( pre_acp1_al_50_6 D )  ( cp1_al_50_6 Q )  ( post_acp1_al_50_6 D )  ;
   - ctrl_lower_to_preshift.r ( pre_acp1_ainv__3 A )  ( cp1_adelay1_acx7 out )  ( post_acp1_ainv__3 A )  ;
   - ctrl_lower_to_preshift.a ( pre_acp1_apulseG_ai A )  ( pre_acp1_adelay1_acx0 in_50_6 )  ( pre_acp1_acelem_acx0 out ) 
 ( cp1_anor__2 B )  ;
   - P_to_check_lower.a ( check__lower_acp_apulseG_ai A )  ( check__lower_acp_adelay1_acx0 in_50_6 )  ( check__lower_acp_acelem_acx0 out ) 
 ( copy__P__comparisons_anor__3 B )  ;
   - ctrl_lower.d[0] ( check__lower_aand_alatch Q )  ( ctrl__lower__copy_al_50_6 D )  ;
   - ctrl_lower.r ( check__lower_aand_aelem__c_adelay_acx7 out )  ( ctrl__lower__copy_ainv__3 A )  ;
   - ctrl_lower.a ( check__lower_aand_aelem__c_an1 B )  ( ctrl__lower__copy_apulseG_ai A )  ( ctrl__lower__copy_adelay1_acx0 in_50_6 ) 
 ( ctrl__lower__copy_acelem_acx0 out )  ;
   - ctrl_lower_to_sink.r ( sink__ctrl__lower_ai A )  ( case__split_aelem__c_aandR1 Y )  ;
   - ctrl_lower_to_sink.a ( sink__ctrl__lower_an Y )  ( case__split_aelem__c_an1 A )  ;
   - ctrl_lower_to_case_split.a ( copy__ctrl__shift__splits_anor__3 B )  ( ctrl__lower__copy_anor__3 B )  ( case__split_apulseG_ai A ) 
 ( case__split_aelem__c_adelay_acx0 in_50_6 )  ( case__split_aelem__c_ac1_acx1 out )  ;
   - postshift_to_merge.d[0] ( merge_amux_50_6 A )  ( post_amerge_ainv__Rd1 Y )  ;
   - postshift_to_merge.d[1] ( merge_amux_51_6 A )  ( post_amerge_ainv__Rd2 Y )  ;
   - postshift_to_merge.d[2] ( merge_amux_52_6 A )  ( post_amerge_ainv__Rd3 Y )  ;
   - postshift_to_merge.d[3] ( merge_amux_53_6 A )  ( post_amerge_ainv__Rd4 Y )  ;
   - postshift_to_merge.d[4] ( merge_amux_54_6 A )  ( post_amerge_ainv__Rd5 Y )  ;
   - postshift_to_merge.d[5] ( merge_amux_55_6 A )  ( post_amerge_ainv__Rd6 Y )  ;
   - postshift_to_merge.d[6] ( merge_amux_56_6 A )  ( post_amerge_ainv__Rd7 Y )  ;
   - postshift_to_merge.d[7] ( merge_amux_57_6 A )  ( post_amerge_ainv__Rd8 Y )  ;
   - postshift_to_merge.r ( merge_ainv__L1 A )  ( post_amerge_adelay3_acx7 out )  ;
   - postshift_to_merge.a ( merge_acelem1_acx0 out )  ( merge_aor A )  ( post_amerge_anor__Ra B )  ;
   - C.d[0] ( PIN C.d[0] )  ( merge_ainv__Rd1 Y )  ;
   - C.d[1] ( PIN C.d[1] )  ( merge_ainv__Rd2 Y )  ;
   - C.d[2] ( PIN C.d[2] )  ( merge_ainv__Rd3 Y )  ;
   - C.d[3] ( PIN C.d[3] )  ( merge_ainv__Rd4 Y )  ;
   - C.d[4] ( PIN C.d[4] )  ( merge_ainv__Rd5 Y )  ;
   - C.d[5] ( PIN C.d[5] )  ( merge_ainv__Rd6 Y )  ;
   - C.d[6] ( PIN C.d[6] )  ( merge_ainv__Rd7 Y )  ;
   - C.d[7] ( PIN C.d[7] )  ( merge_ainv__Rd8 Y )  ;
   - C.r ( PIN C.r )  ( merge_adelay3_acx7 out )  ;
   - C.a ( PIN C.a )  ( merge_anor__Ra B )  ;
   - ctrl_lower_to_or.d[0] ( ctrl__lower__copy_al_50_6 Q )  ( case__split_adata__latch D )  ( or_aor B )  ;
   - ctrl_lower_to_or.r ( ctrl__lower__copy_adelay1_acx7 out )  ( case__split_aelem__c_aa1 B )  ( or_aelem__c_aa2 B )  ;
   - ctrl_lower_to_sink.d[0] ( cp1_al_50_6 D )  ( case__split_adata__latch Q )  ;
   - ctrl_lower_to_shifts.r ( cp1_ainv__3 A )  ( case__split_aelem__c_aandR2 Y )  ;
   - ctrl_lower_to_shifts.a ( cp1_apulseG_ai A )  ( cp1_adelay1_acx0 in_50_6 )  ( cp1_acelem_acx0 out ) 
 ( case__split_aelem__c_an1 B )  ;
   - ctrl_lower_to_postshift.a ( cp1_anor__3 B )  ( post_acp1_apulseG_ai A )  ( post_acp1_adelay1_acx0 in_50_6 ) 
 ( post_acp1_acelem_acx0 out )  ;
   - check_caps.to65comp.d[0] ( check__caps_acmp65_al1_50_6 D )  ( check__caps_acmp91_al1_50_6 D )  ( check__caps_acp_al_50_6 Q )  ;
   - check_caps.to65comp.d[1] ( check__caps_acmp65_al1_51_6 D )  ( check__caps_acmp91_al1_51_6 D )  ( check__caps_acp_al_51_6 Q )  ;
   - check_caps.to65comp.d[2] ( check__caps_acmp65_al1_52_6 D )  ( check__caps_acmp91_al1_52_6 D )  ( check__caps_acp_al_52_6 Q )  ;
   - check_caps.to65comp.d[3] ( check__caps_acmp65_al1_53_6 D )  ( check__caps_acmp91_al1_53_6 D )  ( check__caps_acp_al_53_6 Q )  ;
   - check_caps.to65comp.d[4] ( check__caps_acmp65_al1_54_6 D )  ( check__caps_acmp91_al1_54_6 D )  ( check__caps_acp_al_54_6 Q )  ;
   - check_caps.to65comp.d[5] ( check__caps_acmp65_al1_55_6 D )  ( check__caps_acmp91_al1_55_6 D )  ( check__caps_acp_al_55_6 Q )  ;
   - check_caps.to65comp.d[6] ( check__caps_acmp65_al1_56_6 D )  ( check__caps_acmp91_al1_56_6 D )  ( check__caps_acp_al_56_6 Q )  ;
   - check_caps.to65comp.d[7] ( check__caps_acmp65_al1_57_6 D )  ( check__caps_acmp91_al1_57_6 D )  ( check__caps_acp_al_57_6 Q )  ;
   - check_caps.to65comp.r ( check__caps_acmp65_ainv__l1 A )  ( check__caps_acmp91_ainv__l1 A )  ( check__caps_acp_adelay1_acx7 out )  ;
   - check_caps.neg65.a ( check__caps_acmp65_apulseG_ai A )  ( check__caps_acmp65_adelay1_acx0 in_50_6 )  ( check__caps_acmp65_acelem_acx0 out ) 
 ( check__caps_asrcNeg65_anor B )  ( check__caps_acp_anor__2 B )  ;
   - check_caps.neg65.d[0] ( check__caps_acmp65_al2_50_6 D )  ( check__caps_asrcNeg65_aset0 Y )  ;
   - check_caps.neg65.d[1] ( check__caps_acmp65_al2_51_6 D )  ( check__caps_asrcNeg65_aset1 Y )  ;
   - check_caps.neg65.d[2] ( check__caps_acmp65_al2_52_6 D )  ( check__caps_asrcNeg65_aset2 Y )  ;
   - check_caps.neg65.d[3] ( check__caps_acmp65_al2_53_6 D )  ( check__caps_asrcNeg65_aset3 Y )  ;
   - check_caps.neg65.d[4] ( check__caps_acmp65_al2_54_6 D )  ( check__caps_asrcNeg65_aset4 Y )  ;
   - check_caps.neg65.d[5] ( check__caps_acmp65_al2_55_6 D )  ( check__caps_asrcNeg65_aset5 Y )  ;
   - check_caps.neg65.d[6] ( check__caps_acmp65_al2_56_6 D )  ( check__caps_asrcNeg65_aset6 Y )  ;
   - check_caps.neg65.d[7] ( check__caps_acmp65_al2_57_6 D )  ( check__caps_asrcNeg65_aset7 Y )  ;
   - check_caps.neg65.r ( check__caps_acmp65_ainv__l2 A )  ( check__caps_asrcNeg65_anor Y )  ;
   - check_caps.afterSub65.d[0] ( check__caps_acmp65_aadd_57_6_acx3 out )  ( check__caps_ainv_ain A )  ;
   - check_caps.afterSub65.r ( check__caps_acmp65_adelay3_acx7 out )  ( check__caps_ainv_aelem__c_aa1 B )  ;
   - check_caps.afterSub65.a ( check__caps_acmp65_anor B )  ( check__caps_ainv_apulseG_ai A )  ( check__caps_ainv_aelem__c_adelay_acx0 in_50_6 ) 
 ( check__caps_ainv_aelem__c_ac1_acx1 out )  ;
   - check_caps.neg91.d[0] ( check__caps_asrcNeg91_asetGND0 Y )  ( check__caps_acmp91_al2_50_6 D )  ;
   - check_caps.neg91.d[1] ( check__caps_asrcNeg91_asetGND1 Y )  ( check__caps_acmp91_al2_51_6 D )  ;
   - check_caps.neg91.d[2] ( check__caps_asrcNeg91_asetGND2 Y )  ( check__caps_acmp91_al2_52_6 D )  ;
   - check_caps.neg91.d[3] ( check__caps_asrcNeg91_asetGND3 Y )  ( check__caps_acmp91_al2_53_6 D )  ;
   - check_caps.neg91.d[4] ( check__caps_asrcNeg91_asetGND4 Y )  ( check__caps_acmp91_al2_54_6 D )  ;
   - check_caps.neg91.d[5] ( check__caps_asrcNeg91_asetGND5 Y )  ( check__caps_acmp91_al2_55_6 D )  ;
   - check_caps.neg91.d[6] ( check__caps_asrcNeg91_asetGND6 Y )  ( check__caps_acmp91_al2_56_6 D )  ;
   - check_caps.neg91.d[7] ( check__caps_asrcNeg91_asetGND7 Y )  ( check__caps_acmp91_al2_57_6 D )  ;
   - check_caps.neg91.r ( check__caps_asrcNeg91_anor Y )  ( check__caps_acmp91_ainv__l2 A )  ;
   - check_caps.neg91.a ( check__caps_asrcNeg91_anor B )  ( check__caps_acmp91_apulseG_ai A )  ( check__caps_acmp91_adelay1_acx0 in_50_6 ) 
 ( check__caps_acmp91_acelem_acx0 out )  ( check__caps_acp_anor__3 B )  ;
   - check_caps.invSub65.d[0] ( check__caps_aand_aand A )  ( check__caps_ainv_alatch Q )  ;
   - check_caps.invSub65.r ( check__caps_aand_aelem__c_aa1 B )  ( check__caps_ainv_aelem__c_adelay_acx7 out )  ;
   - check_caps.invSub65.a ( check__caps_aand_apulseG_ai A )  ( check__caps_aand_aelem__c_adelay_acx0 in_50_6 )  ( check__caps_aand_aelem__c_ac1_acx1 out ) 
 ( check__caps_acmp91_anor B )  ( check__caps_ainv_aelem__c_an1 B )  ;
   - check_caps.afterSub91.d[0] ( check__caps_aand_aand B )  ( check__caps_acmp91_aadd_57_6_acx3 out )  ;
   - check_caps.afterSub91.r ( check__caps_aand_aelem__c_aa2 B )  ( check__caps_acmp91_adelay3_acx7 out )  ;
   - check_caps.cmp65.tmp_Rr1 ( check__caps_acmp65_adelay2_acx0 in_50_6 )  ( check__caps_acmp65_adelay1_acx7 out )  ;
   - check_caps.cmp65.tmp_Rr2 ( check__caps_acmp65_adelay2_acx7 out )  ( check__caps_acmp65_adelay3_acx0 in_50_6 )  ;
   - check_caps.cmp65.tmp_Ra ( check__caps_acmp65_ainv__r A )  ( check__caps_acmp65_anor Y )  ;
   - check_caps.cmp65.inv_r.Y ( check__caps_acmp65_ainv__r Y )  ( check__caps_acmp65_acelem_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp[1] ( check__caps_acmp65_ainv__l2 Y )  ( check__caps_acmp65_aor__l2 B )  ;
   - check_caps.cmp65.pulse ( check__caps_acmp65_apulseG_aand Y )  ( check__caps_acmp65_al1_50_6 CLK )  ( check__caps_acmp65_al1_51_6 CLK ) 
 ( check__caps_acmp65_al1_52_6 CLK )  ( check__caps_acmp65_al1_53_6 CLK )  ( check__caps_acmp65_al1_54_6 CLK )  ( check__caps_acmp65_al1_55_6 CLK ) 
 ( check__caps_acmp65_al1_56_6 CLK )  ( check__caps_acmp65_al1_57_6 CLK )  ( check__caps_acmp65_al2_50_6 CLK )  ( check__caps_acmp65_al2_51_6 CLK ) 
 ( check__caps_acmp65_al2_52_6 CLK )  ( check__caps_acmp65_al2_53_6 CLK )  ( check__caps_acmp65_al2_54_6 CLK )  ( check__caps_acmp65_al2_55_6 CLK ) 
 ( check__caps_acmp65_al2_56_6 CLK )  ( check__caps_acmp65_al2_57_6 CLK )  ;
   - check_caps.cmp65.in1[0] ( check__caps_acmp65_aadd_50_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_50_6 Q )  ;
   - check_caps.cmp65.in2[0] ( check__caps_acmp65_aadd_50_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_50_6 Q )  ;
   - check_caps.cmp65.cin0 ( check__caps_acmp65_aadd_50_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_52_6 )  ( check__caps_acmp65_atoGND Y )  ;
   - check_caps.cmp65.cout[0] ( check__caps_acmp65_aadd_50_6_acx1 out )  ( check__caps_acmp65_aadd_51_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[0] ( check__caps_acmp65_aadd_50_6_acx3 out )  ;
   - check_caps.cmp65.in1[1] ( check__caps_acmp65_aadd_51_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_51_6 Q )  ;
   - check_caps.cmp65.in2[1] ( check__caps_acmp65_aadd_51_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_51_6 Q )  ;
   - check_caps.cmp65.cout[1] ( check__caps_acmp65_aadd_51_6_acx1 out )  ( check__caps_acmp65_aadd_52_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[1] ( check__caps_acmp65_aadd_51_6_acx3 out )  ;
   - check_caps.cmp65.in1[2] ( check__caps_acmp65_aadd_52_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_52_6 Q )  ;
   - check_caps.cmp65.in2[2] ( check__caps_acmp65_aadd_52_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_52_6 Q )  ;
   - check_caps.cmp65.cout[2] ( check__caps_acmp65_aadd_52_6_acx1 out )  ( check__caps_acmp65_aadd_53_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[2] ( check__caps_acmp65_aadd_52_6_acx3 out )  ;
   - check_caps.cmp65.in1[3] ( check__caps_acmp65_aadd_53_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_53_6 Q )  ;
   - check_caps.cmp65.in2[3] ( check__caps_acmp65_aadd_53_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_53_6 Q )  ;
   - check_caps.cmp65.cout[3] ( check__caps_acmp65_aadd_53_6_acx1 out )  ( check__caps_acmp65_aadd_54_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[3] ( check__caps_acmp65_aadd_53_6_acx3 out )  ;
   - check_caps.cmp65.in1[4] ( check__caps_acmp65_aadd_54_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_54_6 Q )  ;
   - check_caps.cmp65.in2[4] ( check__caps_acmp65_aadd_54_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_54_6 Q )  ;
   - check_caps.cmp65.cout[4] ( check__caps_acmp65_aadd_54_6_acx1 out )  ( check__caps_acmp65_aadd_55_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[4] ( check__caps_acmp65_aadd_54_6_acx3 out )  ;
   - check_caps.cmp65.in1[5] ( check__caps_acmp65_aadd_55_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_55_6 Q )  ;
   - check_caps.cmp65.in2[5] ( check__caps_acmp65_aadd_55_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_55_6 Q )  ;
   - check_caps.cmp65.cout[5] ( check__caps_acmp65_aadd_55_6_acx1 out )  ( check__caps_acmp65_aadd_56_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[5] ( check__caps_acmp65_aadd_55_6_acx3 out )  ;
   - check_caps.cmp65.in1[6] ( check__caps_acmp65_aadd_56_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_56_6 Q )  ;
   - check_caps.cmp65.in2[6] ( check__caps_acmp65_aadd_56_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_56_6 Q )  ;
   - check_caps.cmp65.cout[6] ( check__caps_acmp65_aadd_56_6_acx1 out )  ( check__caps_acmp65_aadd_57_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[6] ( check__caps_acmp65_aadd_56_6_acx3 out )  ;
   - check_caps.cmp65.in1[7] ( check__caps_acmp65_aadd_57_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_57_6 Q )  ;
   - check_caps.cmp65.in2[7] ( check__caps_acmp65_aadd_57_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_57_6 Q )  ;
   - check_caps.cmp65.cout[7] ( check__caps_acmp65_aadd_57_6_acx1 out )  ;
   - check_caps.cmp65.tmp[0] ( check__caps_acmp65_ainv__l1 Y )  ( check__caps_acmp65_aor__l1 B )  ;
   - check_caps.cmp65.or_l1.Y ( check__caps_acmp65_aor__l1 Y )  ( check__caps_acmp65_acelem_acx0 in_50_6 )  ;
   - check_caps.cmp65.or_l2.Y ( check__caps_acmp65_aor__l2 Y )  ( check__caps_acmp65_acelem_acx0 in_51_6 )  ;
   - check_caps.cmp65.delay2.cx5.out ( check__caps_acmp65_adelay2_acx6 in_50_6 )  ( check__caps_acmp65_adelay2_acx5 out )  ;
   - check_caps.cmp65.delay2.cx6.out ( check__caps_acmp65_adelay2_acx6 out )  ( check__caps_acmp65_adelay2_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx0.out ( check__caps_acmp65_adelay2_acx0 out )  ( check__caps_acmp65_adelay2_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx1.out ( check__caps_acmp65_adelay2_acx2 in_50_6 )  ( check__caps_acmp65_adelay2_acx1 out )  ;
   - check_caps.cmp65.delay2.cx2.out ( check__caps_acmp65_adelay2_acx2 out )  ( check__caps_acmp65_adelay2_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx3.out ( check__caps_acmp65_adelay2_acx4 in_50_6 )  ( check__caps_acmp65_adelay2_acx3 out )  ;
   - check_caps.cmp65.delay2.cx4.out ( check__caps_acmp65_adelay2_acx4 out )  ( check__caps_acmp65_adelay2_acx5 in_50_6 )  ;
   - check_caps.cmp65.pulseG.i7.Y ( check__caps_acmp65_apulseG_ai8 A )  ( check__caps_acmp65_apulseG_ai7 Y )  ;
   - check_caps.cmp65.pulseG.i8.Y ( check__caps_acmp65_apulseG_ai8 Y )  ( check__caps_acmp65_apulseG_ai9 A )  ;
   - check_caps.cmp65.pulseG.sig_inv ( check__caps_acmp65_apulseG_ai Y )  ( check__caps_acmp65_apulseG_anor B )  ;
   - check_caps.cmp65.pulseG.sgn ( check__caps_acmp65_apulseG_aand A )  ( check__caps_acmp65_apulseG_anor Y )  ( check__caps_acmp65_apulseG_ai1 A )  ;
   - check_caps.cmp65.pulseG.i9.Y ( check__caps_acmp65_apulseG_aand B )  ( check__caps_acmp65_apulseG_ai9 Y )  ;
   - check_caps.cmp65.pulseG.i3.Y ( check__caps_acmp65_apulseG_ai4 A )  ( check__caps_acmp65_apulseG_ai3 Y )  ;
   - check_caps.cmp65.pulseG.i4.Y ( check__caps_acmp65_apulseG_ai4 Y )  ( check__caps_acmp65_apulseG_ai5 A )  ;
   - check_caps.cmp65.pulseG.i6.Y ( check__caps_acmp65_apulseG_ai7 A )  ( check__caps_acmp65_apulseG_ai6 Y )  ;
   - check_caps.cmp65.pulseG.i5.Y ( check__caps_acmp65_apulseG_ai6 A )  ( check__caps_acmp65_apulseG_ai5 Y )  ;
   - check_caps.cmp65.pulseG.i2.Y ( check__caps_acmp65_apulseG_ai3 A )  ( check__caps_acmp65_apulseG_ai2 Y )  ;
   - check_caps.cmp65.pulseG.i1.Y ( check__caps_acmp65_apulseG_ai2 A )  ( check__caps_acmp65_apulseG_ai1 Y )  ;
   - check_caps.cmp65.add[0]._YC ( check__caps_acmp65_aadd_50_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_50_6_acx0 out )  ( check__caps_acmp65_aadd_50_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[0]._YS ( check__caps_acmp65_aadd_50_6_acx2 out )  ( check__caps_acmp65_aadd_50_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[1]._YC ( check__caps_acmp65_aadd_51_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_51_6_acx0 out )  ( check__caps_acmp65_aadd_51_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[1]._YS ( check__caps_acmp65_aadd_51_6_acx2 out )  ( check__caps_acmp65_aadd_51_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[2]._YC ( check__caps_acmp65_aadd_52_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_52_6_acx0 out )  ( check__caps_acmp65_aadd_52_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[2]._YS ( check__caps_acmp65_aadd_52_6_acx2 out )  ( check__caps_acmp65_aadd_52_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[3]._YC ( check__caps_acmp65_aadd_53_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_53_6_acx0 out )  ( check__caps_acmp65_aadd_53_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[3]._YS ( check__caps_acmp65_aadd_53_6_acx2 out )  ( check__caps_acmp65_aadd_53_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[4]._YC ( check__caps_acmp65_aadd_54_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_54_6_acx0 out )  ( check__caps_acmp65_aadd_54_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[4]._YS ( check__caps_acmp65_aadd_54_6_acx2 out )  ( check__caps_acmp65_aadd_54_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[5]._YC ( check__caps_acmp65_aadd_55_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_55_6_acx0 out )  ( check__caps_acmp65_aadd_55_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[5]._YS ( check__caps_acmp65_aadd_55_6_acx2 out )  ( check__caps_acmp65_aadd_55_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[6]._YC ( check__caps_acmp65_aadd_56_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_56_6_acx0 out )  ( check__caps_acmp65_aadd_56_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[6]._YS ( check__caps_acmp65_aadd_56_6_acx2 out )  ( check__caps_acmp65_aadd_56_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[7]._YC ( check__caps_acmp65_aadd_57_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_57_6_acx0 out )  ( check__caps_acmp65_aadd_57_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[7]._YS ( check__caps_acmp65_aadd_57_6_acx2 out )  ( check__caps_acmp65_aadd_57_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx5.out ( check__caps_acmp65_adelay3_acx6 in_50_6 )  ( check__caps_acmp65_adelay3_acx5 out )  ;
   - check_caps.cmp65.delay3.cx6.out ( check__caps_acmp65_adelay3_acx6 out )  ( check__caps_acmp65_adelay3_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx0.out ( check__caps_acmp65_adelay3_acx0 out )  ( check__caps_acmp65_adelay3_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx1.out ( check__caps_acmp65_adelay3_acx2 in_50_6 )  ( check__caps_acmp65_adelay3_acx1 out )  ;
   - check_caps.cmp65.delay3.cx2.out ( check__caps_acmp65_adelay3_acx2 out )  ( check__caps_acmp65_adelay3_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx3.out ( check__caps_acmp65_adelay3_acx4 in_50_6 )  ( check__caps_acmp65_adelay3_acx3 out )  ;
   - check_caps.cmp65.delay3.cx4.out ( check__caps_acmp65_adelay3_acx4 out )  ( check__caps_acmp65_adelay3_acx5 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx5.out ( check__caps_acmp65_adelay1_acx6 in_50_6 )  ( check__caps_acmp65_adelay1_acx5 out )  ;
   - check_caps.cmp65.delay1.cx6.out ( check__caps_acmp65_adelay1_acx6 out )  ( check__caps_acmp65_adelay1_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx0.out ( check__caps_acmp65_adelay1_acx0 out )  ( check__caps_acmp65_adelay1_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx1.out ( check__caps_acmp65_adelay1_acx2 in_50_6 )  ( check__caps_acmp65_adelay1_acx1 out )  ;
   - check_caps.cmp65.delay1.cx2.out ( check__caps_acmp65_adelay1_acx2 out )  ( check__caps_acmp65_adelay1_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx3.out ( check__caps_acmp65_adelay1_acx4 in_50_6 )  ( check__caps_acmp65_adelay1_acx3 out )  ;
   - check_caps.cmp65.delay1.cx4.out ( check__caps_acmp65_adelay1_acx4 out )  ( check__caps_acmp65_adelay1_acx5 in_50_6 )  ;
   - check_caps.and.pulse ( check__caps_aand_alatch CLK )  ( check__caps_aand_apulseG_aand Y )  ;
   - check_caps.and.Rd ( check__caps_aand_alatch D )  ( check__caps_aand_aand Y )  ;
   - check_caps.and.pulseG.i7.Y ( check__caps_aand_apulseG_ai8 A )  ( check__caps_aand_apulseG_ai7 Y )  ;
   - check_caps.and.pulseG.i8.Y ( check__caps_aand_apulseG_ai8 Y )  ( check__caps_aand_apulseG_ai9 A )  ;
   - check_caps.and.pulseG.sig_inv ( check__caps_aand_apulseG_ai Y )  ( check__caps_aand_apulseG_anor B )  ;
   - check_caps.and.pulseG.sgn ( check__caps_aand_apulseG_aand A )  ( check__caps_aand_apulseG_anor Y )  ( check__caps_aand_apulseG_ai1 A )  ;
   - check_caps.and.pulseG.i9.Y ( check__caps_aand_apulseG_aand B )  ( check__caps_aand_apulseG_ai9 Y )  ;
   - check_caps.and.pulseG.i3.Y ( check__caps_aand_apulseG_ai4 A )  ( check__caps_aand_apulseG_ai3 Y )  ;
   - check_caps.and.pulseG.i4.Y ( check__caps_aand_apulseG_ai4 Y )  ( check__caps_aand_apulseG_ai5 A )  ;
   - check_caps.and.pulseG.i6.Y ( check__caps_aand_apulseG_ai7 A )  ( check__caps_aand_apulseG_ai6 Y )  ;
   - check_caps.and.pulseG.i5.Y ( check__caps_aand_apulseG_ai6 A )  ( check__caps_aand_apulseG_ai5 Y )  ;
   - check_caps.and.pulseG.i2.Y ( check__caps_aand_apulseG_ai3 A )  ( check__caps_aand_apulseG_ai2 Y )  ;
   - check_caps.and.pulseG.i1.Y ( check__caps_aand_apulseG_ai2 A )  ( check__caps_aand_apulseG_ai1 Y )  ;
   - check_caps.and.elem_c._Reset ( check__caps_aand_aelem__c_aa1 A )  ( check__caps_aand_aelem__c_ai1 Y )  ( check__caps_aand_aelem__c_aa2 A )  ;
   - check_caps.and.elem_c.a1.Y ( check__caps_aand_aelem__c_aa1 Y )  ( check__caps_aand_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_caps.and.elem_c.n1.Y ( check__caps_aand_aelem__c_an1 Y )  ( check__caps_aand_aelem__c_ac1_acx0 in_52_6 )  ;
   - check_caps.and.elem_c.a2.Y ( check__caps_aand_aelem__c_ac1_acx0 in_51_6 )  ( check__caps_aand_aelem__c_aa2 Y )  ;
   - check_caps.and.elem_c.delay.cx5.out ( check__caps_aand_aelem__c_adelay_acx6 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx5 out )  ;
   - check_caps.and.elem_c.delay.cx6.out ( check__caps_aand_aelem__c_adelay_acx6 out )  ( check__caps_aand_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx0.out ( check__caps_aand_aelem__c_adelay_acx0 out )  ( check__caps_aand_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx1.out ( check__caps_aand_aelem__c_adelay_acx2 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx1 out )  ;
   - check_caps.and.elem_c.delay.cx2.out ( check__caps_aand_aelem__c_adelay_acx2 out )  ( check__caps_aand_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx3.out ( check__caps_aand_aelem__c_adelay_acx4 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx3 out )  ;
   - check_caps.and.elem_c.delay.cx4.out ( check__caps_aand_aelem__c_adelay_acx4 out )  ( check__caps_aand_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_caps.and.elem_c.c1.cx0.out ( check__caps_aand_aelem__c_ac1_acx0 out )  ( check__caps_aand_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_caps.cmp91.tmp_Rr1 ( check__caps_acmp91_adelay2_acx0 in_50_6 )  ( check__caps_acmp91_adelay1_acx7 out )  ;
   - check_caps.cmp91.tmp_Rr2 ( check__caps_acmp91_adelay2_acx7 out )  ( check__caps_acmp91_adelay3_acx0 in_50_6 )  ;
   - check_caps.cmp91.tmp_Ra ( check__caps_acmp91_ainv__r A )  ( check__caps_acmp91_anor Y )  ;
   - check_caps.cmp91.inv_r.Y ( check__caps_acmp91_ainv__r Y )  ( check__caps_acmp91_acelem_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp[1] ( check__caps_acmp91_ainv__l2 Y )  ( check__caps_acmp91_aor__l2 B )  ;
   - check_caps.cmp91.pulse ( check__caps_acmp91_apulseG_aand Y )  ( check__caps_acmp91_al1_50_6 CLK )  ( check__caps_acmp91_al1_51_6 CLK ) 
 ( check__caps_acmp91_al1_52_6 CLK )  ( check__caps_acmp91_al1_53_6 CLK )  ( check__caps_acmp91_al1_54_6 CLK )  ( check__caps_acmp91_al1_55_6 CLK ) 
 ( check__caps_acmp91_al1_56_6 CLK )  ( check__caps_acmp91_al1_57_6 CLK )  ( check__caps_acmp91_al2_50_6 CLK )  ( check__caps_acmp91_al2_51_6 CLK ) 
 ( check__caps_acmp91_al2_52_6 CLK )  ( check__caps_acmp91_al2_53_6 CLK )  ( check__caps_acmp91_al2_54_6 CLK )  ( check__caps_acmp91_al2_55_6 CLK ) 
 ( check__caps_acmp91_al2_56_6 CLK )  ( check__caps_acmp91_al2_57_6 CLK )  ;
   - check_caps.cmp91.in1[0] ( check__caps_acmp91_aadd_50_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_50_6 Q )  ;
   - check_caps.cmp91.in2[0] ( check__caps_acmp91_aadd_50_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_50_6 Q )  ;
   - check_caps.cmp91.cin0 ( check__caps_acmp91_aadd_50_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_52_6 )  ( check__caps_acmp91_atoGND Y )  ;
   - check_caps.cmp91.cout[0] ( check__caps_acmp91_aadd_50_6_acx1 out )  ( check__caps_acmp91_aadd_51_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[0] ( check__caps_acmp91_aadd_50_6_acx3 out )  ;
   - check_caps.cmp91.in1[1] ( check__caps_acmp91_aadd_51_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_51_6 Q )  ;
   - check_caps.cmp91.in2[1] ( check__caps_acmp91_aadd_51_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_51_6 Q )  ;
   - check_caps.cmp91.cout[1] ( check__caps_acmp91_aadd_51_6_acx1 out )  ( check__caps_acmp91_aadd_52_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[1] ( check__caps_acmp91_aadd_51_6_acx3 out )  ;
   - check_caps.cmp91.in1[2] ( check__caps_acmp91_aadd_52_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_52_6 Q )  ;
   - check_caps.cmp91.in2[2] ( check__caps_acmp91_aadd_52_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_52_6 Q )  ;
   - check_caps.cmp91.cout[2] ( check__caps_acmp91_aadd_52_6_acx1 out )  ( check__caps_acmp91_aadd_53_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[2] ( check__caps_acmp91_aadd_52_6_acx3 out )  ;
   - check_caps.cmp91.in1[3] ( check__caps_acmp91_aadd_53_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_53_6 Q )  ;
   - check_caps.cmp91.in2[3] ( check__caps_acmp91_aadd_53_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_53_6 Q )  ;
   - check_caps.cmp91.cout[3] ( check__caps_acmp91_aadd_53_6_acx1 out )  ( check__caps_acmp91_aadd_54_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[3] ( check__caps_acmp91_aadd_53_6_acx3 out )  ;
   - check_caps.cmp91.in1[4] ( check__caps_acmp91_aadd_54_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_54_6 Q )  ;
   - check_caps.cmp91.in2[4] ( check__caps_acmp91_aadd_54_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_54_6 Q )  ;
   - check_caps.cmp91.cout[4] ( check__caps_acmp91_aadd_54_6_acx1 out )  ( check__caps_acmp91_aadd_55_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[4] ( check__caps_acmp91_aadd_54_6_acx3 out )  ;
   - check_caps.cmp91.in1[5] ( check__caps_acmp91_aadd_55_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_55_6 Q )  ;
   - check_caps.cmp91.in2[5] ( check__caps_acmp91_aadd_55_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_55_6 Q )  ;
   - check_caps.cmp91.cout[5] ( check__caps_acmp91_aadd_55_6_acx1 out )  ( check__caps_acmp91_aadd_56_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[5] ( check__caps_acmp91_aadd_55_6_acx3 out )  ;
   - check_caps.cmp91.in1[6] ( check__caps_acmp91_aadd_56_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_56_6 Q )  ;
   - check_caps.cmp91.in2[6] ( check__caps_acmp91_aadd_56_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_56_6 Q )  ;
   - check_caps.cmp91.cout[6] ( check__caps_acmp91_aadd_56_6_acx1 out )  ( check__caps_acmp91_aadd_57_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[6] ( check__caps_acmp91_aadd_56_6_acx3 out )  ;
   - check_caps.cmp91.in1[7] ( check__caps_acmp91_aadd_57_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_57_6 Q )  ;
   - check_caps.cmp91.in2[7] ( check__caps_acmp91_aadd_57_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_57_6 Q )  ;
   - check_caps.cmp91.cout[7] ( check__caps_acmp91_aadd_57_6_acx1 out )  ;
   - check_caps.cmp91.tmp[0] ( check__caps_acmp91_ainv__l1 Y )  ( check__caps_acmp91_aor__l1 B )  ;
   - check_caps.cmp91.or_l1.Y ( check__caps_acmp91_aor__l1 Y )  ( check__caps_acmp91_acelem_acx0 in_50_6 )  ;
   - check_caps.cmp91.or_l2.Y ( check__caps_acmp91_aor__l2 Y )  ( check__caps_acmp91_acelem_acx0 in_51_6 )  ;
   - check_caps.cmp91.delay2.cx5.out ( check__caps_acmp91_adelay2_acx6 in_50_6 )  ( check__caps_acmp91_adelay2_acx5 out )  ;
   - check_caps.cmp91.delay2.cx6.out ( check__caps_acmp91_adelay2_acx6 out )  ( check__caps_acmp91_adelay2_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx0.out ( check__caps_acmp91_adelay2_acx0 out )  ( check__caps_acmp91_adelay2_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx1.out ( check__caps_acmp91_adelay2_acx2 in_50_6 )  ( check__caps_acmp91_adelay2_acx1 out )  ;
   - check_caps.cmp91.delay2.cx2.out ( check__caps_acmp91_adelay2_acx2 out )  ( check__caps_acmp91_adelay2_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx3.out ( check__caps_acmp91_adelay2_acx4 in_50_6 )  ( check__caps_acmp91_adelay2_acx3 out )  ;
   - check_caps.cmp91.delay2.cx4.out ( check__caps_acmp91_adelay2_acx4 out )  ( check__caps_acmp91_adelay2_acx5 in_50_6 )  ;
   - check_caps.cmp91.pulseG.i7.Y ( check__caps_acmp91_apulseG_ai8 A )  ( check__caps_acmp91_apulseG_ai7 Y )  ;
   - check_caps.cmp91.pulseG.i8.Y ( check__caps_acmp91_apulseG_ai8 Y )  ( check__caps_acmp91_apulseG_ai9 A )  ;
   - check_caps.cmp91.pulseG.sig_inv ( check__caps_acmp91_apulseG_ai Y )  ( check__caps_acmp91_apulseG_anor B )  ;
   - check_caps.cmp91.pulseG.sgn ( check__caps_acmp91_apulseG_aand A )  ( check__caps_acmp91_apulseG_anor Y )  ( check__caps_acmp91_apulseG_ai1 A )  ;
   - check_caps.cmp91.pulseG.i9.Y ( check__caps_acmp91_apulseG_aand B )  ( check__caps_acmp91_apulseG_ai9 Y )  ;
   - check_caps.cmp91.pulseG.i3.Y ( check__caps_acmp91_apulseG_ai4 A )  ( check__caps_acmp91_apulseG_ai3 Y )  ;
   - check_caps.cmp91.pulseG.i4.Y ( check__caps_acmp91_apulseG_ai4 Y )  ( check__caps_acmp91_apulseG_ai5 A )  ;
   - check_caps.cmp91.pulseG.i6.Y ( check__caps_acmp91_apulseG_ai7 A )  ( check__caps_acmp91_apulseG_ai6 Y )  ;
   - check_caps.cmp91.pulseG.i5.Y ( check__caps_acmp91_apulseG_ai6 A )  ( check__caps_acmp91_apulseG_ai5 Y )  ;
   - check_caps.cmp91.pulseG.i2.Y ( check__caps_acmp91_apulseG_ai3 A )  ( check__caps_acmp91_apulseG_ai2 Y )  ;
   - check_caps.cmp91.pulseG.i1.Y ( check__caps_acmp91_apulseG_ai2 A )  ( check__caps_acmp91_apulseG_ai1 Y )  ;
   - check_caps.cmp91.add[0]._YC ( check__caps_acmp91_aadd_50_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_50_6_acx0 out )  ( check__caps_acmp91_aadd_50_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[0]._YS ( check__caps_acmp91_aadd_50_6_acx2 out )  ( check__caps_acmp91_aadd_50_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[1]._YC ( check__caps_acmp91_aadd_51_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_51_6_acx0 out )  ( check__caps_acmp91_aadd_51_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[1]._YS ( check__caps_acmp91_aadd_51_6_acx2 out )  ( check__caps_acmp91_aadd_51_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[2]._YC ( check__caps_acmp91_aadd_52_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_52_6_acx0 out )  ( check__caps_acmp91_aadd_52_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[2]._YS ( check__caps_acmp91_aadd_52_6_acx2 out )  ( check__caps_acmp91_aadd_52_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[3]._YC ( check__caps_acmp91_aadd_53_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_53_6_acx0 out )  ( check__caps_acmp91_aadd_53_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[3]._YS ( check__caps_acmp91_aadd_53_6_acx2 out )  ( check__caps_acmp91_aadd_53_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[4]._YC ( check__caps_acmp91_aadd_54_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_54_6_acx0 out )  ( check__caps_acmp91_aadd_54_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[4]._YS ( check__caps_acmp91_aadd_54_6_acx2 out )  ( check__caps_acmp91_aadd_54_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[5]._YC ( check__caps_acmp91_aadd_55_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_55_6_acx0 out )  ( check__caps_acmp91_aadd_55_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[5]._YS ( check__caps_acmp91_aadd_55_6_acx2 out )  ( check__caps_acmp91_aadd_55_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[6]._YC ( check__caps_acmp91_aadd_56_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_56_6_acx0 out )  ( check__caps_acmp91_aadd_56_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[6]._YS ( check__caps_acmp91_aadd_56_6_acx2 out )  ( check__caps_acmp91_aadd_56_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[7]._YC ( check__caps_acmp91_aadd_57_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_57_6_acx0 out )  ( check__caps_acmp91_aadd_57_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[7]._YS ( check__caps_acmp91_aadd_57_6_acx2 out )  ( check__caps_acmp91_aadd_57_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx5.out ( check__caps_acmp91_adelay3_acx6 in_50_6 )  ( check__caps_acmp91_adelay3_acx5 out )  ;
   - check_caps.cmp91.delay3.cx6.out ( check__caps_acmp91_adelay3_acx6 out )  ( check__caps_acmp91_adelay3_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx0.out ( check__caps_acmp91_adelay3_acx0 out )  ( check__caps_acmp91_adelay3_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx1.out ( check__caps_acmp91_adelay3_acx2 in_50_6 )  ( check__caps_acmp91_adelay3_acx1 out )  ;
   - check_caps.cmp91.delay3.cx2.out ( check__caps_acmp91_adelay3_acx2 out )  ( check__caps_acmp91_adelay3_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx3.out ( check__caps_acmp91_adelay3_acx4 in_50_6 )  ( check__caps_acmp91_adelay3_acx3 out )  ;
   - check_caps.cmp91.delay3.cx4.out ( check__caps_acmp91_adelay3_acx4 out )  ( check__caps_acmp91_adelay3_acx5 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx5.out ( check__caps_acmp91_adelay1_acx6 in_50_6 )  ( check__caps_acmp91_adelay1_acx5 out )  ;
   - check_caps.cmp91.delay1.cx6.out ( check__caps_acmp91_adelay1_acx6 out )  ( check__caps_acmp91_adelay1_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx0.out ( check__caps_acmp91_adelay1_acx0 out )  ( check__caps_acmp91_adelay1_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx1.out ( check__caps_acmp91_adelay1_acx2 in_50_6 )  ( check__caps_acmp91_adelay1_acx1 out )  ;
   - check_caps.cmp91.delay1.cx2.out ( check__caps_acmp91_adelay1_acx2 out )  ( check__caps_acmp91_adelay1_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx3.out ( check__caps_acmp91_adelay1_acx4 in_50_6 )  ( check__caps_acmp91_adelay1_acx3 out )  ;
   - check_caps.cmp91.delay1.cx4.out ( check__caps_acmp91_adelay1_acx4 out )  ( check__caps_acmp91_adelay1_acx5 in_50_6 )  ;
   - check_caps.inv.pulse ( check__caps_ainv_alatch CLK )  ( check__caps_ainv_apulseG_aand Y )  ;
   - check_caps.inv.Rd ( check__caps_ainv_alatch D )  ( check__caps_ainv_ain Y )  ;
   - check_caps.inv.pulseG.i7.Y ( check__caps_ainv_apulseG_ai8 A )  ( check__caps_ainv_apulseG_ai7 Y )  ;
   - check_caps.inv.pulseG.i8.Y ( check__caps_ainv_apulseG_ai8 Y )  ( check__caps_ainv_apulseG_ai9 A )  ;
   - check_caps.inv.pulseG.sig_inv ( check__caps_ainv_apulseG_ai Y )  ( check__caps_ainv_apulseG_anor B )  ;
   - check_caps.inv.pulseG.sgn ( check__caps_ainv_apulseG_aand A )  ( check__caps_ainv_apulseG_anor Y )  ( check__caps_ainv_apulseG_ai1 A )  ;
   - check_caps.inv.pulseG.i9.Y ( check__caps_ainv_apulseG_aand B )  ( check__caps_ainv_apulseG_ai9 Y )  ;
   - check_caps.inv.pulseG.i3.Y ( check__caps_ainv_apulseG_ai4 A )  ( check__caps_ainv_apulseG_ai3 Y )  ;
   - check_caps.inv.pulseG.i4.Y ( check__caps_ainv_apulseG_ai4 Y )  ( check__caps_ainv_apulseG_ai5 A )  ;
   - check_caps.inv.pulseG.i6.Y ( check__caps_ainv_apulseG_ai7 A )  ( check__caps_ainv_apulseG_ai6 Y )  ;
   - check_caps.inv.pulseG.i5.Y ( check__caps_ainv_apulseG_ai6 A )  ( check__caps_ainv_apulseG_ai5 Y )  ;
   - check_caps.inv.pulseG.i2.Y ( check__caps_ainv_apulseG_ai3 A )  ( check__caps_ainv_apulseG_ai2 Y )  ;
   - check_caps.inv.pulseG.i1.Y ( check__caps_ainv_apulseG_ai2 A )  ( check__caps_ainv_apulseG_ai1 Y )  ;
   - check_caps.inv.elem_c._Reset ( check__caps_ainv_aelem__c_aa1 A )  ( check__caps_ainv_aelem__c_ai1 Y )  ;
   - check_caps.inv.elem_c.a1.Y ( check__caps_ainv_aelem__c_aa1 Y )  ( check__caps_ainv_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_caps.inv.elem_c.n1.Y ( check__caps_ainv_aelem__c_an1 Y )  ( check__caps_ainv_aelem__c_ac1_acx0 in_51_6 )  ;
   - check_caps.inv.elem_c.delay.cx5.out ( check__caps_ainv_aelem__c_adelay_acx6 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx5 out )  ;
   - check_caps.inv.elem_c.delay.cx6.out ( check__caps_ainv_aelem__c_adelay_acx6 out )  ( check__caps_ainv_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx0.out ( check__caps_ainv_aelem__c_adelay_acx0 out )  ( check__caps_ainv_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx1.out ( check__caps_ainv_aelem__c_adelay_acx2 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx1 out )  ;
   - check_caps.inv.elem_c.delay.cx2.out ( check__caps_ainv_aelem__c_adelay_acx2 out )  ( check__caps_ainv_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx3.out ( check__caps_ainv_aelem__c_adelay_acx4 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx3 out )  ;
   - check_caps.inv.elem_c.delay.cx4.out ( check__caps_ainv_aelem__c_adelay_acx4 out )  ( check__caps_ainv_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_caps.inv.elem_c.c1.cx0.out ( check__caps_ainv_aelem__c_ac1_acx0 out )  ( check__caps_ainv_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_caps.cp.pulse ( check__caps_acp_apulseG_aand Y )  ( check__caps_acp_al_50_6 CLK )  ( check__caps_acp_al_51_6 CLK ) 
 ( check__caps_acp_al_52_6 CLK )  ( check__caps_acp_al_53_6 CLK )  ( check__caps_acp_al_54_6 CLK )  ( check__caps_acp_al_55_6 CLK ) 
 ( check__caps_acp_al_56_6 CLK )  ( check__caps_acp_al_57_6 CLK )  ;
   - check_caps.cp.tmp[0] ( check__caps_acp_aor__1 B )  ( check__caps_acp_ainv__3 Y )  ;
   - check_caps.cp.or_1.Y ( check__caps_acp_aor__1 Y )  ( check__caps_acp_acelem_acx0 in_50_6 )  ;
   - check_caps.cp.tmp[1] ( check__caps_acp_ainv__1 A )  ( check__caps_acp_anor__2 Y )  ;
   - check_caps.cp.inv_1.Y ( check__caps_acp_ainv__1 Y )  ( check__caps_acp_acelem_acx0 in_51_6 )  ;
   - check_caps.cp.tmp[2] ( check__caps_acp_ainv__2 A )  ( check__caps_acp_anor__3 Y )  ;
   - check_caps.cp.inv_2.Y ( check__caps_acp_ainv__2 Y )  ( check__caps_acp_acelem_acx0 in_52_6 )  ;
   - check_caps.cp.pulseG.i7.Y ( check__caps_acp_apulseG_ai8 A )  ( check__caps_acp_apulseG_ai7 Y )  ;
   - check_caps.cp.pulseG.i8.Y ( check__caps_acp_apulseG_ai8 Y )  ( check__caps_acp_apulseG_ai9 A )  ;
   - check_caps.cp.pulseG.sig_inv ( check__caps_acp_apulseG_ai Y )  ( check__caps_acp_apulseG_anor B )  ;
   - check_caps.cp.pulseG.sgn ( check__caps_acp_apulseG_aand A )  ( check__caps_acp_apulseG_anor Y )  ( check__caps_acp_apulseG_ai1 A )  ;
   - check_caps.cp.pulseG.i9.Y ( check__caps_acp_apulseG_aand B )  ( check__caps_acp_apulseG_ai9 Y )  ;
   - check_caps.cp.pulseG.i3.Y ( check__caps_acp_apulseG_ai4 A )  ( check__caps_acp_apulseG_ai3 Y )  ;
   - check_caps.cp.pulseG.i4.Y ( check__caps_acp_apulseG_ai4 Y )  ( check__caps_acp_apulseG_ai5 A )  ;
   - check_caps.cp.pulseG.i6.Y ( check__caps_acp_apulseG_ai7 A )  ( check__caps_acp_apulseG_ai6 Y )  ;
   - check_caps.cp.pulseG.i5.Y ( check__caps_acp_apulseG_ai6 A )  ( check__caps_acp_apulseG_ai5 Y )  ;
   - check_caps.cp.pulseG.i2.Y ( check__caps_acp_apulseG_ai3 A )  ( check__caps_acp_apulseG_ai2 Y )  ;
   - check_caps.cp.pulseG.i1.Y ( check__caps_acp_apulseG_ai2 A )  ( check__caps_acp_apulseG_ai1 Y )  ;
   - check_caps.cp.delay1.cx5.out ( check__caps_acp_adelay1_acx6 in_50_6 )  ( check__caps_acp_adelay1_acx5 out )  ;
   - check_caps.cp.delay1.cx6.out ( check__caps_acp_adelay1_acx6 out )  ( check__caps_acp_adelay1_acx7 in_50_6 )  ;
   - check_caps.cp.delay1.cx0.out ( check__caps_acp_adelay1_acx0 out )  ( check__caps_acp_adelay1_acx1 in_50_6 )  ;
   - check_caps.cp.delay1.cx1.out ( check__caps_acp_adelay1_acx2 in_50_6 )  ( check__caps_acp_adelay1_acx1 out )  ;
   - check_caps.cp.delay1.cx2.out ( check__caps_acp_adelay1_acx2 out )  ( check__caps_acp_adelay1_acx3 in_50_6 )  ;
   - check_caps.cp.delay1.cx3.out ( check__caps_acp_adelay1_acx4 in_50_6 )  ( check__caps_acp_adelay1_acx3 out )  ;
   - check_caps.cp.delay1.cx4.out ( check__caps_acp_adelay1_acx4 out )  ( check__caps_acp_adelay1_acx5 in_50_6 )  ;
   - shift_split.tmpRr ( shift__split_adelay2_acx0 in_50_6 )  ( shift__split_adelay1_acx7 out )  ;
   - shift_split.outRequest ( shift__split_adelay2_acx7 out )  ( shift__split_aand2 A )  ( shift__split_aand1 A )  ;
   - shift_split.pulse ( shift__split_apulseG_aand Y )  ( shift__split_acontrolLatch CLK )  ( shift__split_al_50_6 CLK ) 
 ( shift__split_al_51_6 CLK )  ( shift__split_al_52_6 CLK )  ( shift__split_al_53_6 CLK )  ( shift__split_al_54_6 CLK ) 
 ( shift__split_al_55_6 CLK )  ( shift__split_al_56_6 CLK )  ( shift__split_al_57_6 CLK )  ;
   - shift_split.tmp ( shift__split_ainv__r A )  ( shift__split_anor__R Y )  ;
   - shift_split.inv_r.Y ( shift__split_ainv__r Y )  ( shift__split_acelem_acx0 in_52_6 )  ;
   - shift_split.LrTemp ( shift__split_ainv__l Y )  ( shift__split_aor1 B )  ;
   - shift_split.or1.Y ( shift__split_aor1 Y )  ( shift__split_acelem_acx0 in_50_6 )  ;
   - shift_split.controlOut ( shift__split_ainv__ctr A )  ( shift__split_acontrolLatch Q )  ( shift__split_aand1 B )  ;
   - shift_split.ctrlOut_inv ( shift__split_ainv__ctr Y )  ( shift__split_aand2 B )  ;
   - shift_split.RaTemp ( shift__split_anor__R B )  ( shift__split_aor Y )  ;
   - shift_split.CrTemp ( shift__split_aor2 B )  ( shift__split_ainv__c Y )  ;
   - shift_split.or2.Y ( shift__split_aor2 Y )  ( shift__split_acelem_acx0 in_51_6 )  ;
   - shift_split.delay2.cx5.out ( shift__split_adelay2_acx6 in_50_6 )  ( shift__split_adelay2_acx5 out )  ;
   - shift_split.delay2.cx6.out ( shift__split_adelay2_acx6 out )  ( shift__split_adelay2_acx7 in_50_6 )  ;
   - shift_split.delay2.cx0.out ( shift__split_adelay2_acx0 out )  ( shift__split_adelay2_acx1 in_50_6 )  ;
   - shift_split.delay2.cx1.out ( shift__split_adelay2_acx2 in_50_6 )  ( shift__split_adelay2_acx1 out )  ;
   - shift_split.delay2.cx2.out ( shift__split_adelay2_acx2 out )  ( shift__split_adelay2_acx3 in_50_6 )  ;
   - shift_split.delay2.cx3.out ( shift__split_adelay2_acx4 in_50_6 )  ( shift__split_adelay2_acx3 out )  ;
   - shift_split.delay2.cx4.out ( shift__split_adelay2_acx4 out )  ( shift__split_adelay2_acx5 in_50_6 )  ;
   - shift_split.pulseG.i7.Y ( shift__split_apulseG_ai8 A )  ( shift__split_apulseG_ai7 Y )  ;
   - shift_split.pulseG.i8.Y ( shift__split_apulseG_ai8 Y )  ( shift__split_apulseG_ai9 A )  ;
   - shift_split.pulseG.sig_inv ( shift__split_apulseG_ai Y )  ( shift__split_apulseG_anor B )  ;
   - shift_split.pulseG.sgn ( shift__split_apulseG_aand A )  ( shift__split_apulseG_anor Y )  ( shift__split_apulseG_ai1 A )  ;
   - shift_split.pulseG.i9.Y ( shift__split_apulseG_aand B )  ( shift__split_apulseG_ai9 Y )  ;
   - shift_split.pulseG.i3.Y ( shift__split_apulseG_ai4 A )  ( shift__split_apulseG_ai3 Y )  ;
   - shift_split.pulseG.i4.Y ( shift__split_apulseG_ai4 Y )  ( shift__split_apulseG_ai5 A )  ;
   - shift_split.pulseG.i6.Y ( shift__split_apulseG_ai7 A )  ( shift__split_apulseG_ai6 Y )  ;
   - shift_split.pulseG.i5.Y ( shift__split_apulseG_ai6 A )  ( shift__split_apulseG_ai5 Y )  ;
   - shift_split.pulseG.i2.Y ( shift__split_apulseG_ai3 A )  ( shift__split_apulseG_ai2 Y )  ;
   - shift_split.pulseG.i1.Y ( shift__split_apulseG_ai2 A )  ( shift__split_apulseG_ai1 Y )  ;
   - shift_split.delay1.cx5.out ( shift__split_adelay1_acx6 in_50_6 )  ( shift__split_adelay1_acx5 out )  ;
   - shift_split.delay1.cx6.out ( shift__split_adelay1_acx6 out )  ( shift__split_adelay1_acx7 in_50_6 )  ;
   - shift_split.delay1.cx0.out ( shift__split_adelay1_acx0 out )  ( shift__split_adelay1_acx1 in_50_6 )  ;
   - shift_split.delay1.cx1.out ( shift__split_adelay1_acx2 in_50_6 )  ( shift__split_adelay1_acx1 out )  ;
   - shift_split.delay1.cx2.out ( shift__split_adelay1_acx2 out )  ( shift__split_adelay1_acx3 in_50_6 )  ;
   - shift_split.delay1.cx3.out ( shift__split_adelay1_acx4 in_50_6 )  ( shift__split_adelay1_acx3 out )  ;
   - shift_split.delay1.cx4.out ( shift__split_adelay1_acx4 out )  ( shift__split_adelay1_acx5 in_50_6 )  ;
   - copy_P.pulse ( copy__P_apulseG_aand Y )  ( copy__P_al_50_6 CLK )  ( copy__P_al_51_6 CLK ) 
 ( copy__P_al_52_6 CLK )  ( copy__P_al_53_6 CLK )  ( copy__P_al_54_6 CLK )  ( copy__P_al_55_6 CLK ) 
 ( copy__P_al_56_6 CLK )  ( copy__P_al_57_6 CLK )  ;
   - copy_P.tmp[0] ( copy__P_aor__1 B )  ( copy__P_ainv__3 Y )  ;
   - copy_P.or_1.Y ( copy__P_aor__1 Y )  ( copy__P_acelem_acx0 in_50_6 )  ;
   - copy_P.tmp[1] ( copy__P_ainv__1 A )  ( copy__P_anor__2 Y )  ;
   - copy_P.inv_1.Y ( copy__P_ainv__1 Y )  ( copy__P_acelem_acx0 in_51_6 )  ;
   - copy_P.tmp[2] ( copy__P_ainv__2 A )  ( copy__P_anor__3 Y )  ;
   - copy_P.inv_2.Y ( copy__P_ainv__2 Y )  ( copy__P_acelem_acx0 in_52_6 )  ;
   - copy_P.pulseG.i7.Y ( copy__P_apulseG_ai8 A )  ( copy__P_apulseG_ai7 Y )  ;
   - copy_P.pulseG.i8.Y ( copy__P_apulseG_ai8 Y )  ( copy__P_apulseG_ai9 A )  ;
   - copy_P.pulseG.sig_inv ( copy__P_apulseG_ai Y )  ( copy__P_apulseG_anor B )  ;
   - copy_P.pulseG.sgn ( copy__P_apulseG_aand A )  ( copy__P_apulseG_anor Y )  ( copy__P_apulseG_ai1 A )  ;
   - copy_P.pulseG.i9.Y ( copy__P_apulseG_aand B )  ( copy__P_apulseG_ai9 Y )  ;
   - copy_P.pulseG.i3.Y ( copy__P_apulseG_ai4 A )  ( copy__P_apulseG_ai3 Y )  ;
   - copy_P.pulseG.i4.Y ( copy__P_apulseG_ai4 Y )  ( copy__P_apulseG_ai5 A )  ;
   - copy_P.pulseG.i6.Y ( copy__P_apulseG_ai7 A )  ( copy__P_apulseG_ai6 Y )  ;
   - copy_P.pulseG.i5.Y ( copy__P_apulseG_ai6 A )  ( copy__P_apulseG_ai5 Y )  ;
   - copy_P.pulseG.i2.Y ( copy__P_apulseG_ai3 A )  ( copy__P_apulseG_ai2 Y )  ;
   - copy_P.pulseG.i1.Y ( copy__P_apulseG_ai2 A )  ( copy__P_apulseG_ai1 Y )  ;
   - copy_P.delay1.cx5.out ( copy__P_adelay1_acx6 in_50_6 )  ( copy__P_adelay1_acx5 out )  ;
   - copy_P.delay1.cx6.out ( copy__P_adelay1_acx6 out )  ( copy__P_adelay1_acx7 in_50_6 )  ;
   - copy_P.delay1.cx0.out ( copy__P_adelay1_acx0 out )  ( copy__P_adelay1_acx1 in_50_6 )  ;
   - copy_P.delay1.cx1.out ( copy__P_adelay1_acx2 in_50_6 )  ( copy__P_adelay1_acx1 out )  ;
   - copy_P.delay1.cx2.out ( copy__P_adelay1_acx2 out )  ( copy__P_adelay1_acx3 in_50_6 )  ;
   - copy_P.delay1.cx3.out ( copy__P_adelay1_acx4 in_50_6 )  ( copy__P_adelay1_acx3 out )  ;
   - copy_P.delay1.cx4.out ( copy__P_adelay1_acx4 out )  ( copy__P_adelay1_acx5 in_50_6 )  ;
   - copy_ctrl_shift.pulse ( copy__ctrl__shift_apulseG_aand Y )  ( copy__ctrl__shift_al_50_6 CLK )  ;
   - copy_ctrl_shift.tmp[0] ( copy__ctrl__shift_aor__1 B )  ( copy__ctrl__shift_ainv__3 Y )  ;
   - copy_ctrl_shift.or_1.Y ( copy__ctrl__shift_aor__1 Y )  ( copy__ctrl__shift_acelem_acx0 in_50_6 )  ;
   - copy_ctrl_shift.tmp[1] ( copy__ctrl__shift_ainv__1 A )  ( copy__ctrl__shift_anor__2 Y )  ;
   - copy_ctrl_shift.inv_1.Y ( copy__ctrl__shift_ainv__1 Y )  ( copy__ctrl__shift_acelem_acx0 in_51_6 )  ;
   - copy_ctrl_shift.tmp[2] ( copy__ctrl__shift_ainv__2 A )  ( copy__ctrl__shift_anor__3 Y )  ;
   - copy_ctrl_shift.inv_2.Y ( copy__ctrl__shift_ainv__2 Y )  ( copy__ctrl__shift_acelem_acx0 in_52_6 )  ;
   - copy_ctrl_shift.pulseG.i7.Y ( copy__ctrl__shift_apulseG_ai8 A )  ( copy__ctrl__shift_apulseG_ai7 Y )  ;
   - copy_ctrl_shift.pulseG.i8.Y ( copy__ctrl__shift_apulseG_ai8 Y )  ( copy__ctrl__shift_apulseG_ai9 A )  ;
   - copy_ctrl_shift.pulseG.sig_inv ( copy__ctrl__shift_apulseG_ai Y )  ( copy__ctrl__shift_apulseG_anor B )  ;
   - copy_ctrl_shift.pulseG.sgn ( copy__ctrl__shift_apulseG_aand A )  ( copy__ctrl__shift_apulseG_anor Y )  ( copy__ctrl__shift_apulseG_ai1 A )  ;
   - copy_ctrl_shift.pulseG.i9.Y ( copy__ctrl__shift_apulseG_aand B )  ( copy__ctrl__shift_apulseG_ai9 Y )  ;
   - copy_ctrl_shift.pulseG.i3.Y ( copy__ctrl__shift_apulseG_ai4 A )  ( copy__ctrl__shift_apulseG_ai3 Y )  ;
   - copy_ctrl_shift.pulseG.i4.Y ( copy__ctrl__shift_apulseG_ai4 Y )  ( copy__ctrl__shift_apulseG_ai5 A )  ;
   - copy_ctrl_shift.pulseG.i6.Y ( copy__ctrl__shift_apulseG_ai7 A )  ( copy__ctrl__shift_apulseG_ai6 Y )  ;
   - copy_ctrl_shift.pulseG.i5.Y ( copy__ctrl__shift_apulseG_ai6 A )  ( copy__ctrl__shift_apulseG_ai5 Y )  ;
   - copy_ctrl_shift.pulseG.i2.Y ( copy__ctrl__shift_apulseG_ai3 A )  ( copy__ctrl__shift_apulseG_ai2 Y )  ;
   - copy_ctrl_shift.pulseG.i1.Y ( copy__ctrl__shift_apulseG_ai2 A )  ( copy__ctrl__shift_apulseG_ai1 Y )  ;
   - copy_ctrl_shift.delay1.cx5.out ( copy__ctrl__shift_adelay1_acx6 in_50_6 )  ( copy__ctrl__shift_adelay1_acx5 out )  ;
   - copy_ctrl_shift.delay1.cx6.out ( copy__ctrl__shift_adelay1_acx6 out )  ( copy__ctrl__shift_adelay1_acx7 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx0.out ( copy__ctrl__shift_adelay1_acx0 out )  ( copy__ctrl__shift_adelay1_acx1 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx1.out ( copy__ctrl__shift_adelay1_acx2 in_50_6 )  ( copy__ctrl__shift_adelay1_acx1 out )  ;
   - copy_ctrl_shift.delay1.cx2.out ( copy__ctrl__shift_adelay1_acx2 out )  ( copy__ctrl__shift_adelay1_acx3 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx3.out ( copy__ctrl__shift_adelay1_acx4 in_50_6 )  ( copy__ctrl__shift_adelay1_acx3 out )  ;
   - copy_ctrl_shift.delay1.cx4.out ( copy__ctrl__shift_adelay1_acx4 out )  ( copy__ctrl__shift_adelay1_acx5 in_50_6 )  ;
   - shft.compOut.d[0] ( shft_acomps_al_50_6 D )  ( shft_acomp_aadd_57_6_acx3 out )  ;
   - shft.compOut.r ( shft_acomps_ainv__3 A )  ( shft_acomp_adelay3_acx7 out )  ;
   - shft.compOut.a ( shft_acomps_apulseG_ai A )  ( shft_acomps_adelay1_acx0 in_50_6 )  ( shft_acomps_acelem_acx0 out ) 
 ( shft_acomp_anor B )  ;
   - shft.comp1.d[0] ( shft_acomps_al_50_6 Q )  ( shft_amerge_amux_50_6 S )  ( shft_amerge_amux_51_6 S ) 
 ( shft_amerge_amux_52_6 S )  ( shft_amerge_amux_53_6 S )  ( shft_amerge_amux_54_6 S )  ( shft_amerge_amux_55_6 S ) 
 ( shft_amerge_amux_56_6 S )  ( shft_amerge_amux_57_6 S )  ( shft_amerge_ainv1__Cd A )  ( shft_amerge_aand1 A ) 
 ( shft_asplit_acontrolLatch D )  ;
   - shft.comp1.r ( shft_acomps_adelay1_acx7 out )  ( shft_amerge_adelay1_acx0 in_50_6 )  ( shft_asplit_ainv__c A )  ;
   - shft.comp1.a ( shft_acomps_anor__2 B )  ( shft_asplit_apulseG_ai A )  ( shft_asplit_adelay1_acx0 in_50_6 ) 
 ( shft_asplit_acelem_acx0 out )  ( shft_asums_anor__3 B )  ;
   - shft.comp2.a ( shft_acomps_anor__3 B )  ( shft_amerge_adelay2_acx0 in_50_6 )  ( shft_amerge_apulseG_ai A ) 
 ( shft_amerge_aor Y )  ;
   - shft.Sum.d[0] ( shft_aadd__key_aadd_50_6_acx3 out )  ( shft_asums_al_50_6 D )  ;
   - shft.Sum.d[1] ( shft_aadd__key_aadd_51_6_acx3 out )  ( shft_asums_al_51_6 D )  ;
   - shft.Sum.d[2] ( shft_aadd__key_aadd_52_6_acx3 out )  ( shft_asums_al_52_6 D )  ;
   - shft.Sum.d[3] ( shft_aadd__key_aadd_53_6_acx3 out )  ( shft_asums_al_53_6 D )  ;
   - shft.Sum.d[4] ( shft_aadd__key_aadd_54_6_acx3 out )  ( shft_asums_al_54_6 D )  ;
   - shft.Sum.d[5] ( shft_aadd__key_aadd_55_6_acx3 out )  ( shft_asums_al_55_6 D )  ;
   - shft.Sum.d[6] ( shft_aadd__key_aadd_56_6_acx3 out )  ( shft_asums_al_56_6 D )  ;
   - shft.Sum.d[7] ( shft_aadd__key_aadd_57_6_acx3 out )  ( shft_asums_al_57_6 D )  ;
   - shft.Sum.r ( shft_aadd__key_adelay2_acx7 out )  ( shft_asums_ainv__3 A )  ;
   - shft.Sum.a ( shft_aadd__key_anor B )  ( shft_asums_apulseG_ai A )  ( shft_asums_adelay1_acx0 in_50_6 ) 
 ( shft_asums_acelem_acx0 out )  ;
   - shft.subIn.d[0] ( shft_amerge_amux_50_6 A )  ( shft_asplit_al_50_6 Q )  ( shft_asub_al1_50_6 D )  ;
   - shft.subIn.d[1] ( shft_amerge_amux_51_6 A )  ( shft_asplit_al_51_6 Q )  ( shft_asub_al1_51_6 D )  ;
   - shft.subIn.d[2] ( shft_amerge_amux_52_6 A )  ( shft_asplit_al_52_6 Q )  ( shft_asub_al1_52_6 D )  ;
   - shft.subIn.d[3] ( shft_amerge_amux_53_6 A )  ( shft_asplit_al_53_6 Q )  ( shft_asub_al1_53_6 D )  ;
   - shft.subIn.d[4] ( shft_amerge_amux_54_6 A )  ( shft_asplit_al_54_6 Q )  ( shft_asub_al1_54_6 D )  ;
   - shft.subIn.d[5] ( shft_amerge_amux_55_6 A )  ( shft_asplit_al_55_6 Q )  ( shft_asub_al1_55_6 D )  ;
   - shft.subIn.d[6] ( shft_amerge_amux_56_6 A )  ( shft_asplit_al_56_6 Q )  ( shft_asub_al1_56_6 D )  ;
   - shft.subIn.d[7] ( shft_amerge_amux_57_6 A )  ( shft_asplit_al_57_6 Q )  ( shft_asub_al1_57_6 D )  ;
   - shft.toMux.r ( shft_amerge_ainv__L1 A )  ( shft_asplit_aand1 Y )  ;
   - shft.toMux.a ( shft_amerge_acelem1_acx0 out )  ( shft_amerge_aor A )  ( shft_asplit_aor A )  ;
   - shft.subOut.d[0] ( shft_amerge_amux_50_6 B )  ( shft_asub_aadd_50_6_acx3 out )  ;
   - shft.subOut.d[1] ( shft_amerge_amux_51_6 B )  ( shft_asub_aadd_51_6_acx3 out )  ;
   - shft.subOut.d[2] ( shft_amerge_amux_52_6 B )  ( shft_asub_aadd_52_6_acx3 out )  ;
   - shft.subOut.d[3] ( shft_amerge_amux_53_6 B )  ( shft_asub_aadd_53_6_acx3 out )  ;
   - shft.subOut.d[4] ( shft_amerge_amux_54_6 B )  ( shft_asub_aadd_54_6_acx3 out )  ;
   - shft.subOut.d[5] ( shft_amerge_amux_55_6 B )  ( shft_asub_aadd_55_6_acx3 out )  ;
   - shft.subOut.d[6] ( shft_amerge_amux_56_6 B )  ( shft_asub_aadd_56_6_acx3 out )  ;
   - shft.subOut.d[7] ( shft_amerge_amux_57_6 B )  ( shft_asub_aadd_57_6_acx3 out )  ;
   - shft.subOut.r ( shft_amerge_ainv__L2 A )  ( shft_asub_adelay2_acx7 out )  ;
   - shft.subOut.a ( shft_amerge_acelem2_acx0 out )  ( shft_amerge_aor B )  ( shft_asub_anor B )  ;
   - shft.compSum.d[0] ( shft_asplit_al_50_6 D )  ( shft_asums_al_50_6 Q )  ( shft_acomp_al1_50_6 D )  ;
   - shft.compSum.d[1] ( shft_asplit_al_51_6 D )  ( shft_asums_al_51_6 Q )  ( shft_acomp_al1_51_6 D )  ;
   - shft.compSum.d[2] ( shft_asplit_al_52_6 D )  ( shft_asums_al_52_6 Q )  ( shft_acomp_al1_52_6 D )  ;
   - shft.compSum.d[3] ( shft_asplit_al_53_6 D )  ( shft_asums_al_53_6 Q )  ( shft_acomp_al1_53_6 D )  ;
   - shft.compSum.d[4] ( shft_asplit_al_54_6 D )  ( shft_asums_al_54_6 Q )  ( shft_acomp_al1_54_6 D )  ;
   - shft.compSum.d[5] ( shft_asplit_al_55_6 D )  ( shft_asums_al_55_6 Q )  ( shft_acomp_al1_55_6 D )  ;
   - shft.compSum.d[6] ( shft_asplit_al_56_6 D )  ( shft_asums_al_56_6 Q )  ( shft_acomp_al1_56_6 D )  ;
   - shft.compSum.d[7] ( shft_asplit_al_57_6 D )  ( shft_asums_al_57_6 Q )  ( shft_acomp_al1_57_6 D )  ;
   - shft.compSum.r ( shft_asplit_ainv__l A )  ( shft_asums_adelay1_acx7 out )  ( shft_acomp_ainv__l1 A )  ;
   - shft.subIn.r ( shft_asplit_aand2 Y )  ( shft_asub_ainv__l1 A )  ;
   - shft.subIn.a ( shft_asplit_aor B )  ( shft_asub_apulseG_ai A )  ( shft_asub_adelay1_acx0 in_50_6 ) 
 ( shft_asub_acelem_acx0 out )  ( shft_asrc2_anor B )  ;
   - shft.compSum.a ( shft_asums_anor__2 B )  ( shft_acomp_apulseG_ai A )  ( shft_acomp_adelay1_acx0 in_50_6 ) 
 ( shft_acomp_acelem_acx0 out )  ( shft_asrc1_anor B )  ;
   - shft.negSrc1.d[0] ( shft_acomp_al2_50_6 D )  ( shft_asrc1_asetGND0 Y )  ;
   - shft.negSrc1.d[1] ( shft_acomp_al2_51_6 D )  ( shft_asrc1_asetGND1 Y )  ;
   - shft.negSrc1.d[2] ( shft_acomp_al2_52_6 D )  ( shft_asrc1_asetGND2 Y )  ;
   - shft.negSrc1.d[3] ( shft_acomp_al2_53_6 D )  ( shft_asrc1_asetGND3 Y )  ;
   - shft.negSrc1.d[4] ( shft_acomp_al2_54_6 D )  ( shft_asrc1_asetGND4 Y )  ;
   - shft.negSrc1.d[5] ( shft_acomp_al2_55_6 D )  ( shft_asrc1_asetGND5 Y )  ;
   - shft.negSrc1.d[6] ( shft_acomp_al2_56_6 D )  ( shft_asrc1_asetGND6 Y )  ;
   - shft.negSrc1.d[7] ( shft_acomp_al2_57_6 D )  ( shft_asrc1_asetGND7 Y )  ;
   - shft.negSrc1.r ( shft_acomp_ainv__l2 A )  ( shft_asrc1_anor Y )  ;
   - shft.negSrc2.d[0] ( shft_asub_al2_50_6 D )  ( shft_asrc2_asetGND0 Y )  ;
   - shft.negSrc2.d[1] ( shft_asub_al2_51_6 D )  ( shft_asrc2_asetGND1 Y )  ;
   - shft.negSrc2.d[2] ( shft_asub_al2_52_6 D )  ( shft_asrc2_asetGND2 Y )  ;
   - shft.negSrc2.d[3] ( shft_asub_al2_53_6 D )  ( shft_asrc2_asetGND3 Y )  ;
   - shft.negSrc2.d[4] ( shft_asub_al2_54_6 D )  ( shft_asrc2_asetGND4 Y )  ;
   - shft.negSrc2.d[5] ( shft_asub_al2_55_6 D )  ( shft_asrc2_asetGND5 Y )  ;
   - shft.negSrc2.d[6] ( shft_asub_al2_56_6 D )  ( shft_asrc2_asetGND6 Y )  ;
   - shft.negSrc2.d[7] ( shft_asub_al2_57_6 D )  ( shft_asrc2_asetGND7 Y )  ;
   - shft.negSrc2.r ( shft_asub_ainv__l2 A )  ( shft_asrc2_anor Y )  ;
   - shft.comps.pulse ( shft_acomps_apulseG_aand Y )  ( shft_acomps_al_50_6 CLK )  ;
   - shft.comps.tmp[0] ( shft_acomps_aor__1 B )  ( shft_acomps_ainv__3 Y )  ;
   - shft.comps.or_1.Y ( shft_acomps_aor__1 Y )  ( shft_acomps_acelem_acx0 in_50_6 )  ;
   - shft.comps.tmp[1] ( shft_acomps_ainv__1 A )  ( shft_acomps_anor__2 Y )  ;
   - shft.comps.inv_1.Y ( shft_acomps_ainv__1 Y )  ( shft_acomps_acelem_acx0 in_51_6 )  ;
   - shft.comps.tmp[2] ( shft_acomps_ainv__2 A )  ( shft_acomps_anor__3 Y )  ;
   - shft.comps.inv_2.Y ( shft_acomps_ainv__2 Y )  ( shft_acomps_acelem_acx0 in_52_6 )  ;
   - shft.comps.pulseG.i7.Y ( shft_acomps_apulseG_ai8 A )  ( shft_acomps_apulseG_ai7 Y )  ;
   - shft.comps.pulseG.i8.Y ( shft_acomps_apulseG_ai8 Y )  ( shft_acomps_apulseG_ai9 A )  ;
   - shft.comps.pulseG.sig_inv ( shft_acomps_apulseG_ai Y )  ( shft_acomps_apulseG_anor B )  ;
   - shft.comps.pulseG.sgn ( shft_acomps_apulseG_aand A )  ( shft_acomps_apulseG_anor Y )  ( shft_acomps_apulseG_ai1 A )  ;
   - shft.comps.pulseG.i9.Y ( shft_acomps_apulseG_aand B )  ( shft_acomps_apulseG_ai9 Y )  ;
   - shft.comps.pulseG.i3.Y ( shft_acomps_apulseG_ai4 A )  ( shft_acomps_apulseG_ai3 Y )  ;
   - shft.comps.pulseG.i4.Y ( shft_acomps_apulseG_ai4 Y )  ( shft_acomps_apulseG_ai5 A )  ;
   - shft.comps.pulseG.i6.Y ( shft_acomps_apulseG_ai7 A )  ( shft_acomps_apulseG_ai6 Y )  ;
   - shft.comps.pulseG.i5.Y ( shft_acomps_apulseG_ai6 A )  ( shft_acomps_apulseG_ai5 Y )  ;
   - shft.comps.pulseG.i2.Y ( shft_acomps_apulseG_ai3 A )  ( shft_acomps_apulseG_ai2 Y )  ;
   - shft.comps.pulseG.i1.Y ( shft_acomps_apulseG_ai2 A )  ( shft_acomps_apulseG_ai1 Y )  ;
   - shft.comps.delay1.cx5.out ( shft_acomps_adelay1_acx6 in_50_6 )  ( shft_acomps_adelay1_acx5 out )  ;
   - shft.comps.delay1.cx6.out ( shft_acomps_adelay1_acx6 out )  ( shft_acomps_adelay1_acx7 in_50_6 )  ;
   - shft.comps.delay1.cx0.out ( shft_acomps_adelay1_acx0 out )  ( shft_acomps_adelay1_acx1 in_50_6 )  ;
   - shft.comps.delay1.cx1.out ( shft_acomps_adelay1_acx2 in_50_6 )  ( shft_acomps_adelay1_acx1 out )  ;
   - shft.comps.delay1.cx2.out ( shft_acomps_adelay1_acx2 out )  ( shft_acomps_adelay1_acx3 in_50_6 )  ;
   - shft.comps.delay1.cx3.out ( shft_acomps_adelay1_acx4 in_50_6 )  ( shft_acomps_adelay1_acx3 out )  ;
   - shft.comps.delay1.cx4.out ( shft_acomps_adelay1_acx4 out )  ( shft_acomps_adelay1_acx5 in_50_6 )  ;
   - shft.add_key.tmp_Rr ( shft_aadd__key_adelay2_acx0 in_50_6 )  ( shft_aadd__key_adelay1_acx7 out )  ;
   - shft.add_key.tmp_Ra ( shft_aadd__key_ainv__r A )  ( shft_aadd__key_anor Y )  ;
   - shft.add_key.inv_r.Y ( shft_aadd__key_ainv__r Y )  ( shft_aadd__key_acelem_acx0 in_52_6 )  ;
   - shft.add_key.tmp[1] ( shft_aadd__key_ainv__l2 Y )  ( shft_aadd__key_aor__l2 B )  ;
   - shft.add_key.pulse ( shft_aadd__key_apulseG_aand Y )  ( shft_aadd__key_al1_50_6 CLK )  ( shft_aadd__key_al1_51_6 CLK ) 
 ( shft_aadd__key_al1_52_6 CLK )  ( shft_aadd__key_al1_53_6 CLK )  ( shft_aadd__key_al1_54_6 CLK )  ( shft_aadd__key_al1_55_6 CLK ) 
 ( shft_aadd__key_al1_56_6 CLK )  ( shft_aadd__key_al1_57_6 CLK )  ( shft_aadd__key_al2_50_6 CLK )  ( shft_aadd__key_al2_51_6 CLK ) 
 ( shft_aadd__key_al2_52_6 CLK )  ( shft_aadd__key_al2_53_6 CLK )  ( shft_aadd__key_al2_54_6 CLK )  ( shft_aadd__key_al2_55_6 CLK ) 
 ( shft_aadd__key_al2_56_6 CLK )  ( shft_aadd__key_al2_57_6 CLK )  ;
   - shft.add_key.in1[0] ( shft_aadd__key_aadd_50_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_50_6 )  ( shft_aadd__key_al1_50_6 Q )  ;
   - shft.add_key.in2[0] ( shft_aadd__key_aadd_50_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_51_6 )  ( shft_aadd__key_al2_50_6 Q )  ;
   - shft.add_key.cin0 ( shft_aadd__key_aadd_50_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_52_6 )  ( shft_aadd__key_atoGND Y )  ;
   - shft.add_key.cout[0] ( shft_aadd__key_aadd_50_6_acx1 out )  ( shft_aadd__key_aadd_51_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[1] ( shft_aadd__key_aadd_51_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_50_6 )  ( shft_aadd__key_al1_51_6 Q )  ;
   - shft.add_key.in2[1] ( shft_aadd__key_aadd_51_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_51_6 )  ( shft_aadd__key_al2_51_6 Q )  ;
   - shft.add_key.cout[1] ( shft_aadd__key_aadd_51_6_acx1 out )  ( shft_aadd__key_aadd_52_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[2] ( shft_aadd__key_aadd_52_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_50_6 )  ( shft_aadd__key_al1_52_6 Q )  ;
   - shft.add_key.in2[2] ( shft_aadd__key_aadd_52_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_51_6 )  ( shft_aadd__key_al2_52_6 Q )  ;
   - shft.add_key.cout[2] ( shft_aadd__key_aadd_52_6_acx1 out )  ( shft_aadd__key_aadd_53_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[3] ( shft_aadd__key_aadd_53_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_50_6 )  ( shft_aadd__key_al1_53_6 Q )  ;
   - shft.add_key.in2[3] ( shft_aadd__key_aadd_53_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_51_6 )  ( shft_aadd__key_al2_53_6 Q )  ;
   - shft.add_key.cout[3] ( shft_aadd__key_aadd_53_6_acx1 out )  ( shft_aadd__key_aadd_54_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[4] ( shft_aadd__key_aadd_54_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_50_6 )  ( shft_aadd__key_al1_54_6 Q )  ;
   - shft.add_key.in2[4] ( shft_aadd__key_aadd_54_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_51_6 )  ( shft_aadd__key_al2_54_6 Q )  ;
   - shft.add_key.cout[4] ( shft_aadd__key_aadd_54_6_acx1 out )  ( shft_aadd__key_aadd_55_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[5] ( shft_aadd__key_aadd_55_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_50_6 )  ( shft_aadd__key_al1_55_6 Q )  ;
   - shft.add_key.in2[5] ( shft_aadd__key_aadd_55_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_51_6 )  ( shft_aadd__key_al2_55_6 Q )  ;
   - shft.add_key.cout[5] ( shft_aadd__key_aadd_55_6_acx1 out )  ( shft_aadd__key_aadd_56_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[6] ( shft_aadd__key_aadd_56_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_50_6 )  ( shft_aadd__key_al1_56_6 Q )  ;
   - shft.add_key.in2[6] ( shft_aadd__key_aadd_56_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_51_6 )  ( shft_aadd__key_al2_56_6 Q )  ;
   - shft.add_key.cout[6] ( shft_aadd__key_aadd_56_6_acx1 out )  ( shft_aadd__key_aadd_57_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[7] ( shft_aadd__key_aadd_57_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_50_6 )  ( shft_aadd__key_al1_57_6 Q )  ;
   - shft.add_key.in2[7] ( shft_aadd__key_aadd_57_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_51_6 )  ( shft_aadd__key_al2_57_6 Q )  ;
   - shft.add_key.cout[7] ( shft_aadd__key_aadd_57_6_acx1 out )  ;
   - shft.add_key.tmp[0] ( shft_aadd__key_ainv__l1 Y )  ( shft_aadd__key_aor__l1 B )  ;
   - shft.add_key.or_l1.Y ( shft_aadd__key_aor__l1 Y )  ( shft_aadd__key_acelem_acx0 in_50_6 )  ;
   - shft.add_key.or_l2.Y ( shft_aadd__key_aor__l2 Y )  ( shft_aadd__key_acelem_acx0 in_51_6 )  ;
   - shft.add_key.delay2.cx5.out ( shft_aadd__key_adelay2_acx6 in_50_6 )  ( shft_aadd__key_adelay2_acx5 out )  ;
   - shft.add_key.delay2.cx6.out ( shft_aadd__key_adelay2_acx6 out )  ( shft_aadd__key_adelay2_acx7 in_50_6 )  ;
   - shft.add_key.delay2.cx0.out ( shft_aadd__key_adelay2_acx0 out )  ( shft_aadd__key_adelay2_acx1 in_50_6 )  ;
   - shft.add_key.delay2.cx1.out ( shft_aadd__key_adelay2_acx2 in_50_6 )  ( shft_aadd__key_adelay2_acx1 out )  ;
   - shft.add_key.delay2.cx2.out ( shft_aadd__key_adelay2_acx2 out )  ( shft_aadd__key_adelay2_acx3 in_50_6 )  ;
   - shft.add_key.delay2.cx3.out ( shft_aadd__key_adelay2_acx4 in_50_6 )  ( shft_aadd__key_adelay2_acx3 out )  ;
   - shft.add_key.delay2.cx4.out ( shft_aadd__key_adelay2_acx4 out )  ( shft_aadd__key_adelay2_acx5 in_50_6 )  ;
   - shft.add_key.pulseG.i7.Y ( shft_aadd__key_apulseG_ai8 A )  ( shft_aadd__key_apulseG_ai7 Y )  ;
   - shft.add_key.pulseG.i8.Y ( shft_aadd__key_apulseG_ai8 Y )  ( shft_aadd__key_apulseG_ai9 A )  ;
   - shft.add_key.pulseG.sig_inv ( shft_aadd__key_apulseG_ai Y )  ( shft_aadd__key_apulseG_anor B )  ;
   - shft.add_key.pulseG.sgn ( shft_aadd__key_apulseG_aand A )  ( shft_aadd__key_apulseG_anor Y )  ( shft_aadd__key_apulseG_ai1 A )  ;
   - shft.add_key.pulseG.i9.Y ( shft_aadd__key_apulseG_aand B )  ( shft_aadd__key_apulseG_ai9 Y )  ;
   - shft.add_key.pulseG.i3.Y ( shft_aadd__key_apulseG_ai4 A )  ( shft_aadd__key_apulseG_ai3 Y )  ;
   - shft.add_key.pulseG.i4.Y ( shft_aadd__key_apulseG_ai4 Y )  ( shft_aadd__key_apulseG_ai5 A )  ;
   - shft.add_key.pulseG.i6.Y ( shft_aadd__key_apulseG_ai7 A )  ( shft_aadd__key_apulseG_ai6 Y )  ;
   - shft.add_key.pulseG.i5.Y ( shft_aadd__key_apulseG_ai6 A )  ( shft_aadd__key_apulseG_ai5 Y )  ;
   - shft.add_key.pulseG.i2.Y ( shft_aadd__key_apulseG_ai3 A )  ( shft_aadd__key_apulseG_ai2 Y )  ;
   - shft.add_key.pulseG.i1.Y ( shft_aadd__key_apulseG_ai2 A )  ( shft_aadd__key_apulseG_ai1 Y )  ;
   - shft.add_key.add[0]._YC ( shft_aadd__key_aadd_50_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_50_6_acx0 out )  ( shft_aadd__key_aadd_50_6_acx1 in_50_6 )  ;
   - shft.add_key.add[0]._YS ( shft_aadd__key_aadd_50_6_acx2 out )  ( shft_aadd__key_aadd_50_6_acx3 in_50_6 )  ;
   - shft.add_key.add[1]._YC ( shft_aadd__key_aadd_51_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_51_6_acx0 out )  ( shft_aadd__key_aadd_51_6_acx1 in_50_6 )  ;
   - shft.add_key.add[1]._YS ( shft_aadd__key_aadd_51_6_acx2 out )  ( shft_aadd__key_aadd_51_6_acx3 in_50_6 )  ;
   - shft.add_key.add[2]._YC ( shft_aadd__key_aadd_52_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_52_6_acx0 out )  ( shft_aadd__key_aadd_52_6_acx1 in_50_6 )  ;
   - shft.add_key.add[2]._YS ( shft_aadd__key_aadd_52_6_acx2 out )  ( shft_aadd__key_aadd_52_6_acx3 in_50_6 )  ;
   - shft.add_key.add[3]._YC ( shft_aadd__key_aadd_53_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_53_6_acx0 out )  ( shft_aadd__key_aadd_53_6_acx1 in_50_6 )  ;
   - shft.add_key.add[3]._YS ( shft_aadd__key_aadd_53_6_acx2 out )  ( shft_aadd__key_aadd_53_6_acx3 in_50_6 )  ;
   - shft.add_key.add[4]._YC ( shft_aadd__key_aadd_54_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_54_6_acx0 out )  ( shft_aadd__key_aadd_54_6_acx1 in_50_6 )  ;
   - shft.add_key.add[4]._YS ( shft_aadd__key_aadd_54_6_acx2 out )  ( shft_aadd__key_aadd_54_6_acx3 in_50_6 )  ;
   - shft.add_key.add[5]._YC ( shft_aadd__key_aadd_55_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_55_6_acx0 out )  ( shft_aadd__key_aadd_55_6_acx1 in_50_6 )  ;
   - shft.add_key.add[5]._YS ( shft_aadd__key_aadd_55_6_acx2 out )  ( shft_aadd__key_aadd_55_6_acx3 in_50_6 )  ;
   - shft.add_key.add[6]._YC ( shft_aadd__key_aadd_56_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_56_6_acx0 out )  ( shft_aadd__key_aadd_56_6_acx1 in_50_6 )  ;
   - shft.add_key.add[6]._YS ( shft_aadd__key_aadd_56_6_acx2 out )  ( shft_aadd__key_aadd_56_6_acx3 in_50_6 )  ;
   - shft.add_key.add[7]._YC ( shft_aadd__key_aadd_57_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_57_6_acx0 out )  ( shft_aadd__key_aadd_57_6_acx1 in_50_6 )  ;
   - shft.add_key.add[7]._YS ( shft_aadd__key_aadd_57_6_acx2 out )  ( shft_aadd__key_aadd_57_6_acx3 in_50_6 )  ;
   - shft.add_key.delay1.cx5.out ( shft_aadd__key_adelay1_acx6 in_50_6 )  ( shft_aadd__key_adelay1_acx5 out )  ;
   - shft.add_key.delay1.cx6.out ( shft_aadd__key_adelay1_acx6 out )  ( shft_aadd__key_adelay1_acx7 in_50_6 )  ;
   - shft.add_key.delay1.cx0.out ( shft_aadd__key_adelay1_acx0 out )  ( shft_aadd__key_adelay1_acx1 in_50_6 )  ;
   - shft.add_key.delay1.cx1.out ( shft_aadd__key_adelay1_acx2 in_50_6 )  ( shft_aadd__key_adelay1_acx1 out )  ;
   - shft.add_key.delay1.cx2.out ( shft_aadd__key_adelay1_acx2 out )  ( shft_aadd__key_adelay1_acx3 in_50_6 )  ;
   - shft.add_key.delay1.cx3.out ( shft_aadd__key_adelay1_acx4 in_50_6 )  ( shft_aadd__key_adelay1_acx3 out )  ;
   - shft.add_key.delay1.cx4.out ( shft_aadd__key_adelay1_acx4 out )  ( shft_aadd__key_adelay1_acx5 in_50_6 )  ;
   - shft.merge.data[0] ( shft_amerge_amux_50_6 Y )  ( shft_amerge_al_50_6 D )  ;
   - shft.merge.data[1] ( shft_amerge_amux_51_6 Y )  ( shft_amerge_al_51_6 D )  ;
   - shft.merge.data[2] ( shft_amerge_amux_52_6 Y )  ( shft_amerge_al_52_6 D )  ;
   - shft.merge.data[3] ( shft_amerge_amux_53_6 Y )  ( shft_amerge_al_53_6 D )  ;
   - shft.merge.data[4] ( shft_amerge_amux_54_6 Y )  ( shft_amerge_al_54_6 D )  ;
   - shft.merge.data[5] ( shft_amerge_amux_55_6 Y )  ( shft_amerge_al_55_6 D )  ;
   - shft.merge.data[6] ( shft_amerge_amux_56_6 Y )  ( shft_amerge_al_56_6 D )  ;
   - shft.merge.data[7] ( shft_amerge_amux_57_6 Y )  ( shft_amerge_al_57_6 D )  ;
   - shft.merge.tmpRr ( shft_amerge_adelay2_acx7 out )  ( shft_amerge_adelay3_acx0 in_50_6 )  ;
   - shft.merge.pulse ( shft_amerge_apulseG_aand Y )  ( shft_amerge_al_50_6 CLK )  ( shft_amerge_al_51_6 CLK ) 
 ( shft_amerge_al_52_6 CLK )  ( shft_amerge_al_53_6 CLK )  ( shft_amerge_al_54_6 CLK )  ( shft_amerge_al_55_6 CLK ) 
 ( shft_amerge_al_56_6 CLK )  ( shft_amerge_al_57_6 CLK )  ;
   - shft.merge.inv_Rd3.A ( shft_amerge_ainv__Rd3 A )  ( shft_amerge_al_52_6 Q )  ;
   - shft.merge.inv_Rd1.A ( shft_amerge_al_50_6 Q )  ( shft_amerge_ainv__Rd1 A )  ;
   - shft.merge.inv_Rd2.A ( shft_amerge_al_51_6 Q )  ( shft_amerge_ainv__Rd2 A )  ;
   - shft.merge.inv_Rd4.A ( shft_amerge_al_53_6 Q )  ( shft_amerge_ainv__Rd4 A )  ;
   - shft.merge.inv_Rd5.A ( shft_amerge_al_54_6 Q )  ( shft_amerge_ainv__Rd5 A )  ;
   - shft.merge.inv_Rd6.A ( shft_amerge_al_55_6 Q )  ( shft_amerge_ainv__Rd6 A )  ;
   - shft.merge.inv_Rd7.A ( shft_amerge_al_56_6 Q )  ( shft_amerge_ainv__Rd7 A )  ;
   - shft.merge.inv_Rd8.A ( shft_amerge_al_57_6 Q )  ( shft_amerge_ainv__Rd8 A )  ;
   - shft.merge.tmp[0] ( shft_amerge_aor__L1 B )  ( shft_amerge_ainv__L1 Y )  ;
   - shft.merge.or_L1.Y ( shft_amerge_aor__L1 Y )  ( shft_amerge_acelem1_acx0 in_50_6 )  ;
   - shft.merge.tmp[3] ( shft_amerge_aor__Cf B )  ( shft_amerge_ainv__Cf Y )  ;
   - shft.merge.or_Cf.Y ( shft_amerge_aor__Cf Y )  ( shft_amerge_acelem2_acx0 in_51_6 )  ;
   - shft.merge.CdInv ( shft_amerge_aand2 A )  ( shft_amerge_ainv1__Cd Y )  ;
   - shft.merge.Crbuff ( shft_amerge_aand2 B )  ( shft_amerge_adelay1_acx7 out )  ( shft_amerge_aand1 B )  ;
   - shft.merge.tmpCf ( shft_amerge_aand2 Y )  ( shft_amerge_ainv__Cf A )  ;
   - shft.merge.tmp_Ra ( shft_amerge_anor__Ra Y )  ( shft_amerge_ainv__Ra A )  ;
   - shft.merge.tmp[1] ( shft_amerge_ainv__L2 Y )  ( shft_amerge_aor__L2 B )  ;
   - shft.merge.or_L2.Y ( shft_amerge_aor__L2 Y )  ( shft_amerge_acelem2_acx0 in_50_6 )  ;
   - shft.merge.inv_Ra.Y ( shft_amerge_ainv__Ra Y )  ( shft_amerge_acelem1_acx0 in_52_6 )  ( shft_amerge_acelem2_acx0 in_52_6 )  ;
   - shft.merge.tmp[2] ( shft_amerge_aor__Ct B )  ( shft_amerge_ainv__Ct Y )  ;
   - shft.merge.or_Ct.Y ( shft_amerge_aor__Ct Y )  ( shft_amerge_acelem1_acx0 in_51_6 )  ;
   - shft.merge.tmpCt ( shft_amerge_ainv__Ct A )  ( shft_amerge_aand1 Y )  ;
   - shft.merge.delay2.cx5.out ( shft_amerge_adelay2_acx6 in_50_6 )  ( shft_amerge_adelay2_acx5 out )  ;
   - shft.merge.delay2.cx6.out ( shft_amerge_adelay2_acx6 out )  ( shft_amerge_adelay2_acx7 in_50_6 )  ;
   - shft.merge.delay2.cx0.out ( shft_amerge_adelay2_acx0 out )  ( shft_amerge_adelay2_acx1 in_50_6 )  ;
   - shft.merge.delay2.cx1.out ( shft_amerge_adelay2_acx2 in_50_6 )  ( shft_amerge_adelay2_acx1 out )  ;
   - shft.merge.delay2.cx2.out ( shft_amerge_adelay2_acx2 out )  ( shft_amerge_adelay2_acx3 in_50_6 )  ;
   - shft.merge.delay2.cx3.out ( shft_amerge_adelay2_acx4 in_50_6 )  ( shft_amerge_adelay2_acx3 out )  ;
   - shft.merge.delay2.cx4.out ( shft_amerge_adelay2_acx4 out )  ( shft_amerge_adelay2_acx5 in_50_6 )  ;
   - shft.merge.pulseG.i7.Y ( shft_amerge_apulseG_ai8 A )  ( shft_amerge_apulseG_ai7 Y )  ;
   - shft.merge.pulseG.i8.Y ( shft_amerge_apulseG_ai8 Y )  ( shft_amerge_apulseG_ai9 A )  ;
   - shft.merge.pulseG.sig_inv ( shft_amerge_apulseG_ai Y )  ( shft_amerge_apulseG_anor B )  ;
   - shft.merge.pulseG.sgn ( shft_amerge_apulseG_aand A )  ( shft_amerge_apulseG_anor Y )  ( shft_amerge_apulseG_ai1 A )  ;
   - shft.merge.pulseG.i9.Y ( shft_amerge_apulseG_aand B )  ( shft_amerge_apulseG_ai9 Y )  ;
   - shft.merge.pulseG.i3.Y ( shft_amerge_apulseG_ai4 A )  ( shft_amerge_apulseG_ai3 Y )  ;
   - shft.merge.pulseG.i4.Y ( shft_amerge_apulseG_ai4 Y )  ( shft_amerge_apulseG_ai5 A )  ;
   - shft.merge.pulseG.i6.Y ( shft_amerge_apulseG_ai7 A )  ( shft_amerge_apulseG_ai6 Y )  ;
   - shft.merge.pulseG.i5.Y ( shft_amerge_apulseG_ai6 A )  ( shft_amerge_apulseG_ai5 Y )  ;
   - shft.merge.pulseG.i2.Y ( shft_amerge_apulseG_ai3 A )  ( shft_amerge_apulseG_ai2 Y )  ;
   - shft.merge.pulseG.i1.Y ( shft_amerge_apulseG_ai2 A )  ( shft_amerge_apulseG_ai1 Y )  ;
   - shft.merge.delay3.cx5.out ( shft_amerge_adelay3_acx6 in_50_6 )  ( shft_amerge_adelay3_acx5 out )  ;
   - shft.merge.delay3.cx6.out ( shft_amerge_adelay3_acx6 out )  ( shft_amerge_adelay3_acx7 in_50_6 )  ;
   - shft.merge.delay3.cx0.out ( shft_amerge_adelay3_acx0 out )  ( shft_amerge_adelay3_acx1 in_50_6 )  ;
   - shft.merge.delay3.cx1.out ( shft_amerge_adelay3_acx2 in_50_6 )  ( shft_amerge_adelay3_acx1 out )  ;
   - shft.merge.delay3.cx2.out ( shft_amerge_adelay3_acx2 out )  ( shft_amerge_adelay3_acx3 in_50_6 )  ;
   - shft.merge.delay3.cx3.out ( shft_amerge_adelay3_acx4 in_50_6 )  ( shft_amerge_adelay3_acx3 out )  ;
   - shft.merge.delay3.cx4.out ( shft_amerge_adelay3_acx4 out )  ( shft_amerge_adelay3_acx5 in_50_6 )  ;
   - shft.merge.delay1.cx5.out ( shft_amerge_adelay1_acx6 in_50_6 )  ( shft_amerge_adelay1_acx5 out )  ;
   - shft.merge.delay1.cx6.out ( shft_amerge_adelay1_acx6 out )  ( shft_amerge_adelay1_acx7 in_50_6 )  ;
   - shft.merge.delay1.cx0.out ( shft_amerge_adelay1_acx0 out )  ( shft_amerge_adelay1_acx1 in_50_6 )  ;
   - shft.merge.delay1.cx1.out ( shft_amerge_adelay1_acx2 in_50_6 )  ( shft_amerge_adelay1_acx1 out )  ;
   - shft.merge.delay1.cx2.out ( shft_amerge_adelay1_acx2 out )  ( shft_amerge_adelay1_acx3 in_50_6 )  ;
   - shft.merge.delay1.cx3.out ( shft_amerge_adelay1_acx4 in_50_6 )  ( shft_amerge_adelay1_acx3 out )  ;
   - shft.merge.delay1.cx4.out ( shft_amerge_adelay1_acx4 out )  ( shft_amerge_adelay1_acx5 in_50_6 )  ;
   - shft.split.tmpRr ( shft_asplit_adelay2_acx0 in_50_6 )  ( shft_asplit_adelay1_acx7 out )  ;
   - shft.split.outRequest ( shft_asplit_adelay2_acx7 out )  ( shft_asplit_aand2 A )  ( shft_asplit_aand1 A )  ;
   - shft.split.pulse ( shft_asplit_apulseG_aand Y )  ( shft_asplit_acontrolLatch CLK )  ( shft_asplit_al_50_6 CLK ) 
 ( shft_asplit_al_51_6 CLK )  ( shft_asplit_al_52_6 CLK )  ( shft_asplit_al_53_6 CLK )  ( shft_asplit_al_54_6 CLK ) 
 ( shft_asplit_al_55_6 CLK )  ( shft_asplit_al_56_6 CLK )  ( shft_asplit_al_57_6 CLK )  ;
   - shft.split.tmp ( shft_asplit_ainv__r A )  ( shft_asplit_anor__R Y )  ;
   - shft.split.inv_r.Y ( shft_asplit_ainv__r Y )  ( shft_asplit_acelem_acx0 in_52_6 )  ;
   - shft.split.LrTemp ( shft_asplit_ainv__l Y )  ( shft_asplit_aor1 B )  ;
   - shft.split.or1.Y ( shft_asplit_aor1 Y )  ( shft_asplit_acelem_acx0 in_50_6 )  ;
   - shft.split.controlOut ( shft_asplit_ainv__ctr A )  ( shft_asplit_acontrolLatch Q )  ( shft_asplit_aand1 B )  ;
   - shft.split.ctrlOut_inv ( shft_asplit_ainv__ctr Y )  ( shft_asplit_aand2 B )  ;
   - shft.split.RaTemp ( shft_asplit_anor__R B )  ( shft_asplit_aor Y )  ;
   - shft.split.CrTemp ( shft_asplit_aor2 B )  ( shft_asplit_ainv__c Y )  ;
   - shft.split.or2.Y ( shft_asplit_aor2 Y )  ( shft_asplit_acelem_acx0 in_51_6 )  ;
   - shft.split.delay2.cx5.out ( shft_asplit_adelay2_acx6 in_50_6 )  ( shft_asplit_adelay2_acx5 out )  ;
   - shft.split.delay2.cx6.out ( shft_asplit_adelay2_acx6 out )  ( shft_asplit_adelay2_acx7 in_50_6 )  ;
   - shft.split.delay2.cx0.out ( shft_asplit_adelay2_acx0 out )  ( shft_asplit_adelay2_acx1 in_50_6 )  ;
   - shft.split.delay2.cx1.out ( shft_asplit_adelay2_acx2 in_50_6 )  ( shft_asplit_adelay2_acx1 out )  ;
   - shft.split.delay2.cx2.out ( shft_asplit_adelay2_acx2 out )  ( shft_asplit_adelay2_acx3 in_50_6 )  ;
   - shft.split.delay2.cx3.out ( shft_asplit_adelay2_acx4 in_50_6 )  ( shft_asplit_adelay2_acx3 out )  ;
   - shft.split.delay2.cx4.out ( shft_asplit_adelay2_acx4 out )  ( shft_asplit_adelay2_acx5 in_50_6 )  ;
   - shft.split.pulseG.i7.Y ( shft_asplit_apulseG_ai8 A )  ( shft_asplit_apulseG_ai7 Y )  ;
   - shft.split.pulseG.i8.Y ( shft_asplit_apulseG_ai8 Y )  ( shft_asplit_apulseG_ai9 A )  ;
   - shft.split.pulseG.sig_inv ( shft_asplit_apulseG_ai Y )  ( shft_asplit_apulseG_anor B )  ;
   - shft.split.pulseG.sgn ( shft_asplit_apulseG_aand A )  ( shft_asplit_apulseG_anor Y )  ( shft_asplit_apulseG_ai1 A )  ;
   - shft.split.pulseG.i9.Y ( shft_asplit_apulseG_aand B )  ( shft_asplit_apulseG_ai9 Y )  ;
   - shft.split.pulseG.i3.Y ( shft_asplit_apulseG_ai4 A )  ( shft_asplit_apulseG_ai3 Y )  ;
   - shft.split.pulseG.i4.Y ( shft_asplit_apulseG_ai4 Y )  ( shft_asplit_apulseG_ai5 A )  ;
   - shft.split.pulseG.i6.Y ( shft_asplit_apulseG_ai7 A )  ( shft_asplit_apulseG_ai6 Y )  ;
   - shft.split.pulseG.i5.Y ( shft_asplit_apulseG_ai6 A )  ( shft_asplit_apulseG_ai5 Y )  ;
   - shft.split.pulseG.i2.Y ( shft_asplit_apulseG_ai3 A )  ( shft_asplit_apulseG_ai2 Y )  ;
   - shft.split.pulseG.i1.Y ( shft_asplit_apulseG_ai2 A )  ( shft_asplit_apulseG_ai1 Y )  ;
   - shft.split.delay1.cx5.out ( shft_asplit_adelay1_acx6 in_50_6 )  ( shft_asplit_adelay1_acx5 out )  ;
   - shft.split.delay1.cx6.out ( shft_asplit_adelay1_acx6 out )  ( shft_asplit_adelay1_acx7 in_50_6 )  ;
   - shft.split.delay1.cx0.out ( shft_asplit_adelay1_acx0 out )  ( shft_asplit_adelay1_acx1 in_50_6 )  ;
   - shft.split.delay1.cx1.out ( shft_asplit_adelay1_acx2 in_50_6 )  ( shft_asplit_adelay1_acx1 out )  ;
   - shft.split.delay1.cx2.out ( shft_asplit_adelay1_acx2 out )  ( shft_asplit_adelay1_acx3 in_50_6 )  ;
   - shft.split.delay1.cx3.out ( shft_asplit_adelay1_acx4 in_50_6 )  ( shft_asplit_adelay1_acx3 out )  ;
   - shft.split.delay1.cx4.out ( shft_asplit_adelay1_acx4 out )  ( shft_asplit_adelay1_acx5 in_50_6 )  ;
   - shft.sums.pulse ( shft_asums_apulseG_aand Y )  ( shft_asums_al_50_6 CLK )  ( shft_asums_al_51_6 CLK ) 
 ( shft_asums_al_52_6 CLK )  ( shft_asums_al_53_6 CLK )  ( shft_asums_al_54_6 CLK )  ( shft_asums_al_55_6 CLK ) 
 ( shft_asums_al_56_6 CLK )  ( shft_asums_al_57_6 CLK )  ;
   - shft.sums.tmp[0] ( shft_asums_aor__1 B )  ( shft_asums_ainv__3 Y )  ;
   - shft.sums.or_1.Y ( shft_asums_aor__1 Y )  ( shft_asums_acelem_acx0 in_50_6 )  ;
   - shft.sums.tmp[1] ( shft_asums_ainv__1 A )  ( shft_asums_anor__2 Y )  ;
   - shft.sums.inv_1.Y ( shft_asums_ainv__1 Y )  ( shft_asums_acelem_acx0 in_51_6 )  ;
   - shft.sums.tmp[2] ( shft_asums_ainv__2 A )  ( shft_asums_anor__3 Y )  ;
   - shft.sums.inv_2.Y ( shft_asums_ainv__2 Y )  ( shft_asums_acelem_acx0 in_52_6 )  ;
   - shft.sums.pulseG.i7.Y ( shft_asums_apulseG_ai8 A )  ( shft_asums_apulseG_ai7 Y )  ;
   - shft.sums.pulseG.i8.Y ( shft_asums_apulseG_ai8 Y )  ( shft_asums_apulseG_ai9 A )  ;
   - shft.sums.pulseG.sig_inv ( shft_asums_apulseG_ai Y )  ( shft_asums_apulseG_anor B )  ;
   - shft.sums.pulseG.sgn ( shft_asums_apulseG_aand A )  ( shft_asums_apulseG_anor Y )  ( shft_asums_apulseG_ai1 A )  ;
   - shft.sums.pulseG.i9.Y ( shft_asums_apulseG_aand B )  ( shft_asums_apulseG_ai9 Y )  ;
   - shft.sums.pulseG.i3.Y ( shft_asums_apulseG_ai4 A )  ( shft_asums_apulseG_ai3 Y )  ;
   - shft.sums.pulseG.i4.Y ( shft_asums_apulseG_ai4 Y )  ( shft_asums_apulseG_ai5 A )  ;
   - shft.sums.pulseG.i6.Y ( shft_asums_apulseG_ai7 A )  ( shft_asums_apulseG_ai6 Y )  ;
   - shft.sums.pulseG.i5.Y ( shft_asums_apulseG_ai6 A )  ( shft_asums_apulseG_ai5 Y )  ;
   - shft.sums.pulseG.i2.Y ( shft_asums_apulseG_ai3 A )  ( shft_asums_apulseG_ai2 Y )  ;
   - shft.sums.pulseG.i1.Y ( shft_asums_apulseG_ai2 A )  ( shft_asums_apulseG_ai1 Y )  ;
   - shft.sums.delay1.cx5.out ( shft_asums_adelay1_acx6 in_50_6 )  ( shft_asums_adelay1_acx5 out )  ;
   - shft.sums.delay1.cx6.out ( shft_asums_adelay1_acx6 out )  ( shft_asums_adelay1_acx7 in_50_6 )  ;
   - shft.sums.delay1.cx0.out ( shft_asums_adelay1_acx0 out )  ( shft_asums_adelay1_acx1 in_50_6 )  ;
   - shft.sums.delay1.cx1.out ( shft_asums_adelay1_acx2 in_50_6 )  ( shft_asums_adelay1_acx1 out )  ;
   - shft.sums.delay1.cx2.out ( shft_asums_adelay1_acx2 out )  ( shft_asums_adelay1_acx3 in_50_6 )  ;
   - shft.sums.delay1.cx3.out ( shft_asums_adelay1_acx4 in_50_6 )  ( shft_asums_adelay1_acx3 out )  ;
   - shft.sums.delay1.cx4.out ( shft_asums_adelay1_acx4 out )  ( shft_asums_adelay1_acx5 in_50_6 )  ;
   - shft.comp.tmp_Rr1 ( shft_acomp_adelay2_acx0 in_50_6 )  ( shft_acomp_adelay1_acx7 out )  ;
   - shft.comp.tmp_Rr2 ( shft_acomp_adelay2_acx7 out )  ( shft_acomp_adelay3_acx0 in_50_6 )  ;
   - shft.comp.tmp_Ra ( shft_acomp_ainv__r A )  ( shft_acomp_anor Y )  ;
   - shft.comp.inv_r.Y ( shft_acomp_ainv__r Y )  ( shft_acomp_acelem_acx0 in_52_6 )  ;
   - shft.comp.tmp[1] ( shft_acomp_ainv__l2 Y )  ( shft_acomp_aor__l2 B )  ;
   - shft.comp.pulse ( shft_acomp_apulseG_aand Y )  ( shft_acomp_al1_50_6 CLK )  ( shft_acomp_al1_51_6 CLK ) 
 ( shft_acomp_al1_52_6 CLK )  ( shft_acomp_al1_53_6 CLK )  ( shft_acomp_al1_54_6 CLK )  ( shft_acomp_al1_55_6 CLK ) 
 ( shft_acomp_al1_56_6 CLK )  ( shft_acomp_al1_57_6 CLK )  ( shft_acomp_al2_50_6 CLK )  ( shft_acomp_al2_51_6 CLK ) 
 ( shft_acomp_al2_52_6 CLK )  ( shft_acomp_al2_53_6 CLK )  ( shft_acomp_al2_54_6 CLK )  ( shft_acomp_al2_55_6 CLK ) 
 ( shft_acomp_al2_56_6 CLK )  ( shft_acomp_al2_57_6 CLK )  ;
   - shft.comp.in1[0] ( shft_acomp_aadd_50_6_acx2 in_50_6 )  ( shft_acomp_aadd_50_6_acx0 in_50_6 )  ( shft_acomp_al1_50_6 Q )  ;
   - shft.comp.in2[0] ( shft_acomp_aadd_50_6_acx2 in_51_6 )  ( shft_acomp_aadd_50_6_acx0 in_51_6 )  ( shft_acomp_al2_50_6 Q )  ;
   - shft.comp.cin0 ( shft_acomp_aadd_50_6_acx2 in_52_6 )  ( shft_acomp_aadd_50_6_acx0 in_52_6 )  ( shft_acomp_atoGND Y )  ;
   - shft.comp.cout[0] ( shft_acomp_aadd_50_6_acx1 out )  ( shft_acomp_aadd_51_6_acx2 in_52_6 )  ( shft_acomp_aadd_51_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[0] ( shft_acomp_aadd_50_6_acx3 out )  ;
   - shft.comp.in1[1] ( shft_acomp_aadd_51_6_acx2 in_50_6 )  ( shft_acomp_aadd_51_6_acx0 in_50_6 )  ( shft_acomp_al1_51_6 Q )  ;
   - shft.comp.in2[1] ( shft_acomp_aadd_51_6_acx2 in_51_6 )  ( shft_acomp_aadd_51_6_acx0 in_51_6 )  ( shft_acomp_al2_51_6 Q )  ;
   - shft.comp.cout[1] ( shft_acomp_aadd_51_6_acx1 out )  ( shft_acomp_aadd_52_6_acx2 in_52_6 )  ( shft_acomp_aadd_52_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[1] ( shft_acomp_aadd_51_6_acx3 out )  ;
   - shft.comp.in1[2] ( shft_acomp_aadd_52_6_acx2 in_50_6 )  ( shft_acomp_aadd_52_6_acx0 in_50_6 )  ( shft_acomp_al1_52_6 Q )  ;
   - shft.comp.in2[2] ( shft_acomp_aadd_52_6_acx2 in_51_6 )  ( shft_acomp_aadd_52_6_acx0 in_51_6 )  ( shft_acomp_al2_52_6 Q )  ;
   - shft.comp.cout[2] ( shft_acomp_aadd_52_6_acx1 out )  ( shft_acomp_aadd_53_6_acx2 in_52_6 )  ( shft_acomp_aadd_53_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[2] ( shft_acomp_aadd_52_6_acx3 out )  ;
   - shft.comp.in1[3] ( shft_acomp_aadd_53_6_acx2 in_50_6 )  ( shft_acomp_aadd_53_6_acx0 in_50_6 )  ( shft_acomp_al1_53_6 Q )  ;
   - shft.comp.in2[3] ( shft_acomp_aadd_53_6_acx2 in_51_6 )  ( shft_acomp_aadd_53_6_acx0 in_51_6 )  ( shft_acomp_al2_53_6 Q )  ;
   - shft.comp.cout[3] ( shft_acomp_aadd_53_6_acx1 out )  ( shft_acomp_aadd_54_6_acx2 in_52_6 )  ( shft_acomp_aadd_54_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[3] ( shft_acomp_aadd_53_6_acx3 out )  ;
   - shft.comp.in1[4] ( shft_acomp_aadd_54_6_acx2 in_50_6 )  ( shft_acomp_aadd_54_6_acx0 in_50_6 )  ( shft_acomp_al1_54_6 Q )  ;
   - shft.comp.in2[4] ( shft_acomp_aadd_54_6_acx2 in_51_6 )  ( shft_acomp_aadd_54_6_acx0 in_51_6 )  ( shft_acomp_al2_54_6 Q )  ;
   - shft.comp.cout[4] ( shft_acomp_aadd_54_6_acx1 out )  ( shft_acomp_aadd_55_6_acx2 in_52_6 )  ( shft_acomp_aadd_55_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[4] ( shft_acomp_aadd_54_6_acx3 out )  ;
   - shft.comp.in1[5] ( shft_acomp_aadd_55_6_acx2 in_50_6 )  ( shft_acomp_aadd_55_6_acx0 in_50_6 )  ( shft_acomp_al1_55_6 Q )  ;
   - shft.comp.in2[5] ( shft_acomp_aadd_55_6_acx2 in_51_6 )  ( shft_acomp_aadd_55_6_acx0 in_51_6 )  ( shft_acomp_al2_55_6 Q )  ;
   - shft.comp.cout[5] ( shft_acomp_aadd_55_6_acx1 out )  ( shft_acomp_aadd_56_6_acx2 in_52_6 )  ( shft_acomp_aadd_56_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[5] ( shft_acomp_aadd_55_6_acx3 out )  ;
   - shft.comp.in1[6] ( shft_acomp_aadd_56_6_acx2 in_50_6 )  ( shft_acomp_aadd_56_6_acx0 in_50_6 )  ( shft_acomp_al1_56_6 Q )  ;
   - shft.comp.in2[6] ( shft_acomp_aadd_56_6_acx2 in_51_6 )  ( shft_acomp_aadd_56_6_acx0 in_51_6 )  ( shft_acomp_al2_56_6 Q )  ;
   - shft.comp.cout[6] ( shft_acomp_aadd_56_6_acx1 out )  ( shft_acomp_aadd_57_6_acx2 in_52_6 )  ( shft_acomp_aadd_57_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[6] ( shft_acomp_aadd_56_6_acx3 out )  ;
   - shft.comp.in1[7] ( shft_acomp_aadd_57_6_acx2 in_50_6 )  ( shft_acomp_aadd_57_6_acx0 in_50_6 )  ( shft_acomp_al1_57_6 Q )  ;
   - shft.comp.in2[7] ( shft_acomp_aadd_57_6_acx2 in_51_6 )  ( shft_acomp_aadd_57_6_acx0 in_51_6 )  ( shft_acomp_al2_57_6 Q )  ;
   - shft.comp.cout[7] ( shft_acomp_aadd_57_6_acx1 out )  ;
   - shft.comp.tmp[0] ( shft_acomp_ainv__l1 Y )  ( shft_acomp_aor__l1 B )  ;
   - shft.comp.or_l1.Y ( shft_acomp_aor__l1 Y )  ( shft_acomp_acelem_acx0 in_50_6 )  ;
   - shft.comp.or_l2.Y ( shft_acomp_aor__l2 Y )  ( shft_acomp_acelem_acx0 in_51_6 )  ;
   - shft.comp.delay2.cx5.out ( shft_acomp_adelay2_acx6 in_50_6 )  ( shft_acomp_adelay2_acx5 out )  ;
   - shft.comp.delay2.cx6.out ( shft_acomp_adelay2_acx6 out )  ( shft_acomp_adelay2_acx7 in_50_6 )  ;
   - shft.comp.delay2.cx0.out ( shft_acomp_adelay2_acx0 out )  ( shft_acomp_adelay2_acx1 in_50_6 )  ;
   - shft.comp.delay2.cx1.out ( shft_acomp_adelay2_acx2 in_50_6 )  ( shft_acomp_adelay2_acx1 out )  ;
   - shft.comp.delay2.cx2.out ( shft_acomp_adelay2_acx2 out )  ( shft_acomp_adelay2_acx3 in_50_6 )  ;
   - shft.comp.delay2.cx3.out ( shft_acomp_adelay2_acx4 in_50_6 )  ( shft_acomp_adelay2_acx3 out )  ;
   - shft.comp.delay2.cx4.out ( shft_acomp_adelay2_acx4 out )  ( shft_acomp_adelay2_acx5 in_50_6 )  ;
   - shft.comp.pulseG.i7.Y ( shft_acomp_apulseG_ai8 A )  ( shft_acomp_apulseG_ai7 Y )  ;
   - shft.comp.pulseG.i8.Y ( shft_acomp_apulseG_ai8 Y )  ( shft_acomp_apulseG_ai9 A )  ;
   - shft.comp.pulseG.sig_inv ( shft_acomp_apulseG_ai Y )  ( shft_acomp_apulseG_anor B )  ;
   - shft.comp.pulseG.sgn ( shft_acomp_apulseG_aand A )  ( shft_acomp_apulseG_anor Y )  ( shft_acomp_apulseG_ai1 A )  ;
   - shft.comp.pulseG.i9.Y ( shft_acomp_apulseG_aand B )  ( shft_acomp_apulseG_ai9 Y )  ;
   - shft.comp.pulseG.i3.Y ( shft_acomp_apulseG_ai4 A )  ( shft_acomp_apulseG_ai3 Y )  ;
   - shft.comp.pulseG.i4.Y ( shft_acomp_apulseG_ai4 Y )  ( shft_acomp_apulseG_ai5 A )  ;
   - shft.comp.pulseG.i6.Y ( shft_acomp_apulseG_ai7 A )  ( shft_acomp_apulseG_ai6 Y )  ;
   - shft.comp.pulseG.i5.Y ( shft_acomp_apulseG_ai6 A )  ( shft_acomp_apulseG_ai5 Y )  ;
   - shft.comp.pulseG.i2.Y ( shft_acomp_apulseG_ai3 A )  ( shft_acomp_apulseG_ai2 Y )  ;
   - shft.comp.pulseG.i1.Y ( shft_acomp_apulseG_ai2 A )  ( shft_acomp_apulseG_ai1 Y )  ;
   - shft.comp.add[0]._YC ( shft_acomp_aadd_50_6_acx2 in_53_6 )  ( shft_acomp_aadd_50_6_acx0 out )  ( shft_acomp_aadd_50_6_acx1 in_50_6 )  ;
   - shft.comp.add[0]._YS ( shft_acomp_aadd_50_6_acx2 out )  ( shft_acomp_aadd_50_6_acx3 in_50_6 )  ;
   - shft.comp.add[1]._YC ( shft_acomp_aadd_51_6_acx2 in_53_6 )  ( shft_acomp_aadd_51_6_acx0 out )  ( shft_acomp_aadd_51_6_acx1 in_50_6 )  ;
   - shft.comp.add[1]._YS ( shft_acomp_aadd_51_6_acx2 out )  ( shft_acomp_aadd_51_6_acx3 in_50_6 )  ;
   - shft.comp.add[2]._YC ( shft_acomp_aadd_52_6_acx2 in_53_6 )  ( shft_acomp_aadd_52_6_acx0 out )  ( shft_acomp_aadd_52_6_acx1 in_50_6 )  ;
   - shft.comp.add[2]._YS ( shft_acomp_aadd_52_6_acx2 out )  ( shft_acomp_aadd_52_6_acx3 in_50_6 )  ;
   - shft.comp.add[3]._YC ( shft_acomp_aadd_53_6_acx2 in_53_6 )  ( shft_acomp_aadd_53_6_acx0 out )  ( shft_acomp_aadd_53_6_acx1 in_50_6 )  ;
   - shft.comp.add[3]._YS ( shft_acomp_aadd_53_6_acx2 out )  ( shft_acomp_aadd_53_6_acx3 in_50_6 )  ;
   - shft.comp.add[4]._YC ( shft_acomp_aadd_54_6_acx2 in_53_6 )  ( shft_acomp_aadd_54_6_acx0 out )  ( shft_acomp_aadd_54_6_acx1 in_50_6 )  ;
   - shft.comp.add[4]._YS ( shft_acomp_aadd_54_6_acx2 out )  ( shft_acomp_aadd_54_6_acx3 in_50_6 )  ;
   - shft.comp.add[5]._YC ( shft_acomp_aadd_55_6_acx2 in_53_6 )  ( shft_acomp_aadd_55_6_acx0 out )  ( shft_acomp_aadd_55_6_acx1 in_50_6 )  ;
   - shft.comp.add[5]._YS ( shft_acomp_aadd_55_6_acx2 out )  ( shft_acomp_aadd_55_6_acx3 in_50_6 )  ;
   - shft.comp.add[6]._YC ( shft_acomp_aadd_56_6_acx2 in_53_6 )  ( shft_acomp_aadd_56_6_acx0 out )  ( shft_acomp_aadd_56_6_acx1 in_50_6 )  ;
   - shft.comp.add[6]._YS ( shft_acomp_aadd_56_6_acx2 out )  ( shft_acomp_aadd_56_6_acx3 in_50_6 )  ;
   - shft.comp.add[7]._YC ( shft_acomp_aadd_57_6_acx2 in_53_6 )  ( shft_acomp_aadd_57_6_acx0 out )  ( shft_acomp_aadd_57_6_acx1 in_50_6 )  ;
   - shft.comp.add[7]._YS ( shft_acomp_aadd_57_6_acx2 out )  ( shft_acomp_aadd_57_6_acx3 in_50_6 )  ;
   - shft.comp.delay3.cx5.out ( shft_acomp_adelay3_acx6 in_50_6 )  ( shft_acomp_adelay3_acx5 out )  ;
   - shft.comp.delay3.cx6.out ( shft_acomp_adelay3_acx6 out )  ( shft_acomp_adelay3_acx7 in_50_6 )  ;
   - shft.comp.delay3.cx0.out ( shft_acomp_adelay3_acx0 out )  ( shft_acomp_adelay3_acx1 in_50_6 )  ;
   - shft.comp.delay3.cx1.out ( shft_acomp_adelay3_acx2 in_50_6 )  ( shft_acomp_adelay3_acx1 out )  ;
   - shft.comp.delay3.cx2.out ( shft_acomp_adelay3_acx2 out )  ( shft_acomp_adelay3_acx3 in_50_6 )  ;
   - shft.comp.delay3.cx3.out ( shft_acomp_adelay3_acx4 in_50_6 )  ( shft_acomp_adelay3_acx3 out )  ;
   - shft.comp.delay3.cx4.out ( shft_acomp_adelay3_acx4 out )  ( shft_acomp_adelay3_acx5 in_50_6 )  ;
   - shft.comp.delay1.cx5.out ( shft_acomp_adelay1_acx6 in_50_6 )  ( shft_acomp_adelay1_acx5 out )  ;
   - shft.comp.delay1.cx6.out ( shft_acomp_adelay1_acx6 out )  ( shft_acomp_adelay1_acx7 in_50_6 )  ;
   - shft.comp.delay1.cx0.out ( shft_acomp_adelay1_acx0 out )  ( shft_acomp_adelay1_acx1 in_50_6 )  ;
   - shft.comp.delay1.cx1.out ( shft_acomp_adelay1_acx2 in_50_6 )  ( shft_acomp_adelay1_acx1 out )  ;
   - shft.comp.delay1.cx2.out ( shft_acomp_adelay1_acx2 out )  ( shft_acomp_adelay1_acx3 in_50_6 )  ;
   - shft.comp.delay1.cx3.out ( shft_acomp_adelay1_acx4 in_50_6 )  ( shft_acomp_adelay1_acx3 out )  ;
   - shft.comp.delay1.cx4.out ( shft_acomp_adelay1_acx4 out )  ( shft_acomp_adelay1_acx5 in_50_6 )  ;
   - shft.sub.tmp_Rr ( shft_asub_adelay2_acx0 in_50_6 )  ( shft_asub_adelay1_acx7 out )  ;
   - shft.sub.tmp_Ra ( shft_asub_ainv__r A )  ( shft_asub_anor Y )  ;
   - shft.sub.inv_r.Y ( shft_asub_ainv__r Y )  ( shft_asub_acelem_acx0 in_52_6 )  ;
   - shft.sub.tmp[1] ( shft_asub_ainv__l2 Y )  ( shft_asub_aor__l2 B )  ;
   - shft.sub.pulse ( shft_asub_apulseG_aand Y )  ( shft_asub_al1_50_6 CLK )  ( shft_asub_al1_51_6 CLK ) 
 ( shft_asub_al1_52_6 CLK )  ( shft_asub_al1_53_6 CLK )  ( shft_asub_al1_54_6 CLK )  ( shft_asub_al1_55_6 CLK ) 
 ( shft_asub_al1_56_6 CLK )  ( shft_asub_al1_57_6 CLK )  ( shft_asub_al2_50_6 CLK )  ( shft_asub_al2_51_6 CLK ) 
 ( shft_asub_al2_52_6 CLK )  ( shft_asub_al2_53_6 CLK )  ( shft_asub_al2_54_6 CLK )  ( shft_asub_al2_55_6 CLK ) 
 ( shft_asub_al2_56_6 CLK )  ( shft_asub_al2_57_6 CLK )  ;
   - shft.sub.in1[0] ( shft_asub_aadd_50_6_acx2 in_50_6 )  ( shft_asub_aadd_50_6_acx0 in_50_6 )  ( shft_asub_al1_50_6 Q )  ;
   - shft.sub.in2[0] ( shft_asub_aadd_50_6_acx2 in_51_6 )  ( shft_asub_aadd_50_6_acx0 in_51_6 )  ( shft_asub_al2_50_6 Q )  ;
   - shft.sub.cin0 ( shft_asub_aadd_50_6_acx2 in_52_6 )  ( shft_asub_aadd_50_6_acx0 in_52_6 )  ( shft_asub_atoGND Y )  ;
   - shft.sub.cout[0] ( shft_asub_aadd_50_6_acx1 out )  ( shft_asub_aadd_51_6_acx2 in_52_6 )  ( shft_asub_aadd_51_6_acx0 in_52_6 )  ;
   - shft.sub.in1[1] ( shft_asub_aadd_51_6_acx2 in_50_6 )  ( shft_asub_aadd_51_6_acx0 in_50_6 )  ( shft_asub_al1_51_6 Q )  ;
   - shft.sub.in2[1] ( shft_asub_aadd_51_6_acx2 in_51_6 )  ( shft_asub_aadd_51_6_acx0 in_51_6 )  ( shft_asub_al2_51_6 Q )  ;
   - shft.sub.cout[1] ( shft_asub_aadd_51_6_acx1 out )  ( shft_asub_aadd_52_6_acx2 in_52_6 )  ( shft_asub_aadd_52_6_acx0 in_52_6 )  ;
   - shft.sub.in1[2] ( shft_asub_aadd_52_6_acx2 in_50_6 )  ( shft_asub_aadd_52_6_acx0 in_50_6 )  ( shft_asub_al1_52_6 Q )  ;
   - shft.sub.in2[2] ( shft_asub_aadd_52_6_acx2 in_51_6 )  ( shft_asub_aadd_52_6_acx0 in_51_6 )  ( shft_asub_al2_52_6 Q )  ;
   - shft.sub.cout[2] ( shft_asub_aadd_52_6_acx1 out )  ( shft_asub_aadd_53_6_acx2 in_52_6 )  ( shft_asub_aadd_53_6_acx0 in_52_6 )  ;
   - shft.sub.in1[3] ( shft_asub_aadd_53_6_acx2 in_50_6 )  ( shft_asub_aadd_53_6_acx0 in_50_6 )  ( shft_asub_al1_53_6 Q )  ;
   - shft.sub.in2[3] ( shft_asub_aadd_53_6_acx2 in_51_6 )  ( shft_asub_aadd_53_6_acx0 in_51_6 )  ( shft_asub_al2_53_6 Q )  ;
   - shft.sub.cout[3] ( shft_asub_aadd_53_6_acx1 out )  ( shft_asub_aadd_54_6_acx2 in_52_6 )  ( shft_asub_aadd_54_6_acx0 in_52_6 )  ;
   - shft.sub.in1[4] ( shft_asub_aadd_54_6_acx2 in_50_6 )  ( shft_asub_aadd_54_6_acx0 in_50_6 )  ( shft_asub_al1_54_6 Q )  ;
   - shft.sub.in2[4] ( shft_asub_aadd_54_6_acx2 in_51_6 )  ( shft_asub_aadd_54_6_acx0 in_51_6 )  ( shft_asub_al2_54_6 Q )  ;
   - shft.sub.cout[4] ( shft_asub_aadd_54_6_acx1 out )  ( shft_asub_aadd_55_6_acx2 in_52_6 )  ( shft_asub_aadd_55_6_acx0 in_52_6 )  ;
   - shft.sub.in1[5] ( shft_asub_aadd_55_6_acx2 in_50_6 )  ( shft_asub_aadd_55_6_acx0 in_50_6 )  ( shft_asub_al1_55_6 Q )  ;
   - shft.sub.in2[5] ( shft_asub_aadd_55_6_acx2 in_51_6 )  ( shft_asub_aadd_55_6_acx0 in_51_6 )  ( shft_asub_al2_55_6 Q )  ;
   - shft.sub.cout[5] ( shft_asub_aadd_55_6_acx1 out )  ( shft_asub_aadd_56_6_acx2 in_52_6 )  ( shft_asub_aadd_56_6_acx0 in_52_6 )  ;
   - shft.sub.in1[6] ( shft_asub_aadd_56_6_acx2 in_50_6 )  ( shft_asub_aadd_56_6_acx0 in_50_6 )  ( shft_asub_al1_56_6 Q )  ;
   - shft.sub.in2[6] ( shft_asub_aadd_56_6_acx2 in_51_6 )  ( shft_asub_aadd_56_6_acx0 in_51_6 )  ( shft_asub_al2_56_6 Q )  ;
   - shft.sub.cout[6] ( shft_asub_aadd_56_6_acx1 out )  ( shft_asub_aadd_57_6_acx2 in_52_6 )  ( shft_asub_aadd_57_6_acx0 in_52_6 )  ;
   - shft.sub.in1[7] ( shft_asub_aadd_57_6_acx2 in_50_6 )  ( shft_asub_aadd_57_6_acx0 in_50_6 )  ( shft_asub_al1_57_6 Q )  ;
   - shft.sub.in2[7] ( shft_asub_aadd_57_6_acx2 in_51_6 )  ( shft_asub_aadd_57_6_acx0 in_51_6 )  ( shft_asub_al2_57_6 Q )  ;
   - shft.sub.cout[7] ( shft_asub_aadd_57_6_acx1 out )  ;
   - shft.sub.tmp[0] ( shft_asub_ainv__l1 Y )  ( shft_asub_aor__l1 B )  ;
   - shft.sub.or_l1.Y ( shft_asub_aor__l1 Y )  ( shft_asub_acelem_acx0 in_50_6 )  ;
   - shft.sub.or_l2.Y ( shft_asub_aor__l2 Y )  ( shft_asub_acelem_acx0 in_51_6 )  ;
   - shft.sub.delay2.cx5.out ( shft_asub_adelay2_acx6 in_50_6 )  ( shft_asub_adelay2_acx5 out )  ;
   - shft.sub.delay2.cx6.out ( shft_asub_adelay2_acx6 out )  ( shft_asub_adelay2_acx7 in_50_6 )  ;
   - shft.sub.delay2.cx0.out ( shft_asub_adelay2_acx0 out )  ( shft_asub_adelay2_acx1 in_50_6 )  ;
   - shft.sub.delay2.cx1.out ( shft_asub_adelay2_acx2 in_50_6 )  ( shft_asub_adelay2_acx1 out )  ;
   - shft.sub.delay2.cx2.out ( shft_asub_adelay2_acx2 out )  ( shft_asub_adelay2_acx3 in_50_6 )  ;
   - shft.sub.delay2.cx3.out ( shft_asub_adelay2_acx4 in_50_6 )  ( shft_asub_adelay2_acx3 out )  ;
   - shft.sub.delay2.cx4.out ( shft_asub_adelay2_acx4 out )  ( shft_asub_adelay2_acx5 in_50_6 )  ;
   - shft.sub.pulseG.i7.Y ( shft_asub_apulseG_ai8 A )  ( shft_asub_apulseG_ai7 Y )  ;
   - shft.sub.pulseG.i8.Y ( shft_asub_apulseG_ai8 Y )  ( shft_asub_apulseG_ai9 A )  ;
   - shft.sub.pulseG.sig_inv ( shft_asub_apulseG_ai Y )  ( shft_asub_apulseG_anor B )  ;
   - shft.sub.pulseG.sgn ( shft_asub_apulseG_aand A )  ( shft_asub_apulseG_anor Y )  ( shft_asub_apulseG_ai1 A )  ;
   - shft.sub.pulseG.i9.Y ( shft_asub_apulseG_aand B )  ( shft_asub_apulseG_ai9 Y )  ;
   - shft.sub.pulseG.i3.Y ( shft_asub_apulseG_ai4 A )  ( shft_asub_apulseG_ai3 Y )  ;
   - shft.sub.pulseG.i4.Y ( shft_asub_apulseG_ai4 Y )  ( shft_asub_apulseG_ai5 A )  ;
   - shft.sub.pulseG.i6.Y ( shft_asub_apulseG_ai7 A )  ( shft_asub_apulseG_ai6 Y )  ;
   - shft.sub.pulseG.i5.Y ( shft_asub_apulseG_ai6 A )  ( shft_asub_apulseG_ai5 Y )  ;
   - shft.sub.pulseG.i2.Y ( shft_asub_apulseG_ai3 A )  ( shft_asub_apulseG_ai2 Y )  ;
   - shft.sub.pulseG.i1.Y ( shft_asub_apulseG_ai2 A )  ( shft_asub_apulseG_ai1 Y )  ;
   - shft.sub.add[0]._YC ( shft_asub_aadd_50_6_acx2 in_53_6 )  ( shft_asub_aadd_50_6_acx0 out )  ( shft_asub_aadd_50_6_acx1 in_50_6 )  ;
   - shft.sub.add[0]._YS ( shft_asub_aadd_50_6_acx2 out )  ( shft_asub_aadd_50_6_acx3 in_50_6 )  ;
   - shft.sub.add[1]._YC ( shft_asub_aadd_51_6_acx2 in_53_6 )  ( shft_asub_aadd_51_6_acx0 out )  ( shft_asub_aadd_51_6_acx1 in_50_6 )  ;
   - shft.sub.add[1]._YS ( shft_asub_aadd_51_6_acx2 out )  ( shft_asub_aadd_51_6_acx3 in_50_6 )  ;
   - shft.sub.add[2]._YC ( shft_asub_aadd_52_6_acx2 in_53_6 )  ( shft_asub_aadd_52_6_acx0 out )  ( shft_asub_aadd_52_6_acx1 in_50_6 )  ;
   - shft.sub.add[2]._YS ( shft_asub_aadd_52_6_acx2 out )  ( shft_asub_aadd_52_6_acx3 in_50_6 )  ;
   - shft.sub.add[3]._YC ( shft_asub_aadd_53_6_acx2 in_53_6 )  ( shft_asub_aadd_53_6_acx0 out )  ( shft_asub_aadd_53_6_acx1 in_50_6 )  ;
   - shft.sub.add[3]._YS ( shft_asub_aadd_53_6_acx2 out )  ( shft_asub_aadd_53_6_acx3 in_50_6 )  ;
   - shft.sub.add[4]._YC ( shft_asub_aadd_54_6_acx2 in_53_6 )  ( shft_asub_aadd_54_6_acx0 out )  ( shft_asub_aadd_54_6_acx1 in_50_6 )  ;
   - shft.sub.add[4]._YS ( shft_asub_aadd_54_6_acx2 out )  ( shft_asub_aadd_54_6_acx3 in_50_6 )  ;
   - shft.sub.add[5]._YC ( shft_asub_aadd_55_6_acx2 in_53_6 )  ( shft_asub_aadd_55_6_acx0 out )  ( shft_asub_aadd_55_6_acx1 in_50_6 )  ;
   - shft.sub.add[5]._YS ( shft_asub_aadd_55_6_acx2 out )  ( shft_asub_aadd_55_6_acx3 in_50_6 )  ;
   - shft.sub.add[6]._YC ( shft_asub_aadd_56_6_acx2 in_53_6 )  ( shft_asub_aadd_56_6_acx0 out )  ( shft_asub_aadd_56_6_acx1 in_50_6 )  ;
   - shft.sub.add[6]._YS ( shft_asub_aadd_56_6_acx2 out )  ( shft_asub_aadd_56_6_acx3 in_50_6 )  ;
   - shft.sub.add[7]._YC ( shft_asub_aadd_57_6_acx2 in_53_6 )  ( shft_asub_aadd_57_6_acx0 out )  ( shft_asub_aadd_57_6_acx1 in_50_6 )  ;
   - shft.sub.add[7]._YS ( shft_asub_aadd_57_6_acx2 out )  ( shft_asub_aadd_57_6_acx3 in_50_6 )  ;
   - shft.sub.delay1.cx5.out ( shft_asub_adelay1_acx6 in_50_6 )  ( shft_asub_adelay1_acx5 out )  ;
   - shft.sub.delay1.cx6.out ( shft_asub_adelay1_acx6 out )  ( shft_asub_adelay1_acx7 in_50_6 )  ;
   - shft.sub.delay1.cx0.out ( shft_asub_adelay1_acx0 out )  ( shft_asub_adelay1_acx1 in_50_6 )  ;
   - shft.sub.delay1.cx1.out ( shft_asub_adelay1_acx2 in_50_6 )  ( shft_asub_adelay1_acx1 out )  ;
   - shft.sub.delay1.cx2.out ( shft_asub_adelay1_acx2 out )  ( shft_asub_adelay1_acx3 in_50_6 )  ;
   - shft.sub.delay1.cx3.out ( shft_asub_adelay1_acx4 in_50_6 )  ( shft_asub_adelay1_acx3 out )  ;
   - shft.sub.delay1.cx4.out ( shft_asub_adelay1_acx4 out )  ( shft_asub_adelay1_acx5 in_50_6 )  ;
   - pre.split65.d[0] ( pre_aadderLeft_al1_50_6 D )  ( pre_asplit_al_50_6 Q )  ( pre_aadderRight_al1_50_6 D )  ;
   - pre.split65.d[1] ( pre_aadderLeft_al1_51_6 D )  ( pre_asplit_al_51_6 Q )  ( pre_aadderRight_al1_51_6 D )  ;
   - pre.split65.d[2] ( pre_aadderLeft_al1_52_6 D )  ( pre_asplit_al_52_6 Q )  ( pre_aadderRight_al1_52_6 D )  ;
   - pre.split65.d[3] ( pre_aadderLeft_al1_53_6 D )  ( pre_asplit_al_53_6 Q )  ( pre_aadderRight_al1_53_6 D )  ;
   - pre.split65.d[4] ( pre_aadderLeft_al1_54_6 D )  ( pre_asplit_al_54_6 Q )  ( pre_aadderRight_al1_54_6 D )  ;
   - pre.split65.d[5] ( pre_aadderLeft_al1_55_6 D )  ( pre_asplit_al_55_6 Q )  ( pre_aadderRight_al1_55_6 D )  ;
   - pre.split65.d[6] ( pre_aadderLeft_al1_56_6 D )  ( pre_asplit_al_56_6 Q )  ( pre_aadderRight_al1_56_6 D )  ;
   - pre.split65.d[7] ( pre_aadderLeft_al1_57_6 D )  ( pre_asplit_al_57_6 Q )  ( pre_aadderRight_al1_57_6 D )  ;
   - pre.split65.r ( pre_aadderLeft_ainv__l1 A )  ( pre_asplit_aand2 Y )  ;
   - pre.split65.a ( pre_aadderLeft_apulseG_ai A )  ( pre_aadderLeft_adelay1_acx0 in_50_6 )  ( pre_aadderLeft_acelem_acx0 out ) 
 ( pre_asplit_aor B )  ( pre_asrc65_anor B )  ;
   - pre.srcOut65.d[0] ( pre_aadderLeft_al2_50_6 D )  ( pre_asrc65_aset0 Y )  ;
   - pre.srcOut65.d[1] ( pre_aadderLeft_al2_51_6 D )  ( pre_asrc65_aset1 Y )  ;
   - pre.srcOut65.d[2] ( pre_aadderLeft_al2_52_6 D )  ( pre_asrc65_aset2 Y )  ;
   - pre.srcOut65.d[3] ( pre_aadderLeft_al2_53_6 D )  ( pre_asrc65_aset3 Y )  ;
   - pre.srcOut65.d[4] ( pre_aadderLeft_al2_54_6 D )  ( pre_asrc65_aset4 Y )  ;
   - pre.srcOut65.d[5] ( pre_aadderLeft_al2_55_6 D )  ( pre_asrc65_aset5 Y )  ;
   - pre.srcOut65.d[6] ( pre_aadderLeft_al2_56_6 D )  ( pre_asrc65_aset6 Y )  ;
   - pre.srcOut65.d[7] ( pre_aadderLeft_al2_57_6 D )  ( pre_asrc65_aset7 Y )  ;
   - pre.srcOut65.r ( pre_aadderLeft_ainv__l2 A )  ( pre_asrc65_anor Y )  ;
   - pre.addOut65.d[0] ( pre_aadderLeft_aadd_50_6_acx3 out )  ( pre_amerge_amux_50_6 B )  ;
   - pre.addOut65.d[1] ( pre_aadderLeft_aadd_51_6_acx3 out )  ( pre_amerge_amux_51_6 B )  ;
   - pre.addOut65.d[2] ( pre_aadderLeft_aadd_52_6_acx3 out )  ( pre_amerge_amux_52_6 B )  ;
   - pre.addOut65.d[3] ( pre_aadderLeft_aadd_53_6_acx3 out )  ( pre_amerge_amux_53_6 B )  ;
   - pre.addOut65.d[4] ( pre_aadderLeft_aadd_54_6_acx3 out )  ( pre_amerge_amux_54_6 B )  ;
   - pre.addOut65.d[5] ( pre_aadderLeft_aadd_55_6_acx3 out )  ( pre_amerge_amux_55_6 B )  ;
   - pre.addOut65.d[6] ( pre_aadderLeft_aadd_56_6_acx3 out )  ( pre_amerge_amux_56_6 B )  ;
   - pre.addOut65.d[7] ( pre_aadderLeft_aadd_57_6_acx3 out )  ( pre_amerge_amux_57_6 B )  ;
   - pre.addOut65.r ( pre_aadderLeft_adelay2_acx7 out )  ( pre_amerge_ainv__L2 A )  ;
   - pre.addOut65.a ( pre_aadderLeft_anor B )  ( pre_amerge_acelem2_acx0 out )  ( pre_amerge_aor B )  ;
   - pre.addOut97.d[0] ( pre_amerge_amux_50_6 A )  ( pre_aadderRight_aadd_50_6_acx3 out )  ;
   - pre.addOut97.d[1] ( pre_amerge_amux_51_6 A )  ( pre_aadderRight_aadd_51_6_acx3 out )  ;
   - pre.addOut97.d[2] ( pre_amerge_amux_52_6 A )  ( pre_aadderRight_aadd_52_6_acx3 out )  ;
   - pre.addOut97.d[3] ( pre_amerge_amux_53_6 A )  ( pre_aadderRight_aadd_53_6_acx3 out )  ;
   - pre.addOut97.d[4] ( pre_amerge_amux_54_6 A )  ( pre_aadderRight_aadd_54_6_acx3 out )  ;
   - pre.addOut97.d[5] ( pre_amerge_amux_55_6 A )  ( pre_aadderRight_aadd_55_6_acx3 out )  ;
   - pre.addOut97.d[6] ( pre_amerge_amux_56_6 A )  ( pre_aadderRight_aadd_56_6_acx3 out )  ;
   - pre.addOut97.d[7] ( pre_amerge_amux_57_6 A )  ( pre_aadderRight_aadd_57_6_acx3 out )  ;
   - pre.addOut97.r ( pre_amerge_ainv__L1 A )  ( pre_aadderRight_adelay2_acx7 out )  ;
   - pre.addOut97.a ( pre_amerge_acelem1_acx0 out )  ( pre_amerge_aor A )  ( pre_aadderRight_anor B )  ;
   - pre.compMerge.d[0] ( pre_amerge_amux_50_6 S )  ( pre_amerge_amux_51_6 S )  ( pre_amerge_amux_52_6 S ) 
 ( pre_amerge_amux_53_6 S )  ( pre_amerge_amux_54_6 S )  ( pre_amerge_amux_55_6 S )  ( pre_amerge_amux_56_6 S ) 
 ( pre_amerge_amux_57_6 S )  ( pre_amerge_ainv1__Cd A )  ( pre_amerge_aand1 A )  ( pre_asplit_acontrolLatch D ) 
 ( pre_acp1_al_50_6 Q )  ;
   - pre.compMerge.r ( pre_amerge_adelay1_acx0 in_50_6 )  ( pre_asplit_ainv__c A )  ( pre_acp1_adelay1_acx7 out )  ;
   - pre.compMerge.a ( pre_amerge_adelay2_acx0 in_50_6 )  ( pre_amerge_apulseG_ai A )  ( pre_amerge_aor Y ) 
 ( pre_acp1_anor__3 B )  ;
   - pre.split97.r ( pre_asplit_aand1 Y )  ( pre_aadderRight_ainv__l1 A )  ;
   - pre.split97.a ( pre_asplit_aor A )  ( pre_asrc97_anor B )  ( pre_aadderRight_apulseG_ai A ) 
 ( pre_aadderRight_adelay1_acx0 in_50_6 )  ( pre_aadderRight_acelem_acx0 out )  ;
   - pre.srcOut97.d[0] ( pre_asrc97_asetGND0 Y )  ( pre_aadderRight_al2_50_6 D )  ;
   - pre.srcOut97.d[1] ( pre_asrc97_asetGND1 Y )  ( pre_aadderRight_al2_51_6 D )  ;
   - pre.srcOut97.d[2] ( pre_asrc97_asetGND2 Y )  ( pre_aadderRight_al2_52_6 D )  ;
   - pre.srcOut97.d[3] ( pre_asrc97_asetGND3 Y )  ( pre_aadderRight_al2_53_6 D )  ;
   - pre.srcOut97.d[4] ( pre_asrc97_asetGND4 Y )  ( pre_aadderRight_al2_54_6 D )  ;
   - pre.srcOut97.d[5] ( pre_asrc97_asetGND5 Y )  ( pre_aadderRight_al2_55_6 D )  ;
   - pre.srcOut97.d[6] ( pre_asrc97_asetGND6 Y )  ( pre_aadderRight_al2_56_6 D )  ;
   - pre.srcOut97.d[7] ( pre_asrc97_asetGND7 Y )  ( pre_aadderRight_al2_57_6 D )  ;
   - pre.srcOut97.r ( pre_asrc97_anor Y )  ( pre_aadderRight_ainv__l2 A )  ;
   - pre.adderLeft.tmp_Rr ( pre_aadderLeft_adelay2_acx0 in_50_6 )  ( pre_aadderLeft_adelay1_acx7 out )  ;
   - pre.adderLeft.tmp_Ra ( pre_aadderLeft_ainv__r A )  ( pre_aadderLeft_anor Y )  ;
   - pre.adderLeft.inv_r.Y ( pre_aadderLeft_ainv__r Y )  ( pre_aadderLeft_acelem_acx0 in_52_6 )  ;
   - pre.adderLeft.tmp[1] ( pre_aadderLeft_ainv__l2 Y )  ( pre_aadderLeft_aor__l2 B )  ;
   - pre.adderLeft.pulse ( pre_aadderLeft_apulseG_aand Y )  ( pre_aadderLeft_al1_50_6 CLK )  ( pre_aadderLeft_al1_51_6 CLK ) 
 ( pre_aadderLeft_al1_52_6 CLK )  ( pre_aadderLeft_al1_53_6 CLK )  ( pre_aadderLeft_al1_54_6 CLK )  ( pre_aadderLeft_al1_55_6 CLK ) 
 ( pre_aadderLeft_al1_56_6 CLK )  ( pre_aadderLeft_al1_57_6 CLK )  ( pre_aadderLeft_al2_50_6 CLK )  ( pre_aadderLeft_al2_51_6 CLK ) 
 ( pre_aadderLeft_al2_52_6 CLK )  ( pre_aadderLeft_al2_53_6 CLK )  ( pre_aadderLeft_al2_54_6 CLK )  ( pre_aadderLeft_al2_55_6 CLK ) 
 ( pre_aadderLeft_al2_56_6 CLK )  ( pre_aadderLeft_al2_57_6 CLK )  ;
   - pre.adderLeft.in1[0] ( pre_aadderLeft_aadd_50_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_50_6 Q )  ;
   - pre.adderLeft.in2[0] ( pre_aadderLeft_aadd_50_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_50_6 Q )  ;
   - pre.adderLeft.cin0 ( pre_aadderLeft_aadd_50_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_52_6 )  ( pre_aadderLeft_atoGND Y )  ;
   - pre.adderLeft.cout[0] ( pre_aadderLeft_aadd_50_6_acx1 out )  ( pre_aadderLeft_aadd_51_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[1] ( pre_aadderLeft_aadd_51_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_51_6 Q )  ;
   - pre.adderLeft.in2[1] ( pre_aadderLeft_aadd_51_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_51_6 Q )  ;
   - pre.adderLeft.cout[1] ( pre_aadderLeft_aadd_51_6_acx1 out )  ( pre_aadderLeft_aadd_52_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[2] ( pre_aadderLeft_aadd_52_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_52_6 Q )  ;
   - pre.adderLeft.in2[2] ( pre_aadderLeft_aadd_52_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_52_6 Q )  ;
   - pre.adderLeft.cout[2] ( pre_aadderLeft_aadd_52_6_acx1 out )  ( pre_aadderLeft_aadd_53_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[3] ( pre_aadderLeft_aadd_53_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_53_6 Q )  ;
   - pre.adderLeft.in2[3] ( pre_aadderLeft_aadd_53_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_53_6 Q )  ;
   - pre.adderLeft.cout[3] ( pre_aadderLeft_aadd_53_6_acx1 out )  ( pre_aadderLeft_aadd_54_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[4] ( pre_aadderLeft_aadd_54_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_54_6 Q )  ;
   - pre.adderLeft.in2[4] ( pre_aadderLeft_aadd_54_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_54_6 Q )  ;
   - pre.adderLeft.cout[4] ( pre_aadderLeft_aadd_54_6_acx1 out )  ( pre_aadderLeft_aadd_55_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[5] ( pre_aadderLeft_aadd_55_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_55_6 Q )  ;
   - pre.adderLeft.in2[5] ( pre_aadderLeft_aadd_55_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_55_6 Q )  ;
   - pre.adderLeft.cout[5] ( pre_aadderLeft_aadd_55_6_acx1 out )  ( pre_aadderLeft_aadd_56_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[6] ( pre_aadderLeft_aadd_56_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_56_6 Q )  ;
   - pre.adderLeft.in2[6] ( pre_aadderLeft_aadd_56_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_56_6 Q )  ;
   - pre.adderLeft.cout[6] ( pre_aadderLeft_aadd_56_6_acx1 out )  ( pre_aadderLeft_aadd_57_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[7] ( pre_aadderLeft_aadd_57_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_57_6 Q )  ;
   - pre.adderLeft.in2[7] ( pre_aadderLeft_aadd_57_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_57_6 Q )  ;
   - pre.adderLeft.cout[7] ( pre_aadderLeft_aadd_57_6_acx1 out )  ;
   - pre.adderLeft.tmp[0] ( pre_aadderLeft_ainv__l1 Y )  ( pre_aadderLeft_aor__l1 B )  ;
   - pre.adderLeft.or_l1.Y ( pre_aadderLeft_aor__l1 Y )  ( pre_aadderLeft_acelem_acx0 in_50_6 )  ;
   - pre.adderLeft.or_l2.Y ( pre_aadderLeft_aor__l2 Y )  ( pre_aadderLeft_acelem_acx0 in_51_6 )  ;
   - pre.adderLeft.delay2.cx5.out ( pre_aadderLeft_adelay2_acx6 in_50_6 )  ( pre_aadderLeft_adelay2_acx5 out )  ;
   - pre.adderLeft.delay2.cx6.out ( pre_aadderLeft_adelay2_acx6 out )  ( pre_aadderLeft_adelay2_acx7 in_50_6 )  ;
   - pre.adderLeft.delay2.cx0.out ( pre_aadderLeft_adelay2_acx0 out )  ( pre_aadderLeft_adelay2_acx1 in_50_6 )  ;
   - pre.adderLeft.delay2.cx1.out ( pre_aadderLeft_adelay2_acx2 in_50_6 )  ( pre_aadderLeft_adelay2_acx1 out )  ;
   - pre.adderLeft.delay2.cx2.out ( pre_aadderLeft_adelay2_acx2 out )  ( pre_aadderLeft_adelay2_acx3 in_50_6 )  ;
   - pre.adderLeft.delay2.cx3.out ( pre_aadderLeft_adelay2_acx4 in_50_6 )  ( pre_aadderLeft_adelay2_acx3 out )  ;
   - pre.adderLeft.delay2.cx4.out ( pre_aadderLeft_adelay2_acx4 out )  ( pre_aadderLeft_adelay2_acx5 in_50_6 )  ;
   - pre.adderLeft.pulseG.i7.Y ( pre_aadderLeft_apulseG_ai8 A )  ( pre_aadderLeft_apulseG_ai7 Y )  ;
   - pre.adderLeft.pulseG.i8.Y ( pre_aadderLeft_apulseG_ai8 Y )  ( pre_aadderLeft_apulseG_ai9 A )  ;
   - pre.adderLeft.pulseG.sig_inv ( pre_aadderLeft_apulseG_ai Y )  ( pre_aadderLeft_apulseG_anor B )  ;
   - pre.adderLeft.pulseG.sgn ( pre_aadderLeft_apulseG_aand A )  ( pre_aadderLeft_apulseG_anor Y )  ( pre_aadderLeft_apulseG_ai1 A )  ;
   - pre.adderLeft.pulseG.i9.Y ( pre_aadderLeft_apulseG_aand B )  ( pre_aadderLeft_apulseG_ai9 Y )  ;
   - pre.adderLeft.pulseG.i3.Y ( pre_aadderLeft_apulseG_ai4 A )  ( pre_aadderLeft_apulseG_ai3 Y )  ;
   - pre.adderLeft.pulseG.i4.Y ( pre_aadderLeft_apulseG_ai4 Y )  ( pre_aadderLeft_apulseG_ai5 A )  ;
   - pre.adderLeft.pulseG.i6.Y ( pre_aadderLeft_apulseG_ai7 A )  ( pre_aadderLeft_apulseG_ai6 Y )  ;
   - pre.adderLeft.pulseG.i5.Y ( pre_aadderLeft_apulseG_ai6 A )  ( pre_aadderLeft_apulseG_ai5 Y )  ;
   - pre.adderLeft.pulseG.i2.Y ( pre_aadderLeft_apulseG_ai3 A )  ( pre_aadderLeft_apulseG_ai2 Y )  ;
   - pre.adderLeft.pulseG.i1.Y ( pre_aadderLeft_apulseG_ai2 A )  ( pre_aadderLeft_apulseG_ai1 Y )  ;
   - pre.adderLeft.add[0]._YC ( pre_aadderLeft_aadd_50_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_50_6_acx0 out )  ( pre_aadderLeft_aadd_50_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[0]._YS ( pre_aadderLeft_aadd_50_6_acx2 out )  ( pre_aadderLeft_aadd_50_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[1]._YC ( pre_aadderLeft_aadd_51_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_51_6_acx0 out )  ( pre_aadderLeft_aadd_51_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[1]._YS ( pre_aadderLeft_aadd_51_6_acx2 out )  ( pre_aadderLeft_aadd_51_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[2]._YC ( pre_aadderLeft_aadd_52_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_52_6_acx0 out )  ( pre_aadderLeft_aadd_52_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[2]._YS ( pre_aadderLeft_aadd_52_6_acx2 out )  ( pre_aadderLeft_aadd_52_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[3]._YC ( pre_aadderLeft_aadd_53_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_53_6_acx0 out )  ( pre_aadderLeft_aadd_53_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[3]._YS ( pre_aadderLeft_aadd_53_6_acx2 out )  ( pre_aadderLeft_aadd_53_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[4]._YC ( pre_aadderLeft_aadd_54_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_54_6_acx0 out )  ( pre_aadderLeft_aadd_54_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[4]._YS ( pre_aadderLeft_aadd_54_6_acx2 out )  ( pre_aadderLeft_aadd_54_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[5]._YC ( pre_aadderLeft_aadd_55_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_55_6_acx0 out )  ( pre_aadderLeft_aadd_55_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[5]._YS ( pre_aadderLeft_aadd_55_6_acx2 out )  ( pre_aadderLeft_aadd_55_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[6]._YC ( pre_aadderLeft_aadd_56_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_56_6_acx0 out )  ( pre_aadderLeft_aadd_56_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[6]._YS ( pre_aadderLeft_aadd_56_6_acx2 out )  ( pre_aadderLeft_aadd_56_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[7]._YC ( pre_aadderLeft_aadd_57_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_57_6_acx0 out )  ( pre_aadderLeft_aadd_57_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[7]._YS ( pre_aadderLeft_aadd_57_6_acx2 out )  ( pre_aadderLeft_aadd_57_6_acx3 in_50_6 )  ;
   - pre.adderLeft.delay1.cx5.out ( pre_aadderLeft_adelay1_acx6 in_50_6 )  ( pre_aadderLeft_adelay1_acx5 out )  ;
   - pre.adderLeft.delay1.cx6.out ( pre_aadderLeft_adelay1_acx6 out )  ( pre_aadderLeft_adelay1_acx7 in_50_6 )  ;
   - pre.adderLeft.delay1.cx0.out ( pre_aadderLeft_adelay1_acx0 out )  ( pre_aadderLeft_adelay1_acx1 in_50_6 )  ;
   - pre.adderLeft.delay1.cx1.out ( pre_aadderLeft_adelay1_acx2 in_50_6 )  ( pre_aadderLeft_adelay1_acx1 out )  ;
   - pre.adderLeft.delay1.cx2.out ( pre_aadderLeft_adelay1_acx2 out )  ( pre_aadderLeft_adelay1_acx3 in_50_6 )  ;
   - pre.adderLeft.delay1.cx3.out ( pre_aadderLeft_adelay1_acx4 in_50_6 )  ( pre_aadderLeft_adelay1_acx3 out )  ;
   - pre.adderLeft.delay1.cx4.out ( pre_aadderLeft_adelay1_acx4 out )  ( pre_aadderLeft_adelay1_acx5 in_50_6 )  ;
   - pre.merge.data[0] ( pre_amerge_amux_50_6 Y )  ( pre_amerge_al_50_6 D )  ;
   - pre.merge.data[1] ( pre_amerge_amux_51_6 Y )  ( pre_amerge_al_51_6 D )  ;
   - pre.merge.data[2] ( pre_amerge_amux_52_6 Y )  ( pre_amerge_al_52_6 D )  ;
   - pre.merge.data[3] ( pre_amerge_amux_53_6 Y )  ( pre_amerge_al_53_6 D )  ;
   - pre.merge.data[4] ( pre_amerge_amux_54_6 Y )  ( pre_amerge_al_54_6 D )  ;
   - pre.merge.data[5] ( pre_amerge_amux_55_6 Y )  ( pre_amerge_al_55_6 D )  ;
   - pre.merge.data[6] ( pre_amerge_amux_56_6 Y )  ( pre_amerge_al_56_6 D )  ;
   - pre.merge.data[7] ( pre_amerge_amux_57_6 Y )  ( pre_amerge_al_57_6 D )  ;
   - pre.merge.tmpRr ( pre_amerge_adelay2_acx7 out )  ( pre_amerge_adelay3_acx0 in_50_6 )  ;
   - pre.merge.pulse ( pre_amerge_apulseG_aand Y )  ( pre_amerge_al_50_6 CLK )  ( pre_amerge_al_51_6 CLK ) 
 ( pre_amerge_al_52_6 CLK )  ( pre_amerge_al_53_6 CLK )  ( pre_amerge_al_54_6 CLK )  ( pre_amerge_al_55_6 CLK ) 
 ( pre_amerge_al_56_6 CLK )  ( pre_amerge_al_57_6 CLK )  ;
   - pre.merge.inv_Rd3.A ( pre_amerge_ainv__Rd3 A )  ( pre_amerge_al_52_6 Q )  ;
   - pre.merge.inv_Rd1.A ( pre_amerge_al_50_6 Q )  ( pre_amerge_ainv__Rd1 A )  ;
   - pre.merge.inv_Rd2.A ( pre_amerge_al_51_6 Q )  ( pre_amerge_ainv__Rd2 A )  ;
   - pre.merge.inv_Rd4.A ( pre_amerge_al_53_6 Q )  ( pre_amerge_ainv__Rd4 A )  ;
   - pre.merge.inv_Rd5.A ( pre_amerge_al_54_6 Q )  ( pre_amerge_ainv__Rd5 A )  ;
   - pre.merge.inv_Rd6.A ( pre_amerge_al_55_6 Q )  ( pre_amerge_ainv__Rd6 A )  ;
   - pre.merge.inv_Rd7.A ( pre_amerge_al_56_6 Q )  ( pre_amerge_ainv__Rd7 A )  ;
   - pre.merge.inv_Rd8.A ( pre_amerge_al_57_6 Q )  ( pre_amerge_ainv__Rd8 A )  ;
   - pre.merge.tmp[0] ( pre_amerge_aor__L1 B )  ( pre_amerge_ainv__L1 Y )  ;
   - pre.merge.or_L1.Y ( pre_amerge_aor__L1 Y )  ( pre_amerge_acelem1_acx0 in_50_6 )  ;
   - pre.merge.tmp[3] ( pre_amerge_aor__Cf B )  ( pre_amerge_ainv__Cf Y )  ;
   - pre.merge.or_Cf.Y ( pre_amerge_aor__Cf Y )  ( pre_amerge_acelem2_acx0 in_51_6 )  ;
   - pre.merge.CdInv ( pre_amerge_aand2 A )  ( pre_amerge_ainv1__Cd Y )  ;
   - pre.merge.Crbuff ( pre_amerge_aand2 B )  ( pre_amerge_adelay1_acx7 out )  ( pre_amerge_aand1 B )  ;
   - pre.merge.tmpCf ( pre_amerge_aand2 Y )  ( pre_amerge_ainv__Cf A )  ;
   - pre.merge.tmp_Ra ( pre_amerge_anor__Ra Y )  ( pre_amerge_ainv__Ra A )  ;
   - pre.merge.tmp[1] ( pre_amerge_ainv__L2 Y )  ( pre_amerge_aor__L2 B )  ;
   - pre.merge.or_L2.Y ( pre_amerge_aor__L2 Y )  ( pre_amerge_acelem2_acx0 in_50_6 )  ;
   - pre.merge.inv_Ra.Y ( pre_amerge_ainv__Ra Y )  ( pre_amerge_acelem1_acx0 in_52_6 )  ( pre_amerge_acelem2_acx0 in_52_6 )  ;
   - pre.merge.tmp[2] ( pre_amerge_aor__Ct B )  ( pre_amerge_ainv__Ct Y )  ;
   - pre.merge.or_Ct.Y ( pre_amerge_aor__Ct Y )  ( pre_amerge_acelem1_acx0 in_51_6 )  ;
   - pre.merge.tmpCt ( pre_amerge_ainv__Ct A )  ( pre_amerge_aand1 Y )  ;
   - pre.merge.delay2.cx5.out ( pre_amerge_adelay2_acx6 in_50_6 )  ( pre_amerge_adelay2_acx5 out )  ;
   - pre.merge.delay2.cx6.out ( pre_amerge_adelay2_acx6 out )  ( pre_amerge_adelay2_acx7 in_50_6 )  ;
   - pre.merge.delay2.cx0.out ( pre_amerge_adelay2_acx0 out )  ( pre_amerge_adelay2_acx1 in_50_6 )  ;
   - pre.merge.delay2.cx1.out ( pre_amerge_adelay2_acx2 in_50_6 )  ( pre_amerge_adelay2_acx1 out )  ;
   - pre.merge.delay2.cx2.out ( pre_amerge_adelay2_acx2 out )  ( pre_amerge_adelay2_acx3 in_50_6 )  ;
   - pre.merge.delay2.cx3.out ( pre_amerge_adelay2_acx4 in_50_6 )  ( pre_amerge_adelay2_acx3 out )  ;
   - pre.merge.delay2.cx4.out ( pre_amerge_adelay2_acx4 out )  ( pre_amerge_adelay2_acx5 in_50_6 )  ;
   - pre.merge.pulseG.i7.Y ( pre_amerge_apulseG_ai8 A )  ( pre_amerge_apulseG_ai7 Y )  ;
   - pre.merge.pulseG.i8.Y ( pre_amerge_apulseG_ai8 Y )  ( pre_amerge_apulseG_ai9 A )  ;
   - pre.merge.pulseG.sig_inv ( pre_amerge_apulseG_ai Y )  ( pre_amerge_apulseG_anor B )  ;
   - pre.merge.pulseG.sgn ( pre_amerge_apulseG_aand A )  ( pre_amerge_apulseG_anor Y )  ( pre_amerge_apulseG_ai1 A )  ;
   - pre.merge.pulseG.i9.Y ( pre_amerge_apulseG_aand B )  ( pre_amerge_apulseG_ai9 Y )  ;
   - pre.merge.pulseG.i3.Y ( pre_amerge_apulseG_ai4 A )  ( pre_amerge_apulseG_ai3 Y )  ;
   - pre.merge.pulseG.i4.Y ( pre_amerge_apulseG_ai4 Y )  ( pre_amerge_apulseG_ai5 A )  ;
   - pre.merge.pulseG.i6.Y ( pre_amerge_apulseG_ai7 A )  ( pre_amerge_apulseG_ai6 Y )  ;
   - pre.merge.pulseG.i5.Y ( pre_amerge_apulseG_ai6 A )  ( pre_amerge_apulseG_ai5 Y )  ;
   - pre.merge.pulseG.i2.Y ( pre_amerge_apulseG_ai3 A )  ( pre_amerge_apulseG_ai2 Y )  ;
   - pre.merge.pulseG.i1.Y ( pre_amerge_apulseG_ai2 A )  ( pre_amerge_apulseG_ai1 Y )  ;
   - pre.merge.delay3.cx5.out ( pre_amerge_adelay3_acx6 in_50_6 )  ( pre_amerge_adelay3_acx5 out )  ;
   - pre.merge.delay3.cx6.out ( pre_amerge_adelay3_acx6 out )  ( pre_amerge_adelay3_acx7 in_50_6 )  ;
   - pre.merge.delay3.cx0.out ( pre_amerge_adelay3_acx0 out )  ( pre_amerge_adelay3_acx1 in_50_6 )  ;
   - pre.merge.delay3.cx1.out ( pre_amerge_adelay3_acx2 in_50_6 )  ( pre_amerge_adelay3_acx1 out )  ;
   - pre.merge.delay3.cx2.out ( pre_amerge_adelay3_acx2 out )  ( pre_amerge_adelay3_acx3 in_50_6 )  ;
   - pre.merge.delay3.cx3.out ( pre_amerge_adelay3_acx4 in_50_6 )  ( pre_amerge_adelay3_acx3 out )  ;
   - pre.merge.delay3.cx4.out ( pre_amerge_adelay3_acx4 out )  ( pre_amerge_adelay3_acx5 in_50_6 )  ;
   - pre.merge.delay1.cx5.out ( pre_amerge_adelay1_acx6 in_50_6 )  ( pre_amerge_adelay1_acx5 out )  ;
   - pre.merge.delay1.cx6.out ( pre_amerge_adelay1_acx6 out )  ( pre_amerge_adelay1_acx7 in_50_6 )  ;
   - pre.merge.delay1.cx0.out ( pre_amerge_adelay1_acx0 out )  ( pre_amerge_adelay1_acx1 in_50_6 )  ;
   - pre.merge.delay1.cx1.out ( pre_amerge_adelay1_acx2 in_50_6 )  ( pre_amerge_adelay1_acx1 out )  ;
   - pre.merge.delay1.cx2.out ( pre_amerge_adelay1_acx2 out )  ( pre_amerge_adelay1_acx3 in_50_6 )  ;
   - pre.merge.delay1.cx3.out ( pre_amerge_adelay1_acx4 in_50_6 )  ( pre_amerge_adelay1_acx3 out )  ;
   - pre.merge.delay1.cx4.out ( pre_amerge_adelay1_acx4 out )  ( pre_amerge_adelay1_acx5 in_50_6 )  ;
   - pre.split.tmpRr ( pre_asplit_adelay2_acx0 in_50_6 )  ( pre_asplit_adelay1_acx7 out )  ;
   - pre.split.outRequest ( pre_asplit_adelay2_acx7 out )  ( pre_asplit_aand2 A )  ( pre_asplit_aand1 A )  ;
   - pre.split.pulse ( pre_asplit_apulseG_aand Y )  ( pre_asplit_acontrolLatch CLK )  ( pre_asplit_al_50_6 CLK ) 
 ( pre_asplit_al_51_6 CLK )  ( pre_asplit_al_52_6 CLK )  ( pre_asplit_al_53_6 CLK )  ( pre_asplit_al_54_6 CLK ) 
 ( pre_asplit_al_55_6 CLK )  ( pre_asplit_al_56_6 CLK )  ( pre_asplit_al_57_6 CLK )  ;
   - pre.split.tmp ( pre_asplit_ainv__r A )  ( pre_asplit_anor__R Y )  ;
   - pre.split.inv_r.Y ( pre_asplit_ainv__r Y )  ( pre_asplit_acelem_acx0 in_52_6 )  ;
   - pre.split.LrTemp ( pre_asplit_ainv__l Y )  ( pre_asplit_aor1 B )  ;
   - pre.split.or1.Y ( pre_asplit_aor1 Y )  ( pre_asplit_acelem_acx0 in_50_6 )  ;
   - pre.split.controlOut ( pre_asplit_ainv__ctr A )  ( pre_asplit_acontrolLatch Q )  ( pre_asplit_aand1 B )  ;
   - pre.split.ctrlOut_inv ( pre_asplit_ainv__ctr Y )  ( pre_asplit_aand2 B )  ;
   - pre.split.RaTemp ( pre_asplit_anor__R B )  ( pre_asplit_aor Y )  ;
   - pre.split.CrTemp ( pre_asplit_aor2 B )  ( pre_asplit_ainv__c Y )  ;
   - pre.split.or2.Y ( pre_asplit_aor2 Y )  ( pre_asplit_acelem_acx0 in_51_6 )  ;
   - pre.split.delay2.cx5.out ( pre_asplit_adelay2_acx6 in_50_6 )  ( pre_asplit_adelay2_acx5 out )  ;
   - pre.split.delay2.cx6.out ( pre_asplit_adelay2_acx6 out )  ( pre_asplit_adelay2_acx7 in_50_6 )  ;
   - pre.split.delay2.cx0.out ( pre_asplit_adelay2_acx0 out )  ( pre_asplit_adelay2_acx1 in_50_6 )  ;
   - pre.split.delay2.cx1.out ( pre_asplit_adelay2_acx2 in_50_6 )  ( pre_asplit_adelay2_acx1 out )  ;
   - pre.split.delay2.cx2.out ( pre_asplit_adelay2_acx2 out )  ( pre_asplit_adelay2_acx3 in_50_6 )  ;
   - pre.split.delay2.cx3.out ( pre_asplit_adelay2_acx4 in_50_6 )  ( pre_asplit_adelay2_acx3 out )  ;
   - pre.split.delay2.cx4.out ( pre_asplit_adelay2_acx4 out )  ( pre_asplit_adelay2_acx5 in_50_6 )  ;
   - pre.split.pulseG.i7.Y ( pre_asplit_apulseG_ai8 A )  ( pre_asplit_apulseG_ai7 Y )  ;
   - pre.split.pulseG.i8.Y ( pre_asplit_apulseG_ai8 Y )  ( pre_asplit_apulseG_ai9 A )  ;
   - pre.split.pulseG.sig_inv ( pre_asplit_apulseG_ai Y )  ( pre_asplit_apulseG_anor B )  ;
   - pre.split.pulseG.sgn ( pre_asplit_apulseG_aand A )  ( pre_asplit_apulseG_anor Y )  ( pre_asplit_apulseG_ai1 A )  ;
   - pre.split.pulseG.i9.Y ( pre_asplit_apulseG_aand B )  ( pre_asplit_apulseG_ai9 Y )  ;
   - pre.split.pulseG.i3.Y ( pre_asplit_apulseG_ai4 A )  ( pre_asplit_apulseG_ai3 Y )  ;
   - pre.split.pulseG.i4.Y ( pre_asplit_apulseG_ai4 Y )  ( pre_asplit_apulseG_ai5 A )  ;
   - pre.split.pulseG.i6.Y ( pre_asplit_apulseG_ai7 A )  ( pre_asplit_apulseG_ai6 Y )  ;
   - pre.split.pulseG.i5.Y ( pre_asplit_apulseG_ai6 A )  ( pre_asplit_apulseG_ai5 Y )  ;
   - pre.split.pulseG.i2.Y ( pre_asplit_apulseG_ai3 A )  ( pre_asplit_apulseG_ai2 Y )  ;
   - pre.split.pulseG.i1.Y ( pre_asplit_apulseG_ai2 A )  ( pre_asplit_apulseG_ai1 Y )  ;
   - pre.split.delay1.cx5.out ( pre_asplit_adelay1_acx6 in_50_6 )  ( pre_asplit_adelay1_acx5 out )  ;
   - pre.split.delay1.cx6.out ( pre_asplit_adelay1_acx6 out )  ( pre_asplit_adelay1_acx7 in_50_6 )  ;
   - pre.split.delay1.cx0.out ( pre_asplit_adelay1_acx0 out )  ( pre_asplit_adelay1_acx1 in_50_6 )  ;
   - pre.split.delay1.cx1.out ( pre_asplit_adelay1_acx2 in_50_6 )  ( pre_asplit_adelay1_acx1 out )  ;
   - pre.split.delay1.cx2.out ( pre_asplit_adelay1_acx2 out )  ( pre_asplit_adelay1_acx3 in_50_6 )  ;
   - pre.split.delay1.cx3.out ( pre_asplit_adelay1_acx4 in_50_6 )  ( pre_asplit_adelay1_acx3 out )  ;
   - pre.split.delay1.cx4.out ( pre_asplit_adelay1_acx4 out )  ( pre_asplit_adelay1_acx5 in_50_6 )  ;
   - pre.cp1.pulse ( pre_acp1_apulseG_aand Y )  ( pre_acp1_al_50_6 CLK )  ;
   - pre.cp1.tmp[0] ( pre_acp1_aor__1 B )  ( pre_acp1_ainv__3 Y )  ;
   - pre.cp1.or_1.Y ( pre_acp1_aor__1 Y )  ( pre_acp1_acelem_acx0 in_50_6 )  ;
   - pre.cp1.tmp[1] ( pre_acp1_ainv__1 A )  ( pre_acp1_anor__2 Y )  ;
   - pre.cp1.inv_1.Y ( pre_acp1_ainv__1 Y )  ( pre_acp1_acelem_acx0 in_51_6 )  ;
   - pre.cp1.tmp[2] ( pre_acp1_ainv__2 A )  ( pre_acp1_anor__3 Y )  ;
   - pre.cp1.inv_2.Y ( pre_acp1_ainv__2 Y )  ( pre_acp1_acelem_acx0 in_52_6 )  ;
   - pre.cp1.pulseG.i7.Y ( pre_acp1_apulseG_ai8 A )  ( pre_acp1_apulseG_ai7 Y )  ;
   - pre.cp1.pulseG.i8.Y ( pre_acp1_apulseG_ai8 Y )  ( pre_acp1_apulseG_ai9 A )  ;
   - pre.cp1.pulseG.sig_inv ( pre_acp1_apulseG_ai Y )  ( pre_acp1_apulseG_anor B )  ;
   - pre.cp1.pulseG.sgn ( pre_acp1_apulseG_aand A )  ( pre_acp1_apulseG_anor Y )  ( pre_acp1_apulseG_ai1 A )  ;
   - pre.cp1.pulseG.i9.Y ( pre_acp1_apulseG_aand B )  ( pre_acp1_apulseG_ai9 Y )  ;
   - pre.cp1.pulseG.i3.Y ( pre_acp1_apulseG_ai4 A )  ( pre_acp1_apulseG_ai3 Y )  ;
   - pre.cp1.pulseG.i4.Y ( pre_acp1_apulseG_ai4 Y )  ( pre_acp1_apulseG_ai5 A )  ;
   - pre.cp1.pulseG.i6.Y ( pre_acp1_apulseG_ai7 A )  ( pre_acp1_apulseG_ai6 Y )  ;
   - pre.cp1.pulseG.i5.Y ( pre_acp1_apulseG_ai6 A )  ( pre_acp1_apulseG_ai5 Y )  ;
   - pre.cp1.pulseG.i2.Y ( pre_acp1_apulseG_ai3 A )  ( pre_acp1_apulseG_ai2 Y )  ;
   - pre.cp1.pulseG.i1.Y ( pre_acp1_apulseG_ai2 A )  ( pre_acp1_apulseG_ai1 Y )  ;
   - pre.cp1.delay1.cx5.out ( pre_acp1_adelay1_acx6 in_50_6 )  ( pre_acp1_adelay1_acx5 out )  ;
   - pre.cp1.delay1.cx6.out ( pre_acp1_adelay1_acx6 out )  ( pre_acp1_adelay1_acx7 in_50_6 )  ;
   - pre.cp1.delay1.cx0.out ( pre_acp1_adelay1_acx0 out )  ( pre_acp1_adelay1_acx1 in_50_6 )  ;
   - pre.cp1.delay1.cx1.out ( pre_acp1_adelay1_acx2 in_50_6 )  ( pre_acp1_adelay1_acx1 out )  ;
   - pre.cp1.delay1.cx2.out ( pre_acp1_adelay1_acx2 out )  ( pre_acp1_adelay1_acx3 in_50_6 )  ;
   - pre.cp1.delay1.cx3.out ( pre_acp1_adelay1_acx4 in_50_6 )  ( pre_acp1_adelay1_acx3 out )  ;
   - pre.cp1.delay1.cx4.out ( pre_acp1_adelay1_acx4 out )  ( pre_acp1_adelay1_acx5 in_50_6 )  ;
   - pre.adderRight.tmp_Rr ( pre_aadderRight_adelay2_acx0 in_50_6 )  ( pre_aadderRight_adelay1_acx7 out )  ;
   - pre.adderRight.tmp_Ra ( pre_aadderRight_ainv__r A )  ( pre_aadderRight_anor Y )  ;
   - pre.adderRight.inv_r.Y ( pre_aadderRight_ainv__r Y )  ( pre_aadderRight_acelem_acx0 in_52_6 )  ;
   - pre.adderRight.tmp[1] ( pre_aadderRight_ainv__l2 Y )  ( pre_aadderRight_aor__l2 B )  ;
   - pre.adderRight.pulse ( pre_aadderRight_apulseG_aand Y )  ( pre_aadderRight_al1_50_6 CLK )  ( pre_aadderRight_al1_51_6 CLK ) 
 ( pre_aadderRight_al1_52_6 CLK )  ( pre_aadderRight_al1_53_6 CLK )  ( pre_aadderRight_al1_54_6 CLK )  ( pre_aadderRight_al1_55_6 CLK ) 
 ( pre_aadderRight_al1_56_6 CLK )  ( pre_aadderRight_al1_57_6 CLK )  ( pre_aadderRight_al2_50_6 CLK )  ( pre_aadderRight_al2_51_6 CLK ) 
 ( pre_aadderRight_al2_52_6 CLK )  ( pre_aadderRight_al2_53_6 CLK )  ( pre_aadderRight_al2_54_6 CLK )  ( pre_aadderRight_al2_55_6 CLK ) 
 ( pre_aadderRight_al2_56_6 CLK )  ( pre_aadderRight_al2_57_6 CLK )  ;
   - pre.adderRight.in1[0] ( pre_aadderRight_aadd_50_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_50_6 )  ( pre_aadderRight_al1_50_6 Q )  ;
   - pre.adderRight.in2[0] ( pre_aadderRight_aadd_50_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_51_6 )  ( pre_aadderRight_al2_50_6 Q )  ;
   - pre.adderRight.cin0 ( pre_aadderRight_aadd_50_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_52_6 )  ( pre_aadderRight_atoGND Y )  ;
   - pre.adderRight.cout[0] ( pre_aadderRight_aadd_50_6_acx1 out )  ( pre_aadderRight_aadd_51_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[1] ( pre_aadderRight_aadd_51_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_50_6 )  ( pre_aadderRight_al1_51_6 Q )  ;
   - pre.adderRight.in2[1] ( pre_aadderRight_aadd_51_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_51_6 )  ( pre_aadderRight_al2_51_6 Q )  ;
   - pre.adderRight.cout[1] ( pre_aadderRight_aadd_51_6_acx1 out )  ( pre_aadderRight_aadd_52_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[2] ( pre_aadderRight_aadd_52_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_50_6 )  ( pre_aadderRight_al1_52_6 Q )  ;
   - pre.adderRight.in2[2] ( pre_aadderRight_aadd_52_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_51_6 )  ( pre_aadderRight_al2_52_6 Q )  ;
   - pre.adderRight.cout[2] ( pre_aadderRight_aadd_52_6_acx1 out )  ( pre_aadderRight_aadd_53_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[3] ( pre_aadderRight_aadd_53_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_50_6 )  ( pre_aadderRight_al1_53_6 Q )  ;
   - pre.adderRight.in2[3] ( pre_aadderRight_aadd_53_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_51_6 )  ( pre_aadderRight_al2_53_6 Q )  ;
   - pre.adderRight.cout[3] ( pre_aadderRight_aadd_53_6_acx1 out )  ( pre_aadderRight_aadd_54_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[4] ( pre_aadderRight_aadd_54_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_50_6 )  ( pre_aadderRight_al1_54_6 Q )  ;
   - pre.adderRight.in2[4] ( pre_aadderRight_aadd_54_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_51_6 )  ( pre_aadderRight_al2_54_6 Q )  ;
   - pre.adderRight.cout[4] ( pre_aadderRight_aadd_54_6_acx1 out )  ( pre_aadderRight_aadd_55_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[5] ( pre_aadderRight_aadd_55_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_50_6 )  ( pre_aadderRight_al1_55_6 Q )  ;
   - pre.adderRight.in2[5] ( pre_aadderRight_aadd_55_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_51_6 )  ( pre_aadderRight_al2_55_6 Q )  ;
   - pre.adderRight.cout[5] ( pre_aadderRight_aadd_55_6_acx1 out )  ( pre_aadderRight_aadd_56_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[6] ( pre_aadderRight_aadd_56_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_50_6 )  ( pre_aadderRight_al1_56_6 Q )  ;
   - pre.adderRight.in2[6] ( pre_aadderRight_aadd_56_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_51_6 )  ( pre_aadderRight_al2_56_6 Q )  ;
   - pre.adderRight.cout[6] ( pre_aadderRight_aadd_56_6_acx1 out )  ( pre_aadderRight_aadd_57_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[7] ( pre_aadderRight_aadd_57_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_50_6 )  ( pre_aadderRight_al1_57_6 Q )  ;
   - pre.adderRight.in2[7] ( pre_aadderRight_aadd_57_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_51_6 )  ( pre_aadderRight_al2_57_6 Q )  ;
   - pre.adderRight.cout[7] ( pre_aadderRight_aadd_57_6_acx1 out )  ;
   - pre.adderRight.tmp[0] ( pre_aadderRight_ainv__l1 Y )  ( pre_aadderRight_aor__l1 B )  ;
   - pre.adderRight.or_l1.Y ( pre_aadderRight_aor__l1 Y )  ( pre_aadderRight_acelem_acx0 in_50_6 )  ;
   - pre.adderRight.or_l2.Y ( pre_aadderRight_aor__l2 Y )  ( pre_aadderRight_acelem_acx0 in_51_6 )  ;
   - pre.adderRight.delay2.cx5.out ( pre_aadderRight_adelay2_acx6 in_50_6 )  ( pre_aadderRight_adelay2_acx5 out )  ;
   - pre.adderRight.delay2.cx6.out ( pre_aadderRight_adelay2_acx6 out )  ( pre_aadderRight_adelay2_acx7 in_50_6 )  ;
   - pre.adderRight.delay2.cx0.out ( pre_aadderRight_adelay2_acx0 out )  ( pre_aadderRight_adelay2_acx1 in_50_6 )  ;
   - pre.adderRight.delay2.cx1.out ( pre_aadderRight_adelay2_acx2 in_50_6 )  ( pre_aadderRight_adelay2_acx1 out )  ;
   - pre.adderRight.delay2.cx2.out ( pre_aadderRight_adelay2_acx2 out )  ( pre_aadderRight_adelay2_acx3 in_50_6 )  ;
   - pre.adderRight.delay2.cx3.out ( pre_aadderRight_adelay2_acx4 in_50_6 )  ( pre_aadderRight_adelay2_acx3 out )  ;
   - pre.adderRight.delay2.cx4.out ( pre_aadderRight_adelay2_acx4 out )  ( pre_aadderRight_adelay2_acx5 in_50_6 )  ;
   - pre.adderRight.pulseG.i7.Y ( pre_aadderRight_apulseG_ai8 A )  ( pre_aadderRight_apulseG_ai7 Y )  ;
   - pre.adderRight.pulseG.i8.Y ( pre_aadderRight_apulseG_ai8 Y )  ( pre_aadderRight_apulseG_ai9 A )  ;
   - pre.adderRight.pulseG.sig_inv ( pre_aadderRight_apulseG_ai Y )  ( pre_aadderRight_apulseG_anor B )  ;
   - pre.adderRight.pulseG.sgn ( pre_aadderRight_apulseG_aand A )  ( pre_aadderRight_apulseG_anor Y )  ( pre_aadderRight_apulseG_ai1 A )  ;
   - pre.adderRight.pulseG.i9.Y ( pre_aadderRight_apulseG_aand B )  ( pre_aadderRight_apulseG_ai9 Y )  ;
   - pre.adderRight.pulseG.i3.Y ( pre_aadderRight_apulseG_ai4 A )  ( pre_aadderRight_apulseG_ai3 Y )  ;
   - pre.adderRight.pulseG.i4.Y ( pre_aadderRight_apulseG_ai4 Y )  ( pre_aadderRight_apulseG_ai5 A )  ;
   - pre.adderRight.pulseG.i6.Y ( pre_aadderRight_apulseG_ai7 A )  ( pre_aadderRight_apulseG_ai6 Y )  ;
   - pre.adderRight.pulseG.i5.Y ( pre_aadderRight_apulseG_ai6 A )  ( pre_aadderRight_apulseG_ai5 Y )  ;
   - pre.adderRight.pulseG.i2.Y ( pre_aadderRight_apulseG_ai3 A )  ( pre_aadderRight_apulseG_ai2 Y )  ;
   - pre.adderRight.pulseG.i1.Y ( pre_aadderRight_apulseG_ai2 A )  ( pre_aadderRight_apulseG_ai1 Y )  ;
   - pre.adderRight.add[0]._YC ( pre_aadderRight_aadd_50_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_50_6_acx0 out )  ( pre_aadderRight_aadd_50_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[0]._YS ( pre_aadderRight_aadd_50_6_acx2 out )  ( pre_aadderRight_aadd_50_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[1]._YC ( pre_aadderRight_aadd_51_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_51_6_acx0 out )  ( pre_aadderRight_aadd_51_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[1]._YS ( pre_aadderRight_aadd_51_6_acx2 out )  ( pre_aadderRight_aadd_51_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[2]._YC ( pre_aadderRight_aadd_52_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_52_6_acx0 out )  ( pre_aadderRight_aadd_52_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[2]._YS ( pre_aadderRight_aadd_52_6_acx2 out )  ( pre_aadderRight_aadd_52_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[3]._YC ( pre_aadderRight_aadd_53_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_53_6_acx0 out )  ( pre_aadderRight_aadd_53_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[3]._YS ( pre_aadderRight_aadd_53_6_acx2 out )  ( pre_aadderRight_aadd_53_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[4]._YC ( pre_aadderRight_aadd_54_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_54_6_acx0 out )  ( pre_aadderRight_aadd_54_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[4]._YS ( pre_aadderRight_aadd_54_6_acx2 out )  ( pre_aadderRight_aadd_54_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[5]._YC ( pre_aadderRight_aadd_55_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_55_6_acx0 out )  ( pre_aadderRight_aadd_55_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[5]._YS ( pre_aadderRight_aadd_55_6_acx2 out )  ( pre_aadderRight_aadd_55_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[6]._YC ( pre_aadderRight_aadd_56_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_56_6_acx0 out )  ( pre_aadderRight_aadd_56_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[6]._YS ( pre_aadderRight_aadd_56_6_acx2 out )  ( pre_aadderRight_aadd_56_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[7]._YC ( pre_aadderRight_aadd_57_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_57_6_acx0 out )  ( pre_aadderRight_aadd_57_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[7]._YS ( pre_aadderRight_aadd_57_6_acx2 out )  ( pre_aadderRight_aadd_57_6_acx3 in_50_6 )  ;
   - pre.adderRight.delay1.cx5.out ( pre_aadderRight_adelay1_acx6 in_50_6 )  ( pre_aadderRight_adelay1_acx5 out )  ;
   - pre.adderRight.delay1.cx6.out ( pre_aadderRight_adelay1_acx6 out )  ( pre_aadderRight_adelay1_acx7 in_50_6 )  ;
   - pre.adderRight.delay1.cx0.out ( pre_aadderRight_adelay1_acx0 out )  ( pre_aadderRight_adelay1_acx1 in_50_6 )  ;
   - pre.adderRight.delay1.cx1.out ( pre_aadderRight_adelay1_acx2 in_50_6 )  ( pre_aadderRight_adelay1_acx1 out )  ;
   - pre.adderRight.delay1.cx2.out ( pre_aadderRight_adelay1_acx2 out )  ( pre_aadderRight_adelay1_acx3 in_50_6 )  ;
   - pre.adderRight.delay1.cx3.out ( pre_aadderRight_adelay1_acx4 in_50_6 )  ( pre_aadderRight_adelay1_acx3 out )  ;
   - pre.adderRight.delay1.cx4.out ( pre_aadderRight_adelay1_acx4 out )  ( pre_aadderRight_adelay1_acx5 in_50_6 )  ;
   - check_lower.neg123.d[0] ( check__lower_asrcNeg123_asetGND0 Y )  ( check__lower_acmp123_al2_50_6 D )  ;
   - check_lower.neg123.d[1] ( check__lower_asrcNeg123_asetGND1 Y )  ( check__lower_acmp123_al2_51_6 D )  ;
   - check_lower.neg123.d[2] ( check__lower_asrcNeg123_asetGND2 Y )  ( check__lower_acmp123_al2_52_6 D )  ;
   - check_lower.neg123.d[3] ( check__lower_asrcNeg123_asetGND3 Y )  ( check__lower_acmp123_al2_53_6 D )  ;
   - check_lower.neg123.d[4] ( check__lower_asrcNeg123_asetGND4 Y )  ( check__lower_acmp123_al2_54_6 D )  ;
   - check_lower.neg123.d[5] ( check__lower_asrcNeg123_asetGND5 Y )  ( check__lower_acmp123_al2_55_6 D )  ;
   - check_lower.neg123.d[6] ( check__lower_asrcNeg123_asetGND6 Y )  ( check__lower_acmp123_al2_56_6 D )  ;
   - check_lower.neg123.d[7] ( check__lower_asrcNeg123_asetGND7 Y )  ( check__lower_acmp123_al2_57_6 D )  ;
   - check_lower.neg123.r ( check__lower_asrcNeg123_anor Y )  ( check__lower_acmp123_ainv__l2 A )  ;
   - check_lower.neg123.a ( check__lower_asrcNeg123_anor B )  ( check__lower_acmp123_apulseG_ai A )  ( check__lower_acmp123_adelay1_acx0 in_50_6 ) 
 ( check__lower_acmp123_acelem_acx0 out )  ( check__lower_acp_anor__3 B )  ;
   - check_lower.invSub97.d[0] ( check__lower_aand_aand A )  ( check__lower_ainv_alatch Q )  ;
   - check_lower.invSub97.r ( check__lower_aand_aelem__c_aa1 B )  ( check__lower_ainv_aelem__c_adelay_acx7 out )  ;
   - check_lower.invSub97.a ( check__lower_aand_apulseG_ai A )  ( check__lower_aand_aelem__c_adelay_acx0 in_50_6 )  ( check__lower_aand_aelem__c_ac1_acx1 out ) 
 ( check__lower_acmp123_anor B )  ( check__lower_ainv_aelem__c_an1 B )  ;
   - check_lower.afterSub123.d[0] ( check__lower_aand_aand B )  ( check__lower_acmp123_aadd_57_6_acx3 out )  ;
   - check_lower.afterSub123.r ( check__lower_aand_aelem__c_aa2 B )  ( check__lower_acmp123_adelay3_acx7 out )  ;
   - check_lower.to97comp.d[0] ( check__lower_acmp97_al1_50_6 D )  ( check__lower_acmp123_al1_50_6 D )  ( check__lower_acp_al_50_6 Q )  ;
   - check_lower.to97comp.d[1] ( check__lower_acmp97_al1_51_6 D )  ( check__lower_acmp123_al1_51_6 D )  ( check__lower_acp_al_51_6 Q )  ;
   - check_lower.to97comp.d[2] ( check__lower_acmp97_al1_52_6 D )  ( check__lower_acmp123_al1_52_6 D )  ( check__lower_acp_al_52_6 Q )  ;
   - check_lower.to97comp.d[3] ( check__lower_acmp97_al1_53_6 D )  ( check__lower_acmp123_al1_53_6 D )  ( check__lower_acp_al_53_6 Q )  ;
   - check_lower.to97comp.d[4] ( check__lower_acmp97_al1_54_6 D )  ( check__lower_acmp123_al1_54_6 D )  ( check__lower_acp_al_54_6 Q )  ;
   - check_lower.to97comp.d[5] ( check__lower_acmp97_al1_55_6 D )  ( check__lower_acmp123_al1_55_6 D )  ( check__lower_acp_al_55_6 Q )  ;
   - check_lower.to97comp.d[6] ( check__lower_acmp97_al1_56_6 D )  ( check__lower_acmp123_al1_56_6 D )  ( check__lower_acp_al_56_6 Q )  ;
   - check_lower.to97comp.d[7] ( check__lower_acmp97_al1_57_6 D )  ( check__lower_acmp123_al1_57_6 D )  ( check__lower_acp_al_57_6 Q )  ;
   - check_lower.to97comp.r ( check__lower_acmp97_ainv__l1 A )  ( check__lower_acmp123_ainv__l1 A )  ( check__lower_acp_adelay1_acx7 out )  ;
   - check_lower.neg97.a ( check__lower_acmp97_apulseG_ai A )  ( check__lower_acmp97_adelay1_acx0 in_50_6 )  ( check__lower_acmp97_acelem_acx0 out ) 
 ( check__lower_asrcNeg97_anor B )  ( check__lower_acp_anor__2 B )  ;
   - check_lower.neg97.d[0] ( check__lower_acmp97_al2_50_6 D )  ( check__lower_asrcNeg97_asetGND0 Y )  ;
   - check_lower.neg97.d[1] ( check__lower_acmp97_al2_51_6 D )  ( check__lower_asrcNeg97_asetGND1 Y )  ;
   - check_lower.neg97.d[2] ( check__lower_acmp97_al2_52_6 D )  ( check__lower_asrcNeg97_asetGND2 Y )  ;
   - check_lower.neg97.d[3] ( check__lower_acmp97_al2_53_6 D )  ( check__lower_asrcNeg97_asetGND3 Y )  ;
   - check_lower.neg97.d[4] ( check__lower_acmp97_al2_54_6 D )  ( check__lower_asrcNeg97_asetGND4 Y )  ;
   - check_lower.neg97.d[5] ( check__lower_acmp97_al2_55_6 D )  ( check__lower_asrcNeg97_asetGND5 Y )  ;
   - check_lower.neg97.d[6] ( check__lower_acmp97_al2_56_6 D )  ( check__lower_asrcNeg97_asetGND6 Y )  ;
   - check_lower.neg97.d[7] ( check__lower_acmp97_al2_57_6 D )  ( check__lower_asrcNeg97_asetGND7 Y )  ;
   - check_lower.neg97.r ( check__lower_acmp97_ainv__l2 A )  ( check__lower_asrcNeg97_anor Y )  ;
   - check_lower.afterSub97.d[0] ( check__lower_acmp97_aadd_57_6_acx3 out )  ( check__lower_ainv_ain A )  ;
   - check_lower.afterSub97.r ( check__lower_acmp97_adelay3_acx7 out )  ( check__lower_ainv_aelem__c_aa1 B )  ;
   - check_lower.afterSub97.a ( check__lower_acmp97_anor B )  ( check__lower_ainv_apulseG_ai A )  ( check__lower_ainv_aelem__c_adelay_acx0 in_50_6 ) 
 ( check__lower_ainv_aelem__c_ac1_acx1 out )  ;
   - check_lower.and.pulse ( check__lower_aand_alatch CLK )  ( check__lower_aand_apulseG_aand Y )  ;
   - check_lower.and.Rd ( check__lower_aand_alatch D )  ( check__lower_aand_aand Y )  ;
   - check_lower.and.pulseG.i7.Y ( check__lower_aand_apulseG_ai8 A )  ( check__lower_aand_apulseG_ai7 Y )  ;
   - check_lower.and.pulseG.i8.Y ( check__lower_aand_apulseG_ai8 Y )  ( check__lower_aand_apulseG_ai9 A )  ;
   - check_lower.and.pulseG.sig_inv ( check__lower_aand_apulseG_ai Y )  ( check__lower_aand_apulseG_anor B )  ;
   - check_lower.and.pulseG.sgn ( check__lower_aand_apulseG_aand A )  ( check__lower_aand_apulseG_anor Y )  ( check__lower_aand_apulseG_ai1 A )  ;
   - check_lower.and.pulseG.i9.Y ( check__lower_aand_apulseG_aand B )  ( check__lower_aand_apulseG_ai9 Y )  ;
   - check_lower.and.pulseG.i3.Y ( check__lower_aand_apulseG_ai4 A )  ( check__lower_aand_apulseG_ai3 Y )  ;
   - check_lower.and.pulseG.i4.Y ( check__lower_aand_apulseG_ai4 Y )  ( check__lower_aand_apulseG_ai5 A )  ;
   - check_lower.and.pulseG.i6.Y ( check__lower_aand_apulseG_ai7 A )  ( check__lower_aand_apulseG_ai6 Y )  ;
   - check_lower.and.pulseG.i5.Y ( check__lower_aand_apulseG_ai6 A )  ( check__lower_aand_apulseG_ai5 Y )  ;
   - check_lower.and.pulseG.i2.Y ( check__lower_aand_apulseG_ai3 A )  ( check__lower_aand_apulseG_ai2 Y )  ;
   - check_lower.and.pulseG.i1.Y ( check__lower_aand_apulseG_ai2 A )  ( check__lower_aand_apulseG_ai1 Y )  ;
   - check_lower.and.elem_c._Reset ( check__lower_aand_aelem__c_aa1 A )  ( check__lower_aand_aelem__c_ai1 Y )  ( check__lower_aand_aelem__c_aa2 A )  ;
   - check_lower.and.elem_c.a1.Y ( check__lower_aand_aelem__c_aa1 Y )  ( check__lower_aand_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_lower.and.elem_c.n1.Y ( check__lower_aand_aelem__c_an1 Y )  ( check__lower_aand_aelem__c_ac1_acx0 in_52_6 )  ;
   - check_lower.and.elem_c.a2.Y ( check__lower_aand_aelem__c_ac1_acx0 in_51_6 )  ( check__lower_aand_aelem__c_aa2 Y )  ;
   - check_lower.and.elem_c.delay.cx5.out ( check__lower_aand_aelem__c_adelay_acx6 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx5 out )  ;
   - check_lower.and.elem_c.delay.cx6.out ( check__lower_aand_aelem__c_adelay_acx6 out )  ( check__lower_aand_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx0.out ( check__lower_aand_aelem__c_adelay_acx0 out )  ( check__lower_aand_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx1.out ( check__lower_aand_aelem__c_adelay_acx2 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx1 out )  ;
   - check_lower.and.elem_c.delay.cx2.out ( check__lower_aand_aelem__c_adelay_acx2 out )  ( check__lower_aand_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx3.out ( check__lower_aand_aelem__c_adelay_acx4 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx3 out )  ;
   - check_lower.and.elem_c.delay.cx4.out ( check__lower_aand_aelem__c_adelay_acx4 out )  ( check__lower_aand_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_lower.and.elem_c.c1.cx0.out ( check__lower_aand_aelem__c_ac1_acx0 out )  ( check__lower_aand_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_lower.cmp97.tmp_Rr1 ( check__lower_acmp97_adelay2_acx0 in_50_6 )  ( check__lower_acmp97_adelay1_acx7 out )  ;
   - check_lower.cmp97.tmp_Rr2 ( check__lower_acmp97_adelay2_acx7 out )  ( check__lower_acmp97_adelay3_acx0 in_50_6 )  ;
   - check_lower.cmp97.tmp_Ra ( check__lower_acmp97_ainv__r A )  ( check__lower_acmp97_anor Y )  ;
   - check_lower.cmp97.inv_r.Y ( check__lower_acmp97_ainv__r Y )  ( check__lower_acmp97_acelem_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp[1] ( check__lower_acmp97_ainv__l2 Y )  ( check__lower_acmp97_aor__l2 B )  ;
   - check_lower.cmp97.pulse ( check__lower_acmp97_apulseG_aand Y )  ( check__lower_acmp97_al1_50_6 CLK )  ( check__lower_acmp97_al1_51_6 CLK ) 
 ( check__lower_acmp97_al1_52_6 CLK )  ( check__lower_acmp97_al1_53_6 CLK )  ( check__lower_acmp97_al1_54_6 CLK )  ( check__lower_acmp97_al1_55_6 CLK ) 
 ( check__lower_acmp97_al1_56_6 CLK )  ( check__lower_acmp97_al1_57_6 CLK )  ( check__lower_acmp97_al2_50_6 CLK )  ( check__lower_acmp97_al2_51_6 CLK ) 
 ( check__lower_acmp97_al2_52_6 CLK )  ( check__lower_acmp97_al2_53_6 CLK )  ( check__lower_acmp97_al2_54_6 CLK )  ( check__lower_acmp97_al2_55_6 CLK ) 
 ( check__lower_acmp97_al2_56_6 CLK )  ( check__lower_acmp97_al2_57_6 CLK )  ;
   - check_lower.cmp97.in1[0] ( check__lower_acmp97_aadd_50_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_50_6 Q )  ;
   - check_lower.cmp97.in2[0] ( check__lower_acmp97_aadd_50_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_50_6 Q )  ;
   - check_lower.cmp97.cin0 ( check__lower_acmp97_aadd_50_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_52_6 )  ( check__lower_acmp97_atoGND Y )  ;
   - check_lower.cmp97.cout[0] ( check__lower_acmp97_aadd_50_6_acx1 out )  ( check__lower_acmp97_aadd_51_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[0] ( check__lower_acmp97_aadd_50_6_acx3 out )  ;
   - check_lower.cmp97.in1[1] ( check__lower_acmp97_aadd_51_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_51_6 Q )  ;
   - check_lower.cmp97.in2[1] ( check__lower_acmp97_aadd_51_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_51_6 Q )  ;
   - check_lower.cmp97.cout[1] ( check__lower_acmp97_aadd_51_6_acx1 out )  ( check__lower_acmp97_aadd_52_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[1] ( check__lower_acmp97_aadd_51_6_acx3 out )  ;
   - check_lower.cmp97.in1[2] ( check__lower_acmp97_aadd_52_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_52_6 Q )  ;
   - check_lower.cmp97.in2[2] ( check__lower_acmp97_aadd_52_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_52_6 Q )  ;
   - check_lower.cmp97.cout[2] ( check__lower_acmp97_aadd_52_6_acx1 out )  ( check__lower_acmp97_aadd_53_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[2] ( check__lower_acmp97_aadd_52_6_acx3 out )  ;
   - check_lower.cmp97.in1[3] ( check__lower_acmp97_aadd_53_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_53_6 Q )  ;
   - check_lower.cmp97.in2[3] ( check__lower_acmp97_aadd_53_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_53_6 Q )  ;
   - check_lower.cmp97.cout[3] ( check__lower_acmp97_aadd_53_6_acx1 out )  ( check__lower_acmp97_aadd_54_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[3] ( check__lower_acmp97_aadd_53_6_acx3 out )  ;
   - check_lower.cmp97.in1[4] ( check__lower_acmp97_aadd_54_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_54_6 Q )  ;
   - check_lower.cmp97.in2[4] ( check__lower_acmp97_aadd_54_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_54_6 Q )  ;
   - check_lower.cmp97.cout[4] ( check__lower_acmp97_aadd_54_6_acx1 out )  ( check__lower_acmp97_aadd_55_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[4] ( check__lower_acmp97_aadd_54_6_acx3 out )  ;
   - check_lower.cmp97.in1[5] ( check__lower_acmp97_aadd_55_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_55_6 Q )  ;
   - check_lower.cmp97.in2[5] ( check__lower_acmp97_aadd_55_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_55_6 Q )  ;
   - check_lower.cmp97.cout[5] ( check__lower_acmp97_aadd_55_6_acx1 out )  ( check__lower_acmp97_aadd_56_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[5] ( check__lower_acmp97_aadd_55_6_acx3 out )  ;
   - check_lower.cmp97.in1[6] ( check__lower_acmp97_aadd_56_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_56_6 Q )  ;
   - check_lower.cmp97.in2[6] ( check__lower_acmp97_aadd_56_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_56_6 Q )  ;
   - check_lower.cmp97.cout[6] ( check__lower_acmp97_aadd_56_6_acx1 out )  ( check__lower_acmp97_aadd_57_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[6] ( check__lower_acmp97_aadd_56_6_acx3 out )  ;
   - check_lower.cmp97.in1[7] ( check__lower_acmp97_aadd_57_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_57_6 Q )  ;
   - check_lower.cmp97.in2[7] ( check__lower_acmp97_aadd_57_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_57_6 Q )  ;
   - check_lower.cmp97.cout[7] ( check__lower_acmp97_aadd_57_6_acx1 out )  ;
   - check_lower.cmp97.tmp[0] ( check__lower_acmp97_ainv__l1 Y )  ( check__lower_acmp97_aor__l1 B )  ;
   - check_lower.cmp97.or_l1.Y ( check__lower_acmp97_aor__l1 Y )  ( check__lower_acmp97_acelem_acx0 in_50_6 )  ;
   - check_lower.cmp97.or_l2.Y ( check__lower_acmp97_aor__l2 Y )  ( check__lower_acmp97_acelem_acx0 in_51_6 )  ;
   - check_lower.cmp97.delay2.cx5.out ( check__lower_acmp97_adelay2_acx6 in_50_6 )  ( check__lower_acmp97_adelay2_acx5 out )  ;
   - check_lower.cmp97.delay2.cx6.out ( check__lower_acmp97_adelay2_acx6 out )  ( check__lower_acmp97_adelay2_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx0.out ( check__lower_acmp97_adelay2_acx0 out )  ( check__lower_acmp97_adelay2_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx1.out ( check__lower_acmp97_adelay2_acx2 in_50_6 )  ( check__lower_acmp97_adelay2_acx1 out )  ;
   - check_lower.cmp97.delay2.cx2.out ( check__lower_acmp97_adelay2_acx2 out )  ( check__lower_acmp97_adelay2_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx3.out ( check__lower_acmp97_adelay2_acx4 in_50_6 )  ( check__lower_acmp97_adelay2_acx3 out )  ;
   - check_lower.cmp97.delay2.cx4.out ( check__lower_acmp97_adelay2_acx4 out )  ( check__lower_acmp97_adelay2_acx5 in_50_6 )  ;
   - check_lower.cmp97.pulseG.i7.Y ( check__lower_acmp97_apulseG_ai8 A )  ( check__lower_acmp97_apulseG_ai7 Y )  ;
   - check_lower.cmp97.pulseG.i8.Y ( check__lower_acmp97_apulseG_ai8 Y )  ( check__lower_acmp97_apulseG_ai9 A )  ;
   - check_lower.cmp97.pulseG.sig_inv ( check__lower_acmp97_apulseG_ai Y )  ( check__lower_acmp97_apulseG_anor B )  ;
   - check_lower.cmp97.pulseG.sgn ( check__lower_acmp97_apulseG_aand A )  ( check__lower_acmp97_apulseG_anor Y )  ( check__lower_acmp97_apulseG_ai1 A )  ;
   - check_lower.cmp97.pulseG.i9.Y ( check__lower_acmp97_apulseG_aand B )  ( check__lower_acmp97_apulseG_ai9 Y )  ;
   - check_lower.cmp97.pulseG.i3.Y ( check__lower_acmp97_apulseG_ai4 A )  ( check__lower_acmp97_apulseG_ai3 Y )  ;
   - check_lower.cmp97.pulseG.i4.Y ( check__lower_acmp97_apulseG_ai4 Y )  ( check__lower_acmp97_apulseG_ai5 A )  ;
   - check_lower.cmp97.pulseG.i6.Y ( check__lower_acmp97_apulseG_ai7 A )  ( check__lower_acmp97_apulseG_ai6 Y )  ;
   - check_lower.cmp97.pulseG.i5.Y ( check__lower_acmp97_apulseG_ai6 A )  ( check__lower_acmp97_apulseG_ai5 Y )  ;
   - check_lower.cmp97.pulseG.i2.Y ( check__lower_acmp97_apulseG_ai3 A )  ( check__lower_acmp97_apulseG_ai2 Y )  ;
   - check_lower.cmp97.pulseG.i1.Y ( check__lower_acmp97_apulseG_ai2 A )  ( check__lower_acmp97_apulseG_ai1 Y )  ;
   - check_lower.cmp97.add[0]._YC ( check__lower_acmp97_aadd_50_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_50_6_acx0 out )  ( check__lower_acmp97_aadd_50_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[0]._YS ( check__lower_acmp97_aadd_50_6_acx2 out )  ( check__lower_acmp97_aadd_50_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[1]._YC ( check__lower_acmp97_aadd_51_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_51_6_acx0 out )  ( check__lower_acmp97_aadd_51_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[1]._YS ( check__lower_acmp97_aadd_51_6_acx2 out )  ( check__lower_acmp97_aadd_51_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[2]._YC ( check__lower_acmp97_aadd_52_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_52_6_acx0 out )  ( check__lower_acmp97_aadd_52_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[2]._YS ( check__lower_acmp97_aadd_52_6_acx2 out )  ( check__lower_acmp97_aadd_52_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[3]._YC ( check__lower_acmp97_aadd_53_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_53_6_acx0 out )  ( check__lower_acmp97_aadd_53_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[3]._YS ( check__lower_acmp97_aadd_53_6_acx2 out )  ( check__lower_acmp97_aadd_53_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[4]._YC ( check__lower_acmp97_aadd_54_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_54_6_acx0 out )  ( check__lower_acmp97_aadd_54_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[4]._YS ( check__lower_acmp97_aadd_54_6_acx2 out )  ( check__lower_acmp97_aadd_54_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[5]._YC ( check__lower_acmp97_aadd_55_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_55_6_acx0 out )  ( check__lower_acmp97_aadd_55_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[5]._YS ( check__lower_acmp97_aadd_55_6_acx2 out )  ( check__lower_acmp97_aadd_55_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[6]._YC ( check__lower_acmp97_aadd_56_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_56_6_acx0 out )  ( check__lower_acmp97_aadd_56_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[6]._YS ( check__lower_acmp97_aadd_56_6_acx2 out )  ( check__lower_acmp97_aadd_56_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[7]._YC ( check__lower_acmp97_aadd_57_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_57_6_acx0 out )  ( check__lower_acmp97_aadd_57_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[7]._YS ( check__lower_acmp97_aadd_57_6_acx2 out )  ( check__lower_acmp97_aadd_57_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx5.out ( check__lower_acmp97_adelay3_acx6 in_50_6 )  ( check__lower_acmp97_adelay3_acx5 out )  ;
   - check_lower.cmp97.delay3.cx6.out ( check__lower_acmp97_adelay3_acx6 out )  ( check__lower_acmp97_adelay3_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx0.out ( check__lower_acmp97_adelay3_acx0 out )  ( check__lower_acmp97_adelay3_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx1.out ( check__lower_acmp97_adelay3_acx2 in_50_6 )  ( check__lower_acmp97_adelay3_acx1 out )  ;
   - check_lower.cmp97.delay3.cx2.out ( check__lower_acmp97_adelay3_acx2 out )  ( check__lower_acmp97_adelay3_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx3.out ( check__lower_acmp97_adelay3_acx4 in_50_6 )  ( check__lower_acmp97_adelay3_acx3 out )  ;
   - check_lower.cmp97.delay3.cx4.out ( check__lower_acmp97_adelay3_acx4 out )  ( check__lower_acmp97_adelay3_acx5 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx5.out ( check__lower_acmp97_adelay1_acx6 in_50_6 )  ( check__lower_acmp97_adelay1_acx5 out )  ;
   - check_lower.cmp97.delay1.cx6.out ( check__lower_acmp97_adelay1_acx6 out )  ( check__lower_acmp97_adelay1_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx0.out ( check__lower_acmp97_adelay1_acx0 out )  ( check__lower_acmp97_adelay1_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx1.out ( check__lower_acmp97_adelay1_acx2 in_50_6 )  ( check__lower_acmp97_adelay1_acx1 out )  ;
   - check_lower.cmp97.delay1.cx2.out ( check__lower_acmp97_adelay1_acx2 out )  ( check__lower_acmp97_adelay1_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx3.out ( check__lower_acmp97_adelay1_acx4 in_50_6 )  ( check__lower_acmp97_adelay1_acx3 out )  ;
   - check_lower.cmp97.delay1.cx4.out ( check__lower_acmp97_adelay1_acx4 out )  ( check__lower_acmp97_adelay1_acx5 in_50_6 )  ;
   - check_lower.cmp123.tmp_Rr1 ( check__lower_acmp123_adelay2_acx0 in_50_6 )  ( check__lower_acmp123_adelay1_acx7 out )  ;
   - check_lower.cmp123.tmp_Rr2 ( check__lower_acmp123_adelay2_acx7 out )  ( check__lower_acmp123_adelay3_acx0 in_50_6 )  ;
   - check_lower.cmp123.tmp_Ra ( check__lower_acmp123_ainv__r A )  ( check__lower_acmp123_anor Y )  ;
   - check_lower.cmp123.inv_r.Y ( check__lower_acmp123_ainv__r Y )  ( check__lower_acmp123_acelem_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp[1] ( check__lower_acmp123_ainv__l2 Y )  ( check__lower_acmp123_aor__l2 B )  ;
   - check_lower.cmp123.pulse ( check__lower_acmp123_apulseG_aand Y )  ( check__lower_acmp123_al1_50_6 CLK )  ( check__lower_acmp123_al1_51_6 CLK ) 
 ( check__lower_acmp123_al1_52_6 CLK )  ( check__lower_acmp123_al1_53_6 CLK )  ( check__lower_acmp123_al1_54_6 CLK )  ( check__lower_acmp123_al1_55_6 CLK ) 
 ( check__lower_acmp123_al1_56_6 CLK )  ( check__lower_acmp123_al1_57_6 CLK )  ( check__lower_acmp123_al2_50_6 CLK )  ( check__lower_acmp123_al2_51_6 CLK ) 
 ( check__lower_acmp123_al2_52_6 CLK )  ( check__lower_acmp123_al2_53_6 CLK )  ( check__lower_acmp123_al2_54_6 CLK )  ( check__lower_acmp123_al2_55_6 CLK ) 
 ( check__lower_acmp123_al2_56_6 CLK )  ( check__lower_acmp123_al2_57_6 CLK )  ;
   - check_lower.cmp123.in1[0] ( check__lower_acmp123_aadd_50_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_50_6 Q )  ;
   - check_lower.cmp123.in2[0] ( check__lower_acmp123_aadd_50_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_50_6 Q )  ;
   - check_lower.cmp123.cin0 ( check__lower_acmp123_aadd_50_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_52_6 )  ( check__lower_acmp123_atoGND Y )  ;
   - check_lower.cmp123.cout[0] ( check__lower_acmp123_aadd_50_6_acx1 out )  ( check__lower_acmp123_aadd_51_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[0] ( check__lower_acmp123_aadd_50_6_acx3 out )  ;
   - check_lower.cmp123.in1[1] ( check__lower_acmp123_aadd_51_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_51_6 Q )  ;
   - check_lower.cmp123.in2[1] ( check__lower_acmp123_aadd_51_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_51_6 Q )  ;
   - check_lower.cmp123.cout[1] ( check__lower_acmp123_aadd_51_6_acx1 out )  ( check__lower_acmp123_aadd_52_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[1] ( check__lower_acmp123_aadd_51_6_acx3 out )  ;
   - check_lower.cmp123.in1[2] ( check__lower_acmp123_aadd_52_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_52_6 Q )  ;
   - check_lower.cmp123.in2[2] ( check__lower_acmp123_aadd_52_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_52_6 Q )  ;
   - check_lower.cmp123.cout[2] ( check__lower_acmp123_aadd_52_6_acx1 out )  ( check__lower_acmp123_aadd_53_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[2] ( check__lower_acmp123_aadd_52_6_acx3 out )  ;
   - check_lower.cmp123.in1[3] ( check__lower_acmp123_aadd_53_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_53_6 Q )  ;
   - check_lower.cmp123.in2[3] ( check__lower_acmp123_aadd_53_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_53_6 Q )  ;
   - check_lower.cmp123.cout[3] ( check__lower_acmp123_aadd_53_6_acx1 out )  ( check__lower_acmp123_aadd_54_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[3] ( check__lower_acmp123_aadd_53_6_acx3 out )  ;
   - check_lower.cmp123.in1[4] ( check__lower_acmp123_aadd_54_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_54_6 Q )  ;
   - check_lower.cmp123.in2[4] ( check__lower_acmp123_aadd_54_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_54_6 Q )  ;
   - check_lower.cmp123.cout[4] ( check__lower_acmp123_aadd_54_6_acx1 out )  ( check__lower_acmp123_aadd_55_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[4] ( check__lower_acmp123_aadd_54_6_acx3 out )  ;
   - check_lower.cmp123.in1[5] ( check__lower_acmp123_aadd_55_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_55_6 Q )  ;
   - check_lower.cmp123.in2[5] ( check__lower_acmp123_aadd_55_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_55_6 Q )  ;
   - check_lower.cmp123.cout[5] ( check__lower_acmp123_aadd_55_6_acx1 out )  ( check__lower_acmp123_aadd_56_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[5] ( check__lower_acmp123_aadd_55_6_acx3 out )  ;
   - check_lower.cmp123.in1[6] ( check__lower_acmp123_aadd_56_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_56_6 Q )  ;
   - check_lower.cmp123.in2[6] ( check__lower_acmp123_aadd_56_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_56_6 Q )  ;
   - check_lower.cmp123.cout[6] ( check__lower_acmp123_aadd_56_6_acx1 out )  ( check__lower_acmp123_aadd_57_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[6] ( check__lower_acmp123_aadd_56_6_acx3 out )  ;
   - check_lower.cmp123.in1[7] ( check__lower_acmp123_aadd_57_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_57_6 Q )  ;
   - check_lower.cmp123.in2[7] ( check__lower_acmp123_aadd_57_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_57_6 Q )  ;
   - check_lower.cmp123.cout[7] ( check__lower_acmp123_aadd_57_6_acx1 out )  ;
   - check_lower.cmp123.tmp[0] ( check__lower_acmp123_ainv__l1 Y )  ( check__lower_acmp123_aor__l1 B )  ;
   - check_lower.cmp123.or_l1.Y ( check__lower_acmp123_aor__l1 Y )  ( check__lower_acmp123_acelem_acx0 in_50_6 )  ;
   - check_lower.cmp123.or_l2.Y ( check__lower_acmp123_aor__l2 Y )  ( check__lower_acmp123_acelem_acx0 in_51_6 )  ;
   - check_lower.cmp123.delay2.cx5.out ( check__lower_acmp123_adelay2_acx6 in_50_6 )  ( check__lower_acmp123_adelay2_acx5 out )  ;
   - check_lower.cmp123.delay2.cx6.out ( check__lower_acmp123_adelay2_acx6 out )  ( check__lower_acmp123_adelay2_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx0.out ( check__lower_acmp123_adelay2_acx0 out )  ( check__lower_acmp123_adelay2_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx1.out ( check__lower_acmp123_adelay2_acx2 in_50_6 )  ( check__lower_acmp123_adelay2_acx1 out )  ;
   - check_lower.cmp123.delay2.cx2.out ( check__lower_acmp123_adelay2_acx2 out )  ( check__lower_acmp123_adelay2_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx3.out ( check__lower_acmp123_adelay2_acx4 in_50_6 )  ( check__lower_acmp123_adelay2_acx3 out )  ;
   - check_lower.cmp123.delay2.cx4.out ( check__lower_acmp123_adelay2_acx4 out )  ( check__lower_acmp123_adelay2_acx5 in_50_6 )  ;
   - check_lower.cmp123.pulseG.i7.Y ( check__lower_acmp123_apulseG_ai8 A )  ( check__lower_acmp123_apulseG_ai7 Y )  ;
   - check_lower.cmp123.pulseG.i8.Y ( check__lower_acmp123_apulseG_ai8 Y )  ( check__lower_acmp123_apulseG_ai9 A )  ;
   - check_lower.cmp123.pulseG.sig_inv ( check__lower_acmp123_apulseG_ai Y )  ( check__lower_acmp123_apulseG_anor B )  ;
   - check_lower.cmp123.pulseG.sgn ( check__lower_acmp123_apulseG_aand A )  ( check__lower_acmp123_apulseG_anor Y )  ( check__lower_acmp123_apulseG_ai1 A )  ;
   - check_lower.cmp123.pulseG.i9.Y ( check__lower_acmp123_apulseG_aand B )  ( check__lower_acmp123_apulseG_ai9 Y )  ;
   - check_lower.cmp123.pulseG.i3.Y ( check__lower_acmp123_apulseG_ai4 A )  ( check__lower_acmp123_apulseG_ai3 Y )  ;
   - check_lower.cmp123.pulseG.i4.Y ( check__lower_acmp123_apulseG_ai4 Y )  ( check__lower_acmp123_apulseG_ai5 A )  ;
   - check_lower.cmp123.pulseG.i6.Y ( check__lower_acmp123_apulseG_ai7 A )  ( check__lower_acmp123_apulseG_ai6 Y )  ;
   - check_lower.cmp123.pulseG.i5.Y ( check__lower_acmp123_apulseG_ai6 A )  ( check__lower_acmp123_apulseG_ai5 Y )  ;
   - check_lower.cmp123.pulseG.i2.Y ( check__lower_acmp123_apulseG_ai3 A )  ( check__lower_acmp123_apulseG_ai2 Y )  ;
   - check_lower.cmp123.pulseG.i1.Y ( check__lower_acmp123_apulseG_ai2 A )  ( check__lower_acmp123_apulseG_ai1 Y )  ;
   - check_lower.cmp123.add[0]._YC ( check__lower_acmp123_aadd_50_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_50_6_acx0 out )  ( check__lower_acmp123_aadd_50_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[0]._YS ( check__lower_acmp123_aadd_50_6_acx2 out )  ( check__lower_acmp123_aadd_50_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[1]._YC ( check__lower_acmp123_aadd_51_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_51_6_acx0 out )  ( check__lower_acmp123_aadd_51_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[1]._YS ( check__lower_acmp123_aadd_51_6_acx2 out )  ( check__lower_acmp123_aadd_51_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[2]._YC ( check__lower_acmp123_aadd_52_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_52_6_acx0 out )  ( check__lower_acmp123_aadd_52_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[2]._YS ( check__lower_acmp123_aadd_52_6_acx2 out )  ( check__lower_acmp123_aadd_52_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[3]._YC ( check__lower_acmp123_aadd_53_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_53_6_acx0 out )  ( check__lower_acmp123_aadd_53_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[3]._YS ( check__lower_acmp123_aadd_53_6_acx2 out )  ( check__lower_acmp123_aadd_53_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[4]._YC ( check__lower_acmp123_aadd_54_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_54_6_acx0 out )  ( check__lower_acmp123_aadd_54_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[4]._YS ( check__lower_acmp123_aadd_54_6_acx2 out )  ( check__lower_acmp123_aadd_54_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[5]._YC ( check__lower_acmp123_aadd_55_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_55_6_acx0 out )  ( check__lower_acmp123_aadd_55_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[5]._YS ( check__lower_acmp123_aadd_55_6_acx2 out )  ( check__lower_acmp123_aadd_55_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[6]._YC ( check__lower_acmp123_aadd_56_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_56_6_acx0 out )  ( check__lower_acmp123_aadd_56_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[6]._YS ( check__lower_acmp123_aadd_56_6_acx2 out )  ( check__lower_acmp123_aadd_56_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[7]._YC ( check__lower_acmp123_aadd_57_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_57_6_acx0 out )  ( check__lower_acmp123_aadd_57_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[7]._YS ( check__lower_acmp123_aadd_57_6_acx2 out )  ( check__lower_acmp123_aadd_57_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx5.out ( check__lower_acmp123_adelay3_acx6 in_50_6 )  ( check__lower_acmp123_adelay3_acx5 out )  ;
   - check_lower.cmp123.delay3.cx6.out ( check__lower_acmp123_adelay3_acx6 out )  ( check__lower_acmp123_adelay3_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx0.out ( check__lower_acmp123_adelay3_acx0 out )  ( check__lower_acmp123_adelay3_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx1.out ( check__lower_acmp123_adelay3_acx2 in_50_6 )  ( check__lower_acmp123_adelay3_acx1 out )  ;
   - check_lower.cmp123.delay3.cx2.out ( check__lower_acmp123_adelay3_acx2 out )  ( check__lower_acmp123_adelay3_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx3.out ( check__lower_acmp123_adelay3_acx4 in_50_6 )  ( check__lower_acmp123_adelay3_acx3 out )  ;
   - check_lower.cmp123.delay3.cx4.out ( check__lower_acmp123_adelay3_acx4 out )  ( check__lower_acmp123_adelay3_acx5 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx5.out ( check__lower_acmp123_adelay1_acx6 in_50_6 )  ( check__lower_acmp123_adelay1_acx5 out )  ;
   - check_lower.cmp123.delay1.cx6.out ( check__lower_acmp123_adelay1_acx6 out )  ( check__lower_acmp123_adelay1_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx0.out ( check__lower_acmp123_adelay1_acx0 out )  ( check__lower_acmp123_adelay1_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx1.out ( check__lower_acmp123_adelay1_acx2 in_50_6 )  ( check__lower_acmp123_adelay1_acx1 out )  ;
   - check_lower.cmp123.delay1.cx2.out ( check__lower_acmp123_adelay1_acx2 out )  ( check__lower_acmp123_adelay1_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx3.out ( check__lower_acmp123_adelay1_acx4 in_50_6 )  ( check__lower_acmp123_adelay1_acx3 out )  ;
   - check_lower.cmp123.delay1.cx4.out ( check__lower_acmp123_adelay1_acx4 out )  ( check__lower_acmp123_adelay1_acx5 in_50_6 )  ;
   - check_lower.inv.pulse ( check__lower_ainv_alatch CLK )  ( check__lower_ainv_apulseG_aand Y )  ;
   - check_lower.inv.Rd ( check__lower_ainv_alatch D )  ( check__lower_ainv_ain Y )  ;
   - check_lower.inv.pulseG.i7.Y ( check__lower_ainv_apulseG_ai8 A )  ( check__lower_ainv_apulseG_ai7 Y )  ;
   - check_lower.inv.pulseG.i8.Y ( check__lower_ainv_apulseG_ai8 Y )  ( check__lower_ainv_apulseG_ai9 A )  ;
   - check_lower.inv.pulseG.sig_inv ( check__lower_ainv_apulseG_ai Y )  ( check__lower_ainv_apulseG_anor B )  ;
   - check_lower.inv.pulseG.sgn ( check__lower_ainv_apulseG_aand A )  ( check__lower_ainv_apulseG_anor Y )  ( check__lower_ainv_apulseG_ai1 A )  ;
   - check_lower.inv.pulseG.i9.Y ( check__lower_ainv_apulseG_aand B )  ( check__lower_ainv_apulseG_ai9 Y )  ;
   - check_lower.inv.pulseG.i3.Y ( check__lower_ainv_apulseG_ai4 A )  ( check__lower_ainv_apulseG_ai3 Y )  ;
   - check_lower.inv.pulseG.i4.Y ( check__lower_ainv_apulseG_ai4 Y )  ( check__lower_ainv_apulseG_ai5 A )  ;
   - check_lower.inv.pulseG.i6.Y ( check__lower_ainv_apulseG_ai7 A )  ( check__lower_ainv_apulseG_ai6 Y )  ;
   - check_lower.inv.pulseG.i5.Y ( check__lower_ainv_apulseG_ai6 A )  ( check__lower_ainv_apulseG_ai5 Y )  ;
   - check_lower.inv.pulseG.i2.Y ( check__lower_ainv_apulseG_ai3 A )  ( check__lower_ainv_apulseG_ai2 Y )  ;
   - check_lower.inv.pulseG.i1.Y ( check__lower_ainv_apulseG_ai2 A )  ( check__lower_ainv_apulseG_ai1 Y )  ;
   - check_lower.inv.elem_c._Reset ( check__lower_ainv_aelem__c_aa1 A )  ( check__lower_ainv_aelem__c_ai1 Y )  ;
   - check_lower.inv.elem_c.a1.Y ( check__lower_ainv_aelem__c_aa1 Y )  ( check__lower_ainv_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_lower.inv.elem_c.n1.Y ( check__lower_ainv_aelem__c_an1 Y )  ( check__lower_ainv_aelem__c_ac1_acx0 in_51_6 )  ;
   - check_lower.inv.elem_c.delay.cx5.out ( check__lower_ainv_aelem__c_adelay_acx6 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx5 out )  ;
   - check_lower.inv.elem_c.delay.cx6.out ( check__lower_ainv_aelem__c_adelay_acx6 out )  ( check__lower_ainv_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx0.out ( check__lower_ainv_aelem__c_adelay_acx0 out )  ( check__lower_ainv_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx1.out ( check__lower_ainv_aelem__c_adelay_acx2 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx1 out )  ;
   - check_lower.inv.elem_c.delay.cx2.out ( check__lower_ainv_aelem__c_adelay_acx2 out )  ( check__lower_ainv_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx3.out ( check__lower_ainv_aelem__c_adelay_acx4 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx3 out )  ;
   - check_lower.inv.elem_c.delay.cx4.out ( check__lower_ainv_aelem__c_adelay_acx4 out )  ( check__lower_ainv_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_lower.inv.elem_c.c1.cx0.out ( check__lower_ainv_aelem__c_ac1_acx0 out )  ( check__lower_ainv_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_lower.cp.pulse ( check__lower_acp_apulseG_aand Y )  ( check__lower_acp_al_50_6 CLK )  ( check__lower_acp_al_51_6 CLK ) 
 ( check__lower_acp_al_52_6 CLK )  ( check__lower_acp_al_53_6 CLK )  ( check__lower_acp_al_54_6 CLK )  ( check__lower_acp_al_55_6 CLK ) 
 ( check__lower_acp_al_56_6 CLK )  ( check__lower_acp_al_57_6 CLK )  ;
   - check_lower.cp.tmp[0] ( check__lower_acp_aor__1 B )  ( check__lower_acp_ainv__3 Y )  ;
   - check_lower.cp.or_1.Y ( check__lower_acp_aor__1 Y )  ( check__lower_acp_acelem_acx0 in_50_6 )  ;
   - check_lower.cp.tmp[1] ( check__lower_acp_ainv__1 A )  ( check__lower_acp_anor__2 Y )  ;
   - check_lower.cp.inv_1.Y ( check__lower_acp_ainv__1 Y )  ( check__lower_acp_acelem_acx0 in_51_6 )  ;
   - check_lower.cp.tmp[2] ( check__lower_acp_ainv__2 A )  ( check__lower_acp_anor__3 Y )  ;
   - check_lower.cp.inv_2.Y ( check__lower_acp_ainv__2 Y )  ( check__lower_acp_acelem_acx0 in_52_6 )  ;
   - check_lower.cp.pulseG.i7.Y ( check__lower_acp_apulseG_ai8 A )  ( check__lower_acp_apulseG_ai7 Y )  ;
   - check_lower.cp.pulseG.i8.Y ( check__lower_acp_apulseG_ai8 Y )  ( check__lower_acp_apulseG_ai9 A )  ;
   - check_lower.cp.pulseG.sig_inv ( check__lower_acp_apulseG_ai Y )  ( check__lower_acp_apulseG_anor B )  ;
   - check_lower.cp.pulseG.sgn ( check__lower_acp_apulseG_aand A )  ( check__lower_acp_apulseG_anor Y )  ( check__lower_acp_apulseG_ai1 A )  ;
   - check_lower.cp.pulseG.i9.Y ( check__lower_acp_apulseG_aand B )  ( check__lower_acp_apulseG_ai9 Y )  ;
   - check_lower.cp.pulseG.i3.Y ( check__lower_acp_apulseG_ai4 A )  ( check__lower_acp_apulseG_ai3 Y )  ;
   - check_lower.cp.pulseG.i4.Y ( check__lower_acp_apulseG_ai4 Y )  ( check__lower_acp_apulseG_ai5 A )  ;
   - check_lower.cp.pulseG.i6.Y ( check__lower_acp_apulseG_ai7 A )  ( check__lower_acp_apulseG_ai6 Y )  ;
   - check_lower.cp.pulseG.i5.Y ( check__lower_acp_apulseG_ai6 A )  ( check__lower_acp_apulseG_ai5 Y )  ;
   - check_lower.cp.pulseG.i2.Y ( check__lower_acp_apulseG_ai3 A )  ( check__lower_acp_apulseG_ai2 Y )  ;
   - check_lower.cp.pulseG.i1.Y ( check__lower_acp_apulseG_ai2 A )  ( check__lower_acp_apulseG_ai1 Y )  ;
   - check_lower.cp.delay1.cx5.out ( check__lower_acp_adelay1_acx6 in_50_6 )  ( check__lower_acp_adelay1_acx5 out )  ;
   - check_lower.cp.delay1.cx6.out ( check__lower_acp_adelay1_acx6 out )  ( check__lower_acp_adelay1_acx7 in_50_6 )  ;
   - check_lower.cp.delay1.cx0.out ( check__lower_acp_adelay1_acx0 out )  ( check__lower_acp_adelay1_acx1 in_50_6 )  ;
   - check_lower.cp.delay1.cx1.out ( check__lower_acp_adelay1_acx2 in_50_6 )  ( check__lower_acp_adelay1_acx1 out )  ;
   - check_lower.cp.delay1.cx2.out ( check__lower_acp_adelay1_acx2 out )  ( check__lower_acp_adelay1_acx3 in_50_6 )  ;
   - check_lower.cp.delay1.cx3.out ( check__lower_acp_adelay1_acx4 in_50_6 )  ( check__lower_acp_adelay1_acx3 out )  ;
   - check_lower.cp.delay1.cx4.out ( check__lower_acp_adelay1_acx4 out )  ( check__lower_acp_adelay1_acx5 in_50_6 )  ;
   - sink_ctrl_lower._Lr ( sink__ctrl__lower_an B )  ( sink__ctrl__lower_ai Y )  ;
   - copy_ctrl_shift_splits.pulse ( copy__ctrl__shift__splits_apulseG_aand Y )  ( copy__ctrl__shift__splits_al_50_6 CLK )  ;
   - copy_ctrl_shift_splits.tmp[0] ( copy__ctrl__shift__splits_aor__1 B )  ( copy__ctrl__shift__splits_ainv__3 Y )  ;
   - copy_ctrl_shift_splits.or_1.Y ( copy__ctrl__shift__splits_aor__1 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_50_6 )  ;
   - copy_ctrl_shift_splits.tmp[1] ( copy__ctrl__shift__splits_ainv__1 A )  ( copy__ctrl__shift__splits_anor__2 Y )  ;
   - copy_ctrl_shift_splits.inv_1.Y ( copy__ctrl__shift__splits_ainv__1 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_51_6 )  ;
   - copy_ctrl_shift_splits.tmp[2] ( copy__ctrl__shift__splits_ainv__2 A )  ( copy__ctrl__shift__splits_anor__3 Y )  ;
   - copy_ctrl_shift_splits.inv_2.Y ( copy__ctrl__shift__splits_ainv__2 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_52_6 )  ;
   - copy_ctrl_shift_splits.pulseG.i7.Y ( copy__ctrl__shift__splits_apulseG_ai8 A )  ( copy__ctrl__shift__splits_apulseG_ai7 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i8.Y ( copy__ctrl__shift__splits_apulseG_ai8 Y )  ( copy__ctrl__shift__splits_apulseG_ai9 A )  ;
   - copy_ctrl_shift_splits.pulseG.sig_inv ( copy__ctrl__shift__splits_apulseG_ai Y )  ( copy__ctrl__shift__splits_apulseG_anor B )  ;
   - copy_ctrl_shift_splits.pulseG.sgn ( copy__ctrl__shift__splits_apulseG_aand A )  ( copy__ctrl__shift__splits_apulseG_anor Y )  ( copy__ctrl__shift__splits_apulseG_ai1 A )  ;
   - copy_ctrl_shift_splits.pulseG.i9.Y ( copy__ctrl__shift__splits_apulseG_aand B )  ( copy__ctrl__shift__splits_apulseG_ai9 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i3.Y ( copy__ctrl__shift__splits_apulseG_ai4 A )  ( copy__ctrl__shift__splits_apulseG_ai3 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i4.Y ( copy__ctrl__shift__splits_apulseG_ai4 Y )  ( copy__ctrl__shift__splits_apulseG_ai5 A )  ;
   - copy_ctrl_shift_splits.pulseG.i6.Y ( copy__ctrl__shift__splits_apulseG_ai7 A )  ( copy__ctrl__shift__splits_apulseG_ai6 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i5.Y ( copy__ctrl__shift__splits_apulseG_ai6 A )  ( copy__ctrl__shift__splits_apulseG_ai5 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i2.Y ( copy__ctrl__shift__splits_apulseG_ai3 A )  ( copy__ctrl__shift__splits_apulseG_ai2 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i1.Y ( copy__ctrl__shift__splits_apulseG_ai2 A )  ( copy__ctrl__shift__splits_apulseG_ai1 Y )  ;
   - copy_ctrl_shift_splits.delay1.cx5.out ( copy__ctrl__shift__splits_adelay1_acx6 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx5 out )  ;
   - copy_ctrl_shift_splits.delay1.cx6.out ( copy__ctrl__shift__splits_adelay1_acx6 out )  ( copy__ctrl__shift__splits_adelay1_acx7 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx0.out ( copy__ctrl__shift__splits_adelay1_acx0 out )  ( copy__ctrl__shift__splits_adelay1_acx1 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx1.out ( copy__ctrl__shift__splits_adelay1_acx2 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx1 out )  ;
   - copy_ctrl_shift_splits.delay1.cx2.out ( copy__ctrl__shift__splits_adelay1_acx2 out )  ( copy__ctrl__shift__splits_adelay1_acx3 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx3.out ( copy__ctrl__shift__splits_adelay1_acx4 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx3 out )  ;
   - copy_ctrl_shift_splits.delay1.cx4.out ( copy__ctrl__shift__splits_adelay1_acx4 out )  ( copy__ctrl__shift__splits_adelay1_acx5 in_50_6 )  ;
   - merge.data[0] ( merge_amux_50_6 Y )  ( merge_al_50_6 D )  ;
   - merge.data[1] ( merge_amux_51_6 Y )  ( merge_al_51_6 D )  ;
   - merge.data[2] ( merge_amux_52_6 Y )  ( merge_al_52_6 D )  ;
   - merge.data[3] ( merge_amux_53_6 Y )  ( merge_al_53_6 D )  ;
   - merge.data[4] ( merge_amux_54_6 Y )  ( merge_al_54_6 D )  ;
   - merge.data[5] ( merge_amux_55_6 Y )  ( merge_al_55_6 D )  ;
   - merge.data[6] ( merge_amux_56_6 Y )  ( merge_al_56_6 D )  ;
   - merge.data[7] ( merge_amux_57_6 Y )  ( merge_al_57_6 D )  ;
   - merge.tmpRr ( merge_adelay2_acx7 out )  ( merge_adelay3_acx0 in_50_6 )  ;
   - merge.pulse ( merge_apulseG_aand Y )  ( merge_al_50_6 CLK )  ( merge_al_51_6 CLK ) 
 ( merge_al_52_6 CLK )  ( merge_al_53_6 CLK )  ( merge_al_54_6 CLK )  ( merge_al_55_6 CLK ) 
 ( merge_al_56_6 CLK )  ( merge_al_57_6 CLK )  ;
   - merge.inv_Rd3.A ( merge_ainv__Rd3 A )  ( merge_al_52_6 Q )  ;
   - merge.inv_Rd1.A ( merge_al_50_6 Q )  ( merge_ainv__Rd1 A )  ;
   - merge.inv_Rd2.A ( merge_al_51_6 Q )  ( merge_ainv__Rd2 A )  ;
   - merge.inv_Rd4.A ( merge_al_53_6 Q )  ( merge_ainv__Rd4 A )  ;
   - merge.inv_Rd5.A ( merge_al_54_6 Q )  ( merge_ainv__Rd5 A )  ;
   - merge.inv_Rd6.A ( merge_al_55_6 Q )  ( merge_ainv__Rd6 A )  ;
   - merge.inv_Rd7.A ( merge_al_56_6 Q )  ( merge_ainv__Rd7 A )  ;
   - merge.inv_Rd8.A ( merge_al_57_6 Q )  ( merge_ainv__Rd8 A )  ;
   - merge.tmp[0] ( merge_aor__L1 B )  ( merge_ainv__L1 Y )  ;
   - merge.or_L1.Y ( merge_aor__L1 Y )  ( merge_acelem1_acx0 in_50_6 )  ;
   - merge.tmp[3] ( merge_aor__Cf B )  ( merge_ainv__Cf Y )  ;
   - merge.or_Cf.Y ( merge_aor__Cf Y )  ( merge_acelem2_acx0 in_51_6 )  ;
   - merge.CdInv ( merge_aand2 A )  ( merge_ainv1__Cd Y )  ;
   - merge.Crbuff ( merge_aand2 B )  ( merge_adelay1_acx7 out )  ( merge_aand1 B )  ;
   - merge.tmpCf ( merge_aand2 Y )  ( merge_ainv__Cf A )  ;
   - merge.tmp_Ra ( merge_anor__Ra Y )  ( merge_ainv__Ra A )  ;
   - merge.tmp[1] ( merge_ainv__L2 Y )  ( merge_aor__L2 B )  ;
   - merge.or_L2.Y ( merge_aor__L2 Y )  ( merge_acelem2_acx0 in_50_6 )  ;
   - merge.inv_Ra.Y ( merge_ainv__Ra Y )  ( merge_acelem1_acx0 in_52_6 )  ( merge_acelem2_acx0 in_52_6 )  ;
   - merge.tmp[2] ( merge_aor__Ct B )  ( merge_ainv__Ct Y )  ;
   - merge.or_Ct.Y ( merge_aor__Ct Y )  ( merge_acelem1_acx0 in_51_6 )  ;
   - merge.tmpCt ( merge_ainv__Ct A )  ( merge_aand1 Y )  ;
   - merge.delay2.cx5.out ( merge_adelay2_acx6 in_50_6 )  ( merge_adelay2_acx5 out )  ;
   - merge.delay2.cx6.out ( merge_adelay2_acx6 out )  ( merge_adelay2_acx7 in_50_6 )  ;
   - merge.delay2.cx0.out ( merge_adelay2_acx0 out )  ( merge_adelay2_acx1 in_50_6 )  ;
   - merge.delay2.cx1.out ( merge_adelay2_acx2 in_50_6 )  ( merge_adelay2_acx1 out )  ;
   - merge.delay2.cx2.out ( merge_adelay2_acx2 out )  ( merge_adelay2_acx3 in_50_6 )  ;
   - merge.delay2.cx3.out ( merge_adelay2_acx4 in_50_6 )  ( merge_adelay2_acx3 out )  ;
   - merge.delay2.cx4.out ( merge_adelay2_acx4 out )  ( merge_adelay2_acx5 in_50_6 )  ;
   - merge.pulseG.i7.Y ( merge_apulseG_ai8 A )  ( merge_apulseG_ai7 Y )  ;
   - merge.pulseG.i8.Y ( merge_apulseG_ai8 Y )  ( merge_apulseG_ai9 A )  ;
   - merge.pulseG.sig_inv ( merge_apulseG_ai Y )  ( merge_apulseG_anor B )  ;
   - merge.pulseG.sgn ( merge_apulseG_aand A )  ( merge_apulseG_anor Y )  ( merge_apulseG_ai1 A )  ;
   - merge.pulseG.i9.Y ( merge_apulseG_aand B )  ( merge_apulseG_ai9 Y )  ;
   - merge.pulseG.i3.Y ( merge_apulseG_ai4 A )  ( merge_apulseG_ai3 Y )  ;
   - merge.pulseG.i4.Y ( merge_apulseG_ai4 Y )  ( merge_apulseG_ai5 A )  ;
   - merge.pulseG.i6.Y ( merge_apulseG_ai7 A )  ( merge_apulseG_ai6 Y )  ;
   - merge.pulseG.i5.Y ( merge_apulseG_ai6 A )  ( merge_apulseG_ai5 Y )  ;
   - merge.pulseG.i2.Y ( merge_apulseG_ai3 A )  ( merge_apulseG_ai2 Y )  ;
   - merge.pulseG.i1.Y ( merge_apulseG_ai2 A )  ( merge_apulseG_ai1 Y )  ;
   - merge.delay3.cx5.out ( merge_adelay3_acx6 in_50_6 )  ( merge_adelay3_acx5 out )  ;
   - merge.delay3.cx6.out ( merge_adelay3_acx6 out )  ( merge_adelay3_acx7 in_50_6 )  ;
   - merge.delay3.cx0.out ( merge_adelay3_acx0 out )  ( merge_adelay3_acx1 in_50_6 )  ;
   - merge.delay3.cx1.out ( merge_adelay3_acx2 in_50_6 )  ( merge_adelay3_acx1 out )  ;
   - merge.delay3.cx2.out ( merge_adelay3_acx2 out )  ( merge_adelay3_acx3 in_50_6 )  ;
   - merge.delay3.cx3.out ( merge_adelay3_acx4 in_50_6 )  ( merge_adelay3_acx3 out )  ;
   - merge.delay3.cx4.out ( merge_adelay3_acx4 out )  ( merge_adelay3_acx5 in_50_6 )  ;
   - merge.delay1.cx5.out ( merge_adelay1_acx6 in_50_6 )  ( merge_adelay1_acx5 out )  ;
   - merge.delay1.cx6.out ( merge_adelay1_acx6 out )  ( merge_adelay1_acx7 in_50_6 )  ;
   - merge.delay1.cx0.out ( merge_adelay1_acx0 out )  ( merge_adelay1_acx1 in_50_6 )  ;
   - merge.delay1.cx1.out ( merge_adelay1_acx2 in_50_6 )  ( merge_adelay1_acx1 out )  ;
   - merge.delay1.cx2.out ( merge_adelay1_acx2 out )  ( merge_adelay1_acx3 in_50_6 )  ;
   - merge.delay1.cx3.out ( merge_adelay1_acx4 in_50_6 )  ( merge_adelay1_acx3 out )  ;
   - merge.delay1.cx4.out ( merge_adelay1_acx4 out )  ( merge_adelay1_acx5 in_50_6 )  ;
   - ctrl_lower_copy.pulse ( ctrl__lower__copy_apulseG_aand Y )  ( ctrl__lower__copy_al_50_6 CLK )  ;
   - ctrl_lower_copy.tmp[0] ( ctrl__lower__copy_aor__1 B )  ( ctrl__lower__copy_ainv__3 Y )  ;
   - ctrl_lower_copy.or_1.Y ( ctrl__lower__copy_aor__1 Y )  ( ctrl__lower__copy_acelem_acx0 in_50_6 )  ;
   - ctrl_lower_copy.tmp[1] ( ctrl__lower__copy_ainv__1 A )  ( ctrl__lower__copy_anor__2 Y )  ;
   - ctrl_lower_copy.inv_1.Y ( ctrl__lower__copy_ainv__1 Y )  ( ctrl__lower__copy_acelem_acx0 in_51_6 )  ;
   - ctrl_lower_copy.tmp[2] ( ctrl__lower__copy_ainv__2 A )  ( ctrl__lower__copy_anor__3 Y )  ;
   - ctrl_lower_copy.inv_2.Y ( ctrl__lower__copy_ainv__2 Y )  ( ctrl__lower__copy_acelem_acx0 in_52_6 )  ;
   - ctrl_lower_copy.pulseG.i7.Y ( ctrl__lower__copy_apulseG_ai8 A )  ( ctrl__lower__copy_apulseG_ai7 Y )  ;
   - ctrl_lower_copy.pulseG.i8.Y ( ctrl__lower__copy_apulseG_ai8 Y )  ( ctrl__lower__copy_apulseG_ai9 A )  ;
   - ctrl_lower_copy.pulseG.sig_inv ( ctrl__lower__copy_apulseG_ai Y )  ( ctrl__lower__copy_apulseG_anor B )  ;
   - ctrl_lower_copy.pulseG.sgn ( ctrl__lower__copy_apulseG_aand A )  ( ctrl__lower__copy_apulseG_anor Y )  ( ctrl__lower__copy_apulseG_ai1 A )  ;
   - ctrl_lower_copy.pulseG.i9.Y ( ctrl__lower__copy_apulseG_aand B )  ( ctrl__lower__copy_apulseG_ai9 Y )  ;
   - ctrl_lower_copy.pulseG.i3.Y ( ctrl__lower__copy_apulseG_ai4 A )  ( ctrl__lower__copy_apulseG_ai3 Y )  ;
   - ctrl_lower_copy.pulseG.i4.Y ( ctrl__lower__copy_apulseG_ai4 Y )  ( ctrl__lower__copy_apulseG_ai5 A )  ;
   - ctrl_lower_copy.pulseG.i6.Y ( ctrl__lower__copy_apulseG_ai7 A )  ( ctrl__lower__copy_apulseG_ai6 Y )  ;
   - ctrl_lower_copy.pulseG.i5.Y ( ctrl__lower__copy_apulseG_ai6 A )  ( ctrl__lower__copy_apulseG_ai5 Y )  ;
   - ctrl_lower_copy.pulseG.i2.Y ( ctrl__lower__copy_apulseG_ai3 A )  ( ctrl__lower__copy_apulseG_ai2 Y )  ;
   - ctrl_lower_copy.pulseG.i1.Y ( ctrl__lower__copy_apulseG_ai2 A )  ( ctrl__lower__copy_apulseG_ai1 Y )  ;
   - ctrl_lower_copy.delay1.cx5.out ( ctrl__lower__copy_adelay1_acx6 in_50_6 )  ( ctrl__lower__copy_adelay1_acx5 out )  ;
   - ctrl_lower_copy.delay1.cx6.out ( ctrl__lower__copy_adelay1_acx6 out )  ( ctrl__lower__copy_adelay1_acx7 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx0.out ( ctrl__lower__copy_adelay1_acx0 out )  ( ctrl__lower__copy_adelay1_acx1 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx1.out ( ctrl__lower__copy_adelay1_acx2 in_50_6 )  ( ctrl__lower__copy_adelay1_acx1 out )  ;
   - ctrl_lower_copy.delay1.cx2.out ( ctrl__lower__copy_adelay1_acx2 out )  ( ctrl__lower__copy_adelay1_acx3 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx3.out ( ctrl__lower__copy_adelay1_acx4 in_50_6 )  ( ctrl__lower__copy_adelay1_acx3 out )  ;
   - ctrl_lower_copy.delay1.cx4.out ( ctrl__lower__copy_adelay1_acx4 out )  ( ctrl__lower__copy_adelay1_acx5 in_50_6 )  ;
   - cp1.pulse ( cp1_apulseG_aand Y )  ( cp1_al_50_6 CLK )  ;
   - cp1.tmp[0] ( cp1_aor__1 B )  ( cp1_ainv__3 Y )  ;
   - cp1.or_1.Y ( cp1_aor__1 Y )  ( cp1_acelem_acx0 in_50_6 )  ;
   - cp1.tmp[1] ( cp1_ainv__1 A )  ( cp1_anor__2 Y )  ;
   - cp1.inv_1.Y ( cp1_ainv__1 Y )  ( cp1_acelem_acx0 in_51_6 )  ;
   - cp1.tmp[2] ( cp1_ainv__2 A )  ( cp1_anor__3 Y )  ;
   - cp1.inv_2.Y ( cp1_ainv__2 Y )  ( cp1_acelem_acx0 in_52_6 )  ;
   - cp1.pulseG.i7.Y ( cp1_apulseG_ai8 A )  ( cp1_apulseG_ai7 Y )  ;
   - cp1.pulseG.i8.Y ( cp1_apulseG_ai8 Y )  ( cp1_apulseG_ai9 A )  ;
   - cp1.pulseG.sig_inv ( cp1_apulseG_ai Y )  ( cp1_apulseG_anor B )  ;
   - cp1.pulseG.sgn ( cp1_apulseG_aand A )  ( cp1_apulseG_anor Y )  ( cp1_apulseG_ai1 A )  ;
   - cp1.pulseG.i9.Y ( cp1_apulseG_aand B )  ( cp1_apulseG_ai9 Y )  ;
   - cp1.pulseG.i3.Y ( cp1_apulseG_ai4 A )  ( cp1_apulseG_ai3 Y )  ;
   - cp1.pulseG.i4.Y ( cp1_apulseG_ai4 Y )  ( cp1_apulseG_ai5 A )  ;
   - cp1.pulseG.i6.Y ( cp1_apulseG_ai7 A )  ( cp1_apulseG_ai6 Y )  ;
   - cp1.pulseG.i5.Y ( cp1_apulseG_ai6 A )  ( cp1_apulseG_ai5 Y )  ;
   - cp1.pulseG.i2.Y ( cp1_apulseG_ai3 A )  ( cp1_apulseG_ai2 Y )  ;
   - cp1.pulseG.i1.Y ( cp1_apulseG_ai2 A )  ( cp1_apulseG_ai1 Y )  ;
   - cp1.delay1.cx5.out ( cp1_adelay1_acx6 in_50_6 )  ( cp1_adelay1_acx5 out )  ;
   - cp1.delay1.cx6.out ( cp1_adelay1_acx6 out )  ( cp1_adelay1_acx7 in_50_6 )  ;
   - cp1.delay1.cx0.out ( cp1_adelay1_acx0 out )  ( cp1_adelay1_acx1 in_50_6 )  ;
   - cp1.delay1.cx1.out ( cp1_adelay1_acx2 in_50_6 )  ( cp1_adelay1_acx1 out )  ;
   - cp1.delay1.cx2.out ( cp1_adelay1_acx2 out )  ( cp1_adelay1_acx3 in_50_6 )  ;
   - cp1.delay1.cx3.out ( cp1_adelay1_acx4 in_50_6 )  ( cp1_adelay1_acx3 out )  ;
   - cp1.delay1.cx4.out ( cp1_adelay1_acx4 out )  ( cp1_adelay1_acx5 in_50_6 )  ;
   - case_split.pulse ( case__split_apulseG_aand Y )  ( case__split_actrl__latch_al CLK )  ( case__split_adata__latch CLK )  ;
   - case_split.ctrl ( case__split_actrl__latch_anx Y )  ( case__split_actrl__latch_al q )  ( case__split_aelem__c_aandR2 B ) 
 ( case__split_aelem__c_actrl__inv A )  ;
   - case_split.pulseG.i7.Y ( case__split_apulseG_ai8 A )  ( case__split_apulseG_ai7 Y )  ;
   - case_split.pulseG.i8.Y ( case__split_apulseG_ai8 Y )  ( case__split_apulseG_ai9 A )  ;
   - case_split.pulseG.sig_inv ( case__split_apulseG_ai Y )  ( case__split_apulseG_anor B )  ;
   - case_split.pulseG.sgn ( case__split_apulseG_aand A )  ( case__split_apulseG_anor Y )  ( case__split_apulseG_ai1 A )  ;
   - case_split.pulseG.i9.Y ( case__split_apulseG_aand B )  ( case__split_apulseG_ai9 Y )  ;
   - case_split.pulseG.i3.Y ( case__split_apulseG_ai4 A )  ( case__split_apulseG_ai3 Y )  ;
   - case_split.pulseG.i4.Y ( case__split_apulseG_ai4 Y )  ( case__split_apulseG_ai5 A )  ;
   - case_split.pulseG.i6.Y ( case__split_apulseG_ai7 A )  ( case__split_apulseG_ai6 Y )  ;
   - case_split.pulseG.i5.Y ( case__split_apulseG_ai6 A )  ( case__split_apulseG_ai5 Y )  ;
   - case_split.pulseG.i2.Y ( case__split_apulseG_ai3 A )  ( case__split_apulseG_ai2 Y )  ;
   - case_split.pulseG.i1.Y ( case__split_apulseG_ai2 A )  ( case__split_apulseG_ai1 Y )  ;
   - case_split.ctrl_latch._q ( case__split_actrl__latch_anx A )  ( case__split_actrl__latch_al __q )  ;
   - case_split.elem_c.c_out_delay ( case__split_aelem__c_aandR2 A )  ( case__split_aelem__c_adelay_acx7 out )  ( case__split_aelem__c_aandR1 A )  ;
   - case_split.elem_c._Reset ( case__split_aelem__c_aa1 A )  ( case__split_aelem__c_aa3 A )  ( case__split_aelem__c_ai1 Y ) 
 ( case__split_aelem__c_aa2 A )  ;
   - case_split.elem_c.a1.Y ( case__split_aelem__c_aa1 Y )  ( case__split_aelem__c_ac1_acx0 in_50_6 )  ;
   - case_split.elem_c.nor_out ( case__split_aelem__c_aa3 B )  ( case__split_aelem__c_an1 Y )  ;
   - case_split.elem_c.a3.Y ( case__split_aelem__c_aa3 Y )  ( case__split_aelem__c_ac1_acx0 in_52_6 )  ;
   - case_split.elem_c._ctrl ( case__split_aelem__c_actrl__inv Y )  ( case__split_aelem__c_aandR1 B )  ;
   - case_split.elem_c.a2.Y ( case__split_aelem__c_ac1_acx0 in_51_6 )  ( case__split_aelem__c_aa2 Y )  ;
   - case_split.elem_c.delay.cx5.out ( case__split_aelem__c_adelay_acx6 in_50_6 )  ( case__split_aelem__c_adelay_acx5 out )  ;
   - case_split.elem_c.delay.cx6.out ( case__split_aelem__c_adelay_acx6 out )  ( case__split_aelem__c_adelay_acx7 in_50_6 )  ;
   - case_split.elem_c.delay.cx0.out ( case__split_aelem__c_adelay_acx0 out )  ( case__split_aelem__c_adelay_acx1 in_50_6 )  ;
   - case_split.elem_c.delay.cx1.out ( case__split_aelem__c_adelay_acx2 in_50_6 )  ( case__split_aelem__c_adelay_acx1 out )  ;
   - case_split.elem_c.delay.cx2.out ( case__split_aelem__c_adelay_acx2 out )  ( case__split_aelem__c_adelay_acx3 in_50_6 )  ;
   - case_split.elem_c.delay.cx3.out ( case__split_aelem__c_adelay_acx4 in_50_6 )  ( case__split_aelem__c_adelay_acx3 out )  ;
   - case_split.elem_c.delay.cx4.out ( case__split_aelem__c_adelay_acx4 out )  ( case__split_aelem__c_adelay_acx5 in_50_6 )  ;
   - case_split.elem_c.c1.cx0.out ( case__split_aelem__c_ac1_acx0 out )  ( case__split_aelem__c_ac1_acx1 in_50_6 )  ;
   - post.splitLeft.d[0] ( post_aadderLeft_al1_50_6 D )  ( post_asplit_al_50_6 Q )  ( post_aadderRight_al1_50_6 D )  ;
   - post.splitLeft.d[1] ( post_aadderLeft_al1_51_6 D )  ( post_asplit_al_51_6 Q )  ( post_aadderRight_al1_51_6 D )  ;
   - post.splitLeft.d[2] ( post_aadderLeft_al1_52_6 D )  ( post_asplit_al_52_6 Q )  ( post_aadderRight_al1_52_6 D )  ;
   - post.splitLeft.d[3] ( post_aadderLeft_al1_53_6 D )  ( post_asplit_al_53_6 Q )  ( post_aadderRight_al1_53_6 D )  ;
   - post.splitLeft.d[4] ( post_aadderLeft_al1_54_6 D )  ( post_asplit_al_54_6 Q )  ( post_aadderRight_al1_54_6 D )  ;
   - post.splitLeft.d[5] ( post_aadderLeft_al1_55_6 D )  ( post_asplit_al_55_6 Q )  ( post_aadderRight_al1_55_6 D )  ;
   - post.splitLeft.d[6] ( post_aadderLeft_al1_56_6 D )  ( post_asplit_al_56_6 Q )  ( post_aadderRight_al1_56_6 D )  ;
   - post.splitLeft.d[7] ( post_aadderLeft_al1_57_6 D )  ( post_asplit_al_57_6 Q )  ( post_aadderRight_al1_57_6 D )  ;
   - post.splitLeft.r ( post_aadderLeft_ainv__l1 A )  ( post_asplit_aand2 Y )  ;
   - post.srcOut65.a ( post_aadderLeft_apulseG_ai A )  ( post_aadderLeft_adelay1_acx0 in_50_6 )  ( post_aadderLeft_acelem_acx0 out ) 
 ( post_asplit_aor B )  ( post_asrc65_anor B )  ;
   - post.srcOut65.d[0] ( post_aadderLeft_al2_50_6 D )  ( post_asrc65_asetGND0 Y )  ;
   - post.srcOut65.d[1] ( post_aadderLeft_al2_51_6 D )  ( post_asrc65_asetGND1 Y )  ;
   - post.srcOut65.d[2] ( post_aadderLeft_al2_52_6 D )  ( post_asrc65_asetGND2 Y )  ;
   - post.srcOut65.d[3] ( post_aadderLeft_al2_53_6 D )  ( post_asrc65_asetGND3 Y )  ;
   - post.srcOut65.d[4] ( post_aadderLeft_al2_54_6 D )  ( post_asrc65_asetGND4 Y )  ;
   - post.srcOut65.d[5] ( post_aadderLeft_al2_55_6 D )  ( post_asrc65_asetGND5 Y )  ;
   - post.srcOut65.d[6] ( post_aadderLeft_al2_56_6 D )  ( post_asrc65_asetGND6 Y )  ;
   - post.srcOut65.d[7] ( post_aadderLeft_al2_57_6 D )  ( post_asrc65_asetGND7 Y )  ;
   - post.srcOut65.r ( post_aadderLeft_ainv__l2 A )  ( post_asrc65_anor Y )  ;
   - post.addOut65.d[0] ( post_aadderLeft_aadd_50_6_acx3 out )  ( post_amerge_amux_50_6 B )  ;
   - post.addOut65.d[1] ( post_aadderLeft_aadd_51_6_acx3 out )  ( post_amerge_amux_51_6 B )  ;
   - post.addOut65.d[2] ( post_aadderLeft_aadd_52_6_acx3 out )  ( post_amerge_amux_52_6 B )  ;
   - post.addOut65.d[3] ( post_aadderLeft_aadd_53_6_acx3 out )  ( post_amerge_amux_53_6 B )  ;
   - post.addOut65.d[4] ( post_aadderLeft_aadd_54_6_acx3 out )  ( post_amerge_amux_54_6 B )  ;
   - post.addOut65.d[5] ( post_aadderLeft_aadd_55_6_acx3 out )  ( post_amerge_amux_55_6 B )  ;
   - post.addOut65.d[6] ( post_aadderLeft_aadd_56_6_acx3 out )  ( post_amerge_amux_56_6 B )  ;
   - post.addOut65.d[7] ( post_aadderLeft_aadd_57_6_acx3 out )  ( post_amerge_amux_57_6 B )  ;
   - post.addOut65.r ( post_aadderLeft_adelay2_acx7 out )  ( post_amerge_ainv__L2 A )  ;
   - post.addOut65.a ( post_aadderLeft_anor B )  ( post_amerge_acelem2_acx0 out )  ( post_amerge_aor B )  ;
   - post.addOut97.d[0] ( post_amerge_amux_50_6 A )  ( post_aadderRight_aadd_50_6_acx3 out )  ;
   - post.addOut97.d[1] ( post_amerge_amux_51_6 A )  ( post_aadderRight_aadd_51_6_acx3 out )  ;
   - post.addOut97.d[2] ( post_amerge_amux_52_6 A )  ( post_aadderRight_aadd_52_6_acx3 out )  ;
   - post.addOut97.d[3] ( post_amerge_amux_53_6 A )  ( post_aadderRight_aadd_53_6_acx3 out )  ;
   - post.addOut97.d[4] ( post_amerge_amux_54_6 A )  ( post_aadderRight_aadd_54_6_acx3 out )  ;
   - post.addOut97.d[5] ( post_amerge_amux_55_6 A )  ( post_aadderRight_aadd_55_6_acx3 out )  ;
   - post.addOut97.d[6] ( post_amerge_amux_56_6 A )  ( post_aadderRight_aadd_56_6_acx3 out )  ;
   - post.addOut97.d[7] ( post_amerge_amux_57_6 A )  ( post_aadderRight_aadd_57_6_acx3 out )  ;
   - post.addOut97.r ( post_amerge_ainv__L1 A )  ( post_aadderRight_adelay2_acx7 out )  ;
   - post.addOut97.a ( post_amerge_acelem1_acx0 out )  ( post_amerge_aor A )  ( post_aadderRight_anor B )  ;
   - post.compMerge.d[0] ( post_amerge_amux_50_6 S )  ( post_amerge_amux_51_6 S )  ( post_amerge_amux_52_6 S ) 
 ( post_amerge_amux_53_6 S )  ( post_amerge_amux_54_6 S )  ( post_amerge_amux_55_6 S )  ( post_amerge_amux_56_6 S ) 
 ( post_amerge_amux_57_6 S )  ( post_amerge_ainv1__Cd A )  ( post_amerge_aand1 A )  ( post_asplit_acontrolLatch D ) 
 ( post_acp1_al_50_6 Q )  ;
   - post.compMerge.r ( post_amerge_adelay1_acx0 in_50_6 )  ( post_asplit_ainv__c A )  ( post_acp1_adelay1_acx7 out )  ;
   - post.compMerge.a ( post_amerge_adelay2_acx0 in_50_6 )  ( post_amerge_apulseG_ai A )  ( post_amerge_aor Y ) 
 ( post_acp1_anor__3 B )  ;
   - post.splitRight.r ( post_asplit_aand1 Y )  ( post_aadderRight_ainv__l1 A )  ;
   - post.srcOut97.a ( post_asplit_aor A )  ( post_asrc97_anor B )  ( post_aadderRight_apulseG_ai A ) 
 ( post_aadderRight_adelay1_acx0 in_50_6 )  ( post_aadderRight_acelem_acx0 out )  ;
   - post.srcOut97.d[0] ( post_asrc97_asetGND0 Y )  ( post_aadderRight_al2_50_6 D )  ;
   - post.srcOut97.d[1] ( post_asrc97_asetGND1 Y )  ( post_aadderRight_al2_51_6 D )  ;
   - post.srcOut97.d[2] ( post_asrc97_asetGND2 Y )  ( post_aadderRight_al2_52_6 D )  ;
   - post.srcOut97.d[3] ( post_asrc97_asetGND3 Y )  ( post_aadderRight_al2_53_6 D )  ;
   - post.srcOut97.d[4] ( post_asrc97_asetGND4 Y )  ( post_aadderRight_al2_54_6 D )  ;
   - post.srcOut97.d[5] ( post_asrc97_asetGND5 Y )  ( post_aadderRight_al2_55_6 D )  ;
   - post.srcOut97.d[6] ( post_asrc97_asetGND6 Y )  ( post_aadderRight_al2_56_6 D )  ;
   - post.srcOut97.d[7] ( post_asrc97_asetGND7 Y )  ( post_aadderRight_al2_57_6 D )  ;
   - post.srcOut97.r ( post_asrc97_anor Y )  ( post_aadderRight_ainv__l2 A )  ;
   - post.adderLeft.tmp_Rr ( post_aadderLeft_adelay2_acx0 in_50_6 )  ( post_aadderLeft_adelay1_acx7 out )  ;
   - post.adderLeft.tmp_Ra ( post_aadderLeft_ainv__r A )  ( post_aadderLeft_anor Y )  ;
   - post.adderLeft.inv_r.Y ( post_aadderLeft_ainv__r Y )  ( post_aadderLeft_acelem_acx0 in_52_6 )  ;
   - post.adderLeft.tmp[1] ( post_aadderLeft_ainv__l2 Y )  ( post_aadderLeft_aor__l2 B )  ;
   - post.adderLeft.pulse ( post_aadderLeft_apulseG_aand Y )  ( post_aadderLeft_al1_50_6 CLK )  ( post_aadderLeft_al1_51_6 CLK ) 
 ( post_aadderLeft_al1_52_6 CLK )  ( post_aadderLeft_al1_53_6 CLK )  ( post_aadderLeft_al1_54_6 CLK )  ( post_aadderLeft_al1_55_6 CLK ) 
 ( post_aadderLeft_al1_56_6 CLK )  ( post_aadderLeft_al1_57_6 CLK )  ( post_aadderLeft_al2_50_6 CLK )  ( post_aadderLeft_al2_51_6 CLK ) 
 ( post_aadderLeft_al2_52_6 CLK )  ( post_aadderLeft_al2_53_6 CLK )  ( post_aadderLeft_al2_54_6 CLK )  ( post_aadderLeft_al2_55_6 CLK ) 
 ( post_aadderLeft_al2_56_6 CLK )  ( post_aadderLeft_al2_57_6 CLK )  ;
   - post.adderLeft.in1[0] ( post_aadderLeft_aadd_50_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_50_6 )  ( post_aadderLeft_al1_50_6 Q )  ;
   - post.adderLeft.in2[0] ( post_aadderLeft_aadd_50_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_51_6 )  ( post_aadderLeft_al2_50_6 Q )  ;
   - post.adderLeft.cin0 ( post_aadderLeft_aadd_50_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_52_6 )  ( post_aadderLeft_atoGND Y )  ;
   - post.adderLeft.cout[0] ( post_aadderLeft_aadd_50_6_acx1 out )  ( post_aadderLeft_aadd_51_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[1] ( post_aadderLeft_aadd_51_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_50_6 )  ( post_aadderLeft_al1_51_6 Q )  ;
   - post.adderLeft.in2[1] ( post_aadderLeft_aadd_51_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_51_6 )  ( post_aadderLeft_al2_51_6 Q )  ;
   - post.adderLeft.cout[1] ( post_aadderLeft_aadd_51_6_acx1 out )  ( post_aadderLeft_aadd_52_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[2] ( post_aadderLeft_aadd_52_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_50_6 )  ( post_aadderLeft_al1_52_6 Q )  ;
   - post.adderLeft.in2[2] ( post_aadderLeft_aadd_52_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_51_6 )  ( post_aadderLeft_al2_52_6 Q )  ;
   - post.adderLeft.cout[2] ( post_aadderLeft_aadd_52_6_acx1 out )  ( post_aadderLeft_aadd_53_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[3] ( post_aadderLeft_aadd_53_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_50_6 )  ( post_aadderLeft_al1_53_6 Q )  ;
   - post.adderLeft.in2[3] ( post_aadderLeft_aadd_53_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_51_6 )  ( post_aadderLeft_al2_53_6 Q )  ;
   - post.adderLeft.cout[3] ( post_aadderLeft_aadd_53_6_acx1 out )  ( post_aadderLeft_aadd_54_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[4] ( post_aadderLeft_aadd_54_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_50_6 )  ( post_aadderLeft_al1_54_6 Q )  ;
   - post.adderLeft.in2[4] ( post_aadderLeft_aadd_54_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_51_6 )  ( post_aadderLeft_al2_54_6 Q )  ;
   - post.adderLeft.cout[4] ( post_aadderLeft_aadd_54_6_acx1 out )  ( post_aadderLeft_aadd_55_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[5] ( post_aadderLeft_aadd_55_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_50_6 )  ( post_aadderLeft_al1_55_6 Q )  ;
   - post.adderLeft.in2[5] ( post_aadderLeft_aadd_55_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_51_6 )  ( post_aadderLeft_al2_55_6 Q )  ;
   - post.adderLeft.cout[5] ( post_aadderLeft_aadd_55_6_acx1 out )  ( post_aadderLeft_aadd_56_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[6] ( post_aadderLeft_aadd_56_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_50_6 )  ( post_aadderLeft_al1_56_6 Q )  ;
   - post.adderLeft.in2[6] ( post_aadderLeft_aadd_56_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_51_6 )  ( post_aadderLeft_al2_56_6 Q )  ;
   - post.adderLeft.cout[6] ( post_aadderLeft_aadd_56_6_acx1 out )  ( post_aadderLeft_aadd_57_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[7] ( post_aadderLeft_aadd_57_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_50_6 )  ( post_aadderLeft_al1_57_6 Q )  ;
   - post.adderLeft.in2[7] ( post_aadderLeft_aadd_57_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_51_6 )  ( post_aadderLeft_al2_57_6 Q )  ;
   - post.adderLeft.cout[7] ( post_aadderLeft_aadd_57_6_acx1 out )  ;
   - post.adderLeft.tmp[0] ( post_aadderLeft_ainv__l1 Y )  ( post_aadderLeft_aor__l1 B )  ;
   - post.adderLeft.or_l1.Y ( post_aadderLeft_aor__l1 Y )  ( post_aadderLeft_acelem_acx0 in_50_6 )  ;
   - post.adderLeft.or_l2.Y ( post_aadderLeft_aor__l2 Y )  ( post_aadderLeft_acelem_acx0 in_51_6 )  ;
   - post.adderLeft.delay2.cx5.out ( post_aadderLeft_adelay2_acx6 in_50_6 )  ( post_aadderLeft_adelay2_acx5 out )  ;
   - post.adderLeft.delay2.cx6.out ( post_aadderLeft_adelay2_acx6 out )  ( post_aadderLeft_adelay2_acx7 in_50_6 )  ;
   - post.adderLeft.delay2.cx0.out ( post_aadderLeft_adelay2_acx0 out )  ( post_aadderLeft_adelay2_acx1 in_50_6 )  ;
   - post.adderLeft.delay2.cx1.out ( post_aadderLeft_adelay2_acx2 in_50_6 )  ( post_aadderLeft_adelay2_acx1 out )  ;
   - post.adderLeft.delay2.cx2.out ( post_aadderLeft_adelay2_acx2 out )  ( post_aadderLeft_adelay2_acx3 in_50_6 )  ;
   - post.adderLeft.delay2.cx3.out ( post_aadderLeft_adelay2_acx4 in_50_6 )  ( post_aadderLeft_adelay2_acx3 out )  ;
   - post.adderLeft.delay2.cx4.out ( post_aadderLeft_adelay2_acx4 out )  ( post_aadderLeft_adelay2_acx5 in_50_6 )  ;
   - post.adderLeft.pulseG.i7.Y ( post_aadderLeft_apulseG_ai8 A )  ( post_aadderLeft_apulseG_ai7 Y )  ;
   - post.adderLeft.pulseG.i8.Y ( post_aadderLeft_apulseG_ai8 Y )  ( post_aadderLeft_apulseG_ai9 A )  ;
   - post.adderLeft.pulseG.sig_inv ( post_aadderLeft_apulseG_ai Y )  ( post_aadderLeft_apulseG_anor B )  ;
   - post.adderLeft.pulseG.sgn ( post_aadderLeft_apulseG_aand A )  ( post_aadderLeft_apulseG_anor Y )  ( post_aadderLeft_apulseG_ai1 A )  ;
   - post.adderLeft.pulseG.i9.Y ( post_aadderLeft_apulseG_aand B )  ( post_aadderLeft_apulseG_ai9 Y )  ;
   - post.adderLeft.pulseG.i3.Y ( post_aadderLeft_apulseG_ai4 A )  ( post_aadderLeft_apulseG_ai3 Y )  ;
   - post.adderLeft.pulseG.i4.Y ( post_aadderLeft_apulseG_ai4 Y )  ( post_aadderLeft_apulseG_ai5 A )  ;
   - post.adderLeft.pulseG.i6.Y ( post_aadderLeft_apulseG_ai7 A )  ( post_aadderLeft_apulseG_ai6 Y )  ;
   - post.adderLeft.pulseG.i5.Y ( post_aadderLeft_apulseG_ai6 A )  ( post_aadderLeft_apulseG_ai5 Y )  ;
   - post.adderLeft.pulseG.i2.Y ( post_aadderLeft_apulseG_ai3 A )  ( post_aadderLeft_apulseG_ai2 Y )  ;
   - post.adderLeft.pulseG.i1.Y ( post_aadderLeft_apulseG_ai2 A )  ( post_aadderLeft_apulseG_ai1 Y )  ;
   - post.adderLeft.add[0]._YC ( post_aadderLeft_aadd_50_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_50_6_acx0 out )  ( post_aadderLeft_aadd_50_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[0]._YS ( post_aadderLeft_aadd_50_6_acx2 out )  ( post_aadderLeft_aadd_50_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[1]._YC ( post_aadderLeft_aadd_51_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_51_6_acx0 out )  ( post_aadderLeft_aadd_51_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[1]._YS ( post_aadderLeft_aadd_51_6_acx2 out )  ( post_aadderLeft_aadd_51_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[2]._YC ( post_aadderLeft_aadd_52_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_52_6_acx0 out )  ( post_aadderLeft_aadd_52_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[2]._YS ( post_aadderLeft_aadd_52_6_acx2 out )  ( post_aadderLeft_aadd_52_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[3]._YC ( post_aadderLeft_aadd_53_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_53_6_acx0 out )  ( post_aadderLeft_aadd_53_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[3]._YS ( post_aadderLeft_aadd_53_6_acx2 out )  ( post_aadderLeft_aadd_53_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[4]._YC ( post_aadderLeft_aadd_54_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_54_6_acx0 out )  ( post_aadderLeft_aadd_54_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[4]._YS ( post_aadderLeft_aadd_54_6_acx2 out )  ( post_aadderLeft_aadd_54_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[5]._YC ( post_aadderLeft_aadd_55_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_55_6_acx0 out )  ( post_aadderLeft_aadd_55_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[5]._YS ( post_aadderLeft_aadd_55_6_acx2 out )  ( post_aadderLeft_aadd_55_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[6]._YC ( post_aadderLeft_aadd_56_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_56_6_acx0 out )  ( post_aadderLeft_aadd_56_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[6]._YS ( post_aadderLeft_aadd_56_6_acx2 out )  ( post_aadderLeft_aadd_56_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[7]._YC ( post_aadderLeft_aadd_57_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_57_6_acx0 out )  ( post_aadderLeft_aadd_57_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[7]._YS ( post_aadderLeft_aadd_57_6_acx2 out )  ( post_aadderLeft_aadd_57_6_acx3 in_50_6 )  ;
   - post.adderLeft.delay1.cx5.out ( post_aadderLeft_adelay1_acx6 in_50_6 )  ( post_aadderLeft_adelay1_acx5 out )  ;
   - post.adderLeft.delay1.cx6.out ( post_aadderLeft_adelay1_acx6 out )  ( post_aadderLeft_adelay1_acx7 in_50_6 )  ;
   - post.adderLeft.delay1.cx0.out ( post_aadderLeft_adelay1_acx0 out )  ( post_aadderLeft_adelay1_acx1 in_50_6 )  ;
   - post.adderLeft.delay1.cx1.out ( post_aadderLeft_adelay1_acx2 in_50_6 )  ( post_aadderLeft_adelay1_acx1 out )  ;
   - post.adderLeft.delay1.cx2.out ( post_aadderLeft_adelay1_acx2 out )  ( post_aadderLeft_adelay1_acx3 in_50_6 )  ;
   - post.adderLeft.delay1.cx3.out ( post_aadderLeft_adelay1_acx4 in_50_6 )  ( post_aadderLeft_adelay1_acx3 out )  ;
   - post.adderLeft.delay1.cx4.out ( post_aadderLeft_adelay1_acx4 out )  ( post_aadderLeft_adelay1_acx5 in_50_6 )  ;
   - post.merge.data[0] ( post_amerge_amux_50_6 Y )  ( post_amerge_al_50_6 D )  ;
   - post.merge.data[1] ( post_amerge_amux_51_6 Y )  ( post_amerge_al_51_6 D )  ;
   - post.merge.data[2] ( post_amerge_amux_52_6 Y )  ( post_amerge_al_52_6 D )  ;
   - post.merge.data[3] ( post_amerge_amux_53_6 Y )  ( post_amerge_al_53_6 D )  ;
   - post.merge.data[4] ( post_amerge_amux_54_6 Y )  ( post_amerge_al_54_6 D )  ;
   - post.merge.data[5] ( post_amerge_amux_55_6 Y )  ( post_amerge_al_55_6 D )  ;
   - post.merge.data[6] ( post_amerge_amux_56_6 Y )  ( post_amerge_al_56_6 D )  ;
   - post.merge.data[7] ( post_amerge_amux_57_6 Y )  ( post_amerge_al_57_6 D )  ;
   - post.merge.tmpRr ( post_amerge_adelay2_acx7 out )  ( post_amerge_adelay3_acx0 in_50_6 )  ;
   - post.merge.pulse ( post_amerge_apulseG_aand Y )  ( post_amerge_al_50_6 CLK )  ( post_amerge_al_51_6 CLK ) 
 ( post_amerge_al_52_6 CLK )  ( post_amerge_al_53_6 CLK )  ( post_amerge_al_54_6 CLK )  ( post_amerge_al_55_6 CLK ) 
 ( post_amerge_al_56_6 CLK )  ( post_amerge_al_57_6 CLK )  ;
   - post.merge.inv_Rd3.A ( post_amerge_ainv__Rd3 A )  ( post_amerge_al_52_6 Q )  ;
   - post.merge.inv_Rd1.A ( post_amerge_al_50_6 Q )  ( post_amerge_ainv__Rd1 A )  ;
   - post.merge.inv_Rd2.A ( post_amerge_al_51_6 Q )  ( post_amerge_ainv__Rd2 A )  ;
   - post.merge.inv_Rd4.A ( post_amerge_al_53_6 Q )  ( post_amerge_ainv__Rd4 A )  ;
   - post.merge.inv_Rd5.A ( post_amerge_al_54_6 Q )  ( post_amerge_ainv__Rd5 A )  ;
   - post.merge.inv_Rd6.A ( post_amerge_al_55_6 Q )  ( post_amerge_ainv__Rd6 A )  ;
   - post.merge.inv_Rd7.A ( post_amerge_al_56_6 Q )  ( post_amerge_ainv__Rd7 A )  ;
   - post.merge.inv_Rd8.A ( post_amerge_al_57_6 Q )  ( post_amerge_ainv__Rd8 A )  ;
   - post.merge.tmp[0] ( post_amerge_aor__L1 B )  ( post_amerge_ainv__L1 Y )  ;
   - post.merge.or_L1.Y ( post_amerge_aor__L1 Y )  ( post_amerge_acelem1_acx0 in_50_6 )  ;
   - post.merge.tmp[3] ( post_amerge_aor__Cf B )  ( post_amerge_ainv__Cf Y )  ;
   - post.merge.or_Cf.Y ( post_amerge_aor__Cf Y )  ( post_amerge_acelem2_acx0 in_51_6 )  ;
   - post.merge.CdInv ( post_amerge_aand2 A )  ( post_amerge_ainv1__Cd Y )  ;
   - post.merge.Crbuff ( post_amerge_aand2 B )  ( post_amerge_adelay1_acx7 out )  ( post_amerge_aand1 B )  ;
   - post.merge.tmpCf ( post_amerge_aand2 Y )  ( post_amerge_ainv__Cf A )  ;
   - post.merge.tmp_Ra ( post_amerge_anor__Ra Y )  ( post_amerge_ainv__Ra A )  ;
   - post.merge.tmp[1] ( post_amerge_ainv__L2 Y )  ( post_amerge_aor__L2 B )  ;
   - post.merge.or_L2.Y ( post_amerge_aor__L2 Y )  ( post_amerge_acelem2_acx0 in_50_6 )  ;
   - post.merge.inv_Ra.Y ( post_amerge_ainv__Ra Y )  ( post_amerge_acelem1_acx0 in_52_6 )  ( post_amerge_acelem2_acx0 in_52_6 )  ;
   - post.merge.tmp[2] ( post_amerge_aor__Ct B )  ( post_amerge_ainv__Ct Y )  ;
   - post.merge.or_Ct.Y ( post_amerge_aor__Ct Y )  ( post_amerge_acelem1_acx0 in_51_6 )  ;
   - post.merge.tmpCt ( post_amerge_ainv__Ct A )  ( post_amerge_aand1 Y )  ;
   - post.merge.delay2.cx5.out ( post_amerge_adelay2_acx6 in_50_6 )  ( post_amerge_adelay2_acx5 out )  ;
   - post.merge.delay2.cx6.out ( post_amerge_adelay2_acx6 out )  ( post_amerge_adelay2_acx7 in_50_6 )  ;
   - post.merge.delay2.cx0.out ( post_amerge_adelay2_acx0 out )  ( post_amerge_adelay2_acx1 in_50_6 )  ;
   - post.merge.delay2.cx1.out ( post_amerge_adelay2_acx2 in_50_6 )  ( post_amerge_adelay2_acx1 out )  ;
   - post.merge.delay2.cx2.out ( post_amerge_adelay2_acx2 out )  ( post_amerge_adelay2_acx3 in_50_6 )  ;
   - post.merge.delay2.cx3.out ( post_amerge_adelay2_acx4 in_50_6 )  ( post_amerge_adelay2_acx3 out )  ;
   - post.merge.delay2.cx4.out ( post_amerge_adelay2_acx4 out )  ( post_amerge_adelay2_acx5 in_50_6 )  ;
   - post.merge.pulseG.i7.Y ( post_amerge_apulseG_ai8 A )  ( post_amerge_apulseG_ai7 Y )  ;
   - post.merge.pulseG.i8.Y ( post_amerge_apulseG_ai8 Y )  ( post_amerge_apulseG_ai9 A )  ;
   - post.merge.pulseG.sig_inv ( post_amerge_apulseG_ai Y )  ( post_amerge_apulseG_anor B )  ;
   - post.merge.pulseG.sgn ( post_amerge_apulseG_aand A )  ( post_amerge_apulseG_anor Y )  ( post_amerge_apulseG_ai1 A )  ;
   - post.merge.pulseG.i9.Y ( post_amerge_apulseG_aand B )  ( post_amerge_apulseG_ai9 Y )  ;
   - post.merge.pulseG.i3.Y ( post_amerge_apulseG_ai4 A )  ( post_amerge_apulseG_ai3 Y )  ;
   - post.merge.pulseG.i4.Y ( post_amerge_apulseG_ai4 Y )  ( post_amerge_apulseG_ai5 A )  ;
   - post.merge.pulseG.i6.Y ( post_amerge_apulseG_ai7 A )  ( post_amerge_apulseG_ai6 Y )  ;
   - post.merge.pulseG.i5.Y ( post_amerge_apulseG_ai6 A )  ( post_amerge_apulseG_ai5 Y )  ;
   - post.merge.pulseG.i2.Y ( post_amerge_apulseG_ai3 A )  ( post_amerge_apulseG_ai2 Y )  ;
   - post.merge.pulseG.i1.Y ( post_amerge_apulseG_ai2 A )  ( post_amerge_apulseG_ai1 Y )  ;
   - post.merge.delay3.cx5.out ( post_amerge_adelay3_acx6 in_50_6 )  ( post_amerge_adelay3_acx5 out )  ;
   - post.merge.delay3.cx6.out ( post_amerge_adelay3_acx6 out )  ( post_amerge_adelay3_acx7 in_50_6 )  ;
   - post.merge.delay3.cx0.out ( post_amerge_adelay3_acx0 out )  ( post_amerge_adelay3_acx1 in_50_6 )  ;
   - post.merge.delay3.cx1.out ( post_amerge_adelay3_acx2 in_50_6 )  ( post_amerge_adelay3_acx1 out )  ;
   - post.merge.delay3.cx2.out ( post_amerge_adelay3_acx2 out )  ( post_amerge_adelay3_acx3 in_50_6 )  ;
   - post.merge.delay3.cx3.out ( post_amerge_adelay3_acx4 in_50_6 )  ( post_amerge_adelay3_acx3 out )  ;
   - post.merge.delay3.cx4.out ( post_amerge_adelay3_acx4 out )  ( post_amerge_adelay3_acx5 in_50_6 )  ;
   - post.merge.delay1.cx5.out ( post_amerge_adelay1_acx6 in_50_6 )  ( post_amerge_adelay1_acx5 out )  ;
   - post.merge.delay1.cx6.out ( post_amerge_adelay1_acx6 out )  ( post_amerge_adelay1_acx7 in_50_6 )  ;
   - post.merge.delay1.cx0.out ( post_amerge_adelay1_acx0 out )  ( post_amerge_adelay1_acx1 in_50_6 )  ;
   - post.merge.delay1.cx1.out ( post_amerge_adelay1_acx2 in_50_6 )  ( post_amerge_adelay1_acx1 out )  ;
   - post.merge.delay1.cx2.out ( post_amerge_adelay1_acx2 out )  ( post_amerge_adelay1_acx3 in_50_6 )  ;
   - post.merge.delay1.cx3.out ( post_amerge_adelay1_acx4 in_50_6 )  ( post_amerge_adelay1_acx3 out )  ;
   - post.merge.delay1.cx4.out ( post_amerge_adelay1_acx4 out )  ( post_amerge_adelay1_acx5 in_50_6 )  ;
   - post.split.tmpRr ( post_asplit_adelay2_acx0 in_50_6 )  ( post_asplit_adelay1_acx7 out )  ;
   - post.split.outRequest ( post_asplit_adelay2_acx7 out )  ( post_asplit_aand2 A )  ( post_asplit_aand1 A )  ;
   - post.split.pulse ( post_asplit_apulseG_aand Y )  ( post_asplit_acontrolLatch CLK )  ( post_asplit_al_50_6 CLK ) 
 ( post_asplit_al_51_6 CLK )  ( post_asplit_al_52_6 CLK )  ( post_asplit_al_53_6 CLK )  ( post_asplit_al_54_6 CLK ) 
 ( post_asplit_al_55_6 CLK )  ( post_asplit_al_56_6 CLK )  ( post_asplit_al_57_6 CLK )  ;
   - post.split.tmp ( post_asplit_ainv__r A )  ( post_asplit_anor__R Y )  ;
   - post.split.inv_r.Y ( post_asplit_ainv__r Y )  ( post_asplit_acelem_acx0 in_52_6 )  ;
   - post.split.LrTemp ( post_asplit_ainv__l Y )  ( post_asplit_aor1 B )  ;
   - post.split.or1.Y ( post_asplit_aor1 Y )  ( post_asplit_acelem_acx0 in_50_6 )  ;
   - post.split.controlOut ( post_asplit_ainv__ctr A )  ( post_asplit_acontrolLatch Q )  ( post_asplit_aand1 B )  ;
   - post.split.ctrlOut_inv ( post_asplit_ainv__ctr Y )  ( post_asplit_aand2 B )  ;
   - post.split.RaTemp ( post_asplit_anor__R B )  ( post_asplit_aor Y )  ;
   - post.split.CrTemp ( post_asplit_aor2 B )  ( post_asplit_ainv__c Y )  ;
   - post.split.or2.Y ( post_asplit_aor2 Y )  ( post_asplit_acelem_acx0 in_51_6 )  ;
   - post.split.delay2.cx5.out ( post_asplit_adelay2_acx6 in_50_6 )  ( post_asplit_adelay2_acx5 out )  ;
   - post.split.delay2.cx6.out ( post_asplit_adelay2_acx6 out )  ( post_asplit_adelay2_acx7 in_50_6 )  ;
   - post.split.delay2.cx0.out ( post_asplit_adelay2_acx0 out )  ( post_asplit_adelay2_acx1 in_50_6 )  ;
   - post.split.delay2.cx1.out ( post_asplit_adelay2_acx2 in_50_6 )  ( post_asplit_adelay2_acx1 out )  ;
   - post.split.delay2.cx2.out ( post_asplit_adelay2_acx2 out )  ( post_asplit_adelay2_acx3 in_50_6 )  ;
   - post.split.delay2.cx3.out ( post_asplit_adelay2_acx4 in_50_6 )  ( post_asplit_adelay2_acx3 out )  ;
   - post.split.delay2.cx4.out ( post_asplit_adelay2_acx4 out )  ( post_asplit_adelay2_acx5 in_50_6 )  ;
   - post.split.pulseG.i7.Y ( post_asplit_apulseG_ai8 A )  ( post_asplit_apulseG_ai7 Y )  ;
   - post.split.pulseG.i8.Y ( post_asplit_apulseG_ai8 Y )  ( post_asplit_apulseG_ai9 A )  ;
   - post.split.pulseG.sig_inv ( post_asplit_apulseG_ai Y )  ( post_asplit_apulseG_anor B )  ;
   - post.split.pulseG.sgn ( post_asplit_apulseG_aand A )  ( post_asplit_apulseG_anor Y )  ( post_asplit_apulseG_ai1 A )  ;
   - post.split.pulseG.i9.Y ( post_asplit_apulseG_aand B )  ( post_asplit_apulseG_ai9 Y )  ;
   - post.split.pulseG.i3.Y ( post_asplit_apulseG_ai4 A )  ( post_asplit_apulseG_ai3 Y )  ;
   - post.split.pulseG.i4.Y ( post_asplit_apulseG_ai4 Y )  ( post_asplit_apulseG_ai5 A )  ;
   - post.split.pulseG.i6.Y ( post_asplit_apulseG_ai7 A )  ( post_asplit_apulseG_ai6 Y )  ;
   - post.split.pulseG.i5.Y ( post_asplit_apulseG_ai6 A )  ( post_asplit_apulseG_ai5 Y )  ;
   - post.split.pulseG.i2.Y ( post_asplit_apulseG_ai3 A )  ( post_asplit_apulseG_ai2 Y )  ;
   - post.split.pulseG.i1.Y ( post_asplit_apulseG_ai2 A )  ( post_asplit_apulseG_ai1 Y )  ;
   - post.split.delay1.cx5.out ( post_asplit_adelay1_acx6 in_50_6 )  ( post_asplit_adelay1_acx5 out )  ;
   - post.split.delay1.cx6.out ( post_asplit_adelay1_acx6 out )  ( post_asplit_adelay1_acx7 in_50_6 )  ;
   - post.split.delay1.cx0.out ( post_asplit_adelay1_acx0 out )  ( post_asplit_adelay1_acx1 in_50_6 )  ;
   - post.split.delay1.cx1.out ( post_asplit_adelay1_acx2 in_50_6 )  ( post_asplit_adelay1_acx1 out )  ;
   - post.split.delay1.cx2.out ( post_asplit_adelay1_acx2 out )  ( post_asplit_adelay1_acx3 in_50_6 )  ;
   - post.split.delay1.cx3.out ( post_asplit_adelay1_acx4 in_50_6 )  ( post_asplit_adelay1_acx3 out )  ;
   - post.split.delay1.cx4.out ( post_asplit_adelay1_acx4 out )  ( post_asplit_adelay1_acx5 in_50_6 )  ;
   - post.cp1.pulse ( post_acp1_apulseG_aand Y )  ( post_acp1_al_50_6 CLK )  ;
   - post.cp1.tmp[0] ( post_acp1_aor__1 B )  ( post_acp1_ainv__3 Y )  ;
   - post.cp1.or_1.Y ( post_acp1_aor__1 Y )  ( post_acp1_acelem_acx0 in_50_6 )  ;
   - post.cp1.tmp[1] ( post_acp1_ainv__1 A )  ( post_acp1_anor__2 Y )  ;
   - post.cp1.inv_1.Y ( post_acp1_ainv__1 Y )  ( post_acp1_acelem_acx0 in_51_6 )  ;
   - post.cp1.tmp[2] ( post_acp1_ainv__2 A )  ( post_acp1_anor__3 Y )  ;
   - post.cp1.inv_2.Y ( post_acp1_ainv__2 Y )  ( post_acp1_acelem_acx0 in_52_6 )  ;
   - post.cp1.pulseG.i7.Y ( post_acp1_apulseG_ai8 A )  ( post_acp1_apulseG_ai7 Y )  ;
   - post.cp1.pulseG.i8.Y ( post_acp1_apulseG_ai8 Y )  ( post_acp1_apulseG_ai9 A )  ;
   - post.cp1.pulseG.sig_inv ( post_acp1_apulseG_ai Y )  ( post_acp1_apulseG_anor B )  ;
   - post.cp1.pulseG.sgn ( post_acp1_apulseG_aand A )  ( post_acp1_apulseG_anor Y )  ( post_acp1_apulseG_ai1 A )  ;
   - post.cp1.pulseG.i9.Y ( post_acp1_apulseG_aand B )  ( post_acp1_apulseG_ai9 Y )  ;
   - post.cp1.pulseG.i3.Y ( post_acp1_apulseG_ai4 A )  ( post_acp1_apulseG_ai3 Y )  ;
   - post.cp1.pulseG.i4.Y ( post_acp1_apulseG_ai4 Y )  ( post_acp1_apulseG_ai5 A )  ;
   - post.cp1.pulseG.i6.Y ( post_acp1_apulseG_ai7 A )  ( post_acp1_apulseG_ai6 Y )  ;
   - post.cp1.pulseG.i5.Y ( post_acp1_apulseG_ai6 A )  ( post_acp1_apulseG_ai5 Y )  ;
   - post.cp1.pulseG.i2.Y ( post_acp1_apulseG_ai3 A )  ( post_acp1_apulseG_ai2 Y )  ;
   - post.cp1.pulseG.i1.Y ( post_acp1_apulseG_ai2 A )  ( post_acp1_apulseG_ai1 Y )  ;
   - post.cp1.delay1.cx5.out ( post_acp1_adelay1_acx6 in_50_6 )  ( post_acp1_adelay1_acx5 out )  ;
   - post.cp1.delay1.cx6.out ( post_acp1_adelay1_acx6 out )  ( post_acp1_adelay1_acx7 in_50_6 )  ;
   - post.cp1.delay1.cx0.out ( post_acp1_adelay1_acx0 out )  ( post_acp1_adelay1_acx1 in_50_6 )  ;
   - post.cp1.delay1.cx1.out ( post_acp1_adelay1_acx2 in_50_6 )  ( post_acp1_adelay1_acx1 out )  ;
   - post.cp1.delay1.cx2.out ( post_acp1_adelay1_acx2 out )  ( post_acp1_adelay1_acx3 in_50_6 )  ;
   - post.cp1.delay1.cx3.out ( post_acp1_adelay1_acx4 in_50_6 )  ( post_acp1_adelay1_acx3 out )  ;
   - post.cp1.delay1.cx4.out ( post_acp1_adelay1_acx4 out )  ( post_acp1_adelay1_acx5 in_50_6 )  ;
   - post.adderRight.tmp_Rr ( post_aadderRight_adelay2_acx0 in_50_6 )  ( post_aadderRight_adelay1_acx7 out )  ;
   - post.adderRight.tmp_Ra ( post_aadderRight_ainv__r A )  ( post_aadderRight_anor Y )  ;
   - post.adderRight.inv_r.Y ( post_aadderRight_ainv__r Y )  ( post_aadderRight_acelem_acx0 in_52_6 )  ;
   - post.adderRight.tmp[1] ( post_aadderRight_ainv__l2 Y )  ( post_aadderRight_aor__l2 B )  ;
   - post.adderRight.pulse ( post_aadderRight_apulseG_aand Y )  ( post_aadderRight_al1_50_6 CLK )  ( post_aadderRight_al1_51_6 CLK ) 
 ( post_aadderRight_al1_52_6 CLK )  ( post_aadderRight_al1_53_6 CLK )  ( post_aadderRight_al1_54_6 CLK )  ( post_aadderRight_al1_55_6 CLK ) 
 ( post_aadderRight_al1_56_6 CLK )  ( post_aadderRight_al1_57_6 CLK )  ( post_aadderRight_al2_50_6 CLK )  ( post_aadderRight_al2_51_6 CLK ) 
 ( post_aadderRight_al2_52_6 CLK )  ( post_aadderRight_al2_53_6 CLK )  ( post_aadderRight_al2_54_6 CLK )  ( post_aadderRight_al2_55_6 CLK ) 
 ( post_aadderRight_al2_56_6 CLK )  ( post_aadderRight_al2_57_6 CLK )  ;
   - post.adderRight.in1[0] ( post_aadderRight_aadd_50_6_acx2 in_50_6 )  ( post_aadderRight_aadd_50_6_acx0 in_50_6 )  ( post_aadderRight_al1_50_6 Q )  ;
   - post.adderRight.in2[0] ( post_aadderRight_aadd_50_6_acx2 in_51_6 )  ( post_aadderRight_aadd_50_6_acx0 in_51_6 )  ( post_aadderRight_al2_50_6 Q )  ;
   - post.adderRight.cin0 ( post_aadderRight_aadd_50_6_acx2 in_52_6 )  ( post_aadderRight_aadd_50_6_acx0 in_52_6 )  ( post_aadderRight_atoGND Y )  ;
   - post.adderRight.cout[0] ( post_aadderRight_aadd_50_6_acx1 out )  ( post_aadderRight_aadd_51_6_acx2 in_52_6 )  ( post_aadderRight_aadd_51_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[1] ( post_aadderRight_aadd_51_6_acx2 in_50_6 )  ( post_aadderRight_aadd_51_6_acx0 in_50_6 )  ( post_aadderRight_al1_51_6 Q )  ;
   - post.adderRight.in2[1] ( post_aadderRight_aadd_51_6_acx2 in_51_6 )  ( post_aadderRight_aadd_51_6_acx0 in_51_6 )  ( post_aadderRight_al2_51_6 Q )  ;
   - post.adderRight.cout[1] ( post_aadderRight_aadd_51_6_acx1 out )  ( post_aadderRight_aadd_52_6_acx2 in_52_6 )  ( post_aadderRight_aadd_52_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[2] ( post_aadderRight_aadd_52_6_acx2 in_50_6 )  ( post_aadderRight_aadd_52_6_acx0 in_50_6 )  ( post_aadderRight_al1_52_6 Q )  ;
   - post.adderRight.in2[2] ( post_aadderRight_aadd_52_6_acx2 in_51_6 )  ( post_aadderRight_aadd_52_6_acx0 in_51_6 )  ( post_aadderRight_al2_52_6 Q )  ;
   - post.adderRight.cout[2] ( post_aadderRight_aadd_52_6_acx1 out )  ( post_aadderRight_aadd_53_6_acx2 in_52_6 )  ( post_aadderRight_aadd_53_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[3] ( post_aadderRight_aadd_53_6_acx2 in_50_6 )  ( post_aadderRight_aadd_53_6_acx0 in_50_6 )  ( post_aadderRight_al1_53_6 Q )  ;
   - post.adderRight.in2[3] ( post_aadderRight_aadd_53_6_acx2 in_51_6 )  ( post_aadderRight_aadd_53_6_acx0 in_51_6 )  ( post_aadderRight_al2_53_6 Q )  ;
   - post.adderRight.cout[3] ( post_aadderRight_aadd_53_6_acx1 out )  ( post_aadderRight_aadd_54_6_acx2 in_52_6 )  ( post_aadderRight_aadd_54_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[4] ( post_aadderRight_aadd_54_6_acx2 in_50_6 )  ( post_aadderRight_aadd_54_6_acx0 in_50_6 )  ( post_aadderRight_al1_54_6 Q )  ;
   - post.adderRight.in2[4] ( post_aadderRight_aadd_54_6_acx2 in_51_6 )  ( post_aadderRight_aadd_54_6_acx0 in_51_6 )  ( post_aadderRight_al2_54_6 Q )  ;
   - post.adderRight.cout[4] ( post_aadderRight_aadd_54_6_acx1 out )  ( post_aadderRight_aadd_55_6_acx2 in_52_6 )  ( post_aadderRight_aadd_55_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[5] ( post_aadderRight_aadd_55_6_acx2 in_50_6 )  ( post_aadderRight_aadd_55_6_acx0 in_50_6 )  ( post_aadderRight_al1_55_6 Q )  ;
   - post.adderRight.in2[5] ( post_aadderRight_aadd_55_6_acx2 in_51_6 )  ( post_aadderRight_aadd_55_6_acx0 in_51_6 )  ( post_aadderRight_al2_55_6 Q )  ;
   - post.adderRight.cout[5] ( post_aadderRight_aadd_55_6_acx1 out )  ( post_aadderRight_aadd_56_6_acx2 in_52_6 )  ( post_aadderRight_aadd_56_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[6] ( post_aadderRight_aadd_56_6_acx2 in_50_6 )  ( post_aadderRight_aadd_56_6_acx0 in_50_6 )  ( post_aadderRight_al1_56_6 Q )  ;
   - post.adderRight.in2[6] ( post_aadderRight_aadd_56_6_acx2 in_51_6 )  ( post_aadderRight_aadd_56_6_acx0 in_51_6 )  ( post_aadderRight_al2_56_6 Q )  ;
   - post.adderRight.cout[6] ( post_aadderRight_aadd_56_6_acx1 out )  ( post_aadderRight_aadd_57_6_acx2 in_52_6 )  ( post_aadderRight_aadd_57_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[7] ( post_aadderRight_aadd_57_6_acx2 in_50_6 )  ( post_aadderRight_aadd_57_6_acx0 in_50_6 )  ( post_aadderRight_al1_57_6 Q )  ;
   - post.adderRight.in2[7] ( post_aadderRight_aadd_57_6_acx2 in_51_6 )  ( post_aadderRight_aadd_57_6_acx0 in_51_6 )  ( post_aadderRight_al2_57_6 Q )  ;
   - post.adderRight.cout[7] ( post_aadderRight_aadd_57_6_acx1 out )  ;
   - post.adderRight.tmp[0] ( post_aadderRight_ainv__l1 Y )  ( post_aadderRight_aor__l1 B )  ;
   - post.adderRight.or_l1.Y ( post_aadderRight_aor__l1 Y )  ( post_aadderRight_acelem_acx0 in_50_6 )  ;
   - post.adderRight.or_l2.Y ( post_aadderRight_aor__l2 Y )  ( post_aadderRight_acelem_acx0 in_51_6 )  ;
   - post.adderRight.delay2.cx5.out ( post_aadderRight_adelay2_acx6 in_50_6 )  ( post_aadderRight_adelay2_acx5 out )  ;
   - post.adderRight.delay2.cx6.out ( post_aadderRight_adelay2_acx6 out )  ( post_aadderRight_adelay2_acx7 in_50_6 )  ;
   - post.adderRight.delay2.cx0.out ( post_aadderRight_adelay2_acx0 out )  ( post_aadderRight_adelay2_acx1 in_50_6 )  ;
   - post.adderRight.delay2.cx1.out ( post_aadderRight_adelay2_acx2 in_50_6 )  ( post_aadderRight_adelay2_acx1 out )  ;
   - post.adderRight.delay2.cx2.out ( post_aadderRight_adelay2_acx2 out )  ( post_aadderRight_adelay2_acx3 in_50_6 )  ;
   - post.adderRight.delay2.cx3.out ( post_aadderRight_adelay2_acx4 in_50_6 )  ( post_aadderRight_adelay2_acx3 out )  ;
   - post.adderRight.delay2.cx4.out ( post_aadderRight_adelay2_acx4 out )  ( post_aadderRight_adelay2_acx5 in_50_6 )  ;
   - post.adderRight.pulseG.i7.Y ( post_aadderRight_apulseG_ai8 A )  ( post_aadderRight_apulseG_ai7 Y )  ;
   - post.adderRight.pulseG.i8.Y ( post_aadderRight_apulseG_ai8 Y )  ( post_aadderRight_apulseG_ai9 A )  ;
   - post.adderRight.pulseG.sig_inv ( post_aadderRight_apulseG_ai Y )  ( post_aadderRight_apulseG_anor B )  ;
   - post.adderRight.pulseG.sgn ( post_aadderRight_apulseG_aand A )  ( post_aadderRight_apulseG_anor Y )  ( post_aadderRight_apulseG_ai1 A )  ;
   - post.adderRight.pulseG.i9.Y ( post_aadderRight_apulseG_aand B )  ( post_aadderRight_apulseG_ai9 Y )  ;
   - post.adderRight.pulseG.i3.Y ( post_aadderRight_apulseG_ai4 A )  ( post_aadderRight_apulseG_ai3 Y )  ;
   - post.adderRight.pulseG.i4.Y ( post_aadderRight_apulseG_ai4 Y )  ( post_aadderRight_apulseG_ai5 A )  ;
   - post.adderRight.pulseG.i6.Y ( post_aadderRight_apulseG_ai7 A )  ( post_aadderRight_apulseG_ai6 Y )  ;
   - post.adderRight.pulseG.i5.Y ( post_aadderRight_apulseG_ai6 A )  ( post_aadderRight_apulseG_ai5 Y )  ;
   - post.adderRight.pulseG.i2.Y ( post_aadderRight_apulseG_ai3 A )  ( post_aadderRight_apulseG_ai2 Y )  ;
   - post.adderRight.pulseG.i1.Y ( post_aadderRight_apulseG_ai2 A )  ( post_aadderRight_apulseG_ai1 Y )  ;
   - post.adderRight.add[0]._YC ( post_aadderRight_aadd_50_6_acx2 in_53_6 )  ( post_aadderRight_aadd_50_6_acx0 out )  ( post_aadderRight_aadd_50_6_acx1 in_50_6 )  ;
   - post.adderRight.add[0]._YS ( post_aadderRight_aadd_50_6_acx2 out )  ( post_aadderRight_aadd_50_6_acx3 in_50_6 )  ;
   - post.adderRight.add[1]._YC ( post_aadderRight_aadd_51_6_acx2 in_53_6 )  ( post_aadderRight_aadd_51_6_acx0 out )  ( post_aadderRight_aadd_51_6_acx1 in_50_6 )  ;
   - post.adderRight.add[1]._YS ( post_aadderRight_aadd_51_6_acx2 out )  ( post_aadderRight_aadd_51_6_acx3 in_50_6 )  ;
   - post.adderRight.add[2]._YC ( post_aadderRight_aadd_52_6_acx2 in_53_6 )  ( post_aadderRight_aadd_52_6_acx0 out )  ( post_aadderRight_aadd_52_6_acx1 in_50_6 )  ;
   - post.adderRight.add[2]._YS ( post_aadderRight_aadd_52_6_acx2 out )  ( post_aadderRight_aadd_52_6_acx3 in_50_6 )  ;
   - post.adderRight.add[3]._YC ( post_aadderRight_aadd_53_6_acx2 in_53_6 )  ( post_aadderRight_aadd_53_6_acx0 out )  ( post_aadderRight_aadd_53_6_acx1 in_50_6 )  ;
   - post.adderRight.add[3]._YS ( post_aadderRight_aadd_53_6_acx2 out )  ( post_aadderRight_aadd_53_6_acx3 in_50_6 )  ;
   - post.adderRight.add[4]._YC ( post_aadderRight_aadd_54_6_acx2 in_53_6 )  ( post_aadderRight_aadd_54_6_acx0 out )  ( post_aadderRight_aadd_54_6_acx1 in_50_6 )  ;
   - post.adderRight.add[4]._YS ( post_aadderRight_aadd_54_6_acx2 out )  ( post_aadderRight_aadd_54_6_acx3 in_50_6 )  ;
   - post.adderRight.add[5]._YC ( post_aadderRight_aadd_55_6_acx2 in_53_6 )  ( post_aadderRight_aadd_55_6_acx0 out )  ( post_aadderRight_aadd_55_6_acx1 in_50_6 )  ;
   - post.adderRight.add[5]._YS ( post_aadderRight_aadd_55_6_acx2 out )  ( post_aadderRight_aadd_55_6_acx3 in_50_6 )  ;
   - post.adderRight.add[6]._YC ( post_aadderRight_aadd_56_6_acx2 in_53_6 )  ( post_aadderRight_aadd_56_6_acx0 out )  ( post_aadderRight_aadd_56_6_acx1 in_50_6 )  ;
   - post.adderRight.add[6]._YS ( post_aadderRight_aadd_56_6_acx2 out )  ( post_aadderRight_aadd_56_6_acx3 in_50_6 )  ;
   - post.adderRight.add[7]._YC ( post_aadderRight_aadd_57_6_acx2 in_53_6 )  ( post_aadderRight_aadd_57_6_acx0 out )  ( post_aadderRight_aadd_57_6_acx1 in_50_6 )  ;
   - post.adderRight.add[7]._YS ( post_aadderRight_aadd_57_6_acx2 out )  ( post_aadderRight_aadd_57_6_acx3 in_50_6 )  ;
   - post.adderRight.delay1.cx5.out ( post_aadderRight_adelay1_acx6 in_50_6 )  ( post_aadderRight_adelay1_acx5 out )  ;
   - post.adderRight.delay1.cx6.out ( post_aadderRight_adelay1_acx6 out )  ( post_aadderRight_adelay1_acx7 in_50_6 )  ;
   - post.adderRight.delay1.cx0.out ( post_aadderRight_adelay1_acx0 out )  ( post_aadderRight_adelay1_acx1 in_50_6 )  ;
   - post.adderRight.delay1.cx1.out ( post_aadderRight_adelay1_acx2 in_50_6 )  ( post_aadderRight_adelay1_acx1 out )  ;
   - post.adderRight.delay1.cx2.out ( post_aadderRight_adelay1_acx2 out )  ( post_aadderRight_adelay1_acx3 in_50_6 )  ;
   - post.adderRight.delay1.cx3.out ( post_aadderRight_adelay1_acx4 in_50_6 )  ( post_aadderRight_adelay1_acx3 out )  ;
   - post.adderRight.delay1.cx4.out ( post_aadderRight_adelay1_acx4 out )  ( post_aadderRight_adelay1_acx5 in_50_6 )  ;
   - copy_P_comparisons.pulse ( copy__P__comparisons_apulseG_aand Y )  ( copy__P__comparisons_al_50_6 CLK )  ( copy__P__comparisons_al_51_6 CLK ) 
 ( copy__P__comparisons_al_52_6 CLK )  ( copy__P__comparisons_al_53_6 CLK )  ( copy__P__comparisons_al_54_6 CLK )  ( copy__P__comparisons_al_55_6 CLK ) 
 ( copy__P__comparisons_al_56_6 CLK )  ( copy__P__comparisons_al_57_6 CLK )  ;
   - copy_P_comparisons.tmp[0] ( copy__P__comparisons_aor__1 B )  ( copy__P__comparisons_ainv__3 Y )  ;
   - copy_P_comparisons.or_1.Y ( copy__P__comparisons_aor__1 Y )  ( copy__P__comparisons_acelem_acx0 in_50_6 )  ;
   - copy_P_comparisons.tmp[1] ( copy__P__comparisons_ainv__1 A )  ( copy__P__comparisons_anor__2 Y )  ;
   - copy_P_comparisons.inv_1.Y ( copy__P__comparisons_ainv__1 Y )  ( copy__P__comparisons_acelem_acx0 in_51_6 )  ;
   - copy_P_comparisons.tmp[2] ( copy__P__comparisons_ainv__2 A )  ( copy__P__comparisons_anor__3 Y )  ;
   - copy_P_comparisons.inv_2.Y ( copy__P__comparisons_ainv__2 Y )  ( copy__P__comparisons_acelem_acx0 in_52_6 )  ;
   - copy_P_comparisons.pulseG.i7.Y ( copy__P__comparisons_apulseG_ai8 A )  ( copy__P__comparisons_apulseG_ai7 Y )  ;
   - copy_P_comparisons.pulseG.i8.Y ( copy__P__comparisons_apulseG_ai8 Y )  ( copy__P__comparisons_apulseG_ai9 A )  ;
   - copy_P_comparisons.pulseG.sig_inv ( copy__P__comparisons_apulseG_ai Y )  ( copy__P__comparisons_apulseG_anor B )  ;
   - copy_P_comparisons.pulseG.sgn ( copy__P__comparisons_apulseG_aand A )  ( copy__P__comparisons_apulseG_anor Y )  ( copy__P__comparisons_apulseG_ai1 A )  ;
   - copy_P_comparisons.pulseG.i9.Y ( copy__P__comparisons_apulseG_aand B )  ( copy__P__comparisons_apulseG_ai9 Y )  ;
   - copy_P_comparisons.pulseG.i3.Y ( copy__P__comparisons_apulseG_ai4 A )  ( copy__P__comparisons_apulseG_ai3 Y )  ;
   - copy_P_comparisons.pulseG.i4.Y ( copy__P__comparisons_apulseG_ai4 Y )  ( copy__P__comparisons_apulseG_ai5 A )  ;
   - copy_P_comparisons.pulseG.i6.Y ( copy__P__comparisons_apulseG_ai7 A )  ( copy__P__comparisons_apulseG_ai6 Y )  ;
   - copy_P_comparisons.pulseG.i5.Y ( copy__P__comparisons_apulseG_ai6 A )  ( copy__P__comparisons_apulseG_ai5 Y )  ;
   - copy_P_comparisons.pulseG.i2.Y ( copy__P__comparisons_apulseG_ai3 A )  ( copy__P__comparisons_apulseG_ai2 Y )  ;
   - copy_P_comparisons.pulseG.i1.Y ( copy__P__comparisons_apulseG_ai2 A )  ( copy__P__comparisons_apulseG_ai1 Y )  ;
   - copy_P_comparisons.delay1.cx5.out ( copy__P__comparisons_adelay1_acx6 in_50_6 )  ( copy__P__comparisons_adelay1_acx5 out )  ;
   - copy_P_comparisons.delay1.cx6.out ( copy__P__comparisons_adelay1_acx6 out )  ( copy__P__comparisons_adelay1_acx7 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx0.out ( copy__P__comparisons_adelay1_acx0 out )  ( copy__P__comparisons_adelay1_acx1 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx1.out ( copy__P__comparisons_adelay1_acx2 in_50_6 )  ( copy__P__comparisons_adelay1_acx1 out )  ;
   - copy_P_comparisons.delay1.cx2.out ( copy__P__comparisons_adelay1_acx2 out )  ( copy__P__comparisons_adelay1_acx3 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx3.out ( copy__P__comparisons_adelay1_acx4 in_50_6 )  ( copy__P__comparisons_adelay1_acx3 out )  ;
   - copy_P_comparisons.delay1.cx4.out ( copy__P__comparisons_adelay1_acx4 out )  ( copy__P__comparisons_adelay1_acx5 in_50_6 )  ;
   - or.pulse ( or_alatch CLK )  ( or_apulseG_aand Y )  ;
   - or.Rd ( or_alatch D )  ( or_aor Y )  ;
   - or.pulseG.i7.Y ( or_apulseG_ai8 A )  ( or_apulseG_ai7 Y )  ;
   - or.pulseG.i8.Y ( or_apulseG_ai8 Y )  ( or_apulseG_ai9 A )  ;
   - or.pulseG.sig_inv ( or_apulseG_ai Y )  ( or_apulseG_anor B )  ;
   - or.pulseG.sgn ( or_apulseG_aand A )  ( or_apulseG_anor Y )  ( or_apulseG_ai1 A )  ;
   - or.pulseG.i9.Y ( or_apulseG_aand B )  ( or_apulseG_ai9 Y )  ;
   - or.pulseG.i3.Y ( or_apulseG_ai4 A )  ( or_apulseG_ai3 Y )  ;
   - or.pulseG.i4.Y ( or_apulseG_ai4 Y )  ( or_apulseG_ai5 A )  ;
   - or.pulseG.i6.Y ( or_apulseG_ai7 A )  ( or_apulseG_ai6 Y )  ;
   - or.pulseG.i5.Y ( or_apulseG_ai6 A )  ( or_apulseG_ai5 Y )  ;
   - or.pulseG.i2.Y ( or_apulseG_ai3 A )  ( or_apulseG_ai2 Y )  ;
   - or.pulseG.i1.Y ( or_apulseG_ai2 A )  ( or_apulseG_ai1 Y )  ;
   - or.elem_c._Reset ( or_aelem__c_aa1 A )  ( or_aelem__c_ai1 Y )  ( or_aelem__c_aa2 A )  ;
   - or.elem_c.a1.Y ( or_aelem__c_aa1 Y )  ( or_aelem__c_ac1_acx0 in_50_6 )  ;
   - or.elem_c.n1.Y ( or_aelem__c_an1 Y )  ( or_aelem__c_ac1_acx0 in_52_6 )  ;
   - or.elem_c.a2.Y ( or_aelem__c_ac1_acx0 in_51_6 )  ( or_aelem__c_aa2 Y )  ;
   - or.elem_c.delay.cx5.out ( or_aelem__c_adelay_acx6 in_50_6 )  ( or_aelem__c_adelay_acx5 out )  ;
   - or.elem_c.delay.cx6.out ( or_aelem__c_adelay_acx6 out )  ( or_aelem__c_adelay_acx7 in_50_6 )  ;
   - or.elem_c.delay.cx0.out ( or_aelem__c_adelay_acx0 out )  ( or_aelem__c_adelay_acx1 in_50_6 )  ;
   - or.elem_c.delay.cx1.out ( or_aelem__c_adelay_acx2 in_50_6 )  ( or_aelem__c_adelay_acx1 out )  ;
   - or.elem_c.delay.cx2.out ( or_aelem__c_adelay_acx2 out )  ( or_aelem__c_adelay_acx3 in_50_6 )  ;
   - or.elem_c.delay.cx3.out ( or_aelem__c_adelay_acx4 in_50_6 )  ( or_aelem__c_adelay_acx3 out )  ;
   - or.elem_c.delay.cx4.out ( or_aelem__c_adelay_acx4 out )  ( or_aelem__c_adelay_acx5 in_50_6 )  ;
   - or.elem_c.c1.cx0.out ( or_aelem__c_ac1_acx0 out )  ( or_aelem__c_ac1_acx1 in_50_6 )  ;
END NETS


END DESIGN

