##   0:00:00  Solver: yices
##   0:00:00  Skipping step 0..
##   0:00:00  Skipping step 1..
##   0:00:00  Skipping step 2..
##   0:00:00  Skipping step 3..
##   0:00:00  Skipping step 4..
##   0:00:00  Skipping step 5..
##   0:00:00  Skipping step 6..
##   0:00:00  Skipping step 7..
##   0:00:00  Skipping step 8..
##   0:00:00  Skipping step 9..
##   0:00:00  Skipping step 10..
##   0:00:00  Skipping step 11..
##   0:00:00  Skipping step 12..
##   0:00:00  Skipping step 13..
##   0:00:00  Skipping step 14..
##   0:00:00  Skipping step 15..
##   0:00:00  Skipping step 16..
##   0:00:00  Skipping step 17..
##   0:00:00  Skipping step 18..
##   0:00:00  Skipping step 19..
##   0:00:00  Skipping step 20..
##   0:00:00  Skipping step 21..
##   0:00:00  Skipping step 22..
##   0:00:00  Skipping step 23..
##   0:00:00  Skipping step 24..
##   0:00:00  Skipping step 25..
##   0:00:00  Skipping step 26..
##   0:00:00  Skipping step 27..
##   0:00:00  Skipping step 28..
##   0:00:00  Skipping step 29..
##   0:00:00  Skipping step 30..
##   0:00:00  Skipping step 31..
##   0:00:00  Skipping step 32..
##   0:00:00  Skipping step 33..
##   0:00:00  Skipping step 34..
##   0:00:00  Skipping step 35..
##   0:00:00  Skipping step 36..
##   0:00:00  Skipping step 37..
##   0:00:00  Skipping step 38..
##   0:00:00  Skipping step 39..
##   0:00:00  Skipping step 40..
##   0:00:00  Skipping step 41..
##   0:00:00  Skipping step 42..
##   0:00:00  Skipping step 43..
##   0:00:00  Skipping step 44..
##   0:00:00  Skipping step 45..
##   0:00:00  Skipping step 46..
##   0:00:00  Skipping step 47..
##   0:00:00  Skipping step 48..
##   0:00:00  Skipping step 49..
##   0:00:00  Skipping step 50..
##   0:00:00  Skipping step 51..
##   0:00:00  Skipping step 52..
##   0:00:00  Skipping step 53..
##   0:00:00  Skipping step 54..
##   0:00:00  Skipping step 55..
##   0:00:00  Skipping step 56..
##   0:00:00  Skipping step 57..
##   0:00:00  Skipping step 58..
##   0:00:00  Skipping step 59..
##   0:00:00  Skipping step 60..
##   0:00:00  Skipping step 61..
##   0:00:00  Skipping step 62..
##   0:00:00  Skipping step 63..
##   0:00:00  Skipping step 64..
##   0:00:00  Checking assertions in step 65..
##   0:00:00  BMC failed!
##   0:00:00  Assert failed in tb_counter.dut.tb: tb_counter.sv:61.6-61.35 (_witness_.assert_auto_verificsva_cc_1732_import_1466)
##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
##   0:00:01  Writing trace to Yosys witness file: engine_0/trace.yw
##   0:00:01  Status: FAILED
