// Seed: 2396833351
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
  uwire id_6 = {1, 1} == id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    inout uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6,
    output tri1 id_7,
    output wor id_8,
    input wire id_9,
    input tri1 id_10,
    input wire id_11,
    output wire id_12,
    inout supply1 id_13,
    input tri1 id_14,
    output tri1 id_15,
    input wor id_16,
    output wor id_17,
    output wor id_18
    , id_22,
    output tri0 id_19,
    output uwire id_20
);
  wire id_23, id_24;
  module_0(
      id_23, id_24, id_22, id_24, id_23
  );
  wire id_25;
endmodule
