<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >19.207</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >8.339</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.460</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >8.086</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.529</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.026</TD>
<TD >7.985</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.711</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.026</TD>
<TD >7.803</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.220</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >7.331</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.232</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >7.319</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.413</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >7.129</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.473</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >7.078</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.485</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >7.066</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.581</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >6.961</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.604</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >6.940</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.681</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >6.861</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.834</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >6.708</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.857</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >6.687</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.867</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >6.674</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.893</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >6.652</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.049</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >6.492</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.146</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >6.399</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.226</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >6.325</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.479</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.011</TD>
<TD >6.072</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.634</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >5.909</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.735</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >5.808</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.816</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >5.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.825</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >5.716</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.917</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.003</TD>
<TD >5.626</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.007</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >5.534</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.074</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >5.471</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.175</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >5.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >22.256</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >5.289</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.353</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >5.189</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.703</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >3.841</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.751</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >3.793</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >23.956</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >3.588</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >23.964</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >3.580</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >24.312</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >3.234</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.450</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.006</TD>
<TD >3.096</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >27.049</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >7.987</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >27.325</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.006</TD>
<TD >7.709</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >27.561</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >7.475</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >27.723</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.006</TD>
<TD >7.311</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >27.837</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.006</TD>
<TD >7.197</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >28.235</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.006</TD>
<TD >6.799</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >28.379</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >6.657</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >28.992</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.017</TD>
<TD >6.031</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.002</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.001</TD>
<TD >6.039</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.046</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.009</TD>
<TD >10.985</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.049</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >5.987</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.099</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.018</TD>
<TD >5.923</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.109</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >5.931</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.493</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.005</TD>
<TD >10.542</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.515</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.018</TD>
<TD >5.507</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.525</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >5.515</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.791</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.005</TD>
<TD >5.244</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.806</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >10.227</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >29.821</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.029</TD>
<TD >10.190</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >29.928</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.006</TD>
<TD >5.106</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.076</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.009</TD>
<TD >9.955</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.312</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.005</TD>
<TD >4.723</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.430</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.028</TD>
<TD >9.582</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.436</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.002</TD>
<TD >4.602</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.446</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.001</TD>
<TD >9.595</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.480</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.030</TD>
<TD >9.530</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.490</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.032</TD>
<TD >9.518</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.524</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >4.516</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.775</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.028</TD>
<TD >9.237</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.926</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >4.114</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.957</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.002</TD>
<TD >4.081</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.966</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.006</TD>
<TD >4.068</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.971</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >4.069</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >30.989</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.001</TD>
<TD >9.050</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >30.992</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >4.048</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.017</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.002</TD>
<TD >9.025</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.030</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >4.010</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.105</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.009</TD>
<TD >8.944</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.177</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.009</TD>
<TD >8.872</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.209</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >8.827</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.284</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >3.756</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.301</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.002</TD>
<TD >8.737</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.314</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.004</TD>
<TD >8.730</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.330</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.008</TD>
<TD >8.718</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.335</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.004</TD>
<TD >8.709</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.372</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.009</TD>
<TD >8.677</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.383</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.002</TD>
<TD >8.659</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.396</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.644</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.402</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.008</TD>
<TD >8.646</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.438</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >3.602</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.467</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.573</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.505</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.037</TD>
<TD >8.498</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.543</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.497</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.548</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.008</TD>
<TD >8.484</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.550</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.003</TD>
<TD >3.487</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.560</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.480</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.560</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >8.483</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.578</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.005</TD>
<TD >3.457</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.597</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.008</TD>
<TD >8.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.612</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >8.428</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.623</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.009</TD>
<TD >8.426</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.638</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.002</TD>
<TD >8.400</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >31.695</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.009</TD>
<TD >8.354</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >31.758</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.002</TD>
<TD >8.284</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
