;  Generated by PSoC Designer 5.4.2946
;
; DATA address and mask equates
DATA_Data_ADDR:	equ	0h
DATA_DriveMode_0_ADDR:	equ	100h
DATA_DriveMode_1_ADDR:	equ	101h
DATA_DriveMode_2_ADDR:	equ	3h
DATA_GlobalSelect_ADDR:	equ	2h
DATA_IntCtrl_0_ADDR:	equ	102h
DATA_IntCtrl_1_ADDR:	equ	103h
DATA_IntEn_ADDR:	equ	1h
DATA_MASK:	equ	2h
DATA_MUXBusCtrl_ADDR:	equ	1d8h
; Sensor_RST address and mask equates
Sensor_RST_Data_ADDR:	equ	0h
Sensor_RST_DriveMode_0_ADDR:	equ	100h
Sensor_RST_DriveMode_1_ADDR:	equ	101h
Sensor_RST_DriveMode_2_ADDR:	equ	3h
Sensor_RST_GlobalSelect_ADDR:	equ	2h
Sensor_RST_IntCtrl_0_ADDR:	equ	102h
Sensor_RST_IntCtrl_1_ADDR:	equ	103h
Sensor_RST_IntEn_ADDR:	equ	1h
Sensor_RST_MASK:	equ	4h
Sensor_RST_MUXBusCtrl_ADDR:	equ	1d8h
; WR address and mask equates
WR_Data_ADDR:	equ	0h
WR_DriveMode_0_ADDR:	equ	100h
WR_DriveMode_1_ADDR:	equ	101h
WR_DriveMode_2_ADDR:	equ	3h
WR_GlobalSelect_ADDR:	equ	2h
WR_IntCtrl_0_ADDR:	equ	102h
WR_IntCtrl_1_ADDR:	equ	103h
WR_IntEn_ADDR:	equ	1h
WR_MASK:	equ	8h
WR_MUXBusCtrl_ADDR:	equ	1d8h
; RD address and mask equates
RD_Data_ADDR:	equ	0h
RD_DriveMode_0_ADDR:	equ	100h
RD_DriveMode_1_ADDR:	equ	101h
RD_DriveMode_2_ADDR:	equ	3h
RD_GlobalSelect_ADDR:	equ	2h
RD_IntCtrl_0_ADDR:	equ	102h
RD_IntCtrl_1_ADDR:	equ	103h
RD_IntEn_ADDR:	equ	1h
RD_MASK:	equ	20h
RD_MUXBusCtrl_ADDR:	equ	1d8h
; Sensor_SET address and mask equates
Sensor_SET_Data_ADDR:	equ	0h
Sensor_SET_DriveMode_0_ADDR:	equ	100h
Sensor_SET_DriveMode_1_ADDR:	equ	101h
Sensor_SET_DriveMode_2_ADDR:	equ	3h
Sensor_SET_GlobalSelect_ADDR:	equ	2h
Sensor_SET_IntCtrl_0_ADDR:	equ	102h
Sensor_SET_IntCtrl_1_ADDR:	equ	103h
Sensor_SET_IntEn_ADDR:	equ	1h
Sensor_SET_MASK:	equ	40h
Sensor_SET_MUXBusCtrl_ADDR:	equ	1d8h
; CS address and mask equates
CS_Data_ADDR:	equ	0h
CS_DriveMode_0_ADDR:	equ	100h
CS_DriveMode_1_ADDR:	equ	101h
CS_DriveMode_2_ADDR:	equ	3h
CS_GlobalSelect_ADDR:	equ	2h
CS_IntCtrl_0_ADDR:	equ	102h
CS_IntCtrl_1_ADDR:	equ	103h
CS_IntEn_ADDR:	equ	1h
CS_MASK:	equ	80h
CS_MUXBusCtrl_ADDR:	equ	1d8h
; HumiChipReady address and mask equates
HumiChipReady_Data_ADDR:	equ	4h
HumiChipReady_DriveMode_0_ADDR:	equ	104h
HumiChipReady_DriveMode_1_ADDR:	equ	105h
HumiChipReady_DriveMode_2_ADDR:	equ	7h
HumiChipReady_GlobalSelect_ADDR:	equ	6h
HumiChipReady_IntCtrl_0_ADDR:	equ	106h
HumiChipReady_IntCtrl_1_ADDR:	equ	107h
HumiChipReady_IntEn_ADDR:	equ	5h
HumiChipReady_MASK:	equ	10h
HumiChipReady_MUXBusCtrl_ADDR:	equ	1d9h
; SDA address and mask equates
SDA_Data_ADDR:	equ	4h
SDA_DriveMode_0_ADDR:	equ	104h
SDA_DriveMode_1_ADDR:	equ	105h
SDA_DriveMode_2_ADDR:	equ	7h
SDA_GlobalSelect_ADDR:	equ	6h
SDA_IntCtrl_0_ADDR:	equ	106h
SDA_IntCtrl_1_ADDR:	equ	107h
SDA_IntEn_ADDR:	equ	5h
SDA_MASK:	equ	20h
SDA_MUXBusCtrl_ADDR:	equ	1d9h
; SCL address and mask equates
SCL_Data_ADDR:	equ	4h
SCL_DriveMode_0_ADDR:	equ	104h
SCL_DriveMode_1_ADDR:	equ	105h
SCL_DriveMode_2_ADDR:	equ	7h
SCL_GlobalSelect_ADDR:	equ	6h
SCL_IntCtrl_0_ADDR:	equ	106h
SCL_IntCtrl_1_ADDR:	equ	107h
SCL_IntEn_ADDR:	equ	5h
SCL_MASK:	equ	80h
SCL_MUXBusCtrl_ADDR:	equ	1d9h
; RTS address and mask equates
RTS_Data_ADDR:	equ	8h
RTS_DriveMode_0_ADDR:	equ	108h
RTS_DriveMode_1_ADDR:	equ	109h
RTS_DriveMode_2_ADDR:	equ	bh
RTS_GlobalSelect_ADDR:	equ	ah
RTS_IntCtrl_0_ADDR:	equ	10ah
RTS_IntCtrl_1_ADDR:	equ	10bh
RTS_IntEn_ADDR:	equ	9h
RTS_MASK:	equ	20h
RTS_MUXBusCtrl_ADDR:	equ	1dah
