#BLIF generated by VPR 8.1.0-dev+e54535738-dirty from post-place-and-route implementation
.model unconnected
.inputs a[0] a[1] a[2] a[3] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] 
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] 

#IO assignments
.names o[0]_input_0_0 o[0]
1 1
.names o[1]_input_0_0 o[1]
1 1
.names o[2]_input_0_0 o[2]
1 1
.names o[3]_input_0_0 o[3]
1 1
.names o[4]_input_0_0 o[4]
1 1
.names o[5]_input_0_0 o[5]
1 1
.names o[6]_input_0_0 o[6]
1 1
.names o[7]_input_0_0 o[7]
1 1
.names a[0] a[0]_output_0_0
1 1
.names a[1] a[1]_output_0_0
1 1
.names a[2] a[2]_output_0_0
1 1
.names a[3] a[3]_output_0_0
1 1
.names b[0] b[0]_output_0_0
1 1
.names b[1] b[1]_output_0_0
1 1
.names b[2] b[2]_output_0_0
1 1
.names b[3] b[3]_output_0_0
1 1
.names b[4] b[4]_output_0_0
1 1
.names b[5] b[5]_output_0_0
1 1
.names b[6] b[6]_output_0_0
1 1
.names b[7] b[7]_output_0_0
1 1

#Interconnect
.names a[0]_output_0_0 dsp_inst_input_0_0
1 1
.names a[1]_output_0_0 dsp_inst_input_0_1
1 1
.names a[2]_output_0_0 dsp_inst_input_0_2
1 1
.names a[3]_output_0_0 dsp_inst_input_0_3
1 1
.names b[0]_output_0_0 dsp_inst_input_1_0
1 1
.names b[1]_output_0_0 dsp_inst_input_1_1
1 1
.names b[2]_output_0_0 dsp_inst_input_1_2
1 1
.names b[3]_output_0_0 dsp_inst_input_1_3
1 1
.names b[4]_output_0_0 dsp_inst_input_1_4
1 1
.names b[5]_output_0_0 dsp_inst_input_1_5
1 1
.names b[6]_output_0_0 dsp_inst_input_1_6
1 1
.names b[7]_output_0_0 dsp_inst_input_1_7
1 1
.names dsp_inst_output_0_0 o[0]_input_0_0
1 1
.names dsp_inst_output_0_1 o[1]_input_0_0
1 1
.names dsp_inst_output_0_2 o[2]_input_0_0
1 1
.names dsp_inst_output_0_3 o[3]_input_0_0
1 1
.names dsp_inst_output_0_4 o[4]_input_0_0
1 1
.names dsp_inst_output_0_5 o[5]_input_0_0
1 1
.names dsp_inst_output_0_6 o[6]_input_0_0
1 1
.names dsp_inst_output_0_7 o[7]_input_0_0
1 1

#Cell instances
.subckt dsp \
    a[0]=dsp_inst_input_0_0 \
    a[1]=dsp_inst_input_0_1 \
    a[2]=dsp_inst_input_0_2 \
    a[3]=dsp_inst_input_0_3 \
    a[4]=__vpr__unconn0 \
    a[5]=__vpr__unconn1 \
    a[6]=__vpr__unconn2 \
    a[7]=__vpr__unconn3 \
    addsub=__vpr__unconn4 \
    b[0]=dsp_inst_input_1_0 \
    b[1]=dsp_inst_input_1_1 \
    b[2]=dsp_inst_input_1_2 \
    b[3]=dsp_inst_input_1_3 \
    b[4]=dsp_inst_input_1_4 \
    b[5]=dsp_inst_input_1_5 \
    b[6]=dsp_inst_input_1_6 \
    b[7]=dsp_inst_input_1_7 \
    carry=__vpr__unconn5 \
    out[0]=dsp_inst_output_0_0 \
    out[1]=dsp_inst_output_0_1 \
    out[2]=dsp_inst_output_0_2 \
    out[3]=dsp_inst_output_0_3 \
    out[4]=dsp_inst_output_0_4 \
    out[5]=dsp_inst_output_0_5 \
    out[6]=dsp_inst_output_0_6 \
    out[7]=dsp_inst_output_0_7 \
    out[8]=__vpr__unconn6 \
    out[9]=__vpr__unconn7 \
    out[10]=__vpr__unconn8 \
    out[11]=__vpr__unconn9 \
    out[12]=__vpr__unconn10 \
    out[13]=__vpr__unconn11 \
    out[14]=__vpr__unconn12 \
    out[15]=__vpr__unconn13


.end
