-- Shifter em VHDL

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity contador_vhdl is
	port
	(
		var:in std_logic_vector range 0 to 7;
		clk, load:in std_logic;
		Q:out std_logic_vector range 0 to 7
	);
end contador_vhdl;
architecture comportamento of project is
	signal varbuf: unsigned(7 downto 0);
begin
	process(clk, load) is
	begin
		if load='0' then varbuf<=var;
			if clk'event and clk='0' then
				varbuf<=varbuf SRL 1;
			end if;
		end if;
	end process;
	Q<=varbuf
end comportamento;