module or_gate (
    input A, B,
    output Y
);
    assign Y = A | B;
endmodule


TESTBENCH

module or_gate_tb;
  reg A,B;
  wire Y;
  
  or_gate uut (
    .A(A),
    .B(B),
    .Y(Y)
  );
  
  initial 
    begin
      $dumpvars(1);
      $dumpfile("dump.vcd");
    end
  
  initial begin
        $monitor("A = %b, B = %b, Y = %b", A, B, Y);

        // Test cases
        A = 0; B = 0; #10;
        A = 0; B = 1; #10;
        A = 1; B = 0; #10;
        A = 1; B = 1; #10;

        $finish;
    end
endmodule
