// Seed: 3042098715
module module_0 (
    input tri1 id_0
    , id_2
);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input supply0 id_4
    , id_30,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13,
    input wand id_14,
    input wand id_15,
    input tri0 id_16,
    input tri0 id_17
    , id_31,
    output tri id_18,
    output tri id_19
    , id_32,
    input wor id_20,
    input uwire id_21,
    output wor id_22,
    input uwire id_23,
    input uwire id_24,
    input tri id_25,
    input supply1 id_26,
    input tri id_27
    , id_33,
    output tri1 id_28
);
  wire id_34;
  module_0 modCall_1 (id_33);
  assign modCall_1.type_0 = 0;
  assign id_31 = (id_14);
  if (id_6) begin : LABEL_0
    wire id_35;
  end else wire id_36, id_37;
endmodule
