Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\PROJECT\temp\IntelFPGA_Qiita\2022\qsf_udp\udp_bridge_core.qsys --block-symbol-file --output-directory=C:\PROJECT\temp\IntelFPGA_Qiita\2022\qsf_udp\udp_bridge_core --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading qsf_udp/udp_bridge_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding peridot_ethio_0 [peridot_ethio 20.1]
Progress: Parameterizing module peridot_ethio_0
Progress: Adding pio_0 [altera_avalon_pio 22.1]
Progress: Parameterizing module pio_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: udp_bridge_core.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: udp_bridge_core.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\PROJECT\temp\IntelFPGA_Qiita\2022\qsf_udp\udp_bridge_core.qsys --synthesis=VERILOG --output-directory=C:\PROJECT\temp\IntelFPGA_Qiita\2022\qsf_udp\udp_bridge_core\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading qsf_udp/udp_bridge_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding peridot_ethio_0 [peridot_ethio 20.1]
Progress: Parameterizing module peridot_ethio_0
Progress: Adding pio_0 [altera_avalon_pio 22.1]
Progress: Parameterizing module pio_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: udp_bridge_core.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: udp_bridge_core.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: udp_bridge_core: Generating udp_bridge_core "udp_bridge_core" for QUARTUS_SYNTH
Info: peridot_ethio_0: generating top-level entity peridot_ethio
Info: peridot_ethio_0: "udp_bridge_core" instantiated peridot_ethio "peridot_ethio_0"
Info: pio_0: Starting RTL generation for module 'udp_bridge_core_pio_0'
Info: pio_0:   Generation command is [exec C:/develop/quartus/22.1le/quartus/bin64/perl/bin/perl.exe -I C:/develop/quartus/22.1le/quartus/bin64/perl/lib -I C:/develop/quartus/22.1le/quartus/sopc_builder/bin/europa -I C:/develop/quartus/22.1le/quartus/sopc_builder/bin -I C:/develop/quartus/22.1le/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/quartus/22.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/quartus/22.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=udp_bridge_core_pio_0 --dir=C:/Users/Regulus/AppData/Local/Temp/alt9326_7018518113669998725.dir/0003_pio_0_gen/ --quartus_dir=C:/develop/quartus/22.1le/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt9326_7018518113669998725.dir/0003_pio_0_gen//udp_bridge_core_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'udp_bridge_core_pio_0'
Info: pio_0: "udp_bridge_core" instantiated altera_avalon_pio "pio_0"
Info: sysid_qsys_0: "udp_bridge_core" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "udp_bridge_core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "udp_bridge_core" instantiated altera_reset_controller "rst_controller"
Info: peridot_ethio_0_m1_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "peridot_ethio_0_m1_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: peridot_ethio_0_m1_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "peridot_ethio_0_m1_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: peridot_ethio_0_m1_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "peridot_ethio_0_m1_limiter"
Info: Reusing file C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_udp/udp_bridge_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: udp_bridge_core: Done "udp_bridge_core" with 20 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
