*-27.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
@200
-Test details
@22
top.tb_bus_sync_unit_test.tb.i_test.iterations
top.tb_bus_sync_unit_test.tb.i_test.log_level
top.tb_bus_sync_unit_test.tb.i_test.error_beh
top.tb_bus_sync_unit_test.tb.i_test.loop_ctr
@200
-System
@22
top.tb_bus_sync_unit_test.tb.i_test.res_n
top.tb_bus_sync_unit_test.tb.i_test.clk_sys
@200
-DUT inputs (generated)
@22
+{Sample (NOMINAL,Data)} top.tb_bus_sync_unit_test.tb.i_test.sample_nbt
+{Sync} top.tb_bus_sync_unit_test.tb.i_test.tx_trig
+{Sample type} top.tb_bus_sync_unit_test.tb.i_test.sp_control[1:0]
+{Start transciever delay measurment} top.tb_bus_sync_unit_test.tb.i_test.trv_delay_calib
@24
+{SYNC+PROP+PH1} top.tb_bus_sync_unit_test.tb.i_test.seg1
+{PH2} top.tb_bus_sync_unit_test.tb.i_test.seg2
@200
-DUT outputs
@22
+{Synchronization edge} top.tb_bus_sync_unit_test.tb.i_test.sync_edge
+{Secondary sample point} top.tb_bus_sync_unit_test.tb.i_test.sample_sec_out
@24
+{Transciever delay (measured)} top.tb_bus_sync_unit_test.tb.i_test.trv_delay_out[15:0]
@22
+{Bit error} top.tb_bus_sync_unit_test.tb.i_test.bit_error
@200
-DUT internal signals
@22
+{Tripple sampling majority} top.tb_bus_sync_unit_test.tb.i_test.bus_sampling_comp.can_rx_trs_majority
+{Valid R->D edge on RX} top.tb_bus_sync_unit_test.tb.i_test.bus_sampling_comp.edge_rx_det
+{Valid R->D edge on TX} top.tb_bus_sync_unit_test.tb.i_test.bus_sampling_comp.edge_tx_det
@200
-Internal testbench signals
@24
+{Transciever delay (real)} top.tb_bus_sync_unit_test.tb.i_test.tran_del
+{Delay simulation shift register} top.tb_bus_sync_unit_test.tb.i_test.tran_del_sr[160:0]
@22
+{Only recessive now genetrated on TX} top.tb_bus_sync_unit_test.tb.i_test.generate_ones
