// Seed: 3643673564
module module_0 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    output supply0 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    input tri0 id_12,
    output supply1 id_13
);
  assign id_5 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd51
) (
    output uwire id_0,
    output wire id_1,
    output tri id_2,
    input tri _id_3,
    output supply1 id_4,
    input supply1 id_5
);
  always @(posedge -1) force id_1[-1] = id_5;
  wire [1 : id_3] id_7;
  wire [  1 : -1] id_8;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_0,
      id_5,
      id_5,
      id_0,
      id_5,
      id_1,
      id_2,
      id_5,
      id_5,
      id_5,
      id_5,
      id_0
  );
  logic id_9;
  ;
endmodule
