read_netlist ./mylib.v
 Begin reading netlist ( ./mylib.v )...
 End parsing Verilog file ./mylib.v with 0 errors.
 End reading netlist: #modules=45, top=udp_rslat, #lines=1660, CPU_time=0.01 sec, Memory=0MB
read_netlist ./my-circuit.v
 Begin reading netlist ( ./my-circuit.v )...
 End parsing Verilog file ./my-circuit.v with 0 errors.
 End reading netlist: #modules=1, top=c6288, #lines=2424, CPU_time=0.01 sec, Memory=1MB
run_build_model c6288
 ------------------------------------------------------------------------------
 Begin build model for topcut = c6288 ...
 ------------------------------------------------------------------------------
 There were 2128 primitives and 0 faultable pins removed during model optimizations
 End build model: #primitives=2483, CPU_time=0.00 sec, Memory=1MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.01 sec.
 ------------------------------------------------------------------------------
#add_clocks 0 { clk_sig } -shift -timing { 100 50 80 40 }
#add_scan_chain chain1 scan_data_in scan_data_out
#add_scan_enables 1 scan_enable
#add_nofaults -module S_DFFX1
#add_nofaults -module S_DFFSRX1
#add_pi_constraint 0 scan_data_in
#add_pi_constraint 0 scan_enable
run_drc
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.00 sec.
 ------------------------------------------------------------------------------
set_faults -model stuck
remove_faults -all
 0 faults were removed from the fault list.
add_faults -all
 14568 faults were added to fault list.
run_atpg -ndetects  1 
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=14500, abort_limit=10...
 30          14130    370         0/0/1    97.45%      0.02
 52            313     54         3/0/5    99.63%      0.03
 60             40      0        17/0/8   100.00%      0.04
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      14483
 Possibly detected                PT          0
 Undetectable                     UD         85
 ATPG untestable                  AU          0
 Not detected                     ND          0
 -----------------------------------------------
 total faults                             14568
 test coverage                           100.00%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                          60
     #basic_scan patterns                    60
 -----------------------------------------------
report_faults -summary
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      14483
 Possibly detected                PT          0
 Undetectable                     UD         85
 ATPG untestable                  AU          0
 Not detected                     ND          0
 -----------------------------------------------
 total faults                             14568
 test coverage                           100.00%
 -----------------------------------------------
write_patterns  ./ATPG_pattern.pattern -exclude setup -format stil -replace
 Patterns written reference 120 V statements, generating 120 test cycles
 End writing file 'ATPG_pattern.pattern' with 60 patterns, File_size = 13645, CPU_time = 0.0 sec.
write_faults faults_list_1  -uncollapsed -all -replace
 Write faults completed: 14568 faults were written into file "faults_list_1".
write_faults faults_left -class ND -replace
 Write faults completed: 0 faults were written into file "faults_left".
exit
