#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f3be05bdf0 .scope module, "test_sequence" "test_sequence" 2 1;
 .timescale 0 0;
v000001f3bdf73ff0_0 .var "clk", 0 0;
v000001f3bdf74090_0 .var "reset", 0 0;
v000001f3bdf74130_0 .var "x", 0 0;
v000001f3bdf741d0_0 .net "z", 0 0, v000001f3bdf73f50_0;  1 drivers
S_000001f3bdf76f90 .scope module, "SEQ" "seq_detect" 2 5, 3 2 0, S_000001f3be05bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "z";
P_000001f3bdf77120 .param/l "S0" 0 3 5, C4<00>;
P_000001f3bdf77158 .param/l "S1" 0 3 5, C4<01>;
P_000001f3bdf77190 .param/l "S2" 0 3 5, C4<10>;
P_000001f3bdf771c8 .param/l "S3" 0 3 5, C4<11>;
v000001f3bdf77210_0 .var "NS", 1 0;
v000001f3be056e80_0 .var "PS", 1 0;
v000001f3bdf772b0_0 .net "clk", 0 0, v000001f3bdf73ff0_0;  1 drivers
v000001f3bdf77350_0 .net "rst", 0 0, v000001f3bdf74090_0;  1 drivers
v000001f3bdf73eb0_0 .net "x", 0 0, v000001f3bdf74130_0;  1 drivers
v000001f3bdf73f50_0 .var "z", 0 0;
E_000001f3be058720 .event anyedge, v000001f3be056e80_0, v000001f3bdf73eb0_0;
E_000001f3bdf74cd0/0 .event negedge, v000001f3bdf77350_0;
E_000001f3bdf74cd0/1 .event posedge, v000001f3bdf772b0_0;
E_000001f3bdf74cd0 .event/or E_000001f3bdf74cd0/0, E_000001f3bdf74cd0/1;
    .scope S_000001f3bdf76f90;
T_0 ;
    %wait E_000001f3bdf74cd0;
    %load/vec4 v000001f3bdf77350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f3be056e80_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f3bdf77210_0;
    %assign/vec4 v000001f3be056e80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f3bdf76f90;
T_1 ;
    %wait E_000001f3be058720;
    %load/vec4 v000001f3be056e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001f3bdf73eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %assign/vec4 v000001f3bdf77210_0, 0;
    %load/vec4 v000001f3bdf73eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %assign/vec4 v000001f3bdf73f50_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001f3bdf73eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %assign/vec4 v000001f3bdf77210_0, 0;
    %load/vec4 v000001f3bdf73eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %assign/vec4 v000001f3bdf73f50_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001f3bdf73eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.13, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.14, 8;
T_1.13 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.14, 8;
 ; End of false expr.
    %blend;
T_1.14;
    %assign/vec4 v000001f3bdf77210_0, 0;
    %load/vec4 v000001f3bdf73eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %assign/vec4 v000001f3bdf73f50_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001f3bdf73eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %assign/vec4 v000001f3bdf77210_0, 0;
    %load/vec4 v000001f3bdf73eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %pad/s 1;
    %assign/vec4 v000001f3bdf73f50_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f3be05bdf0;
T_2 ;
    %vpi_call 2 9 "$dumpfile", "sequence.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f3be05bdf0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3bdf73ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3bdf74090_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3bdf74090_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001f3be05bdf0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001f3bdf73ff0_0;
    %inv;
    %store/vec4 v000001f3bdf73ff0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f3be05bdf0;
T_4 ;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3bdf74130_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\6_mealy0110-test.v";
    ".\6_mealy0110.v";
