arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_frac_N10_tileable_4add_2chains_depop50_supertile_mem20K_22nm.xml	mkSMAdapter4B.v	common	16.91	vpr	84.34 MiB		-1	-1	1.95	57044	5	1.10	-1	-1	41524	-1	-1	141	193	9	-1	success	v8.0.0-14147-g68a4414c0	release IPO VTR_ASSERT_LEVEL=2	GNU 11.4.0 on Linux-6.8.0-85-generic x86_64	2025-10-14T18:29:30	xifan-ThinkStation-P358-Tower	/home/xifan/github/vtr-verilog-to-routing	86360	193	205	2716	2650	1	1282	548	17	17	289	clb	auto	44.0 MiB	1.62	17293.9	8819	312047	142420	148333	21294	84.3 MiB	1.31	0.01	10.7755	6.51878	-3716.29	-6.51878	6.51878	0.28	0.00279784	0.00246188	0.433271	0.378082	-1	-1	-1	-1	98	18934	29	5.36801e+06	4.46074e+06	2.24361e+06	7763.36	8.30	1.63722	1.44857	57618	446825	-1	17212	15	4948	12551	1094424	362834	6.99278	6.99278	-3959.39	-6.99278	0	0	2.65902e+06	9200.75	0.06	0.27	-1	-1	-1	0.06	0.154454	0.144174	
