<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>PnR Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">PnR Messages</a></li>
<!--<li><a href="#Summary" style=" font-size: 16px;">PnR Summaries</a></li>-->
<li><a href="#PnR_Details" style=" font-size: 16px;">PnR Details</a>
<li><a href="#Resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#Resource_Usage_Summary" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#I/O_Bank_Usage_Summary" style=" font-size: 14px;">I/O Bank Usage Summary</a></li>
<li><a href="#Global_Clock_Usage_Summary" style=" font-size: 14px;">Global Clock Usage Summary</a></li>
<li><a href="#Global_Clock_Signals" style=" font-size: 14px;">Global Clock Signals</a></li>
<li><a href="#Pinout_by_Port_Name" style=" font-size: 14px;">Pinout by Port Name</a></li>
<li><a href="#All_Package_Pins" style=" font-size: 14px;">All Package Pins</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">PnR Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>PnR Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\2024FPGA\gbatang\impl\gwsynthesis\gbatang.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\2024FPGA\gbatang\src\m138k\m138k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>F:\2024FPGA\gbatang\src\gbatang.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov  3 02:45:22 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="PnR_Details">PnR Details</a></h1>
<!--<h1><a name="Summary">PnR Summaries</a></h1>-->
<table class="summary_table">
<tr>
<td class="label">Place & Route Process</td>
<td>Running placement:
   Placement Phase 0: CPU time = 0h 0m 20s, Elapsed time = 0h 0m 20s
   Placement Phase 1: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s
   Placement Phase 2: CPU time = 0h 0m 52s, Elapsed time = 0h 0m 52s
   Placement Phase 3: CPU time = 0h 3m 19s, Elapsed time = 0h 3m 19s
   Total Placement: CPU time = 0h 4m 38s, Elapsed time = 0h 4m 38s
Running routing:
   Routing Phase 0: CPU time = 0h 0m 0.434s, Elapsed time = 0h 0m 0.435s
   Routing Phase 1: CPU time = 0h 1m 22s, Elapsed time = 0h 1m 22s
   Routing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
   Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
   Total Routing: CPU time = 0h 1m 24s, Elapsed time = 0h 1m 24s
Generate output files:
   CPU time = 0h 0m 8s, Elapsed time = 0h 0m 8s
</td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 6m 9s, Elapsed time = 0h 6m 9s, Peak memory usage = 2808MB</td>
</tr>
</table>
<br/>
<h1><a name="Resource">Resource</a></h1>
<!--<h1><a name="Summary">PnR Summaries</a></h1>-->
<h2><a name="Resource_Usage_Summary">Resource Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>35470/138240</td>
<td>26%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --LUT,ALU,ROM16</td>
<td>35362(32023 LUT, 3339 ALU, 0 ROM16)</td>
<td>-</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --SSRAM(RAM16)</td>
<td>18</td>
<td>-</td>
</tr>
<tr>
<td class="label">Register</td>
<td>19790/139095</td>
<td>15%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --Logic Register as Latch</td>
<td>0/138240</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --Logic Register as FF</td>
<td>19754/138240</td>
<td>15%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --I/O Register as Latch</td>
<td>0/855</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp &nbsp --I/O Register as FF</td>
<td>36/855</td>
<td>5%</td>
</tr>
<tr>
<td class="label">CLS</td>
<td>25253/69120</td>
<td>37%</td>
</tr>
<tr>
<td class="label">I/O Port</td>
<td>158</td>
<td>-</td>
</tr>
<tr>
<td class="label">I/O Buf</td>
<td>149</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Input Buf</td>
<td>13</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Output Buf</td>
<td>84</td>
<td>-</td>
</tr>
<tr>
<td class="label"> &nbsp &nbsp --Inout Buf</td>
<td>52</td>
<td>-</td>
</tr>
<tr>
<td class="label">IOLOGIC</td>
<td>4 ODDR<br/>32 IDES8_MEM<br/>24 OSER8<br/>40 OSER8_MEM<br/>3 OSER10<br/>32 IODELAY<br/></td>
<td>38%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>80 SP<br/>116 SDPB<br/>16 SDPX9B<br/>65 DPB<br/></td>
<td>82%</td>
</tr>
<tr>
<td class="label">DSP</td>
<td>20 MULT12X12<br/>3 MULTADDALU12X12<br/>2 MULT27X36<br/>13 MULTALU27X18<br/></td><td>11%</td>
</tr>
<tr>
<td class="label">PLL</td>
<td>6/12</td>
<td>50%</td>
</tr>
<tr>
<td class="label">DDRDLL</td>
<td>1/4</td>
<td>25%</td>
</tr>
<tr>
<td class="label">DCS</td>
<td>0/20</td>
<td>0%</td>
</tr>
<tr>
<td class="label">DQCE</td>
<td>0/76</td>
<td>0%</td>
</tr>
<tr>
<td class="label">OSC</td>
<td>0/1</td>
<td>0%</td>
</tr>
<tr>
<td class="label">CLKDIV</td>
<td>2/24</td>
<td>9%</td>
</tr>
<tr>
<td class="label">DLLDLY</td>
<td>0/12</td>
<td>0%</td>
</tr>
<tr>
<td class="label">DQS</td>
<td>4/23</td>
<td>18%</td>
</tr>
<tr>
<td class="label">DHCEN</td>
<td>0/24</td>
<td>0%</td>
</tr>
</table>
<h2><a name="I/O_Bank_Usage_Summary">I/O Bank Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Bank</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label">bank 2</td>
<td>44/50(88%)</td>
</tr>
<tr>
<td class="label">bank 3</td>
<td>9/50(18%)</td>
</tr>
<tr>
<td class="label">bank 4</td>
<td>16/50(32%)</td>
</tr>
<tr>
<td class="label">bank 5</td>
<td>14/35(40%)</td>
</tr>
<tr>
<td class="label">bank 6</td>
<td>44/50(88%)</td>
</tr>
<tr>
<td class="label">bank 7</td>
<td>26/50(52%)</td>
</tr>
<tr>
<td class="label">bank 10</td>
<td>5/12(41%)</td>
</tr>
</table>
<br/>
<h2><a name="Global_Clock_Usage_Summary">Global Clock Usage Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Global Clock</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label">PRIMARY</td>
<td>8/8(100%)</td>
</tr>
<tr>
<td class="label">LW</td>
<td>8/8(100%)</td>
</tr>
<tr>
<td class="label">GCLK_PIN</td>
<td>12/24(50%)</td>
</tr>
<tr>
<td class="label">PLL</td>
<td>6/12(50%)</td>
</tr>
<tr>
<td class="label">CLKDIV</td>
<td>2/24(9%)</td>
</tr>
<tr>
<td class="label">DLLDLY</td>
<td>0/12(0%)</td>
</tr>
</table>
<br/>
<h2><a name="Global_Clock_Signals">Global Clock Signals:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Signal</b></td>
<td><b>Global Clock</b></td>
<td><b>Location</b></td>
</tr>
<tr>
<td class="label">clk27</td>
<td>PRIMARY</td>
<td> PTR0</td>
</tr>
<tr>
<td class="label">clk50</td>
<td>PRIMARY</td>
<td> PTR1 PTR2 PTR3 PBR1 PBR2 PBR3</td>
</tr>
<tr>
<td class="label">clk16</td>
<td>PRIMARY</td>
<td> PTR1 PTR2 PTR3 PBR0 PBR1 PBR2 PBR3</td>
</tr>
<tr>
<td class="label">clk67</td>
<td>PRIMARY</td>
<td> PTR2 PTR3 PBR1 PBR2 PBR3</td>
</tr>
<tr>
<td class="label">O_sdram_clk_d</td>
<td>PRIMARY</td>
<td> PTR3</td>
</tr>
<tr>
<td class="label">hclk</td>
<td>PRIMARY</td>
<td> PTR2 PTR3 PBR2 PBR3</td>
</tr>
<tr>
<td class="label">HP_BCK_d</td>
<td>PRIMARY</td>
<td> PTR2 PBR1 PBR2</td>
</tr>
<tr>
<td class="label">capture_75</td>
<td>PRIMARY</td>
<td> PTR0 PTR1 PBR0 PBR1</td>
</tr>
<tr>
<td class="label">io_jtag_tck_d</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">hclk5</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">ddr_clk_100M</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">ddr_clk_400M</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">RGMII_GTXCLK_d</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">PHY_CLK_d</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">clk_6p25m_w</td>
<td>LW</td>
<td> -</td>
</tr>
<tr>
<td class="label">gw_gao_inst_0/control0[0]</td>
<td>LW</td>
<td> -</td>
</tr>
</table>
<br/>
<h2><a name="Pinout_by_Port_Name">Pinout by Port Name:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Port Name</b></td>
<td><b>Diff Pair</b></td>
<td><b>Loc./Bank</b></td>
<td><b>Constraint</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>BankVccio</b></td>
<td><b>Pull Strength</b></td>
</tr>
<tr>
<td class="label">sysclk</td>
<td></td>
<td>V22/4</td>
<td>Y</td>
<td>in</td>
<td>IOB104[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">sd_dat0</td>
<td></td>
<td>AA15/5</td>
<td>Y</td>
<td>in</td>
<td>IOB83[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">flash_spi_miso</td>
<td></td>
<td>R22/4</td>
<td>Y</td>
<td>in</td>
<td>IOB93[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ds_miso</td>
<td></td>
<td>P16/4</td>
<td>Y</td>
<td>in</td>
<td>IOB144[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">UART_RXD</td>
<td></td>
<td>Y14/5</td>
<td>Y</td>
<td>in</td>
<td>IOB85[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">s0</td>
<td></td>
<td>AA13/5</td>
<td>Y</td>
<td>in</td>
<td>IOB89[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">s1</td>
<td></td>
<td>AB13/5</td>
<td>Y</td>
<td>in</td>
<td>IOB89[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">io_jtag_tms</td>
<td></td>
<td>AB21/4</td>
<td>Y</td>
<td>in</td>
<td>IOB129[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">io_jtag_tdi</td>
<td></td>
<td>AA19/4</td>
<td>Y</td>
<td>in</td>
<td>IOB110[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">io_jtag_tck</td>
<td></td>
<td>Y21/4</td>
<td>Y</td>
<td>in</td>
<td>IOB131[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">tms_pad_i</td>
<td></td>
<td>T13/10</td>
<td>N</td>
<td>in</td>
<td>IOB169[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">tck_pad_i</td>
<td></td>
<td>V12/10</td>
<td>N</td>
<td>in</td>
<td>IOB173[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">tdi_pad_i</td>
<td></td>
<td>R13/10</td>
<td>N</td>
<td>in</td>
<td>IOB173[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">sd_clk</td>
<td></td>
<td>V15/5</td>
<td>Y</td>
<td>out</td>
<td>IOB68[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">sd_dat1</td>
<td></td>
<td>AB15/5</td>
<td>Y</td>
<td>out</td>
<td>IOB83[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">sd_dat2</td>
<td></td>
<td>W14/5</td>
<td>Y</td>
<td>out</td>
<td>IOB85[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">sd_dat3</td>
<td></td>
<td>W15/5</td>
<td>Y</td>
<td>out</td>
<td>IOB72[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">flash_spi_cs_n</td>
<td></td>
<td>T19/4</td>
<td>Y</td>
<td>out</td>
<td>IOB102[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">flash_spi_mosi</td>
<td></td>
<td>P22/4</td>
<td>Y</td>
<td>out</td>
<td>IOB93[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">flash_spi_clk</td>
<td></td>
<td>L12/10</td>
<td>Y</td>
<td>out</td>
<td>IOB175[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">flash_spi_wp_n</td>
<td></td>
<td>P21/4</td>
<td>Y</td>
<td>out</td>
<td>IOB95[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">flash_spi_hold_n</td>
<td></td>
<td>R21/4</td>
<td>Y</td>
<td>out</td>
<td>IOB95[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ds_clk</td>
<td></td>
<td>R18/4</td>
<td>Y</td>
<td>out</td>
<td>IOB138[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ds_mosi</td>
<td></td>
<td>T21/4</td>
<td>Y</td>
<td>out</td>
<td>IOB97[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ds_cs</td>
<td></td>
<td>P19/4</td>
<td>Y</td>
<td>out</td>
<td>IOB99[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_clk</td>
<td></td>
<td>B17/2</td>
<td>Y</td>
<td>out</td>
<td>IOR24[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_cs_n</td>
<td></td>
<td>F19/2</td>
<td>Y</td>
<td>out</td>
<td>IOR33[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_cas_n</td>
<td></td>
<td>E17/2</td>
<td>Y</td>
<td>out</td>
<td>IOR13[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_ras_n</td>
<td></td>
<td>F16/2</td>
<td>Y</td>
<td>out</td>
<td>IOR13[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_wen_n</td>
<td></td>
<td>D16/2</td>
<td>Y</td>
<td>out</td>
<td>IOR6[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[0]</td>
<td></td>
<td>D19/2</td>
<td>Y</td>
<td>out</td>
<td>IOR29[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[1]</td>
<td></td>
<td>E19/2</td>
<td>Y</td>
<td>out</td>
<td>IOR29[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[2]</td>
<td></td>
<td>C19/2</td>
<td>Y</td>
<td>out</td>
<td>IOR31[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[3]</td>
<td></td>
<td>C18/2</td>
<td>Y</td>
<td>out</td>
<td>IOR31[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[4]</td>
<td></td>
<td>E16/2</td>
<td>Y</td>
<td>out</td>
<td>IOR6[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[5]</td>
<td></td>
<td>D15/2</td>
<td>Y</td>
<td>out</td>
<td>IOR4[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[6]</td>
<td></td>
<td>D14/2</td>
<td>Y</td>
<td>out</td>
<td>IOR4[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[7]</td>
<td></td>
<td>A19/2</td>
<td>Y</td>
<td>out</td>
<td>IOR38[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[8]</td>
<td></td>
<td>A18/2</td>
<td>Y</td>
<td>out</td>
<td>IOR38[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[9]</td>
<td></td>
<td>C17/2</td>
<td>Y</td>
<td>out</td>
<td>IOR26[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[10]</td>
<td></td>
<td>D20/2</td>
<td>Y</td>
<td>out</td>
<td>IOR47[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[11]</td>
<td></td>
<td>D17/2</td>
<td>Y</td>
<td>out</td>
<td>IOR26[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_addr[12]</td>
<td></td>
<td>B18/2</td>
<td>Y</td>
<td>out</td>
<td>IOR24[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_dqm[0]</td>
<td></td>
<td>F14/2</td>
<td>Y</td>
<td>out</td>
<td>IOR11[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_dqm[1]</td>
<td></td>
<td>F13/2</td>
<td>Y</td>
<td>out</td>
<td>IOR11[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_ba[0]</td>
<td></td>
<td>F15/2</td>
<td>Y</td>
<td>out</td>
<td>IOR1[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">O_sdram_ba[1]</td>
<td></td>
<td>C20/2</td>
<td>Y</td>
<td>out</td>
<td>IOR47[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">UART_TXD</td>
<td></td>
<td>U15/5</td>
<td>Y</td>
<td>out</td>
<td>IOB68[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">tmds_clk_p</td>
<td>tmds_clk_n</td>
<td>G15,G16/3</td>
<td>Y</td>
<td>out</td>
<td>IOR105</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">tmds_d_p[0]</td>
<td>tmds_d_n[0]</td>
<td>J14,H14/3</td>
<td>Y</td>
<td>out</td>
<td>IOR103</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">tmds_d_p[1]</td>
<td>tmds_d_n[1]</td>
<td>J15,H15/3</td>
<td>Y</td>
<td>out</td>
<td>IOR101</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">tmds_d_p[2]</td>
<td>tmds_d_n[2]</td>
<td>K17,J17/3</td>
<td>Y</td>
<td>out</td>
<td>IOR58</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">io_jtag_tdo</td>
<td></td>
<td>AA20/4</td>
<td>Y</td>
<td>out</td>
<td>IOB126[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">HP_BCK</td>
<td></td>
<td>Y17/5</td>
<td>Y</td>
<td>out</td>
<td>IOB91[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">HP_WS</td>
<td></td>
<td>AB17/5</td>
<td>Y</td>
<td>out</td>
<td>IOB80[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">HP_DIN</td>
<td></td>
<td>AA16/5</td>
<td>Y</td>
<td>out</td>
<td>IOB78[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">PA_EN</td>
<td></td>
<td>AB16/5</td>
<td>Y</td>
<td>out</td>
<td>IOB80[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[0]</td>
<td></td>
<td>M1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL35[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[1]</td>
<td></td>
<td>K2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL22[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[2]</td>
<td></td>
<td>G2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL17[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[3]</td>
<td></td>
<td>J4/7</td>
<td>Y</td>
<td>out</td>
<td>IOL29[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[4]</td>
<td></td>
<td>J2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL22[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[5]</td>
<td></td>
<td>H2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL17[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[6]</td>
<td></td>
<td>G3/7</td>
<td>Y</td>
<td>out</td>
<td>IOL26[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[7]</td>
<td></td>
<td>J1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL15[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[8]</td>
<td></td>
<td>J5/7</td>
<td>Y</td>
<td>out</td>
<td>IOL20[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[9]</td>
<td></td>
<td>H5/7</td>
<td>Y</td>
<td>out</td>
<td>IOL20[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[10]</td>
<td></td>
<td>L1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL35[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[11]</td>
<td></td>
<td>H3/7</td>
<td>Y</td>
<td>out</td>
<td>IOL26[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[12]</td>
<td></td>
<td>K4/7</td>
<td>Y</td>
<td>out</td>
<td>IOL29[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_addr[13]</td>
<td></td>
<td>K1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL15[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_bank[0]</td>
<td></td>
<td>P5/7</td>
<td>Y</td>
<td>out</td>
<td>IOL49[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_bank[1]</td>
<td></td>
<td>P2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL47[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_bank[2]</td>
<td></td>
<td>M6/7</td>
<td>Y</td>
<td>out</td>
<td>IOL51[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_cs</td>
<td></td>
<td>P4/7</td>
<td>Y</td>
<td>out</td>
<td>IOL49[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_ras</td>
<td></td>
<td>L5/7</td>
<td>Y</td>
<td>out</td>
<td>IOL40[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_cas</td>
<td></td>
<td>L4/7</td>
<td>Y</td>
<td>out</td>
<td>IOL40[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_we</td>
<td></td>
<td>M5/7</td>
<td>Y</td>
<td>out</td>
<td>IOL51[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_ck</td>
<td>ddr_ck_n</td>
<td>L3,K3/7</td>
<td>Y</td>
<td>out</td>
<td>IOL31</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_cke</td>
<td></td>
<td>K6/7</td>
<td>Y</td>
<td>out</td>
<td>IOL38[A]</td>
<td>SSTL15</td>
<td>4</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_odt</td>
<td></td>
<td>M2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL33[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_reset_n</td>
<td></td>
<td>L6/7</td>
<td>Y</td>
<td>out</td>
<td>IOL55[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dm[0]</td>
<td></td>
<td>AA4/6</td>
<td>Y</td>
<td>out</td>
<td>IOL78[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dm[1]</td>
<td></td>
<td>V7/6</td>
<td>Y</td>
<td>out</td>
<td>IOL107[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dm[2]</td>
<td></td>
<td>T6/6</td>
<td>Y</td>
<td>out</td>
<td>IOL89[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dm[3]</td>
<td></td>
<td>W1/6</td>
<td>Y</td>
<td>out</td>
<td>IOL67[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">init_calib_complete</td>
<td></td>
<td>J16/3</td>
<td>Y</td>
<td>out</td>
<td>IOR109[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">PHY_CLK</td>
<td></td>
<td>V19/4</td>
<td>Y</td>
<td>out</td>
<td>IOB114[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">RGMII_GTXCLK</td>
<td></td>
<td>F20/2</td>
<td>Y</td>
<td>out</td>
<td>IOR33[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">RGMII_RST_N</td>
<td></td>
<td>W20/4</td>
<td>Y</td>
<td>out</td>
<td>IOB122[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">RGMII_TXD[0]</td>
<td></td>
<td>D21/2</td>
<td>Y</td>
<td>out</td>
<td>IOR51[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">RGMII_TXD[1]</td>
<td></td>
<td>E21/2</td>
<td>Y</td>
<td>out</td>
<td>IOR51[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">RGMII_TXD[2]</td>
<td></td>
<td>D22/2</td>
<td>Y</td>
<td>out</td>
<td>IOR49[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">RGMII_TXD[3]</td>
<td></td>
<td>E22/2</td>
<td>Y</td>
<td>out</td>
<td>IOR49[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">RGMII_TXEN</td>
<td></td>
<td>F21/2</td>
<td>Y</td>
<td>out</td>
<td>IOR55[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">tdo_pad_o</td>
<td></td>
<td>U13/10</td>
<td>N</td>
<td>out</td>
<td>IOB169[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">sd_cmd</td>
<td></td>
<td>Y16/5</td>
<td>Y</td>
<td>io</td>
<td>IOB78[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[0]</td>
<td></td>
<td>E14/2</td>
<td>Y</td>
<td>io</td>
<td>IOR2[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[1]</td>
<td></td>
<td>E13/2</td>
<td>Y</td>
<td>io</td>
<td>IOR2[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[2]</td>
<td></td>
<td>C15/2</td>
<td>Y</td>
<td>io</td>
<td>IOR8[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[3]</td>
<td></td>
<td>C14/2</td>
<td>Y</td>
<td>io</td>
<td>IOR8[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[4]</td>
<td></td>
<td>B13/2</td>
<td>Y</td>
<td>io</td>
<td>IOR17[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[5]</td>
<td></td>
<td>C13/2</td>
<td>Y</td>
<td>io</td>
<td>IOR17[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[6]</td>
<td></td>
<td>A14/2</td>
<td>Y</td>
<td>io</td>
<td>IOR15[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[7]</td>
<td></td>
<td>A13/2</td>
<td>Y</td>
<td>io</td>
<td>IOR15[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[8]</td>
<td></td>
<td>B21/2</td>
<td>Y</td>
<td>io</td>
<td>IOR44[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[9]</td>
<td></td>
<td>A21/2</td>
<td>Y</td>
<td>io</td>
<td>IOR44[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[10]</td>
<td></td>
<td>B20/2</td>
<td>Y</td>
<td>io</td>
<td>IOR40[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[11]</td>
<td></td>
<td>A20/2</td>
<td>Y</td>
<td>io</td>
<td>IOR40[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[12]</td>
<td></td>
<td>A15/2</td>
<td>Y</td>
<td>io</td>
<td>IOR20[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[13]</td>
<td></td>
<td>A16/2</td>
<td>Y</td>
<td>io</td>
<td>IOR20[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[14]</td>
<td></td>
<td>B15/2</td>
<td>Y</td>
<td>io</td>
<td>IOR22[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[15]</td>
<td></td>
<td>B16/2</td>
<td>Y</td>
<td>io</td>
<td>IOR22[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[0]</td>
<td></td>
<td>Y4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL78[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[1]</td>
<td></td>
<td>AB3/6</td>
<td>Y</td>
<td>io</td>
<td>IOL74[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[2]</td>
<td></td>
<td>AA5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL76[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[3]</td>
<td></td>
<td>V4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL80[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[4]</td>
<td></td>
<td>AA1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL71[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[5]</td>
<td></td>
<td>AB2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL74[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[6]</td>
<td></td>
<td>AB5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL76[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[7]</td>
<td></td>
<td>AB1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL71[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[8]</td>
<td></td>
<td>AA8/6</td>
<td>Y</td>
<td>io</td>
<td>IOL101[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[9]</td>
<td></td>
<td>Y8/6</td>
<td>Y</td>
<td>io</td>
<td>IOL103[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[10]</td>
<td></td>
<td>AB7/6</td>
<td>Y</td>
<td>io</td>
<td>IOL98[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[11]</td>
<td></td>
<td>Y7/6</td>
<td>Y</td>
<td>io</td>
<td>IOL103[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[12]</td>
<td></td>
<td>AB8/6</td>
<td>Y</td>
<td>io</td>
<td>IOL101[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[13]</td>
<td></td>
<td>W9/6</td>
<td>Y</td>
<td>io</td>
<td>IOL105[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[14]</td>
<td></td>
<td>AB6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL98[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[15]</td>
<td></td>
<td>Y9/6</td>
<td>Y</td>
<td>io</td>
<td>IOL105[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[16]</td>
<td></td>
<td>U5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL85[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[17]</td>
<td></td>
<td>R6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL89[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[18]</td>
<td></td>
<td>U6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL87[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[19]</td>
<td></td>
<td>R4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL83[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[20]</td>
<td></td>
<td>Y6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL92[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[21]</td>
<td></td>
<td>T4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL83[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[22]</td>
<td></td>
<td>V5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL87[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[23]</td>
<td></td>
<td>T5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL85[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[24]</td>
<td></td>
<td>W2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL62[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[25]</td>
<td></td>
<td>Y1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL67[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[26]</td>
<td></td>
<td>T1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL56[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[27]</td>
<td></td>
<td>U3/6</td>
<td>Y</td>
<td>io</td>
<td>IOL60[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[28]</td>
<td></td>
<td>U2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL58[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[29]</td>
<td></td>
<td>V2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL58[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[30]</td>
<td></td>
<td>U1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL56[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dq[31]</td>
<td></td>
<td>Y2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL62[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dqs[0]</td>
<td>ddr_dqs_n[0]</td>
<td>Y3,AA3/6</td>
<td>Y</td>
<td>io</td>
<td>IOL69</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dqs[1]</td>
<td>ddr_dqs_n[1]</td>
<td>V9,V8/6</td>
<td>Y</td>
<td>io</td>
<td>IOL96</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dqs[2]</td>
<td>ddr_dqs_n[2]</td>
<td>W6,W5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL94</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">ddr_dqs[3]</td>
<td>ddr_dqs_n[3]</td>
<td>R3,R2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL65</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
</table>
<br/>
<h2><a name="All_Package_Pins">All Package Pins:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Loc./Bank</b></td>
<td><b>Signal</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>Bank Vccio</b></td>
<td><b>Pull Strength</b></td>
</tr>
<tr>
<td class="label">AB11/5</td>
<td>-</td>
<td>in</td>
<td>IOB51[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB12/5</td>
<td>-</td>
<td>in</td>
<td>IOB51[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA9/5</td>
<td>-</td>
<td>in</td>
<td>IOB53[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB10/5</td>
<td>-</td>
<td>in</td>
<td>IOB53[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA10/5</td>
<td>-</td>
<td>in</td>
<td>IOB56[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA11/5</td>
<td>-</td>
<td>in</td>
<td>IOB56[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V10/5</td>
<td>-</td>
<td>in</td>
<td>IOB58[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W10/5</td>
<td>-</td>
<td>in</td>
<td>IOB58[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y11/5</td>
<td>-</td>
<td>in</td>
<td>IOB60[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y12/5</td>
<td>-</td>
<td>in</td>
<td>IOB60[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W11/5</td>
<td>-</td>
<td>in</td>
<td>IOB62[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W12/5</td>
<td>-</td>
<td>in</td>
<td>IOB62[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V13/5</td>
<td>-</td>
<td>in</td>
<td>IOB66[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V14/5</td>
<td>-</td>
<td>in</td>
<td>IOB66[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U15/5</td>
<td>UART_TXD</td>
<td>out</td>
<td>IOB68[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V15/5</td>
<td>sd_clk</td>
<td>out</td>
<td>IOB68[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T14/5</td>
<td>-</td>
<td>in</td>
<td>IOB70[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T15/5</td>
<td>-</td>
<td>in</td>
<td>IOB70[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W15/5</td>
<td>sd_dat3</td>
<td>out</td>
<td>IOB72[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W16/5</td>
<td>-</td>
<td>in</td>
<td>IOB72[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T16/5</td>
<td>-</td>
<td>in</td>
<td>IOB76[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U16/5</td>
<td>-</td>
<td>in</td>
<td>IOB76[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y16/5</td>
<td>sd_cmd</td>
<td>out</td>
<td>IOB78[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA16/5</td>
<td>HP_DIN</td>
<td>out</td>
<td>IOB78[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB16/5</td>
<td>PA_EN</td>
<td>out</td>
<td>IOB80[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB17/5</td>
<td>HP_WS</td>
<td>out</td>
<td>IOB80[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA15/5</td>
<td>sd_dat0</td>
<td>in</td>
<td>IOB83[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB15/5</td>
<td>sd_dat1</td>
<td>out</td>
<td>IOB83[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W14/5</td>
<td>sd_dat2</td>
<td>out</td>
<td>IOB85[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y14/5</td>
<td>UART_RXD</td>
<td>in</td>
<td>IOB85[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y13/5</td>
<td>-</td>
<td>in</td>
<td>IOB87[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA14/5</td>
<td>-</td>
<td>in</td>
<td>IOB87[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA13/5</td>
<td>s0</td>
<td>in</td>
<td>IOB89[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB13/5</td>
<td>s1</td>
<td>in</td>
<td>IOB89[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y17/5</td>
<td>HP_BCK</td>
<td>out</td>
<td>IOB91[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P20/4</td>
<td>-</td>
<td>in</td>
<td>IOB92[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P22/4</td>
<td>flash_spi_mosi</td>
<td>out</td>
<td>IOB93[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R22/4</td>
<td>flash_spi_miso</td>
<td>in</td>
<td>IOB93[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P21/4</td>
<td>flash_spi_wp_n</td>
<td>out</td>
<td>IOB95[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R21/4</td>
<td>flash_spi_hold_n</td>
<td>out</td>
<td>IOB95[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T21/4</td>
<td>ds_mosi</td>
<td>out</td>
<td>IOB97[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U21/4</td>
<td>-</td>
<td>in</td>
<td>IOB97[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P19/4</td>
<td>ds_cs</td>
<td>out</td>
<td>IOB99[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R19/4</td>
<td>-</td>
<td>in</td>
<td>IOB99[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T19/4</td>
<td>flash_spi_cs_n</td>
<td>out</td>
<td>IOB102[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T20/4</td>
<td>-</td>
<td>in</td>
<td>IOB102[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U22/4</td>
<td>-</td>
<td>in</td>
<td>IOB104[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>DOWN</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V22/4</td>
<td>sysclk</td>
<td>in</td>
<td>IOB104[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V17/4</td>
<td>-</td>
<td>in</td>
<td>IOB106[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W17/4</td>
<td>-</td>
<td>in</td>
<td>IOB106[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA18/4</td>
<td>-</td>
<td>in</td>
<td>IOB108[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB18/4</td>
<td>-</td>
<td>in</td>
<td>IOB108[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA19/4</td>
<td>io_jtag_tdi</td>
<td>in</td>
<td>IOB110[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB20/4</td>
<td>-</td>
<td>in</td>
<td>IOB110[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U17/4</td>
<td>-</td>
<td>in</td>
<td>IOB112[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U18/4</td>
<td>-</td>
<td>in</td>
<td>IOB112[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V18/4</td>
<td>-</td>
<td>in</td>
<td>IOB114[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V19/4</td>
<td>PHY_CLK</td>
<td>out</td>
<td>IOB114[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y18/4</td>
<td>-</td>
<td>in</td>
<td>IOB116[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y19/4</td>
<td>-</td>
<td>in</td>
<td>IOB116[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U20/4</td>
<td>-</td>
<td>in</td>
<td>IOB120[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V20/4</td>
<td>-</td>
<td>in</td>
<td>IOB120[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W19/4</td>
<td>-</td>
<td>in</td>
<td>IOB122[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W20/4</td>
<td>RGMII_RST_N</td>
<td>out</td>
<td>IOB122[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W21/4</td>
<td>-</td>
<td>in</td>
<td>IOB124[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W22/4</td>
<td>-</td>
<td>in</td>
<td>IOB124[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA20/4</td>
<td>io_jtag_tdo</td>
<td>out</td>
<td>IOB126[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA21/4</td>
<td>-</td>
<td>in</td>
<td>IOB126[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB21/4</td>
<td>io_jtag_tms</td>
<td>in</td>
<td>IOB129[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB22/4</td>
<td>-</td>
<td>in</td>
<td>IOB129[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y21/4</td>
<td>io_jtag_tck</td>
<td>in</td>
<td>IOB131[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y22/4</td>
<td>-</td>
<td>in</td>
<td>IOB131[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P14/4</td>
<td>-</td>
<td>in</td>
<td>IOB133[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R14/4</td>
<td>-</td>
<td>in</td>
<td>IOB133[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N17/4</td>
<td>-</td>
<td>in</td>
<td>IOB135[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P17/4</td>
<td>-</td>
<td>in</td>
<td>IOB135[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R18/4</td>
<td>ds_clk</td>
<td>out</td>
<td>IOB138[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T18/4</td>
<td>-</td>
<td>in</td>
<td>IOB138[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P15/4</td>
<td>-</td>
<td>in</td>
<td>IOB140[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R16/4</td>
<td>-</td>
<td>in</td>
<td>IOB140[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N13/4</td>
<td>-</td>
<td>in</td>
<td>IOB142[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N14/4</td>
<td>-</td>
<td>in</td>
<td>IOB142[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P16/4</td>
<td>ds_miso</td>
<td>in</td>
<td>IOB144[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R17/4</td>
<td>-</td>
<td>in</td>
<td>IOB144[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N15/4</td>
<td>-</td>
<td>in</td>
<td>IOB146[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U13/10</td>
<td>tdo_pad_o</td>
<td>out</td>
<td>IOB169[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T13/10</td>
<td>tms_pad_i</td>
<td>in</td>
<td>IOB169[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U12/10</td>
<td>-</td>
<td>in</td>
<td>IOB171[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G11/10</td>
<td>-</td>
<td>in</td>
<td>IOB171[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V12/10</td>
<td>tck_pad_i</td>
<td>in</td>
<td>IOB173[A]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R13/10</td>
<td>tdi_pad_i</td>
<td>in</td>
<td>IOB173[B]</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U11/10</td>
<td>-</td>
<td>in</td>
<td>IOB175[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L12/10</td>
<td>flash_spi_clk</td>
<td>out</td>
<td>IOB175[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U10/10</td>
<td>-</td>
<td>in</td>
<td>IOB177[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U9/10</td>
<td>-</td>
<td>in</td>
<td>IOB177[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U8/10</td>
<td>-</td>
<td>in</td>
<td>IOB179[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N12/10</td>
<td>-</td>
<td>in</td>
<td>IOB179[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F4/7</td>
<td>-</td>
<td>in</td>
<td>IOL1[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B1/7</td>
<td>-</td>
<td>in</td>
<td>IOL2[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">A1/7</td>
<td>-</td>
<td>in</td>
<td>IOL2[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E1/7</td>
<td>-</td>
<td>in</td>
<td>IOL4[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D1/7</td>
<td>-</td>
<td>in</td>
<td>IOL4[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">C2/7</td>
<td>-</td>
<td>in</td>
<td>IOL6[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B2/7</td>
<td>-</td>
<td>in</td>
<td>IOL6[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E2/7</td>
<td>-</td>
<td>in</td>
<td>IOL8[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D2/7</td>
<td>-</td>
<td>in</td>
<td>IOL8[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G1/7</td>
<td>-</td>
<td>in</td>
<td>IOL11[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F1/7</td>
<td>-</td>
<td>in</td>
<td>IOL11[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F3/7</td>
<td>-</td>
<td>in</td>
<td>IOL13[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E3/7</td>
<td>-</td>
<td>in</td>
<td>IOL13[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K1/7</td>
<td>ddr_addr[13]</td>
<td>out</td>
<td>IOL15[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J1/7</td>
<td>ddr_addr[7]</td>
<td>out</td>
<td>IOL15[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H2/7</td>
<td>ddr_addr[5]</td>
<td>out</td>
<td>IOL17[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G2/7</td>
<td>ddr_addr[2]</td>
<td>out</td>
<td>IOL17[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J5/7</td>
<td>ddr_addr[8]</td>
<td>out</td>
<td>IOL20[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H5/7</td>
<td>ddr_addr[9]</td>
<td>out</td>
<td>IOL20[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K2/7</td>
<td>ddr_addr[1]</td>
<td>out</td>
<td>IOL22[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J2/7</td>
<td>ddr_addr[4]</td>
<td>out</td>
<td>IOL22[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H4/7</td>
<td>-</td>
<td>in</td>
<td>IOL24[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G4/7</td>
<td>-</td>
<td>in</td>
<td>IOL24[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H3/7</td>
<td>ddr_addr[11]</td>
<td>out</td>
<td>IOL26[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G3/7</td>
<td>ddr_addr[6]</td>
<td>out</td>
<td>IOL26[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K4/7</td>
<td>ddr_addr[12]</td>
<td>out</td>
<td>IOL29[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J4/7</td>
<td>ddr_addr[3]</td>
<td>out</td>
<td>IOL29[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L3/7</td>
<td>ddr_ck</td>
<td>out</td>
<td>IOL31[A]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K3/7</td>
<td>ddr_ck_n</td>
<td>out</td>
<td>IOL31[B]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M3/7</td>
<td>-</td>
<td>in</td>
<td>IOL33[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M2/7</td>
<td>ddr_odt</td>
<td>out</td>
<td>IOL33[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M1/7</td>
<td>ddr_addr[0]</td>
<td>out</td>
<td>IOL35[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L1/7</td>
<td>ddr_addr[10]</td>
<td>out</td>
<td>IOL35[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K6/7</td>
<td>ddr_cke</td>
<td>out</td>
<td>IOL38[A]</td>
<td>SSTL15</td>
<td>4</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J6/7</td>
<td>-</td>
<td>in</td>
<td>IOL38[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L5/7</td>
<td>ddr_ras</td>
<td>out</td>
<td>IOL40[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L4/7</td>
<td>ddr_cas</td>
<td>out</td>
<td>IOL40[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N4/7</td>
<td>-</td>
<td>in</td>
<td>IOL42[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N3/7</td>
<td>-</td>
<td>in</td>
<td>IOL42[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R1/7</td>
<td>-</td>
<td>in</td>
<td>IOL44[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P1/7</td>
<td>-</td>
<td>in</td>
<td>IOL44[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P2/7</td>
<td>ddr_bank[1]</td>
<td>out</td>
<td>IOL47[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N2/7</td>
<td>-</td>
<td>in</td>
<td>IOL47[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P5/7</td>
<td>ddr_bank[0]</td>
<td>out</td>
<td>IOL49[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P4/7</td>
<td>ddr_cs</td>
<td>out</td>
<td>IOL49[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M6/7</td>
<td>ddr_bank[2]</td>
<td>out</td>
<td>IOL51[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M5/7</td>
<td>ddr_we</td>
<td>out</td>
<td>IOL51[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">P6/7</td>
<td>-</td>
<td>in</td>
<td>IOL53[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N5/7</td>
<td>-</td>
<td>in</td>
<td>IOL53[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L6/7</td>
<td>ddr_reset_n</td>
<td>out</td>
<td>IOL55[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T1/6</td>
<td>ddr_dq[26]</td>
<td>io</td>
<td>IOL56[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U1/6</td>
<td>ddr_dq[30]</td>
<td>io</td>
<td>IOL56[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U2/6</td>
<td>ddr_dq[28]</td>
<td>io</td>
<td>IOL58[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V2/6</td>
<td>ddr_dq[29]</td>
<td>io</td>
<td>IOL58[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U3/6</td>
<td>ddr_dq[27]</td>
<td>io</td>
<td>IOL60[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V3/6</td>
<td>-</td>
<td>in</td>
<td>IOL60[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W2/6</td>
<td>ddr_dq[24]</td>
<td>io</td>
<td>IOL62[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y2/6</td>
<td>ddr_dq[31]</td>
<td>io</td>
<td>IOL62[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R3/6</td>
<td>ddr_dqs[3]</td>
<td>io</td>
<td>IOL65[A]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R2/6</td>
<td>ddr_dqs_n[3]</td>
<td>io</td>
<td>IOL65[B]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W1/6</td>
<td>ddr_dm[3]</td>
<td>out</td>
<td>IOL67[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y1/6</td>
<td>ddr_dq[25]</td>
<td>io</td>
<td>IOL67[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y3/6</td>
<td>ddr_dqs[0]</td>
<td>io</td>
<td>IOL69[A]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA3/6</td>
<td>ddr_dqs_n[0]</td>
<td>io</td>
<td>IOL69[B]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA1/6</td>
<td>ddr_dq[4]</td>
<td>io</td>
<td>IOL71[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB1/6</td>
<td>ddr_dq[7]</td>
<td>io</td>
<td>IOL71[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T3/6</td>
<td>-</td>
<td>in</td>
<td>IOL73[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB3/6</td>
<td>ddr_dq[1]</td>
<td>io</td>
<td>IOL74[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB2/6</td>
<td>ddr_dq[5]</td>
<td>io</td>
<td>IOL74[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA5/6</td>
<td>ddr_dq[2]</td>
<td>io</td>
<td>IOL76[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB5/6</td>
<td>ddr_dq[6]</td>
<td>io</td>
<td>IOL76[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y4/6</td>
<td>ddr_dq[0]</td>
<td>io</td>
<td>IOL78[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA4/6</td>
<td>ddr_dm[0]</td>
<td>out</td>
<td>IOL78[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V4/6</td>
<td>ddr_dq[3]</td>
<td>io</td>
<td>IOL80[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W4/6</td>
<td>-</td>
<td>in</td>
<td>IOL80[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R4/6</td>
<td>ddr_dq[19]</td>
<td>io</td>
<td>IOL83[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T4/6</td>
<td>ddr_dq[21]</td>
<td>io</td>
<td>IOL83[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T5/6</td>
<td>ddr_dq[23]</td>
<td>io</td>
<td>IOL85[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U5/6</td>
<td>ddr_dq[16]</td>
<td>io</td>
<td>IOL85[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U6/6</td>
<td>ddr_dq[18]</td>
<td>io</td>
<td>IOL87[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V5/6</td>
<td>ddr_dq[22]</td>
<td>io</td>
<td>IOL87[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">R6/6</td>
<td>ddr_dq[17]</td>
<td>io</td>
<td>IOL89[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">T6/6</td>
<td>ddr_dm[2]</td>
<td>out</td>
<td>IOL89[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y6/6</td>
<td>ddr_dq[20]</td>
<td>io</td>
<td>IOL92[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA6/6</td>
<td>-</td>
<td>in</td>
<td>IOL92[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W6/6</td>
<td>ddr_dqs[2]</td>
<td>io</td>
<td>IOL94[A]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W5/6</td>
<td>ddr_dqs_n[2]</td>
<td>io</td>
<td>IOL94[B]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V9/6</td>
<td>ddr_dqs[1]</td>
<td>io</td>
<td>IOL96[A]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V8/6</td>
<td>ddr_dqs_n[1]</td>
<td>io</td>
<td>IOL96[B]</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB7/6</td>
<td>ddr_dq[10]</td>
<td>io</td>
<td>IOL98[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB6/6</td>
<td>ddr_dq[14]</td>
<td>io</td>
<td>IOL98[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AA8/6</td>
<td>ddr_dq[8]</td>
<td>io</td>
<td>IOL101[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">AB8/6</td>
<td>ddr_dq[12]</td>
<td>io</td>
<td>IOL101[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y8/6</td>
<td>ddr_dq[9]</td>
<td>io</td>
<td>IOL103[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y7/6</td>
<td>ddr_dq[11]</td>
<td>io</td>
<td>IOL103[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W9/6</td>
<td>ddr_dq[13]</td>
<td>io</td>
<td>IOL105[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">Y9/6</td>
<td>ddr_dq[15]</td>
<td>io</td>
<td>IOL105[B]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">V7/6</td>
<td>ddr_dm[1]</td>
<td>out</td>
<td>IOL107[A]</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">W7/6</td>
<td>-</td>
<td>in</td>
<td>IOL107[B]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">U7/6</td>
<td>-</td>
<td>in</td>
<td>IOL109[A]</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F15/2</td>
<td>O_sdram_ba[0]</td>
<td>out</td>
<td>IOR1[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E13/2</td>
<td>IO_sdram_dq[1]</td>
<td>io</td>
<td>IOR2[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E14/2</td>
<td>IO_sdram_dq[0]</td>
<td>io</td>
<td>IOR2[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D14/2</td>
<td>O_sdram_addr[6]</td>
<td>out</td>
<td>IOR4[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D15/2</td>
<td>O_sdram_addr[5]</td>
<td>out</td>
<td>IOR4[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E16/2</td>
<td>O_sdram_addr[4]</td>
<td>out</td>
<td>IOR6[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D16/2</td>
<td>O_sdram_wen_n</td>
<td>out</td>
<td>IOR6[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">C14/2</td>
<td>IO_sdram_dq[3]</td>
<td>io</td>
<td>IOR8[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">C15/2</td>
<td>IO_sdram_dq[2]</td>
<td>io</td>
<td>IOR8[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F13/2</td>
<td>O_sdram_dqm[1]</td>
<td>out</td>
<td>IOR11[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F14/2</td>
<td>O_sdram_dqm[0]</td>
<td>out</td>
<td>IOR11[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F16/2</td>
<td>O_sdram_ras_n</td>
<td>out</td>
<td>IOR13[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E17/2</td>
<td>O_sdram_cas_n</td>
<td>out</td>
<td>IOR13[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">A13/2</td>
<td>IO_sdram_dq[7]</td>
<td>io</td>
<td>IOR15[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">A14/2</td>
<td>IO_sdram_dq[6]</td>
<td>io</td>
<td>IOR15[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">C13/2</td>
<td>IO_sdram_dq[5]</td>
<td>io</td>
<td>IOR17[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B13/2</td>
<td>IO_sdram_dq[4]</td>
<td>io</td>
<td>IOR17[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">A15/2</td>
<td>IO_sdram_dq[12]</td>
<td>io</td>
<td>IOR20[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">A16/2</td>
<td>IO_sdram_dq[13]</td>
<td>io</td>
<td>IOR20[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B15/2</td>
<td>IO_sdram_dq[14]</td>
<td>io</td>
<td>IOR22[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B16/2</td>
<td>IO_sdram_dq[15]</td>
<td>io</td>
<td>IOR22[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B17/2</td>
<td>O_sdram_clk</td>
<td>out</td>
<td>IOR24[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B18/2</td>
<td>O_sdram_addr[12]</td>
<td>out</td>
<td>IOR24[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D17/2</td>
<td>O_sdram_addr[11]</td>
<td>out</td>
<td>IOR26[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">C17/2</td>
<td>O_sdram_addr[9]</td>
<td>out</td>
<td>IOR26[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E19/2</td>
<td>O_sdram_addr[1]</td>
<td>out</td>
<td>IOR29[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D19/2</td>
<td>O_sdram_addr[0]</td>
<td>out</td>
<td>IOR29[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">C18/2</td>
<td>O_sdram_addr[3]</td>
<td>out</td>
<td>IOR31[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">C19/2</td>
<td>O_sdram_addr[2]</td>
<td>out</td>
<td>IOR31[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F19/2</td>
<td>O_sdram_cs_n</td>
<td>out</td>
<td>IOR33[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F20/2</td>
<td>RGMII_GTXCLK</td>
<td>out</td>
<td>IOR33[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F18/2</td>
<td>-</td>
<td>in</td>
<td>IOR35[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E18/2</td>
<td>-</td>
<td>in</td>
<td>IOR35[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">A18/2</td>
<td>O_sdram_addr[8]</td>
<td>out</td>
<td>IOR38[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">A19/2</td>
<td>O_sdram_addr[7]</td>
<td>out</td>
<td>IOR38[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B20/2</td>
<td>IO_sdram_dq[10]</td>
<td>io</td>
<td>IOR40[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">A20/2</td>
<td>IO_sdram_dq[11]</td>
<td>io</td>
<td>IOR40[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">C22/2</td>
<td>-</td>
<td>in</td>
<td>IOR42[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B22/2</td>
<td>-</td>
<td>in</td>
<td>IOR42[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">B21/2</td>
<td>IO_sdram_dq[8]</td>
<td>io</td>
<td>IOR44[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">A21/2</td>
<td>IO_sdram_dq[9]</td>
<td>io</td>
<td>IOR44[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D20/2</td>
<td>O_sdram_addr[10]</td>
<td>out</td>
<td>IOR47[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">C20/2</td>
<td>O_sdram_ba[1]</td>
<td>out</td>
<td>IOR47[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E22/2</td>
<td>RGMII_TXD[3]</td>
<td>out</td>
<td>IOR49[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D22/2</td>
<td>RGMII_TXD[2]</td>
<td>out</td>
<td>IOR49[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">E21/2</td>
<td>RGMII_TXD[1]</td>
<td>out</td>
<td>IOR51[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">D21/2</td>
<td>RGMII_TXD[0]</td>
<td>out</td>
<td>IOR51[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G21/2</td>
<td>-</td>
<td>in</td>
<td>IOR53[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G22/2</td>
<td>-</td>
<td>in</td>
<td>IOR53[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">F21/2</td>
<td>RGMII_TXEN</td>
<td>out</td>
<td>IOR55[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M13/3</td>
<td>-</td>
<td>in</td>
<td>IOR56[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L13/3</td>
<td>-</td>
<td>in</td>
<td>IOR56[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K17/3</td>
<td>tmds_d_p[2]</td>
<td>out</td>
<td>IOR58[A]</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J17/3</td>
<td>tmds_d_n[2]</td>
<td>out</td>
<td>IOR58[B]</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K13/3</td>
<td>-</td>
<td>in</td>
<td>IOR60[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K14/3</td>
<td>-</td>
<td>in</td>
<td>IOR60[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L14/3</td>
<td>-</td>
<td>in</td>
<td>IOR62[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L15/3</td>
<td>-</td>
<td>in</td>
<td>IOR62[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L16/3</td>
<td>-</td>
<td>in</td>
<td>IOR65[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K16/3</td>
<td>-</td>
<td>in</td>
<td>IOR65[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M15/3</td>
<td>-</td>
<td>in</td>
<td>IOR67[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M16/3</td>
<td>-</td>
<td>in</td>
<td>IOR67[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H20/3</td>
<td>-</td>
<td>in</td>
<td>IOR69[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G20/3</td>
<td>-</td>
<td>in</td>
<td>IOR69[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M21/3</td>
<td>-</td>
<td>in</td>
<td>IOR71[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L21/3</td>
<td>-</td>
<td>in</td>
<td>IOR71[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M17/3</td>
<td>-</td>
<td>in</td>
<td>IOR73[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J22/3</td>
<td>-</td>
<td>in</td>
<td>IOR74[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H22/3</td>
<td>-</td>
<td>in</td>
<td>IOR74[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K21/3</td>
<td>-</td>
<td>in</td>
<td>IOR76[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K22/3</td>
<td>-</td>
<td>in</td>
<td>IOR76[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J20/3</td>
<td>-</td>
<td>in</td>
<td>IOR78[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J21/3</td>
<td>-</td>
<td>in</td>
<td>IOR78[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J19/3</td>
<td>-</td>
<td>in</td>
<td>IOR80[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H19/3</td>
<td>-</td>
<td>in</td>
<td>IOR80[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K18/3</td>
<td>-</td>
<td>in</td>
<td>IOR83[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">K19/3</td>
<td>-</td>
<td>in</td>
<td>IOR83[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L19/3</td>
<td>-</td>
<td>in</td>
<td>IOR85[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L20/3</td>
<td>-</td>
<td>in</td>
<td>IOR85[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M18/3</td>
<td>-</td>
<td>in</td>
<td>IOR87[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">L18/3</td>
<td>-</td>
<td>in</td>
<td>IOR87[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N22/3</td>
<td>-</td>
<td>in</td>
<td>IOR89[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M22/3</td>
<td>-</td>
<td>in</td>
<td>IOR89[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N18/3</td>
<td>-</td>
<td>in</td>
<td>IOR92[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N19/3</td>
<td>-</td>
<td>in</td>
<td>IOR92[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">N20/3</td>
<td>-</td>
<td>in</td>
<td>IOR94[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">M20/3</td>
<td>-</td>
<td>in</td>
<td>IOR94[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H17/3</td>
<td>-</td>
<td>in</td>
<td>IOR96[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H18/3</td>
<td>-</td>
<td>in</td>
<td>IOR96[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H13/3</td>
<td>-</td>
<td>in</td>
<td>IOR98[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G13/3</td>
<td>-</td>
<td>in</td>
<td>IOR98[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J15/3</td>
<td>tmds_d_p[1]</td>
<td>out</td>
<td>IOR101[A]</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H15/3</td>
<td>tmds_d_n[1]</td>
<td>out</td>
<td>IOR101[B]</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J14/3</td>
<td>tmds_d_p[0]</td>
<td>out</td>
<td>IOR103[A]</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">H14/3</td>
<td>tmds_d_n[0]</td>
<td>out</td>
<td>IOR103[B]</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G15/3</td>
<td>tmds_clk_p</td>
<td>out</td>
<td>IOR105[A]</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G16/3</td>
<td>tmds_clk_n</td>
<td>out</td>
<td>IOR105[B]</td>
<td>LVCMOS33D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G17/3</td>
<td>-</td>
<td>in</td>
<td>IOR107[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">G18/3</td>
<td>-</td>
<td>in</td>
<td>IOR107[B]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
<tr>
<td class="label">J16/3</td>
<td>init_calib_complete</td>
<td>out</td>
<td>IOR109[A]</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
</tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
