{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 12:36:45 2019 " "Info: Processing started: Mon May 13 12:36:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Controler:inst15\|ALUSrcB\[0\] register Registrador:inst12\|Saida\[31\] 130.14 MHz 7.684 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 130.14 MHz between source register \"Controler:inst15\|ALUSrcB\[0\]\" and destination register \"Registrador:inst12\|Saida\[31\]\" (period= 7.684 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.488 ns + Longest register register " "Info: + Longest register to register delay is 7.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controler:inst15\|ALUSrcB\[0\] 1 REG LCFF_X27_Y11_N27 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N27; Fanout = 38; REG Node = 'Controler:inst15\|ALUSrcB\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.346 ns) 0.745 ns Ula32:inst11\|carry_temp\[0\]~0 2 COMB LCCOMB_X27_Y11_N2 4 " "Info: 2: + IC(0.399 ns) + CELL(0.346 ns) = 0.745 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 4; COMB Node = 'Ula32:inst11\|carry_temp\[0\]~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { Controler:inst15|ALUSrcB[0] Ula32:inst11|carry_temp[0]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.357 ns) 1.625 ns Ula32:inst11\|carry_temp\[2\]~4DUPLICATE 3 COMB LCCOMB_X26_Y11_N18 4 " "Info: 3: + IC(0.523 ns) + CELL(0.357 ns) = 1.625 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 4; COMB Node = 'Ula32:inst11\|carry_temp\[2\]~4DUPLICATE'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { Ula32:inst11|carry_temp[0]~0 Ula32:inst11|carry_temp[2]~4DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 2.026 ns Ula32:inst11\|carry_temp\[4\]~6DUPLICATE 4 COMB LCCOMB_X26_Y11_N6 1 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 2.026 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 1; COMB Node = 'Ula32:inst11\|carry_temp\[4\]~6DUPLICATE'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:inst11|carry_temp[2]~4DUPLICATE Ula32:inst11|carry_temp[4]~6DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.154 ns) 2.492 ns Ula32:inst11\|carry_temp\[6\]~10 5 COMB LCCOMB_X25_Y11_N26 2 " "Info: 5: + IC(0.312 ns) + CELL(0.154 ns) = 2.492 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 2; COMB Node = 'Ula32:inst11\|carry_temp\[6\]~10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Ula32:inst11|carry_temp[4]~6DUPLICATE Ula32:inst11|carry_temp[6]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 2.848 ns Ula32:inst11\|carry_temp\[7\]~11 6 COMB LCCOMB_X26_Y11_N14 3 " "Info: 6: + IC(0.303 ns) + CELL(0.053 ns) = 2.848 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[7\]~11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Ula32:inst11|carry_temp[6]~10 Ula32:inst11|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 3.112 ns Ula32:inst11\|carry_temp\[9\]~53 7 COMB LCCOMB_X26_Y11_N0 3 " "Info: 7: + IC(0.211 ns) + CELL(0.053 ns) = 3.112 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[9\]~53'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:inst11|carry_temp[7]~11 Ula32:inst11|carry_temp[9]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.053 ns) 3.763 ns Ula32:inst11\|carry_temp\[11\]~49 8 COMB LCCOMB_X27_Y14_N16 3 " "Info: 8: + IC(0.598 ns) + CELL(0.053 ns) = 3.763 ns; Loc. = LCCOMB_X27_Y14_N16; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[11\]~49'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { Ula32:inst11|carry_temp[9]~53 Ula32:inst11|carry_temp[11]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 4.115 ns Ula32:inst11\|carry_temp\[13\]~45 9 COMB LCCOMB_X26_Y14_N16 3 " "Info: 9: + IC(0.299 ns) + CELL(0.053 ns) = 4.115 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[13\]~45'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { Ula32:inst11|carry_temp[11]~49 Ula32:inst11|carry_temp[13]~45 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 4.381 ns Ula32:inst11\|carry_temp\[15\]~41 10 COMB LCCOMB_X26_Y14_N28 3 " "Info: 10: + IC(0.213 ns) + CELL(0.053 ns) = 4.381 ns; Loc. = LCCOMB_X26_Y14_N28; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[15\]~41'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst11|carry_temp[13]~45 Ula32:inst11|carry_temp[15]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.053 ns) 4.801 ns Ula32:inst11\|carry_temp\[17\]~37 11 COMB LCCOMB_X26_Y14_N24 3 " "Info: 11: + IC(0.367 ns) + CELL(0.053 ns) = 4.801 ns; Loc. = LCCOMB_X26_Y14_N24; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[17\]~37'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:inst11|carry_temp[15]~41 Ula32:inst11|carry_temp[17]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 5.159 ns Ula32:inst11\|carry_temp\[19\]~33 12 COMB LCCOMB_X26_Y14_N4 3 " "Info: 12: + IC(0.305 ns) + CELL(0.053 ns) = 5.159 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[19\]~33'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:inst11|carry_temp[17]~37 Ula32:inst11|carry_temp[19]~33 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 5.417 ns Ula32:inst11\|carry_temp\[21\]~29 13 COMB LCCOMB_X26_Y14_N0 3 " "Info: 13: + IC(0.205 ns) + CELL(0.053 ns) = 5.417 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[21\]~29'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:inst11|carry_temp[19]~33 Ula32:inst11|carry_temp[21]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.053 ns) 6.088 ns Ula32:inst11\|carry_temp\[23\]~25 14 COMB LCCOMB_X26_Y17_N20 3 " "Info: 14: + IC(0.618 ns) + CELL(0.053 ns) = 6.088 ns; Loc. = LCCOMB_X26_Y17_N20; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[23\]~25'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Ula32:inst11|carry_temp[21]~29 Ula32:inst11|carry_temp[23]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 6.354 ns Ula32:inst11\|carry_temp\[25\]~21 15 COMB LCCOMB_X26_Y17_N16 3 " "Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 6.354 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[25\]~21'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst11|carry_temp[23]~25 Ula32:inst11|carry_temp[25]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 6.640 ns Ula32:inst11\|carry_temp\[27\]~17 16 COMB LCCOMB_X26_Y17_N28 3 " "Info: 16: + IC(0.233 ns) + CELL(0.053 ns) = 6.640 ns; Loc. = LCCOMB_X26_Y17_N28; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[27\]~17'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:inst11|carry_temp[25]~21 Ula32:inst11|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.053 ns) 7.066 ns Ula32:inst11\|carry_temp\[29\]~12 17 COMB LCCOMB_X26_Y17_N26 2 " "Info: 17: + IC(0.373 ns) + CELL(0.053 ns) = 7.066 ns; Loc. = LCCOMB_X26_Y17_N26; Fanout = 2; COMB Node = 'Ula32:inst11\|carry_temp\[29\]~12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:inst11|carry_temp[27]~17 Ula32:inst11|carry_temp[29]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 7.333 ns Ula32:inst11\|Mux0~1 18 COMB LCCOMB_X26_Y17_N0 1 " "Info: 18: + IC(0.214 ns) + CELL(0.053 ns) = 7.333 ns; Loc. = LCCOMB_X26_Y17_N0; Fanout = 1; COMB Node = 'Ula32:inst11\|Mux0~1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst11|carry_temp[29]~12 Ula32:inst11|Mux0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.488 ns Registrador:inst12\|Saida\[31\] 19 REG LCFF_X26_Y17_N1 33 " "Info: 19: + IC(0.000 ns) + CELL(0.155 ns) = 7.488 ns; Loc. = LCFF_X26_Y17_N1; Fanout = 33; REG Node = 'Registrador:inst12\|Saida\[31\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:inst11|Mux0~1 Registrador:inst12|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 24.77 % ) " "Info: Total cell delay = 1.855 ns ( 24.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.633 ns ( 75.23 % ) " "Info: Total interconnect delay = 5.633 ns ( 75.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.488 ns" { Controler:inst15|ALUSrcB[0] Ula32:inst11|carry_temp[0]~0 Ula32:inst11|carry_temp[2]~4DUPLICATE Ula32:inst11|carry_temp[4]~6DUPLICATE Ula32:inst11|carry_temp[6]~10 Ula32:inst11|carry_temp[7]~11 Ula32:inst11|carry_temp[9]~53 Ula32:inst11|carry_temp[11]~49 Ula32:inst11|carry_temp[13]~45 Ula32:inst11|carry_temp[15]~41 Ula32:inst11|carry_temp[17]~37 Ula32:inst11|carry_temp[19]~33 Ula32:inst11|carry_temp[21]~29 Ula32:inst11|carry_temp[23]~25 Ula32:inst11|carry_temp[25]~21 Ula32:inst11|carry_temp[27]~17 Ula32:inst11|carry_temp[29]~12 Ula32:inst11|Mux0~1 Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.488 ns" { Controler:inst15|ALUSrcB[0] {} Ula32:inst11|carry_temp[0]~0 {} Ula32:inst11|carry_temp[2]~4DUPLICATE {} Ula32:inst11|carry_temp[4]~6DUPLICATE {} Ula32:inst11|carry_temp[6]~10 {} Ula32:inst11|carry_temp[7]~11 {} Ula32:inst11|carry_temp[9]~53 {} Ula32:inst11|carry_temp[11]~49 {} Ula32:inst11|carry_temp[13]~45 {} Ula32:inst11|carry_temp[15]~41 {} Ula32:inst11|carry_temp[17]~37 {} Ula32:inst11|carry_temp[19]~33 {} Ula32:inst11|carry_temp[21]~29 {} Ula32:inst11|carry_temp[23]~25 {} Ula32:inst11|carry_temp[25]~21 {} Ula32:inst11|carry_temp[27]~17 {} Ula32:inst11|carry_temp[29]~12 {} Ula32:inst11|Mux0~1 {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.399ns 0.523ns 0.247ns 0.312ns 0.303ns 0.211ns 0.598ns 0.299ns 0.213ns 0.367ns 0.305ns 0.205ns 0.618ns 0.213ns 0.233ns 0.373ns 0.214ns 0.000ns } { 0.000ns 0.346ns 0.357ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.477 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1334 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1334; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns Registrador:inst12\|Saida\[31\] 3 REG LCFF_X26_Y17_N1 33 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N1; Fanout = 33; REG Node = 'Registrador:inst12\|Saida\[31\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.489 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1334 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1334; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns Controler:inst15\|ALUSrcB\[0\] 3 REG LCFF_X27_Y11_N27 38 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y11_N27; Fanout = 38; REG Node = 'Controler:inst15\|ALUSrcB\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { CLK~clkctrl Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst15|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst15|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.488 ns" { Controler:inst15|ALUSrcB[0] Ula32:inst11|carry_temp[0]~0 Ula32:inst11|carry_temp[2]~4DUPLICATE Ula32:inst11|carry_temp[4]~6DUPLICATE Ula32:inst11|carry_temp[6]~10 Ula32:inst11|carry_temp[7]~11 Ula32:inst11|carry_temp[9]~53 Ula32:inst11|carry_temp[11]~49 Ula32:inst11|carry_temp[13]~45 Ula32:inst11|carry_temp[15]~41 Ula32:inst11|carry_temp[17]~37 Ula32:inst11|carry_temp[19]~33 Ula32:inst11|carry_temp[21]~29 Ula32:inst11|carry_temp[23]~25 Ula32:inst11|carry_temp[25]~21 Ula32:inst11|carry_temp[27]~17 Ula32:inst11|carry_temp[29]~12 Ula32:inst11|Mux0~1 Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.488 ns" { Controler:inst15|ALUSrcB[0] {} Ula32:inst11|carry_temp[0]~0 {} Ula32:inst11|carry_temp[2]~4DUPLICATE {} Ula32:inst11|carry_temp[4]~6DUPLICATE {} Ula32:inst11|carry_temp[6]~10 {} Ula32:inst11|carry_temp[7]~11 {} Ula32:inst11|carry_temp[9]~53 {} Ula32:inst11|carry_temp[11]~49 {} Ula32:inst11|carry_temp[13]~45 {} Ula32:inst11|carry_temp[15]~41 {} Ula32:inst11|carry_temp[17]~37 {} Ula32:inst11|carry_temp[19]~33 {} Ula32:inst11|carry_temp[21]~29 {} Ula32:inst11|carry_temp[23]~25 {} Ula32:inst11|carry_temp[25]~21 {} Ula32:inst11|carry_temp[27]~17 {} Ula32:inst11|carry_temp[29]~12 {} Ula32:inst11|Mux0~1 {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.399ns 0.523ns 0.247ns 0.312ns 0.303ns 0.211ns 0.598ns 0.299ns 0.213ns 0.367ns 0.305ns 0.205ns 0.618ns 0.213ns 0.233ns 0.373ns 0.214ns 0.000ns } { 0.000ns 0.346ns 0.357ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl Controler:inst15|ALUSrcB[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst15|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK PC\[23\] Registrador:inst\|Saida\[23\] 6.919 ns register " "Info: tco from clock \"CLK\" to destination pin \"PC\[23\]\" through register \"Registrador:inst\|Saida\[23\]\" is 6.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.469 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1334 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1334; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Registrador:inst\|Saida\[23\] 3 REG LCFF_X21_Y17_N11 2 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X21_Y17_N11; Fanout = 2; REG Node = 'Registrador:inst\|Saida\[23\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { CLK~clkctrl Registrador:inst|Saida[23] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl Registrador:inst|Saida[23] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[23] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.356 ns + Longest register pin " "Info: + Longest register to pin delay is 4.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst\|Saida\[23\] 1 REG LCFF_X21_Y17_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N11; Fanout = 2; REG Node = 'Registrador:inst\|Saida\[23\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst|Saida[23] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.384 ns) + CELL(1.972 ns) 4.356 ns PC\[23\] 2 PIN PIN_Y6 0 " "Info: 2: + IC(2.384 ns) + CELL(1.972 ns) = 4.356 ns; Loc. = PIN_Y6; Fanout = 0; PIN Node = 'PC\[23\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { Registrador:inst|Saida[23] PC[23] } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 45.27 % ) " "Info: Total cell delay = 1.972 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 54.73 % ) " "Info: Total interconnect delay = 2.384 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { Registrador:inst|Saida[23] PC[23] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.356 ns" { Registrador:inst|Saida[23] {} PC[23] {} } { 0.000ns 2.384ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl Registrador:inst|Saida[23] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[23] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { Registrador:inst|Saida[23] PC[23] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.356 ns" { Registrador:inst|Saida[23] {} PC[23] {} } { 0.000ns 2.384ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 12:36:47 2019 " "Info: Processing ended: Mon May 13 12:36:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
