-- generated by newgenasym Fri Apr 10 16:14:49 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity is42s16800e is
    port (    
	A0:        IN     STD_LOGIC;    
	A1:        IN     STD_LOGIC;    
	A10:       IN     STD_LOGIC;    
	A11:       IN     STD_LOGIC;    
	A2:        IN     STD_LOGIC;    
	A3:        IN     STD_LOGIC;    
	A4:        IN     STD_LOGIC;    
	A5:        IN     STD_LOGIC;    
	A6:        IN     STD_LOGIC;    
	A7:        IN     STD_LOGIC;    
	A8:        IN     STD_LOGIC;    
	A9:        IN     STD_LOGIC;    
	BA0:       IN     STD_LOGIC;    
	BA1:       IN     STD_LOGIC;    
	\cas#\:    IN     STD_LOGIC;    
	CKE:       IN     STD_LOGIC;    
	CLK:       IN     STD_LOGIC;    
	\cs#\:     IN     STD_LOGIC;    
	DQ0:       INOUT  STD_LOGIC;    
	DQ1:       INOUT  STD_LOGIC;    
	DQ10:      INOUT  STD_LOGIC;    
	DQ11:      INOUT  STD_LOGIC;    
	DQ12:      INOUT  STD_LOGIC;    
	DQ13:      INOUT  STD_LOGIC;    
	DQ14:      INOUT  STD_LOGIC;    
	DQ15:      INOUT  STD_LOGIC;    
	DQ2:       INOUT  STD_LOGIC;    
	DQ3:       INOUT  STD_LOGIC;    
	DQ4:       INOUT  STD_LOGIC;    
	DQ5:       INOUT  STD_LOGIC;    
	DQ6:       INOUT  STD_LOGIC;    
	DQ7:       INOUT  STD_LOGIC;    
	DQ8:       INOUT  STD_LOGIC;    
	DQ9:       INOUT  STD_LOGIC;    
	DQMH:      IN     STD_LOGIC;    
	DQML:      IN     STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	\ras#\:    IN     STD_LOGIC;    
	VDD1:      IN     STD_LOGIC;    
	VDD2:      IN     STD_LOGIC;    
	VDD3:      IN     STD_LOGIC;    
	VDDQ1:     IN     STD_LOGIC;    
	VDDQ2:     IN     STD_LOGIC;    
	VDDQ3:     IN     STD_LOGIC;    
	VDDQ4:     IN     STD_LOGIC;    
	VSS1:      IN     STD_LOGIC;    
	VSS2:      IN     STD_LOGIC;    
	VSS3:      IN     STD_LOGIC;    
	VSSQ1:     IN     STD_LOGIC;    
	VSSQ2:     IN     STD_LOGIC;    
	VSSQ3:     IN     STD_LOGIC;    
	VSSQ4:     IN     STD_LOGIC;    
	\we#\:     IN     STD_LOGIC);
end is42s16800e;
