
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.69

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_in[5] (input port clocked by core_clock)
Endpoint: zero_count[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.05    0.00    0.00    0.20 ^ data_in[5] (in)
                                         data_in[5] (net)
                  0.00    0.00    0.20 ^ _119_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.08    0.06    0.26 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _060_ (net)
                  0.08    0.00    0.26 v _120_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.09    0.09    0.35 ^ _120_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         zero_count[1] (net)
                  0.09    0.00    0.35 ^ zero_count[1] (out)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: data_in[8] (input port clocked by core_clock)
Endpoint: valid_input (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.03    0.00    0.00    0.20 v data_in[8] (in)
                                         data_in[8] (net)
                  0.00    0.00    0.20 v _061_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     2    0.02    0.07    0.18    0.38 v _061_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _006_ (net)
                  0.07    0.00    0.38 v _062_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     3    0.04    0.12    0.28    0.65 v _062_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _007_ (net)
                  0.12    0.00    0.65 v _070_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     3    0.02    0.09    0.22    0.88 v _070_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         zero_count[4] (net)
                  0.09    0.00    0.88 v _080_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.00    0.08    0.23    1.11 v _080_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         valid_input (net)
                  0.08    0.00    1.11 v valid_input (out)
                                  1.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  8.69   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: data_in[8] (input port clocked by core_clock)
Endpoint: valid_input (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.03    0.00    0.00    0.20 v data_in[8] (in)
                                         data_in[8] (net)
                  0.00    0.00    0.20 v _061_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     2    0.02    0.07    0.18    0.38 v _061_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _006_ (net)
                  0.07    0.00    0.38 v _062_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     3    0.04    0.12    0.28    0.65 v _062_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _007_ (net)
                  0.12    0.00    0.65 v _070_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     3    0.02    0.09    0.22    0.88 v _070_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         zero_count[4] (net)
                  0.09    0.00    0.88 v _080_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.00    0.08    0.23    1.11 v _080_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         valid_input (net)
                  0.08    0.00    1.11 v valid_input (out)
                                  1.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  8.69   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.23e-04   1.23e-04   1.47e-08   3.46e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.23e-04   1.23e-04   1.47e-08   3.46e-04 100.0%
                          64.5%      35.5%       0.0%
