# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
Clock(R)->Clock(R)	0.957    */-0.000        */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.959    */0.011         */-0.073        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.955    */0.016         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.956    */0.022         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.955    */0.024         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D    1
Clock(R)->Clock(R)	0.952    */0.031         */-0.072        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D    1
Clock(R)->Clock(R)	0.955    */0.031         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.960    */0.034         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.953    */0.035         */-0.073        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D    1
Clock(R)->Clock(R)	0.955    */0.040         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.954    */0.043         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.957    */0.056         */-0.072        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D    1
Clock(R)->Clock(R)	0.951    */0.070         */-0.070        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.961    */0.122         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D    1
Clock(R)->Clock(R)	0.959    */0.124         */-0.074        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D    1
Clock(R)->Clock(R)	0.960    */0.131         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D    1
Clock(R)->Clock(R)	0.959    */0.141         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.958    */0.146         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.961    */0.152         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.960    */0.155         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.957    */0.162         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.960    */0.163         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.957    */0.165         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.961    */0.167         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.957    */0.169         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.948    */0.177         */-0.064        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.959    */0.179         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.960    */0.198         */-0.076        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D    1
Clock(R)->Clock(R)	0.956    */0.223         */-0.063        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.972    */0.233         */-0.066        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.953    */0.268         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.957    */0.274         */-0.073        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.957    */0.279         */-0.074        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.981    */0.282         */-0.075        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.952    */0.284         */-0.057        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.951    */0.285         */-0.057        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.948    */0.304         */-0.055        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.949    */0.304         */-0.054        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.970    */0.311         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.969    */0.312         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.963    */0.314         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.954    */0.315         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.978    */0.316         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.953    */0.317         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.979    */0.321         */-0.073        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.945    */0.324         */-0.055        u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.968    */0.328         */-0.071        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.979    */0.330         */-0.073        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.944    */0.334         */-0.053        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.977    */0.336         */-0.071        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.950    */0.338         */-0.068        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.969    */0.339         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.959    */0.340         */-0.053        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.978    */0.342         */-0.072        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.962    */0.351         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.962    */0.353         */-0.065        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.934    */0.357         */-0.051        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.944    */0.367         */-0.053        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.943    */0.399         */-0.049        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.941    */0.402         */-0.050        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.941    */0.404         */-0.049        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.957    */0.408         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.942    */0.414         */-0.047        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.952    */0.414         */-0.060        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.936    */0.431         */-0.046        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.952    */0.431         */-0.059        u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.940    */0.439         */-0.044        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.964    */0.447         */-0.058        u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.938    */0.447         */-0.043        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.934    */0.470         */-0.043        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.933    */0.474         */-0.043        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.933    */0.487         */-0.041        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.937    */0.487         */-0.040        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.934    */0.492         */-0.041        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.935    */0.505         */-0.039        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.931    */0.518         */-0.036        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.935    */0.520         */-0.038        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.930    */0.522         */-0.038        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.953    */0.529         */-0.070        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.928    */0.546         */-0.037        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.926    */0.557         */-0.033        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.928    */0.563         */-0.034        u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.929    */0.565         */-0.034        u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.953    */0.611         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.944    */0.643         */-0.061        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.950    */0.700         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/D    1
Clock(R)->Clock(R)	0.935    */0.774         */-0.052        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.935    */0.822         */-0.042        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.947    */0.840         */-0.064        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/D    1
Clock(R)->Clock(R)	0.936    */0.958         */-0.053        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.913    */0.963         */-0.020        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.960    */0.973         */-0.067        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.958    */0.977         */-0.054        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/D    1
Clock(R)->Clock(R)	0.953    */0.999         */-0.069        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.907    */1.017         */-0.024        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.981    */1.054         */-0.077        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[10]/D    1
Clock(R)->Clock(R)	0.972    */1.105         */-0.068        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/D    1
Clock(R)->Clock(R)	0.969    */1.137         */-0.066        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.952    */1.379         */-0.071        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[3]/D    1
Clock(R)->Clock(R)	0.969    */1.444         */-0.066        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[6]/D    1
Clock(R)->Clock(R)	0.964    */1.493         */-0.071        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.971    */1.493         */-0.067        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[7]/D    1
Clock(R)->Clock(R)	0.948    */1.504         */-0.043        u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/D    1
Clock(R)->Clock(R)	0.961    */1.527         */-0.057        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[5]/D    1
Clock(R)->Clock(R)	0.962    */1.534         */-0.069        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.952    */1.536         */-0.071        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[1]/D    1
Clock(R)->Clock(R)	0.957    */1.556         */-0.064        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.953    */1.581         */-0.073        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[0]/D    1
Clock(R)->Clock(R)	0.955    */1.623         */-0.075        u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[2]/D    1
Clock(R)->Clock(R)	0.973    */1.730         */-0.069        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[3]/D    1
Clock(R)->Clock(R)	-0.300   1.770/*         0.500/*         DC_Out[6]    1
Clock(R)->Clock(R)	0.950    */1.783         */-0.057        u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[4]/D    1
Clock(R)->Clock(R)	-0.300   1.829/*         0.500/*         DC_Out[1]    1
Clock(R)->Clock(R)	-0.300   */1.887         */0.500         DC_Out[3]    1
Clock(R)->Clock(R)	-0.300   1.920/*         0.500/*         DC_Out[0]    1
Clock(R)->Clock(R)	-0.300   2.086/*         0.500/*         DC_Out[4]    1
Clock(R)->Clock(R)	-0.300   2.116/*         0.500/*         DC_Out[5]    1
Clock(R)->Clock(R)	-0.300   2.139/*         0.500/*         DC_Out[10]    1
Clock(R)->Clock(R)	-0.300   */2.224         */0.500         DC_Out[7]    1
Clock(R)->Clock(R)	-0.300   */2.233         */0.500         DC_Out[8]    1
Clock(R)->Clock(R)	-0.300   */2.234         */0.500         Env_Out[12]    1
Clock(R)->Clock(R)	-0.300   */2.252         */0.500         DC_Out[2]    1
Clock(R)->Clock(R)	-0.300   2.304/*         0.500/*         Env_Out[9]    1
Clock(R)->Clock(R)	-0.300   */2.335         */0.500         Env_Out[11]    1
Clock(R)->Clock(R)	-0.300   2.359/*         0.500/*         Env_Out[10]    1
Clock(R)->Clock(R)	-0.300   2.362/*         0.500/*         DC_Out[12]    1
Clock(R)->Clock(R)	-0.300   */2.402         */0.500         DC_Out[11]    1
Clock(R)->Clock(R)	-0.300   2.677/*         0.500/*         Env_Out[7]    1
Clock(R)->Clock(R)	-0.300   2.695/*         0.500/*         Env_Out[6]    1
Clock(R)->Clock(R)	-0.300   */2.752         */0.500         DC_Out[9]    1
Clock(R)->Clock(R)	-0.300   */2.757         */0.500         Env_Out[2]    1
Clock(R)->Clock(R)	-0.300   */2.764         */0.500         Env_Out[8]    1
Clock(R)->Clock(R)	-0.300   */2.796         */0.500         Env_Out[3]    1
Clock(R)->Clock(R)	-0.300   */2.813         */0.500         Env_Out[1]    1
Clock(R)->Clock(R)	-0.300   2.942/*         0.500/*         Env_Out[5]    1
Clock(R)->Clock(R)	-0.300   */3.004         */0.500         Env_Out[4]    1
