// Seed: 1336225260
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_10(
      .id_0(id_4), .id_1(1 & id_3), .id_2(id_2), .id_3(id_7), .id_4("" ^ id_3)
  );
  wire id_11;
  logic [7:0] id_12;
  always @(posedge 1 - id_3 or posedge id_4) id_12[1] <= 1'b0;
endmodule
module module_1 ();
  id_1 :
  assert property (@(posedge 1) 1)
  else $display(1);
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
