---
title: rtl_design
layout: default
---

# rtl_design
Write SystemVerilog/VHDL for the circuit logic.



[ðŸ”™ Back to SiliWiki](../index.md)
