{
  "module_name": "oss_2_4_enum.h",
  "hash_id": "363975237a02e20d54c9aa32d650d01d43b8950666d2b769186966b5d7ddd78e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/oss/oss_2_4_enum.h",
  "human_readable_source": " \n\n#ifndef OSS_2_4_ENUM_H\n#define OSS_2_4_ENUM_H\n\ntypedef enum IH_CLIENT_ID {\n\tDC_IH_SRC_ID_START                               = 0x1,\n\tDC_IH_SRC_ID_END                                 = 0x1f,\n\tVGA_IH_SRC_ID_START                              = 0x20,\n\tVGA_IH_SRC_ID_END                                = 0x27,\n\tCAP_IH_SRC_ID_START                              = 0x28,\n\tCAP_IH_SRC_ID_END                                = 0x2f,\n\tVIP_IH_SRC_ID_START                              = 0x30,\n\tVIP_IH_SRC_ID_END                                = 0x3f,\n\tROM_IH_SRC_ID_START                              = 0x40,\n\tROM_IH_SRC_ID_END                                = 0x5d,\n\tBIF_IH_SRC_ID_START                              = 0x5e,\n\tSAM_IH_SRC_ID_START                              = 0x5f,\n\tSRBM_IH_SRC_ID_START                             = 0x60,\n\tSRBM_IH_SRC_ID_END                               = 0x67,\n\tUVD_IH_SRC_ID_START                              = 0x72,\n\tUVD_IH_SRC_ID_END                                = 0x85,\n\tVMC_IH_SRC_ID_START                              = 0x86,\n\tVMC_IH_SRC_ID_END                                = 0x8f,\n\tRLC_IH_SRC_ID_START                              = 0x90,\n\tRLC_IH_SRC_ID_END                                = 0xf3,\n\tPDMA_IH_SRC_ID_START                             = 0xf4,\n\tPDMA_IH_SRC_ID_END                               = 0xf7,\n\tCG_IH_SRC_ID_START                               = 0xf8,\n\tCG_IH_SRC_ID_END                                 = 0xff,\n} IH_CLIENT_ID;\ntypedef enum IH_PERF_SEL {\n\tIH_PERF_SEL_CYCLE                                = 0x0,\n\tIH_PERF_SEL_IDLE                                 = 0x1,\n\tIH_PERF_SEL_INPUT_IDLE                           = 0x2,\n\tIH_PERF_SEL_CLIENT0_IH_STALL                     = 0x3,\n\tIH_PERF_SEL_CLIENT1_IH_STALL                     = 0x4,\n\tIH_PERF_SEL_CLIENT2_IH_STALL                     = 0x5,\n\tIH_PERF_SEL_CLIENT3_IH_STALL                     = 0x6,\n\tIH_PERF_SEL_CLIENT4_IH_STALL                     = 0x7,\n\tIH_PERF_SEL_CLIENT5_IH_STALL                     = 0x8,\n\tIH_PERF_SEL_CLIENT6_IH_STALL                     = 0x9,\n\tIH_PERF_SEL_CLIENT7_IH_STALL                     = 0xa,\n\tIH_PERF_SEL_RB_IDLE                              = 0xb,\n\tIH_PERF_SEL_RB_FULL                              = 0xc,\n\tIH_PERF_SEL_RB_OVERFLOW                          = 0xd,\n\tIH_PERF_SEL_RB_WPTR_WRITEBACK                    = 0xe,\n\tIH_PERF_SEL_RB_WPTR_WRAP                         = 0xf,\n\tIH_PERF_SEL_RB_RPTR_WRAP                         = 0x10,\n\tIH_PERF_SEL_MC_WR_IDLE                           = 0x11,\n\tIH_PERF_SEL_MC_WR_COUNT                          = 0x12,\n\tIH_PERF_SEL_MC_WR_STALL                          = 0x13,\n\tIH_PERF_SEL_MC_WR_CLEAN_PENDING                  = 0x14,\n\tIH_PERF_SEL_MC_WR_CLEAN_STALL                    = 0x15,\n\tIH_PERF_SEL_BIF_RISING                           = 0x16,\n\tIH_PERF_SEL_BIF_FALLING                          = 0x17,\n\tIH_PERF_SEL_CLIENT8_IH_STALL                     = 0x18,\n\tIH_PERF_SEL_CLIENT9_IH_STALL                     = 0x19,\n\tIH_PERF_SEL_CLIENT10_IH_STALL                    = 0x1a,\n\tIH_PERF_SEL_CLIENT11_IH_STALL                    = 0x1b,\n\tIH_PERF_SEL_CLIENT12_IH_STALL                    = 0x1c,\n\tIH_PERF_SEL_CLIENT13_IH_STALL                    = 0x1d,\n\tIH_PERF_SEL_CLIENT14_IH_STALL                    = 0x1e,\n\tIH_PERF_SEL_CLIENT15_IH_STALL                    = 0x1f,\n\tIH_PERF_SEL_CLIENT16_IH_STALL                    = 0x20,\n\tIH_PERF_SEL_CLIENT17_IH_STALL                    = 0x21,\n\tIH_PERF_SEL_CLIENT18_IH_STALL                    = 0x22,\n\tIH_PERF_SEL_CLIENT19_IH_STALL                    = 0x23,\n\tIH_PERF_SEL_CLIENT20_IH_STALL                    = 0x24,\n\tIH_PERF_SEL_CLIENT21_IH_STALL                    = 0x25,\n} IH_PERF_SEL;\ntypedef enum SRBM_PERFCOUNT1_SEL {\n\tSRBM_PERF_SEL_COUNT                              = 0x0,\n\tSRBM_PERF_SEL_BIF_BUSY                           = 0x1,\n\tSRBM_PERF_SEL_SDMA0_BUSY                         = 0x3,\n\tSRBM_PERF_SEL_IH_BUSY                            = 0x4,\n\tSRBM_PERF_SEL_MCB_BUSY                           = 0x5,\n\tSRBM_PERF_SEL_MCB_NON_DISPLAY_BUSY               = 0x6,\n\tSRBM_PERF_SEL_MCC_BUSY                           = 0x7,\n\tSRBM_PERF_SEL_MCD_BUSY                           = 0x8,\n\tSRBM_PERF_SEL_CHUB_BUSY                          = 0x9,\n\tSRBM_PERF_SEL_SEM_BUSY                           = 0xa,\n\tSRBM_PERF_SEL_UVD_BUSY                           = 0xb,\n\tSRBM_PERF_SEL_VMC_BUSY                           = 0xc,\n\tSRBM_PERF_SEL_XSP_BUSY                           = 0xd,\n\tSRBM_PERF_SEL_SDMA1_BUSY                         = 0xe,\n\tSRBM_PERF_SEL_SAMMSP_BUSY                        = 0xf,\n\tSRBM_PERF_SEL_VCE0_BUSY                          = 0x10,\n\tSRBM_PERF_SEL_XDMA_BUSY                          = 0x11,\n\tSRBM_PERF_SEL_ACP_BUSY                           = 0x12,\n\tSRBM_PERF_SEL_SDMA2_BUSY                         = 0x13,\n\tSRBM_PERF_SEL_SDMA3_BUSY                         = 0x14,\n\tSRBM_PERF_SEL_SAMSCP_BUSY                        = 0x15,\n\tSRBM_PERF_SEL_VMC1_BUSY                          = 0x16,\n\tSRBM_PERF_SEL_ISP_BUSY                           = 0x17,\n\tSRBM_PERF_SEL_VCE1_BUSY                          = 0x18,\n\tSRBM_PERF_SEL_GCATCL2_BUSY                       = 0x19,\n\tSRBM_PERF_SEL_OSATCL2_BUSY                       = 0x1a,\n} SRBM_PERFCOUNT1_SEL;\ntypedef enum SYS_GRBM_GFX_INDEX_SEL {\n\tGRBM_GFX_INDEX_BIF                               = 0x0,\n\tGRBM_GFX_INDEX_SDMA0                             = 0x1,\n\tGRBM_GFX_INDEX_SDMA1                             = 0x2,\n\tRESEVERED0                                       = 0x3,\n\tGRBM_GFX_INDEX_UVD                               = 0x4,\n\tGRBM_GFX_INDEX_VCE0                              = 0x5,\n\tGRBM_GFX_INDEX_VCE1                              = 0x6,\n\tGRBM_GFX_INDEX_ACP                               = 0x7,\n\tGRBM_GFX_INDEX_SMU                               = 0x8,\n\tGRBM_GFX_INDEX_SAMMSP                            = 0x9,\n\tGRBM_GFX_INDEX_SAMSCP                            = 0xa,\n\tGRBM_GFX_INDEX_ISP                               = 0xb,\n\tGRBM_GFX_INDEX_TST                               = 0xc,\n\tGRBM_GFX_INDEX_SDMA2                             = 0xd,\n\tGRBM_GFX_INDEX_SDMA3                             = 0xe,\n} SYS_GRBM_GFX_INDEX_SEL;\ntypedef enum SRBM_GFX_CNTL_SEL {\n\tSRBM_GFX_CNTL_BIF                                = 0x0,\n\tSRBM_GFX_CNTL_SDMA0                              = 0x1,\n\tSRBM_GFX_CNTL_SDMA1                              = 0x2,\n\tSRBM_GFX_CNTL_GRBM                               = 0x3,\n\tSRBM_GFX_CNTL_UVD                                = 0x4,\n\tSRBM_GFX_CNTL_VCE0                               = 0x5,\n\tSRBM_GFX_CNTL_VCE1                               = 0x6,\n\tSRBM_GFX_CNTL_ACP                                = 0x7,\n\tSRBM_GFX_CNTL_SMU                                = 0x8,\n\tSRBM_GFX_CNTL_SAMMSP                             = 0x9,\n\tSRBM_GFX_CNTL_SAMSCP                             = 0xa,\n\tSRBM_GFX_CNTL_ISP                                = 0xb,\n\tSRBM_GFX_CNTL_TST                                = 0xc,\n\tSRBM_GFX_CNTL_SDMA2                              = 0xd,\n\tSRBM_GFX_CNTL_SDMA3                              = 0xe,\n} SRBM_GFX_CNTL_SEL;\ntypedef enum SDMA_PERF_SEL {\n\tSDMA_PERF_SEL_CYCLE                              = 0x0,\n\tSDMA_PERF_SEL_IDLE                               = 0x1,\n\tSDMA_PERF_SEL_REG_IDLE                           = 0x2,\n\tSDMA_PERF_SEL_RB_EMPTY                           = 0x3,\n\tSDMA_PERF_SEL_RB_FULL                            = 0x4,\n\tSDMA_PERF_SEL_RB_WPTR_WRAP                       = 0x5,\n\tSDMA_PERF_SEL_RB_RPTR_WRAP                       = 0x6,\n\tSDMA_PERF_SEL_RB_WPTR_POLL_READ                  = 0x7,\n\tSDMA_PERF_SEL_RB_RPTR_WB                         = 0x8,\n\tSDMA_PERF_SEL_RB_CMD_IDLE                        = 0x9,\n\tSDMA_PERF_SEL_RB_CMD_FULL                        = 0xa,\n\tSDMA_PERF_SEL_IB_CMD_IDLE                        = 0xb,\n\tSDMA_PERF_SEL_IB_CMD_FULL                        = 0xc,\n\tSDMA_PERF_SEL_EX_IDLE                            = 0xd,\n\tSDMA_PERF_SEL_SRBM_REG_SEND                      = 0xe,\n\tSDMA_PERF_SEL_EX_IDLE_POLL_TIMER_EXPIRE          = 0xf,\n\tSDMA_PERF_SEL_MC_WR_IDLE                         = 0x10,\n\tSDMA_PERF_SEL_MC_WR_COUNT                        = 0x11,\n\tSDMA_PERF_SEL_MC_RD_IDLE                         = 0x12,\n\tSDMA_PERF_SEL_MC_RD_COUNT                        = 0x13,\n\tSDMA_PERF_SEL_MC_RD_RET_STALL                    = 0x14,\n\tSDMA_PERF_SEL_MC_RD_NO_POLL_IDLE                 = 0x15,\n\tSDMA_PERF_SEL_SEM_IDLE                           = 0x18,\n\tSDMA_PERF_SEL_SEM_REQ_STALL                      = 0x19,\n\tSDMA_PERF_SEL_SEM_REQ_COUNT                      = 0x1a,\n\tSDMA_PERF_SEL_SEM_RESP_INCOMPLETE                = 0x1b,\n\tSDMA_PERF_SEL_SEM_RESP_FAIL                      = 0x1c,\n\tSDMA_PERF_SEL_SEM_RESP_PASS                      = 0x1d,\n\tSDMA_PERF_SEL_INT_IDLE                           = 0x1e,\n\tSDMA_PERF_SEL_INT_REQ_STALL                      = 0x1f,\n\tSDMA_PERF_SEL_INT_REQ_COUNT                      = 0x20,\n\tSDMA_PERF_SEL_INT_RESP_ACCEPTED                  = 0x21,\n\tSDMA_PERF_SEL_INT_RESP_RETRY                     = 0x22,\n\tSDMA_PERF_SEL_NUM_PACKET                         = 0x23,\n\tSDMA_PERF_SEL_CE_WREQ_IDLE                       = 0x25,\n\tSDMA_PERF_SEL_CE_WR_IDLE                         = 0x26,\n\tSDMA_PERF_SEL_CE_SPLIT_IDLE                      = 0x27,\n\tSDMA_PERF_SEL_CE_RREQ_IDLE                       = 0x28,\n\tSDMA_PERF_SEL_CE_OUT_IDLE                        = 0x29,\n\tSDMA_PERF_SEL_CE_IN_IDLE                         = 0x2a,\n\tSDMA_PERF_SEL_CE_DST_IDLE                        = 0x2b,\n\tSDMA_PERF_SEL_CE_AFIFO_FULL                      = 0x2e,\n\tSDMA_PERF_SEL_CE_INFO_FULL                       = 0x31,\n\tSDMA_PERF_SEL_CE_INFO1_FULL                      = 0x32,\n\tSDMA_PERF_SEL_CE_RD_STALL                        = 0x33,\n\tSDMA_PERF_SEL_CE_WR_STALL                        = 0x34,\n\tSDMA_PERF_SEL_GFX_SELECT                         = 0x35,\n\tSDMA_PERF_SEL_RLC0_SELECT                        = 0x36,\n\tSDMA_PERF_SEL_RLC1_SELECT                        = 0x37,\n\tSDMA_PERF_SEL_CTX_CHANGE                         = 0x38,\n\tSDMA_PERF_SEL_CTX_CHANGE_EXPIRED                 = 0x39,\n\tSDMA_PERF_SEL_CTX_CHANGE_EXCEPTION               = 0x3a,\n\tSDMA_PERF_SEL_DOORBELL                           = 0x3b,\n\tSDMA_PERF_SEL_RD_BA_RTR                          = 0x3c,\n\tSDMA_PERF_SEL_WR_BA_RTR                          = 0x3d,\n} SDMA_PERF_SEL;\ntypedef enum SurfaceEndian {\n\tENDIAN_NONE                                      = 0x0,\n\tENDIAN_8IN16                                     = 0x1,\n\tENDIAN_8IN32                                     = 0x2,\n\tENDIAN_8IN64                                     = 0x3,\n} SurfaceEndian;\ntypedef enum ArrayMode {\n\tARRAY_LINEAR_GENERAL                             = 0x0,\n\tARRAY_LINEAR_ALIGNED                             = 0x1,\n\tARRAY_1D_TILED_THIN1                             = 0x2,\n\tARRAY_1D_TILED_THICK                             = 0x3,\n\tARRAY_2D_TILED_THIN1                             = 0x4,\n\tARRAY_PRT_TILED_THIN1                            = 0x5,\n\tARRAY_PRT_2D_TILED_THIN1                         = 0x6,\n\tARRAY_2D_TILED_THICK                             = 0x7,\n\tARRAY_2D_TILED_XTHICK                            = 0x8,\n\tARRAY_PRT_TILED_THICK                            = 0x9,\n\tARRAY_PRT_2D_TILED_THICK                         = 0xa,\n\tARRAY_PRT_3D_TILED_THIN1                         = 0xb,\n\tARRAY_3D_TILED_THIN1                             = 0xc,\n\tARRAY_3D_TILED_THICK                             = 0xd,\n\tARRAY_3D_TILED_XTHICK                            = 0xe,\n\tARRAY_PRT_3D_TILED_THICK                         = 0xf,\n} ArrayMode;\ntypedef enum PipeTiling {\n\tCONFIG_1_PIPE                                    = 0x0,\n\tCONFIG_2_PIPE                                    = 0x1,\n\tCONFIG_4_PIPE                                    = 0x2,\n\tCONFIG_8_PIPE                                    = 0x3,\n} PipeTiling;\ntypedef enum BankTiling {\n\tCONFIG_4_BANK                                    = 0x0,\n\tCONFIG_8_BANK                                    = 0x1,\n} BankTiling;\ntypedef enum GroupInterleave {\n\tCONFIG_256B_GROUP                                = 0x0,\n\tCONFIG_512B_GROUP                                = 0x1,\n} GroupInterleave;\ntypedef enum RowTiling {\n\tCONFIG_1KB_ROW                                   = 0x0,\n\tCONFIG_2KB_ROW                                   = 0x1,\n\tCONFIG_4KB_ROW                                   = 0x2,\n\tCONFIG_8KB_ROW                                   = 0x3,\n\tCONFIG_1KB_ROW_OPT                               = 0x4,\n\tCONFIG_2KB_ROW_OPT                               = 0x5,\n\tCONFIG_4KB_ROW_OPT                               = 0x6,\n\tCONFIG_8KB_ROW_OPT                               = 0x7,\n} RowTiling;\ntypedef enum BankSwapBytes {\n\tCONFIG_128B_SWAPS                                = 0x0,\n\tCONFIG_256B_SWAPS                                = 0x1,\n\tCONFIG_512B_SWAPS                                = 0x2,\n\tCONFIG_1KB_SWAPS                                 = 0x3,\n} BankSwapBytes;\ntypedef enum SampleSplitBytes {\n\tCONFIG_1KB_SPLIT                                 = 0x0,\n\tCONFIG_2KB_SPLIT                                 = 0x1,\n\tCONFIG_4KB_SPLIT                                 = 0x2,\n\tCONFIG_8KB_SPLIT                                 = 0x3,\n} SampleSplitBytes;\ntypedef enum NumPipes {\n\tADDR_CONFIG_1_PIPE                               = 0x0,\n\tADDR_CONFIG_2_PIPE                               = 0x1,\n\tADDR_CONFIG_4_PIPE                               = 0x2,\n\tADDR_CONFIG_8_PIPE                               = 0x3,\n} NumPipes;\ntypedef enum PipeInterleaveSize {\n\tADDR_CONFIG_PIPE_INTERLEAVE_256B                 = 0x0,\n\tADDR_CONFIG_PIPE_INTERLEAVE_512B                 = 0x1,\n} PipeInterleaveSize;\ntypedef enum BankInterleaveSize {\n\tADDR_CONFIG_BANK_INTERLEAVE_1                    = 0x0,\n\tADDR_CONFIG_BANK_INTERLEAVE_2                    = 0x1,\n\tADDR_CONFIG_BANK_INTERLEAVE_4                    = 0x2,\n\tADDR_CONFIG_BANK_INTERLEAVE_8                    = 0x3,\n} BankInterleaveSize;\ntypedef enum NumShaderEngines {\n\tADDR_CONFIG_1_SHADER_ENGINE                      = 0x0,\n\tADDR_CONFIG_2_SHADER_ENGINE                      = 0x1,\n} NumShaderEngines;\ntypedef enum ShaderEngineTileSize {\n\tADDR_CONFIG_SE_TILE_16                           = 0x0,\n\tADDR_CONFIG_SE_TILE_32                           = 0x1,\n} ShaderEngineTileSize;\ntypedef enum NumGPUs {\n\tADDR_CONFIG_1_GPU                                = 0x0,\n\tADDR_CONFIG_2_GPU                                = 0x1,\n\tADDR_CONFIG_4_GPU                                = 0x2,\n} NumGPUs;\ntypedef enum MultiGPUTileSize {\n\tADDR_CONFIG_GPU_TILE_16                          = 0x0,\n\tADDR_CONFIG_GPU_TILE_32                          = 0x1,\n\tADDR_CONFIG_GPU_TILE_64                          = 0x2,\n\tADDR_CONFIG_GPU_TILE_128                         = 0x3,\n} MultiGPUTileSize;\ntypedef enum RowSize {\n\tADDR_CONFIG_1KB_ROW                              = 0x0,\n\tADDR_CONFIG_2KB_ROW                              = 0x1,\n\tADDR_CONFIG_4KB_ROW                              = 0x2,\n} RowSize;\ntypedef enum NumLowerPipes {\n\tADDR_CONFIG_1_LOWER_PIPES                        = 0x0,\n\tADDR_CONFIG_2_LOWER_PIPES                        = 0x1,\n} NumLowerPipes;\ntypedef enum DebugBlockId {\n\tDBG_CLIENT_BLKID_RESERVED                        = 0x0,\n\tDBG_CLIENT_BLKID_dbg                             = 0x1,\n\tDBG_CLIENT_BLKID_uvdu_0                          = 0x2,\n\tDBG_CLIENT_BLKID_uvdu_1                          = 0x3,\n\tDBG_CLIENT_BLKID_uvdu_2                          = 0x4,\n\tDBG_CLIENT_BLKID_uvdu_3                          = 0x5,\n\tDBG_CLIENT_BLKID_uvdu_4                          = 0x6,\n\tDBG_CLIENT_BLKID_uvdu_5                          = 0x7,\n\tDBG_CLIENT_BLKID_uvdu_6                          = 0x8,\n\tDBG_CLIENT_BLKID_uvdb_0                          = 0x9,\n\tDBG_CLIENT_BLKID_uvdc_0                          = 0xa,\n\tDBG_CLIENT_BLKID_uvdc_1                          = 0xb,\n\tDBG_CLIENT_BLKID_uvdf_0                          = 0xc,\n\tDBG_CLIENT_BLKID_uvdf_1                          = 0xd,\n\tDBG_CLIENT_BLKID_uvdm_0                          = 0xe,\n\tDBG_CLIENT_BLKID_uvdm_1                          = 0xf,\n\tDBG_CLIENT_BLKID_uvdm_2                          = 0x10,\n\tDBG_CLIENT_BLKID_uvdm_3                          = 0x11,\n\tDBG_CLIENT_BLKID_vcea_0                          = 0x12,\n\tDBG_CLIENT_BLKID_vcea_1                          = 0x13,\n\tDBG_CLIENT_BLKID_vcea_2                          = 0x14,\n\tDBG_CLIENT_BLKID_vcea_3                          = 0x15,\n\tDBG_CLIENT_BLKID_vceb_0                          = 0x16,\n\tDBG_CLIENT_BLKID_vcec_0                          = 0x17,\n\tDBG_CLIENT_BLKID_dco                             = 0x18,\n\tDBG_CLIENT_BLKID_xdma                            = 0x19,\n\tDBG_CLIENT_BLKID_dci_pg                          = 0x1a,\n\tDBG_CLIENT_BLKID_smu_0                           = 0x1b,\n\tDBG_CLIENT_BLKID_smu_1                           = 0x1c,\n\tDBG_CLIENT_BLKID_smu_2                           = 0x1d,\n\tDBG_CLIENT_BLKID_gck                             = 0x1e,\n\tDBG_CLIENT_BLKID_tmonw0                          = 0x1f,\n\tDBG_CLIENT_BLKID_tmonw1                          = 0x20,\n\tDBG_CLIENT_BLKID_grbm                            = 0x21,\n\tDBG_CLIENT_BLKID_rlc                             = 0x22,\n\tDBG_CLIENT_BLKID_ds0                             = 0x23,\n\tDBG_CLIENT_BLKID_cpg_0                           = 0x24,\n\tDBG_CLIENT_BLKID_cpg_1                           = 0x25,\n\tDBG_CLIENT_BLKID_cpc_0                           = 0x26,\n\tDBG_CLIENT_BLKID_cpc_1                           = 0x27,\n\tDBG_CLIENT_BLKID_cpf_0                           = 0x28,\n\tDBG_CLIENT_BLKID_cpf_1                           = 0x29,\n\tDBG_CLIENT_BLKID_scf0                            = 0x2a,\n\tDBG_CLIENT_BLKID_scf1                            = 0x2b,\n\tDBG_CLIENT_BLKID_scf2                            = 0x2c,\n\tDBG_CLIENT_BLKID_scf3                            = 0x2d,\n\tDBG_CLIENT_BLKID_pc0                             = 0x2e,\n\tDBG_CLIENT_BLKID_pc1                             = 0x2f,\n\tDBG_CLIENT_BLKID_pc2                             = 0x30,\n\tDBG_CLIENT_BLKID_pc3                             = 0x31,\n\tDBG_CLIENT_BLKID_vgt0                            = 0x32,\n\tDBG_CLIENT_BLKID_vgt1                            = 0x33,\n\tDBG_CLIENT_BLKID_vgt2                            = 0x34,\n\tDBG_CLIENT_BLKID_vgt3                            = 0x35,\n\tDBG_CLIENT_BLKID_sx00                            = 0x36,\n\tDBG_CLIENT_BLKID_sx10                            = 0x37,\n\tDBG_CLIENT_BLKID_sx20                            = 0x38,\n\tDBG_CLIENT_BLKID_sx30                            = 0x39,\n\tDBG_CLIENT_BLKID_cb001                           = 0x3a,\n\tDBG_CLIENT_BLKID_cb200                           = 0x3b,\n\tDBG_CLIENT_BLKID_cb201                           = 0x3c,\n\tDBG_CLIENT_BLKID_cbr0                            = 0x3d,\n\tDBG_CLIENT_BLKID_cb000                           = 0x3e,\n\tDBG_CLIENT_BLKID_cb101                           = 0x3f,\n\tDBG_CLIENT_BLKID_cb300                           = 0x40,\n\tDBG_CLIENT_BLKID_cb301                           = 0x41,\n\tDBG_CLIENT_BLKID_cbr1                            = 0x42,\n\tDBG_CLIENT_BLKID_cb100                           = 0x43,\n\tDBG_CLIENT_BLKID_ia0                             = 0x44,\n\tDBG_CLIENT_BLKID_ia1                             = 0x45,\n\tDBG_CLIENT_BLKID_bci0                            = 0x46,\n\tDBG_CLIENT_BLKID_bci1                            = 0x47,\n\tDBG_CLIENT_BLKID_bci2                            = 0x48,\n\tDBG_CLIENT_BLKID_bci3                            = 0x49,\n\tDBG_CLIENT_BLKID_pa0                             = 0x4a,\n\tDBG_CLIENT_BLKID_pa1                             = 0x4b,\n\tDBG_CLIENT_BLKID_spim0                           = 0x4c,\n\tDBG_CLIENT_BLKID_spim1                           = 0x4d,\n\tDBG_CLIENT_BLKID_spim2                           = 0x4e,\n\tDBG_CLIENT_BLKID_spim3                           = 0x4f,\n\tDBG_CLIENT_BLKID_sdma                            = 0x50,\n\tDBG_CLIENT_BLKID_ih                              = 0x51,\n\tDBG_CLIENT_BLKID_sem                             = 0x52,\n\tDBG_CLIENT_BLKID_srbm                            = 0x53,\n\tDBG_CLIENT_BLKID_hdp                             = 0x54,\n\tDBG_CLIENT_BLKID_acp_0                           = 0x55,\n\tDBG_CLIENT_BLKID_acp_1                           = 0x56,\n\tDBG_CLIENT_BLKID_sam                             = 0x57,\n\tDBG_CLIENT_BLKID_mcc0                            = 0x58,\n\tDBG_CLIENT_BLKID_mcc1                            = 0x59,\n\tDBG_CLIENT_BLKID_mcc2                            = 0x5a,\n\tDBG_CLIENT_BLKID_mcc3                            = 0x5b,\n\tDBG_CLIENT_BLKID_mcd0                            = 0x5c,\n\tDBG_CLIENT_BLKID_mcd1                            = 0x5d,\n\tDBG_CLIENT_BLKID_mcd2                            = 0x5e,\n\tDBG_CLIENT_BLKID_mcd3                            = 0x5f,\n\tDBG_CLIENT_BLKID_mcb                             = 0x60,\n\tDBG_CLIENT_BLKID_vmc                             = 0x61,\n\tDBG_CLIENT_BLKID_gmcon                           = 0x62,\n\tDBG_CLIENT_BLKID_gdc_0                           = 0x63,\n\tDBG_CLIENT_BLKID_gdc_1                           = 0x64,\n\tDBG_CLIENT_BLKID_gdc_2                           = 0x65,\n\tDBG_CLIENT_BLKID_gdc_3                           = 0x66,\n\tDBG_CLIENT_BLKID_gdc_4                           = 0x67,\n\tDBG_CLIENT_BLKID_gdc_5                           = 0x68,\n\tDBG_CLIENT_BLKID_gdc_6                           = 0x69,\n\tDBG_CLIENT_BLKID_gdc_7                           = 0x6a,\n\tDBG_CLIENT_BLKID_gdc_8                           = 0x6b,\n\tDBG_CLIENT_BLKID_gdc_9                           = 0x6c,\n\tDBG_CLIENT_BLKID_gdc_10                          = 0x6d,\n\tDBG_CLIENT_BLKID_gdc_11                          = 0x6e,\n\tDBG_CLIENT_BLKID_gdc_12                          = 0x6f,\n\tDBG_CLIENT_BLKID_gdc_13                          = 0x70,\n\tDBG_CLIENT_BLKID_gdc_14                          = 0x71,\n\tDBG_CLIENT_BLKID_gdc_15                          = 0x72,\n\tDBG_CLIENT_BLKID_gdc_16                          = 0x73,\n\tDBG_CLIENT_BLKID_gdc_17                          = 0x74,\n\tDBG_CLIENT_BLKID_gdc_18                          = 0x75,\n\tDBG_CLIENT_BLKID_gdc_19                          = 0x76,\n\tDBG_CLIENT_BLKID_gdc_20                          = 0x77,\n\tDBG_CLIENT_BLKID_gdc_21                          = 0x78,\n\tDBG_CLIENT_BLKID_gdc_22                          = 0x79,\n\tDBG_CLIENT_BLKID_gdc_23                          = 0x7a,\n\tDBG_CLIENT_BLKID_gdc_24                          = 0x7b,\n\tDBG_CLIENT_BLKID_gdc_25                          = 0x7c,\n\tDBG_CLIENT_BLKID_gdc_26                          = 0x7d,\n\tDBG_CLIENT_BLKID_gdc_27                          = 0x7e,\n\tDBG_CLIENT_BLKID_gdc_28                          = 0x7f,\n\tDBG_CLIENT_BLKID_wd                              = 0x80,\n\tDBG_CLIENT_BLKID_sdma_0                          = 0x81,\n\tDBG_CLIENT_BLKID_sdma_1                          = 0x82,\n\tDBG_CLIENT_BLKID_sammsp                          = 0x83,\n\tDBG_CLIENT_BLKID_dci_0                           = 0x84,\n\tDBG_CLIENT_BLKID_dccg0_0                         = 0x85,\n\tDBG_CLIENT_BLKID_dcfe01_0                        = 0x86,\n\tDBG_CLIENT_BLKID_dcfe02_0                        = 0x87,\n\tDBG_CLIENT_BLKID_dcfe03_0                        = 0x88,\n\tDBG_CLIENT_BLKID_dccg0_1                         = 0x89,\n} DebugBlockId;\ntypedef enum DebugBlockId_OLD {\n\tDBG_BLOCK_ID_RESERVED                            = 0x0,\n\tDBG_BLOCK_ID_DBG                                 = 0x1,\n\tDBG_BLOCK_ID_VMC                                 = 0x2,\n\tDBG_BLOCK_ID_PDMA                                = 0x3,\n\tDBG_BLOCK_ID_CG                                  = 0x4,\n\tDBG_BLOCK_ID_SRBM                                = 0x5,\n\tDBG_BLOCK_ID_GRBM                                = 0x6,\n\tDBG_BLOCK_ID_RLC                                 = 0x7,\n\tDBG_BLOCK_ID_CSC                                 = 0x8,\n\tDBG_BLOCK_ID_SEM                                 = 0x9,\n\tDBG_BLOCK_ID_IH                                  = 0xa,\n\tDBG_BLOCK_ID_SC                                  = 0xb,\n\tDBG_BLOCK_ID_SQ                                  = 0xc,\n\tDBG_BLOCK_ID_AVP                                 = 0xd,\n\tDBG_BLOCK_ID_GMCON                               = 0xe,\n\tDBG_BLOCK_ID_SMU                                 = 0xf,\n\tDBG_BLOCK_ID_DMA0                                = 0x10,\n\tDBG_BLOCK_ID_DMA1                                = 0x11,\n\tDBG_BLOCK_ID_SPIM                                = 0x12,\n\tDBG_BLOCK_ID_GDS                                 = 0x13,\n\tDBG_BLOCK_ID_SPIS                                = 0x14,\n\tDBG_BLOCK_ID_UNUSED0                             = 0x15,\n\tDBG_BLOCK_ID_PA0                                 = 0x16,\n\tDBG_BLOCK_ID_PA1                                 = 0x17,\n\tDBG_BLOCK_ID_CP0                                 = 0x18,\n\tDBG_BLOCK_ID_CP1                                 = 0x19,\n\tDBG_BLOCK_ID_CP2                                 = 0x1a,\n\tDBG_BLOCK_ID_UNUSED1                             = 0x1b,\n\tDBG_BLOCK_ID_UVDU                                = 0x1c,\n\tDBG_BLOCK_ID_UVDM                                = 0x1d,\n\tDBG_BLOCK_ID_VCE                                 = 0x1e,\n\tDBG_BLOCK_ID_UNUSED2                             = 0x1f,\n\tDBG_BLOCK_ID_VGT0                                = 0x20,\n\tDBG_BLOCK_ID_VGT1                                = 0x21,\n\tDBG_BLOCK_ID_IA                                  = 0x22,\n\tDBG_BLOCK_ID_UNUSED3                             = 0x23,\n\tDBG_BLOCK_ID_SCT0                                = 0x24,\n\tDBG_BLOCK_ID_SCT1                                = 0x25,\n\tDBG_BLOCK_ID_SPM0                                = 0x26,\n\tDBG_BLOCK_ID_SPM1                                = 0x27,\n\tDBG_BLOCK_ID_TCAA                                = 0x28,\n\tDBG_BLOCK_ID_TCAB                                = 0x29,\n\tDBG_BLOCK_ID_TCCA                                = 0x2a,\n\tDBG_BLOCK_ID_TCCB                                = 0x2b,\n\tDBG_BLOCK_ID_MCC0                                = 0x2c,\n\tDBG_BLOCK_ID_MCC1                                = 0x2d,\n\tDBG_BLOCK_ID_MCC2                                = 0x2e,\n\tDBG_BLOCK_ID_MCC3                                = 0x2f,\n\tDBG_BLOCK_ID_SX0                                 = 0x30,\n\tDBG_BLOCK_ID_SX1                                 = 0x31,\n\tDBG_BLOCK_ID_SX2                                 = 0x32,\n\tDBG_BLOCK_ID_SX3                                 = 0x33,\n\tDBG_BLOCK_ID_UNUSED4                             = 0x34,\n\tDBG_BLOCK_ID_UNUSED5                             = 0x35,\n\tDBG_BLOCK_ID_UNUSED6                             = 0x36,\n\tDBG_BLOCK_ID_UNUSED7                             = 0x37,\n\tDBG_BLOCK_ID_PC0                                 = 0x38,\n\tDBG_BLOCK_ID_PC1                                 = 0x39,\n\tDBG_BLOCK_ID_UNUSED8                             = 0x3a,\n\tDBG_BLOCK_ID_UNUSED9                             = 0x3b,\n\tDBG_BLOCK_ID_UNUSED10                            = 0x3c,\n\tDBG_BLOCK_ID_UNUSED11                            = 0x3d,\n\tDBG_BLOCK_ID_MCB                                 = 0x3e,\n\tDBG_BLOCK_ID_UNUSED12                            = 0x3f,\n\tDBG_BLOCK_ID_SCB0                                = 0x40,\n\tDBG_BLOCK_ID_SCB1                                = 0x41,\n\tDBG_BLOCK_ID_UNUSED13                            = 0x42,\n\tDBG_BLOCK_ID_UNUSED14                            = 0x43,\n\tDBG_BLOCK_ID_SCF0                                = 0x44,\n\tDBG_BLOCK_ID_SCF1                                = 0x45,\n\tDBG_BLOCK_ID_UNUSED15                            = 0x46,\n\tDBG_BLOCK_ID_UNUSED16                            = 0x47,\n\tDBG_BLOCK_ID_BCI0                                = 0x48,\n\tDBG_BLOCK_ID_BCI1                                = 0x49,\n\tDBG_BLOCK_ID_BCI2                                = 0x4a,\n\tDBG_BLOCK_ID_BCI3                                = 0x4b,\n\tDBG_BLOCK_ID_UNUSED17                            = 0x4c,\n\tDBG_BLOCK_ID_UNUSED18                            = 0x4d,\n\tDBG_BLOCK_ID_UNUSED19                            = 0x4e,\n\tDBG_BLOCK_ID_UNUSED20                            = 0x4f,\n\tDBG_BLOCK_ID_CB00                                = 0x50,\n\tDBG_BLOCK_ID_CB01                                = 0x51,\n\tDBG_BLOCK_ID_CB02                                = 0x52,\n\tDBG_BLOCK_ID_CB03                                = 0x53,\n\tDBG_BLOCK_ID_CB04                                = 0x54,\n\tDBG_BLOCK_ID_UNUSED21                            = 0x55,\n\tDBG_BLOCK_ID_UNUSED22                            = 0x56,\n\tDBG_BLOCK_ID_UNUSED23                            = 0x57,\n\tDBG_BLOCK_ID_CB10                                = 0x58,\n\tDBG_BLOCK_ID_CB11                                = 0x59,\n\tDBG_BLOCK_ID_CB12                                = 0x5a,\n\tDBG_BLOCK_ID_CB13                                = 0x5b,\n\tDBG_BLOCK_ID_CB14                                = 0x5c,\n\tDBG_BLOCK_ID_UNUSED24                            = 0x5d,\n\tDBG_BLOCK_ID_UNUSED25                            = 0x5e,\n\tDBG_BLOCK_ID_UNUSED26                            = 0x5f,\n\tDBG_BLOCK_ID_TCP0                                = 0x60,\n\tDBG_BLOCK_ID_TCP1                                = 0x61,\n\tDBG_BLOCK_ID_TCP2                                = 0x62,\n\tDBG_BLOCK_ID_TCP3                                = 0x63,\n\tDBG_BLOCK_ID_TCP4                                = 0x64,\n\tDBG_BLOCK_ID_TCP5                                = 0x65,\n\tDBG_BLOCK_ID_TCP6                                = 0x66,\n\tDBG_BLOCK_ID_TCP7                                = 0x67,\n\tDBG_BLOCK_ID_TCP8                                = 0x68,\n\tDBG_BLOCK_ID_TCP9                                = 0x69,\n\tDBG_BLOCK_ID_TCP10                               = 0x6a,\n\tDBG_BLOCK_ID_TCP11                               = 0x6b,\n\tDBG_BLOCK_ID_TCP12                               = 0x6c,\n\tDBG_BLOCK_ID_TCP13                               = 0x6d,\n\tDBG_BLOCK_ID_TCP14                               = 0x6e,\n\tDBG_BLOCK_ID_TCP15                               = 0x6f,\n\tDBG_BLOCK_ID_TCP16                               = 0x70,\n\tDBG_BLOCK_ID_TCP17                               = 0x71,\n\tDBG_BLOCK_ID_TCP18                               = 0x72,\n\tDBG_BLOCK_ID_TCP19                               = 0x73,\n\tDBG_BLOCK_ID_TCP20                               = 0x74,\n\tDBG_BLOCK_ID_TCP21                               = 0x75,\n\tDBG_BLOCK_ID_TCP22                               = 0x76,\n\tDBG_BLOCK_ID_TCP23                               = 0x77,\n\tDBG_BLOCK_ID_TCP_RESERVED0                       = 0x78,\n\tDBG_BLOCK_ID_TCP_RESERVED1                       = 0x79,\n\tDBG_BLOCK_ID_TCP_RESERVED2                       = 0x7a,\n\tDBG_BLOCK_ID_TCP_RESERVED3                       = 0x7b,\n\tDBG_BLOCK_ID_TCP_RESERVED4                       = 0x7c,\n\tDBG_BLOCK_ID_TCP_RESERVED5                       = 0x7d,\n\tDBG_BLOCK_ID_TCP_RESERVED6                       = 0x7e,\n\tDBG_BLOCK_ID_TCP_RESERVED7                       = 0x7f,\n\tDBG_BLOCK_ID_DB00                                = 0x80,\n\tDBG_BLOCK_ID_DB01                                = 0x81,\n\tDBG_BLOCK_ID_DB02                                = 0x82,\n\tDBG_BLOCK_ID_DB03                                = 0x83,\n\tDBG_BLOCK_ID_DB04                                = 0x84,\n\tDBG_BLOCK_ID_UNUSED27                            = 0x85,\n\tDBG_BLOCK_ID_UNUSED28                            = 0x86,\n\tDBG_BLOCK_ID_UNUSED29                            = 0x87,\n\tDBG_BLOCK_ID_DB10                                = 0x88,\n\tDBG_BLOCK_ID_DB11                                = 0x89,\n\tDBG_BLOCK_ID_DB12                                = 0x8a,\n\tDBG_BLOCK_ID_DB13                                = 0x8b,\n\tDBG_BLOCK_ID_DB14                                = 0x8c,\n\tDBG_BLOCK_ID_UNUSED30                            = 0x8d,\n\tDBG_BLOCK_ID_UNUSED31                            = 0x8e,\n\tDBG_BLOCK_ID_UNUSED32                            = 0x8f,\n\tDBG_BLOCK_ID_TCC0                                = 0x90,\n\tDBG_BLOCK_ID_TCC1                                = 0x91,\n\tDBG_BLOCK_ID_TCC2                                = 0x92,\n\tDBG_BLOCK_ID_TCC3                                = 0x93,\n\tDBG_BLOCK_ID_TCC4                                = 0x94,\n\tDBG_BLOCK_ID_TCC5                                = 0x95,\n\tDBG_BLOCK_ID_TCC6                                = 0x96,\n\tDBG_BLOCK_ID_TCC7                                = 0x97,\n\tDBG_BLOCK_ID_SPS00                               = 0x98,\n\tDBG_BLOCK_ID_SPS01                               = 0x99,\n\tDBG_BLOCK_ID_SPS02                               = 0x9a,\n\tDBG_BLOCK_ID_SPS10                               = 0x9b,\n\tDBG_BLOCK_ID_SPS11                               = 0x9c,\n\tDBG_BLOCK_ID_SPS12                               = 0x9d,\n\tDBG_BLOCK_ID_UNUSED33                            = 0x9e,\n\tDBG_BLOCK_ID_UNUSED34                            = 0x9f,\n\tDBG_BLOCK_ID_TA00                                = 0xa0,\n\tDBG_BLOCK_ID_TA01                                = 0xa1,\n\tDBG_BLOCK_ID_TA02                                = 0xa2,\n\tDBG_BLOCK_ID_TA03                                = 0xa3,\n\tDBG_BLOCK_ID_TA04                                = 0xa4,\n\tDBG_BLOCK_ID_TA05                                = 0xa5,\n\tDBG_BLOCK_ID_TA06                                = 0xa6,\n\tDBG_BLOCK_ID_TA07                                = 0xa7,\n\tDBG_BLOCK_ID_TA08                                = 0xa8,\n\tDBG_BLOCK_ID_TA09                                = 0xa9,\n\tDBG_BLOCK_ID_TA0A                                = 0xaa,\n\tDBG_BLOCK_ID_TA0B                                = 0xab,\n\tDBG_BLOCK_ID_UNUSED35                            = 0xac,\n\tDBG_BLOCK_ID_UNUSED36                            = 0xad,\n\tDBG_BLOCK_ID_UNUSED37                            = 0xae,\n\tDBG_BLOCK_ID_UNUSED38                            = 0xaf,\n\tDBG_BLOCK_ID_TA10                                = 0xb0,\n\tDBG_BLOCK_ID_TA11                                = 0xb1,\n\tDBG_BLOCK_ID_TA12                                = 0xb2,\n\tDBG_BLOCK_ID_TA13                                = 0xb3,\n\tDBG_BLOCK_ID_TA14                                = 0xb4,\n\tDBG_BLOCK_ID_TA15                                = 0xb5,\n\tDBG_BLOCK_ID_TA16                                = 0xb6,\n\tDBG_BLOCK_ID_TA17                                = 0xb7,\n\tDBG_BLOCK_ID_TA18                                = 0xb8,\n\tDBG_BLOCK_ID_TA19                                = 0xb9,\n\tDBG_BLOCK_ID_TA1A                                = 0xba,\n\tDBG_BLOCK_ID_TA1B                                = 0xbb,\n\tDBG_BLOCK_ID_UNUSED39                            = 0xbc,\n\tDBG_BLOCK_ID_UNUSED40                            = 0xbd,\n\tDBG_BLOCK_ID_UNUSED41                            = 0xbe,\n\tDBG_BLOCK_ID_UNUSED42                            = 0xbf,\n\tDBG_BLOCK_ID_TD00                                = 0xc0,\n\tDBG_BLOCK_ID_TD01                                = 0xc1,\n\tDBG_BLOCK_ID_TD02                                = 0xc2,\n\tDBG_BLOCK_ID_TD03                                = 0xc3,\n\tDBG_BLOCK_ID_TD04                                = 0xc4,\n\tDBG_BLOCK_ID_TD05                                = 0xc5,\n\tDBG_BLOCK_ID_TD06                                = 0xc6,\n\tDBG_BLOCK_ID_TD07                                = 0xc7,\n\tDBG_BLOCK_ID_TD08                                = 0xc8,\n\tDBG_BLOCK_ID_TD09                                = 0xc9,\n\tDBG_BLOCK_ID_TD0A                                = 0xca,\n\tDBG_BLOCK_ID_TD0B                                = 0xcb,\n\tDBG_BLOCK_ID_UNUSED43                            = 0xcc,\n\tDBG_BLOCK_ID_UNUSED44                            = 0xcd,\n\tDBG_BLOCK_ID_UNUSED45                            = 0xce,\n\tDBG_BLOCK_ID_UNUSED46                            = 0xcf,\n\tDBG_BLOCK_ID_TD10                                = 0xd0,\n\tDBG_BLOCK_ID_TD11                                = 0xd1,\n\tDBG_BLOCK_ID_TD12                                = 0xd2,\n\tDBG_BLOCK_ID_TD13                                = 0xd3,\n\tDBG_BLOCK_ID_TD14                                = 0xd4,\n\tDBG_BLOCK_ID_TD15                                = 0xd5,\n\tDBG_BLOCK_ID_TD16                                = 0xd6,\n\tDBG_BLOCK_ID_TD17                                = 0xd7,\n\tDBG_BLOCK_ID_TD18                                = 0xd8,\n\tDBG_BLOCK_ID_TD19                                = 0xd9,\n\tDBG_BLOCK_ID_TD1A                                = 0xda,\n\tDBG_BLOCK_ID_TD1B                                = 0xdb,\n\tDBG_BLOCK_ID_UNUSED47                            = 0xdc,\n\tDBG_BLOCK_ID_UNUSED48                            = 0xdd,\n\tDBG_BLOCK_ID_UNUSED49                            = 0xde,\n\tDBG_BLOCK_ID_UNUSED50                            = 0xdf,\n\tDBG_BLOCK_ID_MCD0                                = 0xe0,\n\tDBG_BLOCK_ID_MCD1                                = 0xe1,\n\tDBG_BLOCK_ID_MCD2                                = 0xe2,\n\tDBG_BLOCK_ID_MCD3                                = 0xe3,\n\tDBG_BLOCK_ID_MCD4                                = 0xe4,\n\tDBG_BLOCK_ID_MCD5                                = 0xe5,\n\tDBG_BLOCK_ID_UNUSED51                            = 0xe6,\n\tDBG_BLOCK_ID_UNUSED52                            = 0xe7,\n} DebugBlockId_OLD;\ntypedef enum DebugBlockId_BY2 {\n\tDBG_BLOCK_ID_RESERVED_BY2                        = 0x0,\n\tDBG_BLOCK_ID_VMC_BY2                             = 0x1,\n\tDBG_BLOCK_ID_CG_BY2                              = 0x2,\n\tDBG_BLOCK_ID_GRBM_BY2                            = 0x3,\n\tDBG_BLOCK_ID_CSC_BY2                             = 0x4,\n\tDBG_BLOCK_ID_IH_BY2                              = 0x5,\n\tDBG_BLOCK_ID_SQ_BY2                              = 0x6,\n\tDBG_BLOCK_ID_GMCON_BY2                           = 0x7,\n\tDBG_BLOCK_ID_DMA0_BY2                            = 0x8,\n\tDBG_BLOCK_ID_SPIM_BY2                            = 0x9,\n\tDBG_BLOCK_ID_SPIS_BY2                            = 0xa,\n\tDBG_BLOCK_ID_PA0_BY2                             = 0xb,\n\tDBG_BLOCK_ID_CP0_BY2                             = 0xc,\n\tDBG_BLOCK_ID_CP2_BY2                             = 0xd,\n\tDBG_BLOCK_ID_UVDU_BY2                            = 0xe,\n\tDBG_BLOCK_ID_VCE_BY2                             = 0xf,\n\tDBG_BLOCK_ID_VGT0_BY2                            = 0x10,\n\tDBG_BLOCK_ID_IA_BY2                              = 0x11,\n\tDBG_BLOCK_ID_SCT0_BY2                            = 0x12,\n\tDBG_BLOCK_ID_SPM0_BY2                            = 0x13,\n\tDBG_BLOCK_ID_TCAA_BY2                            = 0x14,\n\tDBG_BLOCK_ID_TCCA_BY2                            = 0x15,\n\tDBG_BLOCK_ID_MCC0_BY2                            = 0x16,\n\tDBG_BLOCK_ID_MCC2_BY2                            = 0x17,\n\tDBG_BLOCK_ID_SX0_BY2                             = 0x18,\n\tDBG_BLOCK_ID_SX2_BY2                             = 0x19,\n\tDBG_BLOCK_ID_UNUSED4_BY2                         = 0x1a,\n\tDBG_BLOCK_ID_UNUSED6_BY2                         = 0x1b,\n\tDBG_BLOCK_ID_PC0_BY2                             = 0x1c,\n\tDBG_BLOCK_ID_UNUSED8_BY2                         = 0x1d,\n\tDBG_BLOCK_ID_UNUSED10_BY2                        = 0x1e,\n\tDBG_BLOCK_ID_MCB_BY2                             = 0x1f,\n\tDBG_BLOCK_ID_SCB0_BY2                            = 0x20,\n\tDBG_BLOCK_ID_UNUSED13_BY2                        = 0x21,\n\tDBG_BLOCK_ID_SCF0_BY2                            = 0x22,\n\tDBG_BLOCK_ID_UNUSED15_BY2                        = 0x23,\n\tDBG_BLOCK_ID_BCI0_BY2                            = 0x24,\n\tDBG_BLOCK_ID_BCI2_BY2                            = 0x25,\n\tDBG_BLOCK_ID_UNUSED17_BY2                        = 0x26,\n\tDBG_BLOCK_ID_UNUSED19_BY2                        = 0x27,\n\tDBG_BLOCK_ID_CB00_BY2                            = 0x28,\n\tDBG_BLOCK_ID_CB02_BY2                            = 0x29,\n\tDBG_BLOCK_ID_CB04_BY2                            = 0x2a,\n\tDBG_BLOCK_ID_UNUSED22_BY2                        = 0x2b,\n\tDBG_BLOCK_ID_CB10_BY2                            = 0x2c,\n\tDBG_BLOCK_ID_CB12_BY2                            = 0x2d,\n\tDBG_BLOCK_ID_CB14_BY2                            = 0x2e,\n\tDBG_BLOCK_ID_UNUSED25_BY2                        = 0x2f,\n\tDBG_BLOCK_ID_TCP0_BY2                            = 0x30,\n\tDBG_BLOCK_ID_TCP2_BY2                            = 0x31,\n\tDBG_BLOCK_ID_TCP4_BY2                            = 0x32,\n\tDBG_BLOCK_ID_TCP6_BY2                            = 0x33,\n\tDBG_BLOCK_ID_TCP8_BY2                            = 0x34,\n\tDBG_BLOCK_ID_TCP10_BY2                           = 0x35,\n\tDBG_BLOCK_ID_TCP12_BY2                           = 0x36,\n\tDBG_BLOCK_ID_TCP14_BY2                           = 0x37,\n\tDBG_BLOCK_ID_TCP16_BY2                           = 0x38,\n\tDBG_BLOCK_ID_TCP18_BY2                           = 0x39,\n\tDBG_BLOCK_ID_TCP20_BY2                           = 0x3a,\n\tDBG_BLOCK_ID_TCP22_BY2                           = 0x3b,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY2                   = 0x3c,\n\tDBG_BLOCK_ID_TCP_RESERVED2_BY2                   = 0x3d,\n\tDBG_BLOCK_ID_TCP_RESERVED4_BY2                   = 0x3e,\n\tDBG_BLOCK_ID_TCP_RESERVED6_BY2                   = 0x3f,\n\tDBG_BLOCK_ID_DB00_BY2                            = 0x40,\n\tDBG_BLOCK_ID_DB02_BY2                            = 0x41,\n\tDBG_BLOCK_ID_DB04_BY2                            = 0x42,\n\tDBG_BLOCK_ID_UNUSED28_BY2                        = 0x43,\n\tDBG_BLOCK_ID_DB10_BY2                            = 0x44,\n\tDBG_BLOCK_ID_DB12_BY2                            = 0x45,\n\tDBG_BLOCK_ID_DB14_BY2                            = 0x46,\n\tDBG_BLOCK_ID_UNUSED31_BY2                        = 0x47,\n\tDBG_BLOCK_ID_TCC0_BY2                            = 0x48,\n\tDBG_BLOCK_ID_TCC2_BY2                            = 0x49,\n\tDBG_BLOCK_ID_TCC4_BY2                            = 0x4a,\n\tDBG_BLOCK_ID_TCC6_BY2                            = 0x4b,\n\tDBG_BLOCK_ID_SPS00_BY2                           = 0x4c,\n\tDBG_BLOCK_ID_SPS02_BY2                           = 0x4d,\n\tDBG_BLOCK_ID_SPS11_BY2                           = 0x4e,\n\tDBG_BLOCK_ID_UNUSED33_BY2                        = 0x4f,\n\tDBG_BLOCK_ID_TA00_BY2                            = 0x50,\n\tDBG_BLOCK_ID_TA02_BY2                            = 0x51,\n\tDBG_BLOCK_ID_TA04_BY2                            = 0x52,\n\tDBG_BLOCK_ID_TA06_BY2                            = 0x53,\n\tDBG_BLOCK_ID_TA08_BY2                            = 0x54,\n\tDBG_BLOCK_ID_TA0A_BY2                            = 0x55,\n\tDBG_BLOCK_ID_UNUSED35_BY2                        = 0x56,\n\tDBG_BLOCK_ID_UNUSED37_BY2                        = 0x57,\n\tDBG_BLOCK_ID_TA10_BY2                            = 0x58,\n\tDBG_BLOCK_ID_TA12_BY2                            = 0x59,\n\tDBG_BLOCK_ID_TA14_BY2                            = 0x5a,\n\tDBG_BLOCK_ID_TA16_BY2                            = 0x5b,\n\tDBG_BLOCK_ID_TA18_BY2                            = 0x5c,\n\tDBG_BLOCK_ID_TA1A_BY2                            = 0x5d,\n\tDBG_BLOCK_ID_UNUSED39_BY2                        = 0x5e,\n\tDBG_BLOCK_ID_UNUSED41_BY2                        = 0x5f,\n\tDBG_BLOCK_ID_TD00_BY2                            = 0x60,\n\tDBG_BLOCK_ID_TD02_BY2                            = 0x61,\n\tDBG_BLOCK_ID_TD04_BY2                            = 0x62,\n\tDBG_BLOCK_ID_TD06_BY2                            = 0x63,\n\tDBG_BLOCK_ID_TD08_BY2                            = 0x64,\n\tDBG_BLOCK_ID_TD0A_BY2                            = 0x65,\n\tDBG_BLOCK_ID_UNUSED43_BY2                        = 0x66,\n\tDBG_BLOCK_ID_UNUSED45_BY2                        = 0x67,\n\tDBG_BLOCK_ID_TD10_BY2                            = 0x68,\n\tDBG_BLOCK_ID_TD12_BY2                            = 0x69,\n\tDBG_BLOCK_ID_TD14_BY2                            = 0x6a,\n\tDBG_BLOCK_ID_TD16_BY2                            = 0x6b,\n\tDBG_BLOCK_ID_TD18_BY2                            = 0x6c,\n\tDBG_BLOCK_ID_TD1A_BY2                            = 0x6d,\n\tDBG_BLOCK_ID_UNUSED47_BY2                        = 0x6e,\n\tDBG_BLOCK_ID_UNUSED49_BY2                        = 0x6f,\n\tDBG_BLOCK_ID_MCD0_BY2                            = 0x70,\n\tDBG_BLOCK_ID_MCD2_BY2                            = 0x71,\n\tDBG_BLOCK_ID_MCD4_BY2                            = 0x72,\n\tDBG_BLOCK_ID_UNUSED51_BY2                        = 0x73,\n} DebugBlockId_BY2;\ntypedef enum DebugBlockId_BY4 {\n\tDBG_BLOCK_ID_RESERVED_BY4                        = 0x0,\n\tDBG_BLOCK_ID_CG_BY4                              = 0x1,\n\tDBG_BLOCK_ID_CSC_BY4                             = 0x2,\n\tDBG_BLOCK_ID_SQ_BY4                              = 0x3,\n\tDBG_BLOCK_ID_DMA0_BY4                            = 0x4,\n\tDBG_BLOCK_ID_SPIS_BY4                            = 0x5,\n\tDBG_BLOCK_ID_CP0_BY4                             = 0x6,\n\tDBG_BLOCK_ID_UVDU_BY4                            = 0x7,\n\tDBG_BLOCK_ID_VGT0_BY4                            = 0x8,\n\tDBG_BLOCK_ID_SCT0_BY4                            = 0x9,\n\tDBG_BLOCK_ID_TCAA_BY4                            = 0xa,\n\tDBG_BLOCK_ID_MCC0_BY4                            = 0xb,\n\tDBG_BLOCK_ID_SX0_BY4                             = 0xc,\n\tDBG_BLOCK_ID_UNUSED4_BY4                         = 0xd,\n\tDBG_BLOCK_ID_PC0_BY4                             = 0xe,\n\tDBG_BLOCK_ID_UNUSED10_BY4                        = 0xf,\n\tDBG_BLOCK_ID_SCB0_BY4                            = 0x10,\n\tDBG_BLOCK_ID_SCF0_BY4                            = 0x11,\n\tDBG_BLOCK_ID_BCI0_BY4                            = 0x12,\n\tDBG_BLOCK_ID_UNUSED17_BY4                        = 0x13,\n\tDBG_BLOCK_ID_CB00_BY4                            = 0x14,\n\tDBG_BLOCK_ID_CB04_BY4                            = 0x15,\n\tDBG_BLOCK_ID_CB10_BY4                            = 0x16,\n\tDBG_BLOCK_ID_CB14_BY4                            = 0x17,\n\tDBG_BLOCK_ID_TCP0_BY4                            = 0x18,\n\tDBG_BLOCK_ID_TCP4_BY4                            = 0x19,\n\tDBG_BLOCK_ID_TCP8_BY4                            = 0x1a,\n\tDBG_BLOCK_ID_TCP12_BY4                           = 0x1b,\n\tDBG_BLOCK_ID_TCP16_BY4                           = 0x1c,\n\tDBG_BLOCK_ID_TCP20_BY4                           = 0x1d,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY4                   = 0x1e,\n\tDBG_BLOCK_ID_TCP_RESERVED4_BY4                   = 0x1f,\n\tDBG_BLOCK_ID_DB_BY4                              = 0x20,\n\tDBG_BLOCK_ID_DB04_BY4                            = 0x21,\n\tDBG_BLOCK_ID_DB10_BY4                            = 0x22,\n\tDBG_BLOCK_ID_DB14_BY4                            = 0x23,\n\tDBG_BLOCK_ID_TCC0_BY4                            = 0x24,\n\tDBG_BLOCK_ID_TCC4_BY4                            = 0x25,\n\tDBG_BLOCK_ID_SPS00_BY4                           = 0x26,\n\tDBG_BLOCK_ID_SPS11_BY4                           = 0x27,\n\tDBG_BLOCK_ID_TA00_BY4                            = 0x28,\n\tDBG_BLOCK_ID_TA04_BY4                            = 0x29,\n\tDBG_BLOCK_ID_TA08_BY4                            = 0x2a,\n\tDBG_BLOCK_ID_UNUSED35_BY4                        = 0x2b,\n\tDBG_BLOCK_ID_TA10_BY4                            = 0x2c,\n\tDBG_BLOCK_ID_TA14_BY4                            = 0x2d,\n\tDBG_BLOCK_ID_TA18_BY4                            = 0x2e,\n\tDBG_BLOCK_ID_UNUSED39_BY4                        = 0x2f,\n\tDBG_BLOCK_ID_TD00_BY4                            = 0x30,\n\tDBG_BLOCK_ID_TD04_BY4                            = 0x31,\n\tDBG_BLOCK_ID_TD08_BY4                            = 0x32,\n\tDBG_BLOCK_ID_UNUSED43_BY4                        = 0x33,\n\tDBG_BLOCK_ID_TD10_BY4                            = 0x34,\n\tDBG_BLOCK_ID_TD14_BY4                            = 0x35,\n\tDBG_BLOCK_ID_TD18_BY4                            = 0x36,\n\tDBG_BLOCK_ID_UNUSED47_BY4                        = 0x37,\n\tDBG_BLOCK_ID_MCD0_BY4                            = 0x38,\n\tDBG_BLOCK_ID_MCD4_BY4                            = 0x39,\n} DebugBlockId_BY4;\ntypedef enum DebugBlockId_BY8 {\n\tDBG_BLOCK_ID_RESERVED_BY8                        = 0x0,\n\tDBG_BLOCK_ID_CSC_BY8                             = 0x1,\n\tDBG_BLOCK_ID_DMA0_BY8                            = 0x2,\n\tDBG_BLOCK_ID_CP0_BY8                             = 0x3,\n\tDBG_BLOCK_ID_VGT0_BY8                            = 0x4,\n\tDBG_BLOCK_ID_TCAA_BY8                            = 0x5,\n\tDBG_BLOCK_ID_SX0_BY8                             = 0x6,\n\tDBG_BLOCK_ID_PC0_BY8                             = 0x7,\n\tDBG_BLOCK_ID_SCB0_BY8                            = 0x8,\n\tDBG_BLOCK_ID_BCI0_BY8                            = 0x9,\n\tDBG_BLOCK_ID_CB00_BY8                            = 0xa,\n\tDBG_BLOCK_ID_CB10_BY8                            = 0xb,\n\tDBG_BLOCK_ID_TCP0_BY8                            = 0xc,\n\tDBG_BLOCK_ID_TCP8_BY8                            = 0xd,\n\tDBG_BLOCK_ID_TCP16_BY8                           = 0xe,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY8                   = 0xf,\n\tDBG_BLOCK_ID_DB00_BY8                            = 0x10,\n\tDBG_BLOCK_ID_DB10_BY8                            = 0x11,\n\tDBG_BLOCK_ID_TCC0_BY8                            = 0x12,\n\tDBG_BLOCK_ID_SPS00_BY8                           = 0x13,\n\tDBG_BLOCK_ID_TA00_BY8                            = 0x14,\n\tDBG_BLOCK_ID_TA08_BY8                            = 0x15,\n\tDBG_BLOCK_ID_TA10_BY8                            = 0x16,\n\tDBG_BLOCK_ID_TA18_BY8                            = 0x17,\n\tDBG_BLOCK_ID_TD00_BY8                            = 0x18,\n\tDBG_BLOCK_ID_TD08_BY8                            = 0x19,\n\tDBG_BLOCK_ID_TD10_BY8                            = 0x1a,\n\tDBG_BLOCK_ID_TD18_BY8                            = 0x1b,\n\tDBG_BLOCK_ID_MCD0_BY8                            = 0x1c,\n} DebugBlockId_BY8;\ntypedef enum DebugBlockId_BY16 {\n\tDBG_BLOCK_ID_RESERVED_BY16                       = 0x0,\n\tDBG_BLOCK_ID_DMA0_BY16                           = 0x1,\n\tDBG_BLOCK_ID_VGT0_BY16                           = 0x2,\n\tDBG_BLOCK_ID_SX0_BY16                            = 0x3,\n\tDBG_BLOCK_ID_SCB0_BY16                           = 0x4,\n\tDBG_BLOCK_ID_CB00_BY16                           = 0x5,\n\tDBG_BLOCK_ID_TCP0_BY16                           = 0x6,\n\tDBG_BLOCK_ID_TCP16_BY16                          = 0x7,\n\tDBG_BLOCK_ID_DB00_BY16                           = 0x8,\n\tDBG_BLOCK_ID_TCC0_BY16                           = 0x9,\n\tDBG_BLOCK_ID_TA00_BY16                           = 0xa,\n\tDBG_BLOCK_ID_TA10_BY16                           = 0xb,\n\tDBG_BLOCK_ID_TD00_BY16                           = 0xc,\n\tDBG_BLOCK_ID_TD10_BY16                           = 0xd,\n\tDBG_BLOCK_ID_MCD0_BY16                           = 0xe,\n} DebugBlockId_BY16;\ntypedef enum ColorTransform {\n\tDCC_CT_AUTO                                      = 0x0,\n\tDCC_CT_NONE                                      = 0x1,\n\tABGR_TO_A_BG_G_RB                                = 0x2,\n\tBGRA_TO_BG_G_RB_A                                = 0x3,\n} ColorTransform;\ntypedef enum CompareRef {\n\tREF_NEVER                                        = 0x0,\n\tREF_LESS                                         = 0x1,\n\tREF_EQUAL                                        = 0x2,\n\tREF_LEQUAL                                       = 0x3,\n\tREF_GREATER                                      = 0x4,\n\tREF_NOTEQUAL                                     = 0x5,\n\tREF_GEQUAL                                       = 0x6,\n\tREF_ALWAYS                                       = 0x7,\n} CompareRef;\ntypedef enum ReadSize {\n\tREAD_256_BITS                                    = 0x0,\n\tREAD_512_BITS                                    = 0x1,\n} ReadSize;\ntypedef enum DepthFormat {\n\tDEPTH_INVALID                                    = 0x0,\n\tDEPTH_16                                         = 0x1,\n\tDEPTH_X8_24                                      = 0x2,\n\tDEPTH_8_24                                       = 0x3,\n\tDEPTH_X8_24_FLOAT                                = 0x4,\n\tDEPTH_8_24_FLOAT                                 = 0x5,\n\tDEPTH_32_FLOAT                                   = 0x6,\n\tDEPTH_X24_8_32_FLOAT                             = 0x7,\n} DepthFormat;\ntypedef enum ZFormat {\n\tZ_INVALID                                        = 0x0,\n\tZ_16                                             = 0x1,\n\tZ_24                                             = 0x2,\n\tZ_32_FLOAT                                       = 0x3,\n} ZFormat;\ntypedef enum StencilFormat {\n\tSTENCIL_INVALID                                  = 0x0,\n\tSTENCIL_8                                        = 0x1,\n} StencilFormat;\ntypedef enum CmaskMode {\n\tCMASK_CLEAR_NONE                                 = 0x0,\n\tCMASK_CLEAR_ONE                                  = 0x1,\n\tCMASK_CLEAR_ALL                                  = 0x2,\n\tCMASK_ANY_EXPANDED                               = 0x3,\n\tCMASK_ALPHA0_FRAG1                               = 0x4,\n\tCMASK_ALPHA0_FRAG2                               = 0x5,\n\tCMASK_ALPHA0_FRAG4                               = 0x6,\n\tCMASK_ALPHA0_FRAGS                               = 0x7,\n\tCMASK_ALPHA1_FRAG1                               = 0x8,\n\tCMASK_ALPHA1_FRAG2                               = 0x9,\n\tCMASK_ALPHA1_FRAG4                               = 0xa,\n\tCMASK_ALPHA1_FRAGS                               = 0xb,\n\tCMASK_ALPHAX_FRAG1                               = 0xc,\n\tCMASK_ALPHAX_FRAG2                               = 0xd,\n\tCMASK_ALPHAX_FRAG4                               = 0xe,\n\tCMASK_ALPHAX_FRAGS                               = 0xf,\n} CmaskMode;\ntypedef enum QuadExportFormat {\n\tEXPORT_UNUSED                                    = 0x0,\n\tEXPORT_32_R                                      = 0x1,\n\tEXPORT_32_GR                                     = 0x2,\n\tEXPORT_32_AR                                     = 0x3,\n\tEXPORT_FP16_ABGR                                 = 0x4,\n\tEXPORT_UNSIGNED16_ABGR                           = 0x5,\n\tEXPORT_SIGNED16_ABGR                             = 0x6,\n\tEXPORT_32_ABGR                                   = 0x7,\n} QuadExportFormat;\ntypedef enum QuadExportFormatOld {\n\tEXPORT_4P_32BPC_ABGR                             = 0x0,\n\tEXPORT_4P_16BPC_ABGR                             = 0x1,\n\tEXPORT_4P_32BPC_GR                               = 0x2,\n\tEXPORT_4P_32BPC_AR                               = 0x3,\n\tEXPORT_2P_32BPC_ABGR                             = 0x4,\n\tEXPORT_8P_32BPC_R                                = 0x5,\n} QuadExportFormatOld;\ntypedef enum ColorFormat {\n\tCOLOR_INVALID                                    = 0x0,\n\tCOLOR_8                                          = 0x1,\n\tCOLOR_16                                         = 0x2,\n\tCOLOR_8_8                                        = 0x3,\n\tCOLOR_32                                         = 0x4,\n\tCOLOR_16_16                                      = 0x5,\n\tCOLOR_10_11_11                                   = 0x6,\n\tCOLOR_11_11_10                                   = 0x7,\n\tCOLOR_10_10_10_2                                 = 0x8,\n\tCOLOR_2_10_10_10                                 = 0x9,\n\tCOLOR_8_8_8_8                                    = 0xa,\n\tCOLOR_32_32                                      = 0xb,\n\tCOLOR_16_16_16_16                                = 0xc,\n\tCOLOR_RESERVED_13                                = 0xd,\n\tCOLOR_32_32_32_32                                = 0xe,\n\tCOLOR_RESERVED_15                                = 0xf,\n\tCOLOR_5_6_5                                      = 0x10,\n\tCOLOR_1_5_5_5                                    = 0x11,\n\tCOLOR_5_5_5_1                                    = 0x12,\n\tCOLOR_4_4_4_4                                    = 0x13,\n\tCOLOR_8_24                                       = 0x14,\n\tCOLOR_24_8                                       = 0x15,\n\tCOLOR_X24_8_32_FLOAT                             = 0x16,\n\tCOLOR_RESERVED_23                                = 0x17,\n} ColorFormat;\ntypedef enum SurfaceFormat {\n\tFMT_INVALID                                      = 0x0,\n\tFMT_8                                            = 0x1,\n\tFMT_16                                           = 0x2,\n\tFMT_8_8                                          = 0x3,\n\tFMT_32                                           = 0x4,\n\tFMT_16_16                                        = 0x5,\n\tFMT_10_11_11                                     = 0x6,\n\tFMT_11_11_10                                     = 0x7,\n\tFMT_10_10_10_2                                   = 0x8,\n\tFMT_2_10_10_10                                   = 0x9,\n\tFMT_8_8_8_8                                      = 0xa,\n\tFMT_32_32                                        = 0xb,\n\tFMT_16_16_16_16                                  = 0xc,\n\tFMT_32_32_32                                     = 0xd,\n\tFMT_32_32_32_32                                  = 0xe,\n\tFMT_RESERVED_4                                   = 0xf,\n\tFMT_5_6_5                                        = 0x10,\n\tFMT_1_5_5_5                                      = 0x11,\n\tFMT_5_5_5_1                                      = 0x12,\n\tFMT_4_4_4_4                                      = 0x13,\n\tFMT_8_24                                         = 0x14,\n\tFMT_24_8                                         = 0x15,\n\tFMT_X24_8_32_FLOAT                               = 0x16,\n\tFMT_RESERVED_33                                  = 0x17,\n\tFMT_11_11_10_FLOAT                               = 0x18,\n\tFMT_16_FLOAT                                     = 0x19,\n\tFMT_32_FLOAT                                     = 0x1a,\n\tFMT_16_16_FLOAT                                  = 0x1b,\n\tFMT_8_24_FLOAT                                   = 0x1c,\n\tFMT_24_8_FLOAT                                   = 0x1d,\n\tFMT_32_32_FLOAT                                  = 0x1e,\n\tFMT_10_11_11_FLOAT                               = 0x1f,\n\tFMT_16_16_16_16_FLOAT                            = 0x20,\n\tFMT_3_3_2                                        = 0x21,\n\tFMT_6_5_5                                        = 0x22,\n\tFMT_32_32_32_32_FLOAT                            = 0x23,\n\tFMT_RESERVED_36                                  = 0x24,\n\tFMT_1                                            = 0x25,\n\tFMT_1_REVERSED                                   = 0x26,\n\tFMT_GB_GR                                        = 0x27,\n\tFMT_BG_RG                                        = 0x28,\n\tFMT_32_AS_8                                      = 0x29,\n\tFMT_32_AS_8_8                                    = 0x2a,\n\tFMT_5_9_9_9_SHAREDEXP                            = 0x2b,\n\tFMT_8_8_8                                        = 0x2c,\n\tFMT_16_16_16                                     = 0x2d,\n\tFMT_16_16_16_FLOAT                               = 0x2e,\n\tFMT_4_4                                          = 0x2f,\n\tFMT_32_32_32_FLOAT                               = 0x30,\n\tFMT_BC1                                          = 0x31,\n\tFMT_BC2                                          = 0x32,\n\tFMT_BC3                                          = 0x33,\n\tFMT_BC4                                          = 0x34,\n\tFMT_BC5                                          = 0x35,\n\tFMT_BC6                                          = 0x36,\n\tFMT_BC7                                          = 0x37,\n\tFMT_32_AS_32_32_32_32                            = 0x38,\n\tFMT_APC3                                         = 0x39,\n\tFMT_APC4                                         = 0x3a,\n\tFMT_APC5                                         = 0x3b,\n\tFMT_APC6                                         = 0x3c,\n\tFMT_APC7                                         = 0x3d,\n\tFMT_CTX1                                         = 0x3e,\n\tFMT_RESERVED_63                                  = 0x3f,\n} SurfaceFormat;\ntypedef enum BUF_DATA_FORMAT {\n\tBUF_DATA_FORMAT_INVALID                          = 0x0,\n\tBUF_DATA_FORMAT_8                                = 0x1,\n\tBUF_DATA_FORMAT_16                               = 0x2,\n\tBUF_DATA_FORMAT_8_8                              = 0x3,\n\tBUF_DATA_FORMAT_32                               = 0x4,\n\tBUF_DATA_FORMAT_16_16                            = 0x5,\n\tBUF_DATA_FORMAT_10_11_11                         = 0x6,\n\tBUF_DATA_FORMAT_11_11_10                         = 0x7,\n\tBUF_DATA_FORMAT_10_10_10_2                       = 0x8,\n\tBUF_DATA_FORMAT_2_10_10_10                       = 0x9,\n\tBUF_DATA_FORMAT_8_8_8_8                          = 0xa,\n\tBUF_DATA_FORMAT_32_32                            = 0xb,\n\tBUF_DATA_FORMAT_16_16_16_16                      = 0xc,\n\tBUF_DATA_FORMAT_32_32_32                         = 0xd,\n\tBUF_DATA_FORMAT_32_32_32_32                      = 0xe,\n\tBUF_DATA_FORMAT_RESERVED_15                      = 0xf,\n} BUF_DATA_FORMAT;\ntypedef enum IMG_DATA_FORMAT {\n\tIMG_DATA_FORMAT_INVALID                          = 0x0,\n\tIMG_DATA_FORMAT_8                                = 0x1,\n\tIMG_DATA_FORMAT_16                               = 0x2,\n\tIMG_DATA_FORMAT_8_8                              = 0x3,\n\tIMG_DATA_FORMAT_32                               = 0x4,\n\tIMG_DATA_FORMAT_16_16                            = 0x5,\n\tIMG_DATA_FORMAT_10_11_11                         = 0x6,\n\tIMG_DATA_FORMAT_11_11_10                         = 0x7,\n\tIMG_DATA_FORMAT_10_10_10_2                       = 0x8,\n\tIMG_DATA_FORMAT_2_10_10_10                       = 0x9,\n\tIMG_DATA_FORMAT_8_8_8_8                          = 0xa,\n\tIMG_DATA_FORMAT_32_32                            = 0xb,\n\tIMG_DATA_FORMAT_16_16_16_16                      = 0xc,\n\tIMG_DATA_FORMAT_32_32_32                         = 0xd,\n\tIMG_DATA_FORMAT_32_32_32_32                      = 0xe,\n\tIMG_DATA_FORMAT_RESERVED_15                      = 0xf,\n\tIMG_DATA_FORMAT_5_6_5                            = 0x10,\n\tIMG_DATA_FORMAT_1_5_5_5                          = 0x11,\n\tIMG_DATA_FORMAT_5_5_5_1                          = 0x12,\n\tIMG_DATA_FORMAT_4_4_4_4                          = 0x13,\n\tIMG_DATA_FORMAT_8_24                             = 0x14,\n\tIMG_DATA_FORMAT_24_8                             = 0x15,\n\tIMG_DATA_FORMAT_X24_8_32                         = 0x16,\n\tIMG_DATA_FORMAT_RESERVED_23                      = 0x17,\n\tIMG_DATA_FORMAT_RESERVED_24                      = 0x18,\n\tIMG_DATA_FORMAT_RESERVED_25                      = 0x19,\n\tIMG_DATA_FORMAT_RESERVED_26                      = 0x1a,\n\tIMG_DATA_FORMAT_RESERVED_27                      = 0x1b,\n\tIMG_DATA_FORMAT_RESERVED_28                      = 0x1c,\n\tIMG_DATA_FORMAT_RESERVED_29                      = 0x1d,\n\tIMG_DATA_FORMAT_RESERVED_30                      = 0x1e,\n\tIMG_DATA_FORMAT_RESERVED_31                      = 0x1f,\n\tIMG_DATA_FORMAT_GB_GR                            = 0x20,\n\tIMG_DATA_FORMAT_BG_RG                            = 0x21,\n\tIMG_DATA_FORMAT_5_9_9_9                          = 0x22,\n\tIMG_DATA_FORMAT_BC1                              = 0x23,\n\tIMG_DATA_FORMAT_BC2                              = 0x24,\n\tIMG_DATA_FORMAT_BC3                              = 0x25,\n\tIMG_DATA_FORMAT_BC4                              = 0x26,\n\tIMG_DATA_FORMAT_BC5                              = 0x27,\n\tIMG_DATA_FORMAT_BC6                              = 0x28,\n\tIMG_DATA_FORMAT_BC7                              = 0x29,\n\tIMG_DATA_FORMAT_RESERVED_42                      = 0x2a,\n\tIMG_DATA_FORMAT_RESERVED_43                      = 0x2b,\n\tIMG_DATA_FORMAT_FMASK8_S2_F1                     = 0x2c,\n\tIMG_DATA_FORMAT_FMASK8_S4_F1                     = 0x2d,\n\tIMG_DATA_FORMAT_FMASK8_S8_F1                     = 0x2e,\n\tIMG_DATA_FORMAT_FMASK8_S2_F2                     = 0x2f,\n\tIMG_DATA_FORMAT_FMASK8_S4_F2                     = 0x30,\n\tIMG_DATA_FORMAT_FMASK8_S4_F4                     = 0x31,\n\tIMG_DATA_FORMAT_FMASK16_S16_F1                   = 0x32,\n\tIMG_DATA_FORMAT_FMASK16_S8_F2                    = 0x33,\n\tIMG_DATA_FORMAT_FMASK32_S16_F2                   = 0x34,\n\tIMG_DATA_FORMAT_FMASK32_S8_F4                    = 0x35,\n\tIMG_DATA_FORMAT_FMASK32_S8_F8                    = 0x36,\n\tIMG_DATA_FORMAT_FMASK64_S16_F4                   = 0x37,\n\tIMG_DATA_FORMAT_FMASK64_S16_F8                   = 0x38,\n\tIMG_DATA_FORMAT_4_4                              = 0x39,\n\tIMG_DATA_FORMAT_6_5_5                            = 0x3a,\n\tIMG_DATA_FORMAT_1                                = 0x3b,\n\tIMG_DATA_FORMAT_1_REVERSED                       = 0x3c,\n\tIMG_DATA_FORMAT_32_AS_8                          = 0x3d,\n\tIMG_DATA_FORMAT_32_AS_8_8                        = 0x3e,\n\tIMG_DATA_FORMAT_32_AS_32_32_32_32                = 0x3f,\n} IMG_DATA_FORMAT;\ntypedef enum BUF_NUM_FORMAT {\n\tBUF_NUM_FORMAT_UNORM                             = 0x0,\n\tBUF_NUM_FORMAT_SNORM                             = 0x1,\n\tBUF_NUM_FORMAT_USCALED                           = 0x2,\n\tBUF_NUM_FORMAT_SSCALED                           = 0x3,\n\tBUF_NUM_FORMAT_UINT                              = 0x4,\n\tBUF_NUM_FORMAT_SINT                              = 0x5,\n\tBUF_NUM_FORMAT_RESERVED_6                        = 0x6,\n\tBUF_NUM_FORMAT_FLOAT                             = 0x7,\n} BUF_NUM_FORMAT;\ntypedef enum IMG_NUM_FORMAT {\n\tIMG_NUM_FORMAT_UNORM                             = 0x0,\n\tIMG_NUM_FORMAT_SNORM                             = 0x1,\n\tIMG_NUM_FORMAT_USCALED                           = 0x2,\n\tIMG_NUM_FORMAT_SSCALED                           = 0x3,\n\tIMG_NUM_FORMAT_UINT                              = 0x4,\n\tIMG_NUM_FORMAT_SINT                              = 0x5,\n\tIMG_NUM_FORMAT_RESERVED_6                        = 0x6,\n\tIMG_NUM_FORMAT_FLOAT                             = 0x7,\n\tIMG_NUM_FORMAT_RESERVED_8                        = 0x8,\n\tIMG_NUM_FORMAT_SRGB                              = 0x9,\n\tIMG_NUM_FORMAT_RESERVED_10                       = 0xa,\n\tIMG_NUM_FORMAT_RESERVED_11                       = 0xb,\n\tIMG_NUM_FORMAT_RESERVED_12                       = 0xc,\n\tIMG_NUM_FORMAT_RESERVED_13                       = 0xd,\n\tIMG_NUM_FORMAT_RESERVED_14                       = 0xe,\n\tIMG_NUM_FORMAT_RESERVED_15                       = 0xf,\n} IMG_NUM_FORMAT;\ntypedef enum TileType {\n\tARRAY_COLOR_TILE                                 = 0x0,\n\tARRAY_DEPTH_TILE                                 = 0x1,\n} TileType;\ntypedef enum NonDispTilingOrder {\n\tADDR_SURF_MICRO_TILING_DISPLAY                   = 0x0,\n\tADDR_SURF_MICRO_TILING_NON_DISPLAY               = 0x1,\n} NonDispTilingOrder;\ntypedef enum MicroTileMode {\n\tADDR_SURF_DISPLAY_MICRO_TILING                   = 0x0,\n\tADDR_SURF_THIN_MICRO_TILING                      = 0x1,\n\tADDR_SURF_DEPTH_MICRO_TILING                     = 0x2,\n\tADDR_SURF_ROTATED_MICRO_TILING                   = 0x3,\n\tADDR_SURF_THICK_MICRO_TILING                     = 0x4,\n} MicroTileMode;\ntypedef enum TileSplit {\n\tADDR_SURF_TILE_SPLIT_64B                         = 0x0,\n\tADDR_SURF_TILE_SPLIT_128B                        = 0x1,\n\tADDR_SURF_TILE_SPLIT_256B                        = 0x2,\n\tADDR_SURF_TILE_SPLIT_512B                        = 0x3,\n\tADDR_SURF_TILE_SPLIT_1KB                         = 0x4,\n\tADDR_SURF_TILE_SPLIT_2KB                         = 0x5,\n\tADDR_SURF_TILE_SPLIT_4KB                         = 0x6,\n} TileSplit;\ntypedef enum SampleSplit {\n\tADDR_SURF_SAMPLE_SPLIT_1                         = 0x0,\n\tADDR_SURF_SAMPLE_SPLIT_2                         = 0x1,\n\tADDR_SURF_SAMPLE_SPLIT_4                         = 0x2,\n\tADDR_SURF_SAMPLE_SPLIT_8                         = 0x3,\n} SampleSplit;\ntypedef enum PipeConfig {\n\tADDR_SURF_P2                                     = 0x0,\n\tADDR_SURF_P2_RESERVED0                           = 0x1,\n\tADDR_SURF_P2_RESERVED1                           = 0x2,\n\tADDR_SURF_P2_RESERVED2                           = 0x3,\n\tADDR_SURF_P4_8x16                                = 0x4,\n\tADDR_SURF_P4_16x16                               = 0x5,\n\tADDR_SURF_P4_16x32                               = 0x6,\n\tADDR_SURF_P4_32x32                               = 0x7,\n\tADDR_SURF_P8_16x16_8x16                          = 0x8,\n\tADDR_SURF_P8_16x32_8x16                          = 0x9,\n\tADDR_SURF_P8_32x32_8x16                          = 0xa,\n\tADDR_SURF_P8_16x32_16x16                         = 0xb,\n\tADDR_SURF_P8_32x32_16x16                         = 0xc,\n\tADDR_SURF_P8_32x32_16x32                         = 0xd,\n\tADDR_SURF_P8_32x64_32x32                         = 0xe,\n\tADDR_SURF_P8_RESERVED0                           = 0xf,\n\tADDR_SURF_P16_32x32_8x16                         = 0x10,\n\tADDR_SURF_P16_32x32_16x16                        = 0x11,\n} PipeConfig;\ntypedef enum NumBanks {\n\tADDR_SURF_2_BANK                                 = 0x0,\n\tADDR_SURF_4_BANK                                 = 0x1,\n\tADDR_SURF_8_BANK                                 = 0x2,\n\tADDR_SURF_16_BANK                                = 0x3,\n} NumBanks;\ntypedef enum BankWidth {\n\tADDR_SURF_BANK_WIDTH_1                           = 0x0,\n\tADDR_SURF_BANK_WIDTH_2                           = 0x1,\n\tADDR_SURF_BANK_WIDTH_4                           = 0x2,\n\tADDR_SURF_BANK_WIDTH_8                           = 0x3,\n} BankWidth;\ntypedef enum BankHeight {\n\tADDR_SURF_BANK_HEIGHT_1                          = 0x0,\n\tADDR_SURF_BANK_HEIGHT_2                          = 0x1,\n\tADDR_SURF_BANK_HEIGHT_4                          = 0x2,\n\tADDR_SURF_BANK_HEIGHT_8                          = 0x3,\n} BankHeight;\ntypedef enum BankWidthHeight {\n\tADDR_SURF_BANK_WH_1                              = 0x0,\n\tADDR_SURF_BANK_WH_2                              = 0x1,\n\tADDR_SURF_BANK_WH_4                              = 0x2,\n\tADDR_SURF_BANK_WH_8                              = 0x3,\n} BankWidthHeight;\ntypedef enum MacroTileAspect {\n\tADDR_SURF_MACRO_ASPECT_1                         = 0x0,\n\tADDR_SURF_MACRO_ASPECT_2                         = 0x1,\n\tADDR_SURF_MACRO_ASPECT_4                         = 0x2,\n\tADDR_SURF_MACRO_ASPECT_8                         = 0x3,\n} MacroTileAspect;\ntypedef enum GATCL1RequestType {\n\tGATCL1_TYPE_NORMAL                               = 0x0,\n\tGATCL1_TYPE_SHOOTDOWN                            = 0x1,\n\tGATCL1_TYPE_BYPASS                               = 0x2,\n} GATCL1RequestType;\ntypedef enum TCC_CACHE_POLICIES {\n\tTCC_CACHE_POLICY_LRU                             = 0x0,\n\tTCC_CACHE_POLICY_STREAM                          = 0x1,\n} TCC_CACHE_POLICIES;\ntypedef enum MTYPE {\n\tMTYPE_NC_NV                                      = 0x0,\n\tMTYPE_NC                                         = 0x1,\n\tMTYPE_CC                                         = 0x2,\n\tMTYPE_UC                                         = 0x3,\n} MTYPE;\ntypedef enum PERFMON_COUNTER_MODE {\n\tPERFMON_COUNTER_MODE_ACCUM                       = 0x0,\n\tPERFMON_COUNTER_MODE_ACTIVE_CYCLES               = 0x1,\n\tPERFMON_COUNTER_MODE_MAX                         = 0x2,\n\tPERFMON_COUNTER_MODE_DIRTY                       = 0x3,\n\tPERFMON_COUNTER_MODE_SAMPLE                      = 0x4,\n\tPERFMON_COUNTER_MODE_CYCLES_SINCE_FIRST_EVENT    = 0x5,\n\tPERFMON_COUNTER_MODE_CYCLES_SINCE_LAST_EVENT     = 0x6,\n\tPERFMON_COUNTER_MODE_CYCLES_GE_HI                = 0x7,\n\tPERFMON_COUNTER_MODE_CYCLES_EQ_HI                = 0x8,\n\tPERFMON_COUNTER_MODE_INACTIVE_CYCLES             = 0x9,\n\tPERFMON_COUNTER_MODE_RESERVED                    = 0xf,\n} PERFMON_COUNTER_MODE;\ntypedef enum PERFMON_SPM_MODE {\n\tPERFMON_SPM_MODE_OFF                             = 0x0,\n\tPERFMON_SPM_MODE_16BIT_CLAMP                     = 0x1,\n\tPERFMON_SPM_MODE_16BIT_NO_CLAMP                  = 0x2,\n\tPERFMON_SPM_MODE_32BIT_CLAMP                     = 0x3,\n\tPERFMON_SPM_MODE_32BIT_NO_CLAMP                  = 0x4,\n\tPERFMON_SPM_MODE_RESERVED_5                      = 0x5,\n\tPERFMON_SPM_MODE_RESERVED_6                      = 0x6,\n\tPERFMON_SPM_MODE_RESERVED_7                      = 0x7,\n\tPERFMON_SPM_MODE_TEST_MODE_0                     = 0x8,\n\tPERFMON_SPM_MODE_TEST_MODE_1                     = 0x9,\n\tPERFMON_SPM_MODE_TEST_MODE_2                     = 0xa,\n} PERFMON_SPM_MODE;\ntypedef enum SurfaceTiling {\n\tARRAY_LINEAR                                     = 0x0,\n\tARRAY_TILED                                      = 0x1,\n} SurfaceTiling;\ntypedef enum SurfaceArray {\n\tARRAY_1D                                         = 0x0,\n\tARRAY_2D                                         = 0x1,\n\tARRAY_3D                                         = 0x2,\n\tARRAY_3D_SLICE                                   = 0x3,\n} SurfaceArray;\ntypedef enum ColorArray {\n\tARRAY_2D_ALT_COLOR                               = 0x0,\n\tARRAY_2D_COLOR                                   = 0x1,\n\tARRAY_3D_SLICE_COLOR                             = 0x3,\n} ColorArray;\ntypedef enum DepthArray {\n\tARRAY_2D_ALT_DEPTH                               = 0x0,\n\tARRAY_2D_DEPTH                                   = 0x1,\n} DepthArray;\ntypedef enum ENUM_NUM_SIMD_PER_CU {\n\tNUM_SIMD_PER_CU                                  = 0x4,\n} ENUM_NUM_SIMD_PER_CU;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}