<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='568' ll='570' type='llvm::MachineBasicBlock * llvm::TargetInstrInfo::getBranchDestBlock(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='567'>/// \returns The block that branch instruction \p MI jumps to.</doc>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='437' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation24fixupUnconditionalBranchERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='494' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation23relaxBranchInstructionsEv'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='518' u='c' c='_ZN12_GLOBAL__N_116BranchRelaxation23relaxBranchInstructionsEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='217' c='_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2067' c='_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='504' c='_ZNK4llvm12AVRInstrInfo18getBranchDestBlockERKNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='458' c='_ZNK4llvm14RISCVInstrInfo18getBranchDestBlockERKNS_12MachineInstrE'/>
