WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1283028 cumulative IPC: 3.897 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1283028 cumulative IPC: 3.897 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 18394859 heartbeat IPC: 0.5436 cumulative IPC: 0.2922 (Simulation time: 00 hr 05 min 03 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 17111832 cumulative IPC: 0.2922 (Simulation time: 00 hr 05 min 03 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 17111832 cumulative IPC: 0.2922 (Simulation time: 00 hr 05 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_66B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2922 instructions: 5000002 cycles: 17111832
CPU 0 Branch Prediction Accuracy: 90.61% MPKI: 18.59 Average ROB Occupancy at Mispredict: 18.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0978
BRANCH_INDIRECT: 0.0006
BRANCH_CONDITIONAL: 18.5
BRANCH_DIRECT_CALL: 0.003
BRANCH_INDIRECT_CALL: 0.0016
BRANCH_RETURN: 0.0054

LLC TOTAL        ACCESS:     247258 HIT:     120504 MISS:     126754
LLC LOAD         ACCESS:     124200 HIT:      27202 MISS:      96998
LLC RFO          ACCESS:      41502 HIT:      12672 MISS:      28830
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      80431 HIT:      80431 MISS:          0
LLC TRANSLATION  ACCESS:       1125 HIT:        199 MISS:        926
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 977.7 cycles
cpu0_DTLB TOTAL        ACCESS:    1049350 HIT:    1009019 MISS:      40331
cpu0_DTLB LOAD         ACCESS:    1049350 HIT:    1009019 MISS:      40331
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 28.77 cycles
cpu0_ITLB TOTAL        ACCESS:        521 HIT:        516 MISS:          5
cpu0_ITLB LOAD         ACCESS:        521 HIT:        516 MISS:          5
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 139.6 cycles
cpu0_L1D TOTAL        ACCESS:    1215761 HIT:     733698 MISS:     482063
cpu0_L1D LOAD         ACCESS:     797492 HIT:     466551 MISS:     330941
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     415225 HIT:     265853 MISS:     149372
cpu0_L1D TRANSLATION  ACCESS:       3044 HIT:       1294 MISS:       1750
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 258.9 cycles
cpu0_L1I TOTAL        ACCESS:        617 HIT:        437 MISS:        180
cpu0_L1I LOAD         ACCESS:        617 HIT:        437 MISS:        180
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 313.5 cycles
cpu0_L2C TOTAL        ACCESS:     319373 HIT:     152464 MISS:     166909
cpu0_L2C LOAD         ACCESS:     163757 HIT:      39557 MISS:     124200
cpu0_L2C RFO          ACCESS:      49938 HIT:       8436 MISS:      41502
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     104033 HIT:     103951 MISS:         82
cpu0_L2C TRANSLATION  ACCESS:       1645 HIT:        520 MISS:       1125
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 763.2 cycles
cpu0_STLB TOTAL        ACCESS:      24788 HIT:      21753 MISS:       3035
cpu0_STLB LOAD         ACCESS:      24788 HIT:      21753 MISS:       3035
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 489.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      38720
  ROW_BUFFER_MISS:      88026
 AVG DBUS CONGESTED CYCLE: 3.951
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2794
  FULL:      53087
